Fitter report for vl2
Wed Nov 02 18:00:14 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Macrocells
 19. Parallel Expander
 20. Shareable Expander
 21. Logic Cell Interconnection
 22. Fitter Device Options
 23. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Wed Nov 02 18:00:14 2022        ;
; Quartus II Version    ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name         ; vl2                                          ;
; Top-level Entity Name ; vl2                                          ;
; Family                ; MAX3000A                                     ;
; Device                ; EPM3064ALC44-10                              ;
; Timing Models         ; Final                                        ;
; Total macrocells      ; 35 / 64 ( 55 % )                             ;
; Total pins            ; 21 / 34 ( 62 % )                             ;
+-----------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3064ALC44-10 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                                              ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; On              ; On            ;
; Limit to One Fitting Attempt                                               ; Off             ; Off           ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
; Use Best Effort Settings for Compilation                                   ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/hj6hk/OneDrive/桌面/gitinitsd/logic_verilog/ok_3/verilog/output_files/vl2.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+-----------------------------------+----------------------------------+
; Resource                          ; Usage                            ;
+-----------------------------------+----------------------------------+
; Logic cells                       ; 35 / 64 ( 55 % )                 ;
; Registers                         ; 25 / 64 ( 39 % )                 ;
; Number of pterms used             ; 112                              ;
; User inserted logic elements      ; 0                                ;
; I/O pins                          ; 21 / 34 ( 62 % )                 ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )                   ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )                    ;
; Global signals                    ; 1                                ;
; Shareable expanders               ; 3 / 64 ( 5 % )                   ;
; Parallel expanders                ; 6 / 60 ( 10 % )                  ;
; Cells using turbo bit             ; 35 / 64 ( 55 % )                 ;
; Maximum fan-out node              ; lpm_counter:count_rtl_1|dffs[12] ;
; Maximum fan-out                   ; 17                               ;
; Highest non-global fan-out signal ; lpm_counter:count_rtl_1|dffs[12] ;
; Highest non-global fan-out        ; 17                               ;
; Total fan-out                     ; 291                              ;
; Average fan-out                   ; 4.93                             ;
+-----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                   ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name    ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; P19     ; 19    ; --       ; 2   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; P20_sel ; 18    ; --       ; 2   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; P21     ; 16    ; --       ; 2   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; P22     ; 14    ; --       ; 2   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; P5      ; 26    ; --       ; 3   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; P7      ; 24    ; --       ; 3   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; fin     ; 43    ; --       ; --  ; 14                    ; 0                  ; yes    ; 3.3-V LVTTL  ; User                 ;
; rst     ; 41    ; --       ; 4   ; 6                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                               ;
+-------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; P4    ; 27    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; P6    ; 25    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; P8    ; 28    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; qa[0] ; 31    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; qa[1] ; 29    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; qb[0] ; 20    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; qb[1] ; 21    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; qb[2] ; 34    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; qb[3] ; 33    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
+-------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 4        ; 3          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 14       ; 13         ; --       ; P22            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 15       ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 16       ; 15         ; --       ; P21            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 17       ; 16         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 18       ; 17         ; --       ; P20_sel        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 19       ; 18         ; --       ; P19            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 20       ; 19         ; --       ; qb[0]          ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 21       ; 20         ; --       ; qb[1]          ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 22       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 24       ; 23         ; --       ; P7             ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 25       ; 24         ; --       ; P6             ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 26       ; 25         ; --       ; P5             ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 27       ; 26         ; --       ; P4             ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 28       ; 27         ; --       ; P8             ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 29       ; 28         ; --       ; qa[1]          ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 30       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; qa[0]          ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 32       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 32         ; --       ; qb[3]          ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 34       ; 33         ; --       ; qb[2]          ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 35       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 36       ; 35         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 36         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 38       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 39       ; 38         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; rst            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; fin            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 44       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; fin  ; 43    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                          ;
+------------------------------+------------+------+------------------------------+--------------+
; Compilation Hierarchy Node   ; Macrocells ; Pins ; Full Hierarchy Name          ; Library Name ;
+------------------------------+------------+------+------------------------------+--------------+
; |vl2                         ; 35         ; 21   ; |vl2                         ; work         ;
;    |lpm_counter:count_rtl_1| ; 18         ; 0    ; |vl2|lpm_counter:count_rtl_1 ; work         ;
;    |lpm_counter:qb_rtl_0|    ; 4          ; 0    ; |vl2|lpm_counter:qb_rtl_0    ; work         ;
+------------------------------+------------+------+------------------------------+--------------+


+---------------------------------------------------------------------------------------------------+
; Control Signals                                                                                   ;
+------------+----------+---------+--------------+--------+----------------------+------------------+
; Name       ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+------------+----------+---------+--------------+--------+----------------------+------------------+
; clk        ; LC28     ; 5       ; Clock        ; no     ; --                   ; --               ;
; clk_h~9bal ; LC33     ; 6       ; Clock        ; no     ; --                   ; --               ;
; fin        ; PIN_43   ; 14      ; Clock        ; yes    ; On                   ; --               ;
; rst        ; PIN_41   ; 6       ; Async. clear ; no     ; --                   ; --               ;
+------------+----------+---------+--------------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; fin  ; PIN_43   ; 14      ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+-----------------------------------------------+
; Non-Global High Fan-Out Signals               ;
+-------------------------------------+---------+
; Name                                ; Fan-Out ;
+-------------------------------------+---------+
; lpm_counter:count_rtl_1|dffs[12]    ; 17      ;
; lpm_counter:count_rtl_1|dffs[11]    ; 16      ;
; lpm_counter:count_rtl_1|dffs[10]    ; 15      ;
; lpm_counter:count_rtl_1|dffs[9]     ; 15      ;
; lpm_counter:count_rtl_1|dffs[8]     ; 15      ;
; lpm_counter:count_rtl_1|dffs[6]     ; 15      ;
; lpm_counter:count_rtl_1|dffs[1]     ; 15      ;
; lpm_counter:count_rtl_1|dffs[0]     ; 15      ;
; lpm_counter:count_rtl_1|dffs[7]     ; 14      ;
; lpm_counter:count_rtl_1|dffs[2]     ; 13      ;
; lpm_counter:count_rtl_1|dffs[3]     ; 12      ;
; lpm_counter:count_rtl_1|dffs[5]     ; 11      ;
; lpm_counter:count_rtl_1|dffs[4]     ; 11      ;
; lpm_counter:qb_rtl_0|dffs[0]        ; 9       ;
; lpm_counter:qb_rtl_0|dffs[2]        ; 9       ;
; lpm_counter:qb_rtl_0|dffs[1]        ; 9       ;
; qa[1]~reg0                          ; 8       ;
; lpm_counter:qb_rtl_0|dffs[3]        ; 8       ;
; rst                                 ; 6       ;
; clk_h~9bal                          ; 6       ;
; clk                                 ; 5       ;
; qa[0]~reg0                          ; 4       ;
; P20_sel_d                           ; 4       ;
; OneHz_in_d                          ; 3       ;
; P7_d                                ; 2       ;
; P21                                 ; 1       ;
; P19                                 ; 1       ;
; P7                                  ; 1       ;
; P5                                  ; 1       ;
; P20_sel                             ; 1       ;
; P22                                 ; 1       ;
; qa~15                               ; 1       ;
; lpm_counter:count_rtl_1|dffs[7]~102 ; 1       ;
; lpm_counter:count_rtl_1|dffs[6]~99  ; 1       ;
; lpm_counter:count_rtl_1|dffs[5]~95  ; 1       ;
; lpm_counter:count_rtl_1|dffs[4]~92  ; 1       ;
; lpm_counter:count_rtl_1|dffs[3]~90  ; 1       ;
; qa~9                                ; 1       ;
; qa~8                                ; 1       ;
; lpm_counter:qb_rtl_0|dffs[1]~5      ; 1       ;
; P8~5                                ; 1       ;
; P6~1                                ; 1       ;
; P4~2                                ; 1       ;
; P21_d                               ; 1       ;
; P5_d                                ; 1       ;
+-------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 56 / 144 ( 39 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 8.75) ; Number of LABs  (Total = 4) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 0                           ;
; 1                                      ; 0                           ;
; 2                                      ; 1                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 1                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 1                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 0                           ;
; 15                                     ; 0                           ;
; 16                                     ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 6                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 0.75) ; Number of LABs  (Total = 2) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 2                           ;
; 1                                               ; 1                           ;
; 2                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC13       ; fin, lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5]                                      ; lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], clk, lpm_counter:count_rtl_1|dffs[3]~90, lpm_counter:count_rtl_1|dffs[4]~92, lpm_counter:count_rtl_1|dffs[5]~95, lpm_counter:count_rtl_1|dffs[6]~99                                      ;
;  A  ; LC14       ; fin, lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[12]                                      ; lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], clk, lpm_counter:count_rtl_1|dffs[3]~90, lpm_counter:count_rtl_1|dffs[4]~92, lpm_counter:count_rtl_1|dffs[5]~95, lpm_counter:count_rtl_1|dffs[6]~99, lpm_counter:count_rtl_1|dffs[7]~102 ;
;  A  ; LC16       ; fin, lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0]                                                                                                                                         ; lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[6]~99, lpm_counter:count_rtl_1|dffs[7]~102                                                                                                                  ;
;  A  ; LC10       ; fin, lpm_counter:count_rtl_1|dffs[3]~90, lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2]                                                                                                     ; lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[6]~99, lpm_counter:count_rtl_1|dffs[7]~102                                                                                                                                                   ;
;  A  ; LC2        ; fin, lpm_counter:count_rtl_1|dffs[4]~92, lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3]                                                                                                                                                                                                                                                                             ; lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[6]~99, lpm_counter:count_rtl_1|dffs[7]~102                                                                                                                                                                                    ;
;  A  ; LC12       ; fin, lpm_counter:count_rtl_1|dffs[5]~95, lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[1]                                                                                                                                                                                                                                            ; lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[5]~95, lpm_counter:count_rtl_1|dffs[6]~99, lpm_counter:count_rtl_1|dffs[7]~102                                                                                                                                                                                 ;
;  A  ; LC4        ; fin, lpm_counter:count_rtl_1|dffs[6]~99, lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[6]  ; lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], clk, lpm_counter:count_rtl_1|dffs[4]~92, lpm_counter:count_rtl_1|dffs[5]~95, lpm_counter:count_rtl_1|dffs[7]~102                                                                         ;
;  A  ; LC7        ; fin, lpm_counter:count_rtl_1|dffs[7]~102, lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[7] ; lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], clk, lpm_counter:count_rtl_1|dffs[3]~90, lpm_counter:count_rtl_1|dffs[4]~92, lpm_counter:count_rtl_1|dffs[5]~95                                                                                                           ;
;  A  ; LC5        ; fin, lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5]                                      ; lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], clk, lpm_counter:count_rtl_1|dffs[3]~90, lpm_counter:count_rtl_1|dffs[4]~92, lpm_counter:count_rtl_1|dffs[5]~95                                                                          ;
;  A  ; LC8        ; fin, lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5]                                      ; lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], clk, lpm_counter:count_rtl_1|dffs[3]~90, lpm_counter:count_rtl_1|dffs[4]~92, lpm_counter:count_rtl_1|dffs[5]~95                                                                          ;
;  A  ; LC15       ; fin, lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5]                                      ; lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], clk, lpm_counter:count_rtl_1|dffs[3]~90, lpm_counter:count_rtl_1|dffs[4]~92, lpm_counter:count_rtl_1|dffs[5]~95                                                                          ;
;  A  ; LC9        ; lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[7]                                                                                                                                                                                                                                                                                  ; lpm_counter:count_rtl_1|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC1        ; lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[6]                                                                                                                                                                                                                                                 ; lpm_counter:count_rtl_1|dffs[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC11       ; lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[1]                                                                                                                                                                               ; lpm_counter:count_rtl_1|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC3        ; lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[11]                                                                                                                                                                                                                 ; lpm_counter:count_rtl_1|dffs[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC6        ; lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[6]                                                                                                                                                                                                                  ; lpm_counter:count_rtl_1|dffs[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC21       ; P21, clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_h~9bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  B  ; LC18       ; P22, clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; P4~2, P8~5, clk_h~9bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC30       ; P20_sel, clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; P4~2, P6~1, P8~5, clk_h~9bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC17       ; lpm_counter:qb_rtl_0|dffs[1]~5, lpm_counter:qb_rtl_0|dffs[1], lpm_counter:qb_rtl_0|dffs[0], lpm_counter:qb_rtl_0|dffs[3], clk_h~9bal, rst                                                                                                                                                                                                                                                                                                                                                ; lpm_counter:qb_rtl_0|dffs[1], qb[1], lpm_counter:qb_rtl_0|dffs[2], lpm_counter:qb_rtl_0|dffs[3], qa[0]~reg0, qa~8, qa~9, lpm_counter:qb_rtl_0|dffs[0], qa~15                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC19       ; lpm_counter:qb_rtl_0|dffs[3], lpm_counter:qb_rtl_0|dffs[0], qa[1]~reg0, lpm_counter:qb_rtl_0|dffs[2], lpm_counter:qb_rtl_0|dffs[1], clk_h~9bal, rst                                                                                                                                                                                                                                                                                                                                      ; lpm_counter:qb_rtl_0|dffs[1], lpm_counter:qb_rtl_0|dffs[2], lpm_counter:qb_rtl_0|dffs[3], qa[0]~reg0, qa~8, qa~9, lpm_counter:qb_rtl_0|dffs[0], qb[0], qa~15                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC25       ; fin, lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[6]                                                                                                                                                                                                           ; lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[6]~99, lpm_counter:count_rtl_1|dffs[7]~102                                                ;
;  B  ; LC20       ; fin, lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[0], lpm_counter:count_rtl_1|dffs[1]                                                                                                                                                                          ; lpm_counter:count_rtl_1|dffs[1], lpm_counter:count_rtl_1|dffs[2], lpm_counter:count_rtl_1|dffs[3], lpm_counter:count_rtl_1|dffs[4], lpm_counter:count_rtl_1|dffs[5], lpm_counter:count_rtl_1|dffs[6], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[5]~95, lpm_counter:count_rtl_1|dffs[6]~99, lpm_counter:count_rtl_1|dffs[7]~102                                             ;
;  B  ; LC28       ; fin, lpm_counter:count_rtl_1|dffs[12], lpm_counter:count_rtl_1|dffs[11], lpm_counter:count_rtl_1|dffs[10], lpm_counter:count_rtl_1|dffs[9], lpm_counter:count_rtl_1|dffs[8], lpm_counter:count_rtl_1|dffs[7], lpm_counter:count_rtl_1|dffs[6]                                                                                                                                                                                                                                            ; P5_d, P7_d, P21_d, OneHz_in_d, P20_sel_d                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC26       ; P5, clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; P8~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC22       ; P7, clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; P6~1, P8~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC41       ; qa~8, lpm_counter:qb_rtl_0|dffs[3], qa[0]~reg0, qa[1]~reg0, qa~9, lpm_counter:qb_rtl_0|dffs[2], clk_h~9bal, rst                                                                                                                                                                                                                                                                                                                                                                          ; lpm_counter:qb_rtl_0|dffs[1]~5, lpm_counter:qb_rtl_0|dffs[2], lpm_counter:qb_rtl_0|dffs[3], qa[0]~reg0, qa[1]~reg0, qa[1], lpm_counter:qb_rtl_0|dffs[0], qa~15                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  C  ; LC35       ; P7_d, P20_sel_d                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; P6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC40       ; P7_d, P20_sel_d, P5_d, OneHz_in_d                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; P8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC37       ; OneHz_in_d, P20_sel_d                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; P4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC46       ; qa~15, lpm_counter:qb_rtl_0|dffs[3], lpm_counter:qb_rtl_0|dffs[0], lpm_counter:qb_rtl_0|dffs[2], qa[0]~reg0, qa[1]~reg0, lpm_counter:qb_rtl_0|dffs[1], clk_h~9bal, rst                                                                                                                                                                                                                                                                                                                   ; qa[0]~reg0, qa[0], qa[1]~reg0, qa~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  C  ; LC45       ; lpm_counter:qb_rtl_0|dffs[3], lpm_counter:qb_rtl_0|dffs[1], qa[0]~reg0, qa[1]~reg0, lpm_counter:qb_rtl_0|dffs[0], lpm_counter:qb_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                           ; qa[0]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC33       ; P20_sel_d, P19, P21_d, OneHz_in_d                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:qb_rtl_0|dffs[1], lpm_counter:qb_rtl_0|dffs[2], lpm_counter:qb_rtl_0|dffs[3], qa[0]~reg0, qa[1]~reg0, lpm_counter:qb_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC51       ; lpm_counter:qb_rtl_0|dffs[1], lpm_counter:qb_rtl_0|dffs[0], lpm_counter:qb_rtl_0|dffs[2], qa[1]~reg0, lpm_counter:qb_rtl_0|dffs[3], clk_h~9bal, rst                                                                                                                                                                                                                                                                                                                                      ; lpm_counter:qb_rtl_0|dffs[1]~5, lpm_counter:qb_rtl_0|dffs[2], qb[2], lpm_counter:qb_rtl_0|dffs[3], qa[0]~reg0, qa~8, qa[1]~reg0, lpm_counter:qb_rtl_0|dffs[0], qa~15                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  D  ; LC49       ; lpm_counter:qb_rtl_0|dffs[2], lpm_counter:qb_rtl_0|dffs[3], qa[1]~reg0, lpm_counter:qb_rtl_0|dffs[1], lpm_counter:qb_rtl_0|dffs[0], clk_h~9bal, rst                                                                                                                                                                                                                                                                                                                                      ; lpm_counter:qb_rtl_0|dffs[1], lpm_counter:qb_rtl_0|dffs[2], lpm_counter:qb_rtl_0|dffs[3], qb[3], qa[0]~reg0, qa[1]~reg0, lpm_counter:qb_rtl_0|dffs[0], qa~15                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 02 18:00:14 2022
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vl2 -c vl2
Info: Selected device EPM3064ALC44-10 for design "vl2"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Wed Nov 02 18:00:14 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


