#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sat Oct 13 20:43:00 2018
# Process ID: 8984
# Current directory: C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1
# Command line: vivado.exe -log uBlaze_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uBlaze_wrapper.tcl
# Log file: C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/uBlaze_wrapper.vds
# Journal file: C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uBlaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top uBlaze_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 424.180 ; gain = 103.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uBlaze_wrapper' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/hdl/uBlaze_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'uBlaze' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:842' bound to instance 'uBlaze_i' of component 'uBlaze' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/hdl/uBlaze_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'uBlaze' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:855]
INFO: [Synth 8-3491] module 'uBlaze_axi_uartlite_0_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'uBlaze_axi_uartlite_0_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:1069]
INFO: [Synth 8-638] synthesizing module 'uBlaze_axi_uartlite_0_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'uBlaze_clk_wiz_0_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'uBlaze_clk_wiz_0_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'uBlaze_clk_wiz_0_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'uBlaze_mdm_1_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'uBlaze_mdm_1_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:1101]
INFO: [Synth 8-638] synthesizing module 'uBlaze_mdm_1_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'uBlaze_microblaze_0_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'uBlaze_microblaze_0_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:1114]
INFO: [Synth 8-638] synthesizing module 'uBlaze_microblaze_0_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'uBlaze_microblaze_0_axi_periph_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:718]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7GLZ7' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:615]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7GLZ7' (1#1) [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:615]
INFO: [Synth 8-256] done synthesizing module 'uBlaze_microblaze_0_axi_periph_0' (2#1) [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:718]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_126LSC0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:40]
INFO: [Synth 8-3491] module 'uBlaze_dlmb_bram_if_cntlr_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'uBlaze_dlmb_bram_if_cntlr_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:254]
INFO: [Synth 8-638] synthesizing module 'uBlaze_dlmb_bram_if_cntlr_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'uBlaze_dlmb_v10_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'uBlaze_dlmb_v10_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:308]
INFO: [Synth 8-638] synthesizing module 'uBlaze_dlmb_v10_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'uBlaze_ilmb_bram_if_cntlr_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'uBlaze_ilmb_bram_if_cntlr_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:336]
INFO: [Synth 8-638] synthesizing module 'uBlaze_ilmb_bram_if_cntlr_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'uBlaze_ilmb_v10_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'uBlaze_ilmb_v10_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:390]
INFO: [Synth 8-638] synthesizing module 'uBlaze_ilmb_v10_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'uBlaze_lmb_bram_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'uBlaze_lmb_bram_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:418]
INFO: [Synth 8-638] synthesizing module 'uBlaze_lmb_bram_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_126LSC0' (3#1) [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:40]
INFO: [Synth 8-3491] module 'uBlaze_rst_clk_wiz_0_100M_0' declared at 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'uBlaze_rst_clk_wiz_0_100M_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:1236]
INFO: [Synth 8-638] synthesizing module 'uBlaze_rst_clk_wiz_0_100M_0' [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/.Xil/Vivado-8984-DESKTOP-19INJQ0/realtime/uBlaze_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'uBlaze' (4#1) [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/synth/uBlaze.vhd:855]
INFO: [Synth 8-256] done synthesizing module 'uBlaze_wrapper' (5#1) [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/hdl/uBlaze_wrapper.vhd:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_7GLZ7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7GLZ7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_7GLZ7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_7GLZ7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 480.059 ; gain = 159.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 480.059 ; gain = 159.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 480.059 ; gain = 159.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0_in_context.xdc] for cell 'uBlaze_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0_in_context.xdc] for cell 'uBlaze_i/clk_wiz_0'
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_microblaze_0_0/uBlaze_microblaze_0_0/uBlaze_microblaze_0_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_microblaze_0_0/uBlaze_microblaze_0_0/uBlaze_microblaze_0_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0'
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_mdm_1_0/uBlaze_mdm_1_0/uBlaze_mdm_1_0_in_context.xdc] for cell 'uBlaze_i/mdm_1'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_mdm_1_0/uBlaze_mdm_1_0/uBlaze_mdm_1_0_in_context.xdc] for cell 'uBlaze_i/mdm_1'
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_rst_clk_wiz_0_100M_0/uBlaze_rst_clk_wiz_0_100M_0/uBlaze_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'uBlaze_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_rst_clk_wiz_0_100M_0/uBlaze_rst_clk_wiz_0_100M_0/uBlaze_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'uBlaze_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_axi_uartlite_0_0/uBlaze_axi_uartlite_0_0/uBlaze_axi_uartlite_0_0_in_context.xdc] for cell 'uBlaze_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_axi_uartlite_0_0/uBlaze_axi_uartlite_0_0/uBlaze_axi_uartlite_0_0_in_context.xdc] for cell 'uBlaze_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_dlmb_v10_0/uBlaze_dlmb_v10_0/uBlaze_dlmb_v10_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_dlmb_v10_0/uBlaze_dlmb_v10_0/uBlaze_dlmb_v10_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_ilmb_v10_0/uBlaze_ilmb_v10_0/uBlaze_dlmb_v10_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_ilmb_v10_0/uBlaze_ilmb_v10_0/uBlaze_dlmb_v10_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_dlmb_bram_if_cntlr_0/uBlaze_dlmb_bram_if_cntlr_0/uBlaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_dlmb_bram_if_cntlr_0/uBlaze_dlmb_bram_if_cntlr_0/uBlaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_ilmb_bram_if_cntlr_0/uBlaze_ilmb_bram_if_cntlr_0/uBlaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_ilmb_bram_if_cntlr_0/uBlaze_ilmb_bram_if_cntlr_0/uBlaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_lmb_bram_0/uBlaze_lmb_bram_0/uBlaze_lmb_bram_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_lmb_bram_0/uBlaze_lmb_bram_0/uBlaze_lmb_bram_0_in_context.xdc] for cell 'uBlaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 785.301 ; gain = 0.012
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uBlaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 786.793 ; gain = 465.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 786.793 ; gain = 465.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.srcs/sources_1/bd/uBlaze/ip/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0/uBlaze_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for uBlaze_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uBlaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 786.793 ; gain = 465.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 786.793 ; gain = 465.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design uBlaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 786.793 ; gain = 465.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/clk_wiz_0/clk_out1' to pin 'uBlaze_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/mdm_1/Dbg_Clk_0' to pin 'uBlaze_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/mdm_1/Dbg_Update_0' to pin 'uBlaze_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'uBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'uBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 795.766 ; gain = 474.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 795.914 ; gain = 474.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 796.676 ; gain = 475.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.426 ; gain = 476.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.426 ; gain = 476.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.426 ; gain = 476.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.426 ; gain = 476.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.426 ; gain = 476.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.426 ; gain = 476.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |uBlaze_axi_uartlite_0_0     |         1|
|2     |uBlaze_clk_wiz_0_0          |         1|
|3     |uBlaze_mdm_1_0              |         1|
|4     |uBlaze_microblaze_0_0       |         1|
|5     |uBlaze_rst_clk_wiz_0_100M_0 |         1|
|6     |uBlaze_dlmb_bram_if_cntlr_0 |         1|
|7     |uBlaze_dlmb_v10_0           |         1|
|8     |uBlaze_ilmb_bram_if_cntlr_0 |         1|
|9     |uBlaze_ilmb_v10_0           |         1|
|10    |uBlaze_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |uBlaze_axi_uartlite_0_0_bbox_0     |     1|
|2     |uBlaze_clk_wiz_0_0_bbox_1          |     1|
|3     |uBlaze_dlmb_bram_if_cntlr_0_bbox_4 |     1|
|4     |uBlaze_dlmb_v10_0_bbox_5           |     1|
|5     |uBlaze_ilmb_bram_if_cntlr_0_bbox_6 |     1|
|6     |uBlaze_ilmb_v10_0_bbox_7           |     1|
|7     |uBlaze_lmb_bram_0_bbox_8           |     1|
|8     |uBlaze_mdm_1_0_bbox_2              |     1|
|9     |uBlaze_microblaze_0_0_bbox_3       |     1|
|10    |uBlaze_rst_clk_wiz_0_100M_0_bbox_9 |     1|
|11    |IBUF                               |     2|
|12    |OBUF                               |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |   784|
|2     |  uBlaze_i                    |uBlaze                                |   781|
|3     |    microblaze_0_axi_periph   |uBlaze_microblaze_0_axi_periph_0      |     0|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_126LSC0 |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.426 ; gain = 476.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 797.426 ; gain = 169.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 797.426 ; gain = 476.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 817.551 ; gain = 503.891
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/uBlaze_N4/Hello_World/uBlaze_N4/uBlaze_N4.runs/synth_1/uBlaze_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uBlaze_wrapper_utilization_synth.rpt -pb uBlaze_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 817.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 13 20:43:39 2018...
