-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity lut_div7_chunk_r0_rom is 
    generic(
             DWIDTH     : integer := 1; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of lut_div7_chunk_r0_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "0", 1 => "1", 2 => "0", 3 => "1", 4 => "0", 5 => "1", 6 to 7=> "0", 
    8 => "1", 9 => "0", 10 => "1", 11 => "0", 12 => "1", 13 to 14=> "0", 15 => "1", 
    16 => "0", 17 => "1", 18 => "0", 19 => "1", 20 to 21=> "0", 22 => "1", 23 => "0", 
    24 => "1", 25 => "0", 26 => "1", 27 to 28=> "0", 29 => "1", 30 => "0", 31 => "1", 
    32 => "0", 33 => "1", 34 to 35=> "0", 36 => "1", 37 => "0", 38 => "1", 39 => "0", 
    40 => "1", 41 to 42=> "0", 43 => "1", 44 => "0", 45 => "1", 46 => "0", 47 => "1", 
    48 to 49=> "0", 50 => "1", 51 => "0", 52 => "1", 53 => "0", 54 => "1", 55 to 56=> "0", 
    57 => "1", 58 => "0", 59 => "1", 60 => "0", 61 => "1", 62 to 63=> "0" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "select_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "distributed";

begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity lut_div7_chunk_r0 is
    generic (
        DataWidth : INTEGER := 1;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of lut_div7_chunk_r0 is
    component lut_div7_chunk_r0_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    lut_div7_chunk_r0_rom_U :  component lut_div7_chunk_r0_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


