{
  "module_name": "mc_pll_regs.h",
  "hash_id": "1f2f5fc5cf57cb93c085c8516190ebba7d0c5f4015514b74ce92974eb4067e41",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/mc_pll_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MC_PLL_REGS_H_\n#define ASIC_REG_MC_PLL_REGS_H_\n\n \n\n#define mmMC_PLL_NR                                                  0x4A1100\n\n#define mmMC_PLL_NF                                                  0x4A1104\n\n#define mmMC_PLL_OD                                                  0x4A1108\n\n#define mmMC_PLL_NB                                                  0x4A110C\n\n#define mmMC_PLL_CFG                                                 0x4A1110\n\n#define mmMC_PLL_LOSE_MASK                                           0x4A1120\n\n#define mmMC_PLL_LOCK_INTR                                           0x4A1128\n\n#define mmMC_PLL_LOCK_BYPASS                                         0x4A112C\n\n#define mmMC_PLL_DATA_CHNG                                           0x4A1130\n\n#define mmMC_PLL_RST                                                 0x4A1134\n\n#define mmMC_PLL_SLIP_WD_CNTR                                        0x4A1150\n\n#define mmMC_PLL_DIV_FACTOR_0                                        0x4A1200\n\n#define mmMC_PLL_DIV_FACTOR_1                                        0x4A1204\n\n#define mmMC_PLL_DIV_FACTOR_2                                        0x4A1208\n\n#define mmMC_PLL_DIV_FACTOR_3                                        0x4A120C\n\n#define mmMC_PLL_DIV_FACTOR_CMD_0                                    0x4A1220\n\n#define mmMC_PLL_DIV_FACTOR_CMD_1                                    0x4A1224\n\n#define mmMC_PLL_DIV_FACTOR_CMD_2                                    0x4A1228\n\n#define mmMC_PLL_DIV_FACTOR_CMD_3                                    0x4A122C\n\n#define mmMC_PLL_DIV_SEL_0                                           0x4A1280\n\n#define mmMC_PLL_DIV_SEL_1                                           0x4A1284\n\n#define mmMC_PLL_DIV_SEL_2                                           0x4A1288\n\n#define mmMC_PLL_DIV_SEL_3                                           0x4A128C\n\n#define mmMC_PLL_DIV_EN_0                                            0x4A12A0\n\n#define mmMC_PLL_DIV_EN_1                                            0x4A12A4\n\n#define mmMC_PLL_DIV_EN_2                                            0x4A12A8\n\n#define mmMC_PLL_DIV_EN_3                                            0x4A12AC\n\n#define mmMC_PLL_DIV_FACTOR_BUSY_0                                   0x4A12C0\n\n#define mmMC_PLL_DIV_FACTOR_BUSY_1                                   0x4A12C4\n\n#define mmMC_PLL_DIV_FACTOR_BUSY_2                                   0x4A12C8\n\n#define mmMC_PLL_DIV_FACTOR_BUSY_3                                   0x4A12CC\n\n#define mmMC_PLL_CLK_GATER                                           0x4A1300\n\n#define mmMC_PLL_CLK_RLX_0                                           0x4A1310\n\n#define mmMC_PLL_CLK_RLX_1                                           0x4A1314\n\n#define mmMC_PLL_CLK_RLX_2                                           0x4A1318\n\n#define mmMC_PLL_CLK_RLX_3                                           0x4A131C\n\n#define mmMC_PLL_REF_CNTR_PERIOD                                     0x4A1400\n\n#define mmMC_PLL_REF_LOW_THRESHOLD                                   0x4A1410\n\n#define mmMC_PLL_REF_HIGH_THRESHOLD                                  0x4A1420\n\n#define mmMC_PLL_PLL_NOT_STABLE                                      0x4A1430\n\n#define mmMC_PLL_FREQ_CALC_EN                                        0x4A1440\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}