
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ba8 <.init>:
  401ba8:	stp	x29, x30, [sp, #-16]!
  401bac:	mov	x29, sp
  401bb0:	bl	403478 <__fxstatat@plt+0x1338>
  401bb4:	ldp	x29, x30, [sp], #16
  401bb8:	ret

Disassembly of section .plt:

0000000000401bc0 <mbrtowc@plt-0x20>:
  401bc0:	stp	x16, x30, [sp, #-16]!
  401bc4:	adrp	x16, 421000 <__fxstatat@plt+0x1eec0>
  401bc8:	ldr	x17, [x16, #4088]
  401bcc:	add	x16, x16, #0xff8
  401bd0:	br	x17
  401bd4:	nop
  401bd8:	nop
  401bdc:	nop

0000000000401be0 <mbrtowc@plt>:
  401be0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401be4:	ldr	x17, [x16]
  401be8:	add	x16, x16, #0x0
  401bec:	br	x17

0000000000401bf0 <memcpy@plt>:
  401bf0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401bf4:	ldr	x17, [x16, #8]
  401bf8:	add	x16, x16, #0x8
  401bfc:	br	x17

0000000000401c00 <memmove@plt>:
  401c00:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c04:	ldr	x17, [x16, #16]
  401c08:	add	x16, x16, #0x10
  401c0c:	br	x17

0000000000401c10 <_exit@plt>:
  401c10:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c14:	ldr	x17, [x16, #24]
  401c18:	add	x16, x16, #0x18
  401c1c:	br	x17

0000000000401c20 <getcwd@plt>:
  401c20:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c24:	ldr	x17, [x16, #32]
  401c28:	add	x16, x16, #0x20
  401c2c:	br	x17

0000000000401c30 <strlen@plt>:
  401c30:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c34:	ldr	x17, [x16, #40]
  401c38:	add	x16, x16, #0x28
  401c3c:	br	x17

0000000000401c40 <__sprintf_chk@plt>:
  401c40:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c44:	ldr	x17, [x16, #48]
  401c48:	add	x16, x16, #0x30
  401c4c:	br	x17

0000000000401c50 <mbstowcs@plt>:
  401c50:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c54:	ldr	x17, [x16, #56]
  401c58:	add	x16, x16, #0x38
  401c5c:	br	x17

0000000000401c60 <exit@plt>:
  401c60:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c64:	ldr	x17, [x16, #64]
  401c68:	add	x16, x16, #0x40
  401c6c:	br	x17

0000000000401c70 <error@plt>:
  401c70:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c74:	ldr	x17, [x16, #72]
  401c78:	add	x16, x16, #0x48
  401c7c:	br	x17

0000000000401c80 <fchdir@plt>:
  401c80:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c84:	ldr	x17, [x16, #80]
  401c88:	add	x16, x16, #0x50
  401c8c:	br	x17

0000000000401c90 <readlink@plt>:
  401c90:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401c94:	ldr	x17, [x16, #88]
  401c98:	add	x16, x16, #0x58
  401c9c:	br	x17

0000000000401ca0 <__cxa_atexit@plt>:
  401ca0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ca4:	ldr	x17, [x16, #96]
  401ca8:	add	x16, x16, #0x60
  401cac:	br	x17

0000000000401cb0 <iswcntrl@plt>:
  401cb0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401cb4:	ldr	x17, [x16, #104]
  401cb8:	add	x16, x16, #0x68
  401cbc:	br	x17

0000000000401cc0 <statfs@plt>:
  401cc0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401cc4:	ldr	x17, [x16, #112]
  401cc8:	add	x16, x16, #0x70
  401ccc:	br	x17

0000000000401cd0 <lseek@plt>:
  401cd0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401cd4:	ldr	x17, [x16, #120]
  401cd8:	add	x16, x16, #0x78
  401cdc:	br	x17

0000000000401ce0 <__fpending@plt>:
  401ce0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ce4:	ldr	x17, [x16, #128]
  401ce8:	add	x16, x16, #0x80
  401cec:	br	x17

0000000000401cf0 <localeconv@plt>:
  401cf0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401cf4:	ldr	x17, [x16, #136]
  401cf8:	add	x16, x16, #0x88
  401cfc:	br	x17

0000000000401d00 <fileno@plt>:
  401d00:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d04:	ldr	x17, [x16, #144]
  401d08:	add	x16, x16, #0x90
  401d0c:	br	x17

0000000000401d10 <__memcpy_chk@plt>:
  401d10:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d14:	ldr	x17, [x16, #152]
  401d18:	add	x16, x16, #0x98
  401d1c:	br	x17

0000000000401d20 <fclose@plt>:
  401d20:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d24:	ldr	x17, [x16, #160]
  401d28:	add	x16, x16, #0xa0
  401d2c:	br	x17

0000000000401d30 <nl_langinfo@plt>:
  401d30:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d34:	ldr	x17, [x16, #168]
  401d38:	add	x16, x16, #0xa8
  401d3c:	br	x17

0000000000401d40 <fopen@plt>:
  401d40:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d44:	ldr	x17, [x16, #176]
  401d48:	add	x16, x16, #0xb0
  401d4c:	br	x17

0000000000401d50 <malloc@plt>:
  401d50:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d54:	ldr	x17, [x16, #184]
  401d58:	add	x16, x16, #0xb8
  401d5c:	br	x17

0000000000401d60 <wcwidth@plt>:
  401d60:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d64:	ldr	x17, [x16, #192]
  401d68:	add	x16, x16, #0xc0
  401d6c:	br	x17

0000000000401d70 <open@plt>:
  401d70:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d74:	ldr	x17, [x16, #200]
  401d78:	add	x16, x16, #0xc8
  401d7c:	br	x17

0000000000401d80 <wcswidth@plt>:
  401d80:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d84:	ldr	x17, [x16, #208]
  401d88:	add	x16, x16, #0xd0
  401d8c:	br	x17

0000000000401d90 <strncmp@plt>:
  401d90:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401d94:	ldr	x17, [x16, #216]
  401d98:	add	x16, x16, #0xd8
  401d9c:	br	x17

0000000000401da0 <bindtextdomain@plt>:
  401da0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401da4:	ldr	x17, [x16, #224]
  401da8:	add	x16, x16, #0xe0
  401dac:	br	x17

0000000000401db0 <__libc_start_main@plt>:
  401db0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401db4:	ldr	x17, [x16, #232]
  401db8:	add	x16, x16, #0xe8
  401dbc:	br	x17

0000000000401dc0 <strverscmp@plt>:
  401dc0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401dc4:	ldr	x17, [x16, #240]
  401dc8:	add	x16, x16, #0xf0
  401dcc:	br	x17

0000000000401dd0 <__printf_chk@plt>:
  401dd0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401dd4:	ldr	x17, [x16, #248]
  401dd8:	add	x16, x16, #0xf8
  401ddc:	br	x17

0000000000401de0 <memset@plt>:
  401de0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401de4:	ldr	x17, [x16, #256]
  401de8:	add	x16, x16, #0x100
  401dec:	br	x17

0000000000401df0 <__strtoul_internal@plt>:
  401df0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401df4:	ldr	x17, [x16, #264]
  401df8:	add	x16, x16, #0x108
  401dfc:	br	x17

0000000000401e00 <calloc@plt>:
  401e00:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e04:	ldr	x17, [x16, #272]
  401e08:	add	x16, x16, #0x110
  401e0c:	br	x17

0000000000401e10 <setmntent@plt>:
  401e10:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e14:	ldr	x17, [x16, #280]
  401e18:	add	x16, x16, #0x118
  401e1c:	br	x17

0000000000401e20 <endmntent@plt>:
  401e20:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e24:	ldr	x17, [x16, #288]
  401e28:	add	x16, x16, #0x120
  401e2c:	br	x17

0000000000401e30 <realloc@plt>:
  401e30:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e34:	ldr	x17, [x16, #296]
  401e38:	add	x16, x16, #0x128
  401e3c:	br	x17

0000000000401e40 <strdup@plt>:
  401e40:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e44:	ldr	x17, [x16, #304]
  401e48:	add	x16, x16, #0x130
  401e4c:	br	x17

0000000000401e50 <close@plt>:
  401e50:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e54:	ldr	x17, [x16, #312]
  401e58:	add	x16, x16, #0x138
  401e5c:	br	x17

0000000000401e60 <strrchr@plt>:
  401e60:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e64:	ldr	x17, [x16, #320]
  401e68:	add	x16, x16, #0x140
  401e6c:	br	x17

0000000000401e70 <__gmon_start__@plt>:
  401e70:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e74:	ldr	x17, [x16, #328]
  401e78:	add	x16, x16, #0x148
  401e7c:	br	x17

0000000000401e80 <abort@plt>:
  401e80:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e84:	ldr	x17, [x16, #336]
  401e88:	add	x16, x16, #0x150
  401e8c:	br	x17

0000000000401e90 <statvfs@plt>:
  401e90:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401e94:	ldr	x17, [x16, #344]
  401e98:	add	x16, x16, #0x158
  401e9c:	br	x17

0000000000401ea0 <mbsinit@plt>:
  401ea0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ea4:	ldr	x17, [x16, #352]
  401ea8:	add	x16, x16, #0x160
  401eac:	br	x17

0000000000401eb0 <__overflow@plt>:
  401eb0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401eb4:	ldr	x17, [x16, #360]
  401eb8:	add	x16, x16, #0x168
  401ebc:	br	x17

0000000000401ec0 <canonicalize_file_name@plt>:
  401ec0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ec4:	ldr	x17, [x16, #368]
  401ec8:	add	x16, x16, #0x170
  401ecc:	br	x17

0000000000401ed0 <memcmp@plt>:
  401ed0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ed4:	ldr	x17, [x16, #376]
  401ed8:	add	x16, x16, #0x178
  401edc:	br	x17

0000000000401ee0 <textdomain@plt>:
  401ee0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ee4:	ldr	x17, [x16, #384]
  401ee8:	add	x16, x16, #0x180
  401eec:	br	x17

0000000000401ef0 <__asprintf_chk@plt>:
  401ef0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ef4:	ldr	x17, [x16, #392]
  401ef8:	add	x16, x16, #0x188
  401efc:	br	x17

0000000000401f00 <getopt_long@plt>:
  401f00:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f04:	ldr	x17, [x16, #400]
  401f08:	add	x16, x16, #0x190
  401f0c:	br	x17

0000000000401f10 <__fprintf_chk@plt>:
  401f10:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f14:	ldr	x17, [x16, #408]
  401f18:	add	x16, x16, #0x198
  401f1c:	br	x17

0000000000401f20 <strcmp@plt>:
  401f20:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f24:	ldr	x17, [x16, #416]
  401f28:	add	x16, x16, #0x1a0
  401f2c:	br	x17

0000000000401f30 <__ctype_b_loc@plt>:
  401f30:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f34:	ldr	x17, [x16, #424]
  401f38:	add	x16, x16, #0x1a8
  401f3c:	br	x17

0000000000401f40 <fseeko@plt>:
  401f40:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f44:	ldr	x17, [x16, #432]
  401f48:	add	x16, x16, #0x1b0
  401f4c:	br	x17

0000000000401f50 <chdir@plt>:
  401f50:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f54:	ldr	x17, [x16, #440]
  401f58:	add	x16, x16, #0x1b8
  401f5c:	br	x17

0000000000401f60 <free@plt>:
  401f60:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f64:	ldr	x17, [x16, #448]
  401f68:	add	x16, x16, #0x1c0
  401f6c:	br	x17

0000000000401f70 <sync@plt>:
  401f70:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f74:	ldr	x17, [x16, #456]
  401f78:	add	x16, x16, #0x1c8
  401f7c:	br	x17

0000000000401f80 <__ctype_get_mb_cur_max@plt>:
  401f80:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f84:	ldr	x17, [x16, #464]
  401f88:	add	x16, x16, #0x1d0
  401f8c:	br	x17

0000000000401f90 <mempcpy@plt>:
  401f90:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401f94:	ldr	x17, [x16, #472]
  401f98:	add	x16, x16, #0x1d8
  401f9c:	br	x17

0000000000401fa0 <hasmntopt@plt>:
  401fa0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fa4:	ldr	x17, [x16, #480]
  401fa8:	add	x16, x16, #0x1e0
  401fac:	br	x17

0000000000401fb0 <strspn@plt>:
  401fb0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fb4:	ldr	x17, [x16, #488]
  401fb8:	add	x16, x16, #0x1e8
  401fbc:	br	x17

0000000000401fc0 <strchr@plt>:
  401fc0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fc4:	ldr	x17, [x16, #496]
  401fc8:	add	x16, x16, #0x1f0
  401fcc:	br	x17

0000000000401fd0 <memrchr@plt>:
  401fd0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fd4:	ldr	x17, [x16, #504]
  401fd8:	add	x16, x16, #0x1f8
  401fdc:	br	x17

0000000000401fe0 <fwrite@plt>:
  401fe0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401fe4:	ldr	x17, [x16, #512]
  401fe8:	add	x16, x16, #0x200
  401fec:	br	x17

0000000000401ff0 <fcntl@plt>:
  401ff0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  401ff4:	ldr	x17, [x16, #520]
  401ff8:	add	x16, x16, #0x208
  401ffc:	br	x17

0000000000402000 <fflush@plt>:
  402000:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402004:	ldr	x17, [x16, #528]
  402008:	add	x16, x16, #0x210
  40200c:	br	x17

0000000000402010 <__lxstat@plt>:
  402010:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402014:	ldr	x17, [x16, #536]
  402018:	add	x16, x16, #0x218
  40201c:	br	x17

0000000000402020 <memchr@plt>:
  402020:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402024:	ldr	x17, [x16, #544]
  402028:	add	x16, x16, #0x220
  40202c:	br	x17

0000000000402030 <isatty@plt>:
  402030:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402034:	ldr	x17, [x16, #552]
  402038:	add	x16, x16, #0x228
  40203c:	br	x17

0000000000402040 <wcstombs@plt>:
  402040:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402044:	ldr	x17, [x16, #560]
  402048:	add	x16, x16, #0x230
  40204c:	br	x17

0000000000402050 <strstr@plt>:
  402050:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402054:	ldr	x17, [x16, #568]
  402058:	add	x16, x16, #0x238
  40205c:	br	x17

0000000000402060 <dcgettext@plt>:
  402060:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402064:	ldr	x17, [x16, #576]
  402068:	add	x16, x16, #0x240
  40206c:	br	x17

0000000000402070 <__isoc99_sscanf@plt>:
  402070:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402074:	ldr	x17, [x16, #584]
  402078:	add	x16, x16, #0x248
  40207c:	br	x17

0000000000402080 <fputs_unlocked@plt>:
  402080:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402084:	ldr	x17, [x16, #592]
  402088:	add	x16, x16, #0x250
  40208c:	br	x17

0000000000402090 <__freading@plt>:
  402090:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402094:	ldr	x17, [x16, #600]
  402098:	add	x16, x16, #0x258
  40209c:	br	x17

00000000004020a0 <getmntent@plt>:
  4020a0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020a4:	ldr	x17, [x16, #608]
  4020a8:	add	x16, x16, #0x260
  4020ac:	br	x17

00000000004020b0 <iswprint@plt>:
  4020b0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020b4:	ldr	x17, [x16, #616]
  4020b8:	add	x16, x16, #0x268
  4020bc:	br	x17

00000000004020c0 <openat@plt>:
  4020c0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020c4:	ldr	x17, [x16, #624]
  4020c8:	add	x16, x16, #0x270
  4020cc:	br	x17

00000000004020d0 <__assert_fail@plt>:
  4020d0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020d4:	ldr	x17, [x16, #632]
  4020d8:	add	x16, x16, #0x278
  4020dc:	br	x17

00000000004020e0 <__errno_location@plt>:
  4020e0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020e4:	ldr	x17, [x16, #640]
  4020e8:	add	x16, x16, #0x280
  4020ec:	br	x17

00000000004020f0 <uname@plt>:
  4020f0:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  4020f4:	ldr	x17, [x16, #648]
  4020f8:	add	x16, x16, #0x288
  4020fc:	br	x17

0000000000402100 <getenv@plt>:
  402100:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402104:	ldr	x17, [x16, #656]
  402108:	add	x16, x16, #0x290
  40210c:	br	x17

0000000000402110 <__xstat@plt>:
  402110:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402114:	ldr	x17, [x16, #664]
  402118:	add	x16, x16, #0x298
  40211c:	br	x17

0000000000402120 <__getdelim@plt>:
  402120:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402124:	ldr	x17, [x16, #672]
  402128:	add	x16, x16, #0x2a0
  40212c:	br	x17

0000000000402130 <setlocale@plt>:
  402130:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402134:	ldr	x17, [x16, #680]
  402138:	add	x16, x16, #0x2a8
  40213c:	br	x17

0000000000402140 <__fxstatat@plt>:
  402140:	adrp	x16, 422000 <__fxstatat@plt+0x1fec0>
  402144:	ldr	x17, [x16, #688]
  402148:	add	x16, x16, #0x2b0
  40214c:	br	x17

Disassembly of section .text:

0000000000402150 <.text>:
  402150:	sub	sp, sp, #0x170
  402154:	stp	x29, x30, [sp, #16]
  402158:	add	x29, sp, #0x10
  40215c:	stp	x19, x20, [sp, #32]
  402160:	mov	w20, w0
  402164:	ldr	x0, [x1]
  402168:	stp	x21, x22, [sp, #48]
  40216c:	mov	x22, x1
  402170:	stp	x23, x24, [sp, #64]
  402174:	adrp	x21, 40c000 <__fxstatat@plt+0x9ec0>
  402178:	add	x21, x21, #0xfd0
  40217c:	stp	x25, x26, [sp, #80]
  402180:	adrp	x26, 40e000 <__fxstatat@plt+0xbec0>
  402184:	add	x26, x26, #0x308
  402188:	stp	x27, x28, [sp, #96]
  40218c:	adrp	x27, 422000 <__fxstatat@plt+0x1fec0>
  402190:	add	x19, x27, #0x5c0
  402194:	str	wzr, [sp, #112]
  402198:	bl	407558 <__fxstatat@plt+0x5418>
  40219c:	mov	x1, x26
  4021a0:	mov	w0, #0x6                   	// #6
  4021a4:	bl	402130 <setlocale@plt>
  4021a8:	mov	w23, #0xffffffff            	// #-1
  4021ac:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4021b0:	add	x1, x1, #0xb88
  4021b4:	mov	x0, x21
  4021b8:	bl	401da0 <bindtextdomain@plt>
  4021bc:	mov	x0, x21
  4021c0:	mov	w24, w23
  4021c4:	bl	401ee0 <textdomain@plt>
  4021c8:	adrp	x21, 40d000 <__fxstatat@plt+0xaec0>
  4021cc:	adrp	x0, 405000 <__fxstatat@plt+0x2ec0>
  4021d0:	add	x0, x0, #0x1a8
  4021d4:	bl	40cf80 <__fxstatat@plt+0xae40>
  4021d8:	str	xzr, [x27, #1472]
  4021dc:	mov	x3, #0x1                   	// #1
  4021e0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4021e4:	mov	w2, #0x5                   	// #5
  4021e8:	add	x1, x1, #0xba0
  4021ec:	mov	x0, #0x0                   	// #0
  4021f0:	str	xzr, [x19, #8]
  4021f4:	str	w23, [x19, #52]
  4021f8:	add	x21, x21, #0xbd0
  4021fc:	strb	wzr, [x19, #65]
  402200:	adrp	x25, 422000 <__fxstatat@plt+0x1fec0>
  402204:	strb	wzr, [x19, #66]
  402208:	str	wzr, [x19, #68]
  40220c:	strb	wzr, [x19, #80]
  402210:	strb	wzr, [x19, #81]
  402214:	str	x3, [x19, #88]
  402218:	strb	wzr, [x19, #144]
  40221c:	bl	402060 <dcgettext@plt>
  402220:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  402224:	add	x1, x1, #0xf20
  402228:	add	x23, x1, #0x88
  40222c:	stp	x0, x1, [sp, #120]
  402230:	add	x4, sp, #0xf0
  402234:	mov	x3, x23
  402238:	mov	x2, x21
  40223c:	mov	x1, x22
  402240:	mov	w0, w20
  402244:	str	w24, [sp, #240]
  402248:	bl	401f00 <getopt_long@plt>
  40224c:	mov	w28, w0
  402250:	cmn	w0, #0x1
  402254:	b.eq	4024d8 <__fxstatat@plt+0x398>  // b.none
  402258:	cmp	w0, #0x6b
  40225c:	b.eq	4024b4 <__fxstatat@plt+0x374>  // b.none
  402260:	b.gt	40229c <__fxstatat@plt+0x15c>
  402264:	cmp	w0, #0x50
  402268:	b.eq	402418 <__fxstatat@plt+0x2d8>  // b.none
  40226c:	b.le	402318 <__fxstatat@plt+0x1d8>
  402270:	cmp	w0, #0x68
  402274:	b.eq	4024c4 <__fxstatat@plt+0x384>  // b.none
  402278:	b.le	4022f8 <__fxstatat@plt+0x1b8>
  40227c:	cmp	w0, #0x69
  402280:	b.ne	402374 <__fxstatat@plt+0x234>  // b.any
  402284:	ldr	w0, [x19, #48]
  402288:	cmp	w0, #0x4
  40228c:	b.eq	4033d4 <__fxstatat@plt+0x1294>  // b.none
  402290:	mov	w0, #0x1                   	// #1
  402294:	str	w0, [x19, #48]
  402298:	b	402230 <__fxstatat@plt+0xf0>
  40229c:	cmp	w0, #0x78
  4022a0:	b.eq	402488 <__fxstatat@plt+0x348>  // b.none
  4022a4:	b.le	402358 <__fxstatat@plt+0x218>
  4022a8:	cmp	w0, #0x102
  4022ac:	b.eq	402460 <__fxstatat@plt+0x320>  // b.none
  4022b0:	b.le	402348 <__fxstatat@plt+0x208>
  4022b4:	cmp	w0, #0x103
  4022b8:	b.ne	402374 <__fxstatat@plt+0x234>  // b.any
  4022bc:	ldr	w28, [x19, #48]
  4022c0:	cmp	w28, #0x1
  4022c4:	b.eq	4033d4 <__fxstatat@plt+0x1294>  // b.none
  4022c8:	ldr	w0, [sp, #112]
  4022cc:	cmp	w28, #0x0
  4022d0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4022d4:	b.ne	403410 <__fxstatat@plt+0x12d0>  // b.any
  4022d8:	ldrb	w0, [x19, #144]
  4022dc:	cbnz	w0, 4033f8 <__fxstatat@plt+0x12b8>
  4022e0:	ldr	x0, [x25, #1432]
  4022e4:	mov	w1, #0x4                   	// #4
  4022e8:	str	w1, [x19, #48]
  4022ec:	cbz	x0, 402230 <__fxstatat@plt+0xf0>
  4022f0:	bl	404788 <__fxstatat@plt+0x2648>
  4022f4:	b	402230 <__fxstatat@plt+0xf0>
  4022f8:	cmp	w0, #0x54
  4022fc:	b.ne	4023a4 <__fxstatat@plt+0x264>  // b.any
  402300:	ldr	w0, [x19, #48]
  402304:	cmp	w0, #0x4
  402308:	b.eq	4033f8 <__fxstatat@plt+0x12b8>  // b.none
  40230c:	mov	w0, #0x1                   	// #1
  402310:	strb	w0, [x19, #144]
  402314:	b	402230 <__fxstatat@plt+0xf0>
  402318:	cmp	w0, #0x42
  40231c:	b.eq	402430 <__fxstatat@plt+0x2f0>  // b.none
  402320:	b.le	4023b8 <__fxstatat@plt+0x278>
  402324:	cmp	w0, #0x46
  402328:	b.eq	40246c <__fxstatat@plt+0x32c>  // b.none
  40232c:	cmp	w0, #0x48
  402330:	b.ne	402374 <__fxstatat@plt+0x234>  // b.any
  402334:	mov	w1, #0x90                  	// #144
  402338:	mov	x0, #0x1                   	// #1
  40233c:	str	w1, [x19, #52]
  402340:	str	x0, [x19, #56]
  402344:	b	402230 <__fxstatat@plt+0xf0>
  402348:	cmp	w0, #0x100
  40234c:	b.ne	40237c <__fxstatat@plt+0x23c>  // b.any
  402350:	strb	wzr, [x19, #145]
  402354:	b	402230 <__fxstatat@plt+0xf0>
  402358:	cmp	w0, #0x6d
  40235c:	b.eq	4024a4 <__fxstatat@plt+0x364>  // b.none
  402360:	b.le	402390 <__fxstatat@plt+0x250>
  402364:	cmp	w0, #0x74
  402368:	b.eq	40246c <__fxstatat@plt+0x32c>  // b.none
  40236c:	cmp	w0, #0x76
  402370:	b.eq	402230 <__fxstatat@plt+0xf0>  // b.none
  402374:	mov	w0, #0x1                   	// #1
  402378:	bl	404380 <__fxstatat@plt+0x2240>
  40237c:	cmp	w0, #0x101
  402380:	b.ne	402374 <__fxstatat@plt+0x234>  // b.any
  402384:	mov	w0, #0x1                   	// #1
  402388:	strb	w0, [x19, #145]
  40238c:	b	402230 <__fxstatat@plt+0xf0>
  402390:	cmp	w0, #0x6c
  402394:	b.ne	402374 <__fxstatat@plt+0x234>  // b.any
  402398:	mov	w0, #0x1                   	// #1
  40239c:	strb	w0, [x19, #64]
  4023a0:	b	402230 <__fxstatat@plt+0xf0>
  4023a4:	cmp	w0, #0x61
  4023a8:	b.ne	402374 <__fxstatat@plt+0x234>  // b.any
  4023ac:	mov	w0, #0x1                   	// #1
  4023b0:	strb	w0, [x19, #65]
  4023b4:	b	402230 <__fxstatat@plt+0xf0>
  4023b8:	cmn	w0, #0x3
  4023bc:	b.ne	402408 <__fxstatat@plt+0x2c8>  // b.any
  4023c0:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4023c4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4023c8:	adrp	x6, 40d000 <__fxstatat@plt+0xaec0>
  4023cc:	adrp	x5, 40d000 <__fxstatat@plt+0xaec0>
  4023d0:	ldr	x3, [x1, #1296]
  4023d4:	add	x6, x6, #0xc10
  4023d8:	ldr	x0, [x0, #1448]
  4023dc:	add	x5, x5, #0xc20
  4023e0:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  4023e4:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4023e8:	add	x4, x4, #0xc30
  4023ec:	add	x2, x2, #0xa60
  4023f0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4023f4:	add	x1, x1, #0xe0
  4023f8:	mov	x7, #0x0                   	// #0
  4023fc:	bl	4096c8 <__fxstatat@plt+0x7588>
  402400:	mov	w0, #0x0                   	// #0
  402404:	bl	401c60 <exit@plt>
  402408:	cmn	w0, #0x2
  40240c:	b.ne	402374 <__fxstatat@plt+0x234>  // b.any
  402410:	mov	w0, #0x0                   	// #0
  402414:	bl	404380 <__fxstatat@plt+0x2240>
  402418:	ldr	w0, [x19, #48]
  40241c:	cmp	w0, #0x4
  402420:	b.eq	403410 <__fxstatat@plt+0x12d0>  // b.none
  402424:	mov	w0, #0x1                   	// #1
  402428:	str	w0, [sp, #112]
  40242c:	b	402230 <__fxstatat@plt+0xf0>
  402430:	ldr	x0, [x25, #1432]
  402434:	add	x2, x19, #0x38
  402438:	add	x1, x19, #0x34
  40243c:	bl	406d50 <__fxstatat@plt+0x4c10>
  402440:	cbz	w0, 402230 <__fxstatat@plt+0xf0>
  402444:	adrp	x2, 422000 <__fxstatat@plt+0x1fec0>
  402448:	add	x2, x2, #0x598
  40244c:	ldr	w1, [sp, #240]
  402450:	mov	x3, x23
  402454:	ldr	x4, [x2]
  402458:	mov	w2, w28
  40245c:	bl	409af8 <__fxstatat@plt+0x79b8>
  402460:	mov	w0, #0x1                   	// #1
  402464:	strb	w0, [x19, #81]
  402468:	b	402230 <__fxstatat@plt+0xf0>
  40246c:	ldr	x28, [x25, #1432]
  402470:	mov	x0, #0x10                  	// #16
  402474:	bl	409810 <__fxstatat@plt+0x76d0>
  402478:	ldr	x1, [x19]
  40247c:	str	x0, [x19]
  402480:	stp	x28, x1, [x0]
  402484:	b	402230 <__fxstatat@plt+0xf0>
  402488:	ldr	x28, [x25, #1432]
  40248c:	mov	x0, #0x10                  	// #16
  402490:	bl	409810 <__fxstatat@plt+0x76d0>
  402494:	ldr	x1, [x19, #8]
  402498:	str	x0, [x19, #8]
  40249c:	stp	x28, x1, [x0]
  4024a0:	b	402230 <__fxstatat@plt+0xf0>
  4024a4:	mov	x0, #0x100000              	// #1048576
  4024a8:	str	wzr, [x19, #52]
  4024ac:	str	x0, [x19, #56]
  4024b0:	b	402230 <__fxstatat@plt+0xf0>
  4024b4:	mov	x0, #0x400                 	// #1024
  4024b8:	str	wzr, [x19, #52]
  4024bc:	str	x0, [x19, #56]
  4024c0:	b	402230 <__fxstatat@plt+0xf0>
  4024c4:	mov	w1, #0xb0                  	// #176
  4024c8:	mov	x0, #0x1                   	// #1
  4024cc:	str	w1, [x19, #52]
  4024d0:	str	x0, [x19, #56]
  4024d4:	b	402230 <__fxstatat@plt+0xf0>
  4024d8:	ldr	w0, [x19, #52]
  4024dc:	cmn	w0, #0x1
  4024e0:	b.eq	4026b0 <__fxstatat@plt+0x570>  // b.none
  4024e4:	ldr	w0, [x19, #48]
  4024e8:	cmp	w0, #0x1
  4024ec:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  4024f0:	b.ne	402678 <__fxstatat@plt+0x538>  // b.any
  4024f4:	ldr	x23, [x27, #1472]
  4024f8:	mov	w25, #0x0                   	// #0
  4024fc:	cbz	x23, 402570 <__fxstatat@plt+0x430>
  402500:	adrp	x24, 40d000 <__fxstatat@plt+0xaec0>
  402504:	add	x24, x24, #0xc68
  402508:	ldr	x28, [x19, #8]
  40250c:	cbz	x28, 402564 <__fxstatat@plt+0x424>
  402510:	ldr	x21, [x23]
  402514:	b	402520 <__fxstatat@plt+0x3e0>
  402518:	ldr	x28, [x28, #8]
  40251c:	cbz	x28, 402564 <__fxstatat@plt+0x424>
  402520:	ldr	x1, [x28]
  402524:	mov	x0, x21
  402528:	bl	401f20 <strcmp@plt>
  40252c:	cbnz	w0, 402518 <__fxstatat@plt+0x3d8>
  402530:	mov	x1, x24
  402534:	mov	w2, #0x5                   	// #5
  402538:	mov	x0, #0x0                   	// #0
  40253c:	bl	402060 <dcgettext@plt>
  402540:	mov	x21, x0
  402544:	mov	w25, #0x1                   	// #1
  402548:	ldr	x0, [x23]
  40254c:	bl	409068 <__fxstatat@plt+0x6f28>
  402550:	mov	x3, x0
  402554:	mov	x2, x21
  402558:	mov	w1, #0x0                   	// #0
  40255c:	mov	w0, #0x0                   	// #0
  402560:	bl	401c70 <error@plt>
  402564:	ldr	x23, [x23, #8]
  402568:	cbnz	x23, 402508 <__fxstatat@plt+0x3c8>
  40256c:	cbnz	w25, 40268c <__fxstatat@plt+0x54c>
  402570:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402574:	ldr	w0, [x0, #1440]
  402578:	cmp	w0, w20
  40257c:	b.ge	4026e0 <__fxstatat@plt+0x5a0>  // b.tcont
  402580:	sub	w0, w20, w0
  402584:	sbfiz	x0, x0, #7, #32
  402588:	bl	409810 <__fxstatat@plt+0x76d0>
  40258c:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  402590:	str	x0, [sp, #152]
  402594:	ldr	w1, [x1, #1440]
  402598:	cmp	w20, w1
  40259c:	b.le	4026e0 <__fxstatat@plt+0x5a0>
  4025a0:	sxtw	x28, w1
  4025a4:	mvn	w21, w1
  4025a8:	add	w21, w21, w20
  4025ac:	add	x25, x28, #0x1
  4025b0:	adrp	x24, 40e000 <__fxstatat@plt+0xbec0>
  4025b4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4025b8:	add	x21, x21, x25
  4025bc:	add	x23, x0, #0x5a0
  4025c0:	add	x24, x24, #0xe38
  4025c4:	b	402610 <__fxstatat@plt+0x4d0>
  4025c8:	ldr	w0, [x23]
  4025cc:	ldr	x1, [sp, #152]
  4025d0:	sub	w0, w28, w0
  4025d4:	sbfiz	x0, x0, #7, #32
  4025d8:	add	x0, x1, x0
  4025dc:	ldr	w0, [x0, #16]
  4025e0:	and	w0, w0, #0xf000
  4025e4:	cmp	w0, #0x1, lsl #12
  4025e8:	b.eq	402600 <__fxstatat@plt+0x4c0>  // b.none
  4025ec:	ldr	x0, [x22, x28, lsl #3]
  4025f0:	mov	w1, #0x100                 	// #256
  4025f4:	bl	401d70 <open@plt>
  4025f8:	tbnz	w0, #31, 402600 <__fxstatat@plt+0x4c0>
  4025fc:	bl	401e50 <close@plt>
  402600:	cmp	x21, x25
  402604:	mov	x28, x25
  402608:	b.eq	4026e0 <__fxstatat@plt+0x5a0>  // b.none
  40260c:	add	x25, x25, #0x1
  402610:	ldr	w2, [x23]
  402614:	mov	w0, #0x0                   	// #0
  402618:	ldr	x1, [x22, x28, lsl #3]
  40261c:	sub	w2, w28, w2
  402620:	ldr	x3, [sp, #152]
  402624:	sbfiz	x2, x2, #7, #32
  402628:	add	x2, x3, x2
  40262c:	bl	402110 <__xstat@plt>
  402630:	cbz	w0, 4025c8 <__fxstatat@plt+0x488>
  402634:	bl	4020e0 <__errno_location@plt>
  402638:	ldr	w5, [x0]
  40263c:	ldr	x2, [x22, x28, lsl #3]
  402640:	mov	w1, #0x3                   	// #3
  402644:	mov	w0, #0x0                   	// #0
  402648:	str	w5, [sp, #112]
  40264c:	bl	408ef0 <__fxstatat@plt+0x6db0>
  402650:	mov	x3, x0
  402654:	ldr	w5, [sp, #112]
  402658:	mov	w0, #0x0                   	// #0
  40265c:	mov	x2, x24
  402660:	mov	w1, w5
  402664:	bl	401c70 <error@plt>
  402668:	str	xzr, [x22, x28, lsl #3]
  40266c:	mov	w0, #0x1                   	// #1
  402670:	str	w0, [x19, #68]
  402674:	b	402600 <__fxstatat@plt+0x4c0>
  402678:	ldr	w0, [x19, #52]
  40267c:	tbz	w0, #4, 402ef8 <__fxstatat@plt+0xdb8>
  402680:	mov	w0, #0x2                   	// #2
  402684:	str	w0, [x19, #48]
  402688:	b	4024f4 <__fxstatat@plt+0x3b4>
  40268c:	mov	w0, #0x1                   	// #1
  402690:	ldp	x29, x30, [sp, #16]
  402694:	ldp	x19, x20, [sp, #32]
  402698:	ldp	x21, x22, [sp, #48]
  40269c:	ldp	x23, x24, [sp, #64]
  4026a0:	ldp	x25, x26, [sp, #80]
  4026a4:	ldp	x27, x28, [sp, #96]
  4026a8:	add	sp, sp, #0x170
  4026ac:	ret
  4026b0:	ldr	w0, [sp, #112]
  4026b4:	cbz	w0, 403268 <__fxstatat@plt+0x1128>
  4026b8:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  4026bc:	add	x0, x0, #0xc48
  4026c0:	str	wzr, [x19, #52]
  4026c4:	bl	402100 <getenv@plt>
  4026c8:	cmp	x0, #0x0
  4026cc:	mov	x1, #0x200                 	// #512
  4026d0:	mov	x0, #0x400                 	// #1024
  4026d4:	csel	x1, x1, x0, ne  // ne = any
  4026d8:	str	x1, [x19, #56]
  4026dc:	b	4024e4 <__fxstatat@plt+0x3a4>
  4026e0:	ldr	x0, [x27, #1472]
  4026e4:	cbz	x0, 4029e8 <__fxstatat@plt+0x8a8>
  4026e8:	mov	w0, #0x1                   	// #1
  4026ec:	and	w0, w0, #0x1
  4026f0:	bl	40a750 <__fxstatat@plt+0x8610>
  4026f4:	str	x0, [x19, #152]
  4026f8:	cbz	x0, 40319c <__fxstatat@plt+0x105c>
  4026fc:	ldrb	w0, [x19, #145]
  402700:	cbnz	w0, 402f28 <__fxstatat@plt+0xde8>
  402704:	ldr	w21, [x19, #48]
  402708:	cmp	w21, #0x2
  40270c:	b.eq	4032f4 <__fxstatat@plt+0x11b4>  // b.none
  402710:	b.gt	402a68 <__fxstatat@plt+0x928>
  402714:	cbnz	w21, 402a0c <__fxstatat@plt+0x8cc>
  402718:	mov	w0, #0x0                   	// #0
  40271c:	mov	x1, #0x0                   	// #0
  402720:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402724:	ldrb	w0, [x19, #144]
  402728:	cbnz	w0, 4032a4 <__fxstatat@plt+0x1164>
  40272c:	mov	x1, #0x0                   	// #0
  402730:	mov	w0, #0x2                   	// #2
  402734:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402738:	mov	x1, #0x0                   	// #0
  40273c:	mov	w0, #0x3                   	// #3
  402740:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402744:	mov	x1, #0x0                   	// #0
  402748:	mov	w0, #0x4                   	// #4
  40274c:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402750:	mov	x1, #0x0                   	// #0
  402754:	mov	w0, #0x5                   	// #5
  402758:	bl	4039e0 <__fxstatat@plt+0x18a0>
  40275c:	mov	x1, #0x0                   	// #0
  402760:	mov	w0, #0xa                   	// #10
  402764:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402768:	bl	403790 <__fxstatat@plt+0x1650>
  40276c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  402770:	ldr	w1, [x0, #1440]
  402774:	cmp	w1, w20
  402778:	b.ge	402f0c <__fxstatat@plt+0xdcc>  // b.tcont
  40277c:	sxtw	x0, w1
  402780:	mvn	w1, w1
  402784:	add	w20, w1, w20
  402788:	add	x1, x0, #0x1
  40278c:	str	x1, [sp, #144]
  402790:	add	x1, x20, x1
  402794:	str	x1, [sp, #160]
  402798:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40279c:	add	x1, x1, #0xe38
  4027a0:	str	x1, [sp, #200]
  4027a4:	mov	w1, #0x1                   	// #1
  4027a8:	strb	w1, [x19, #66]
  4027ac:	nop
  4027b0:	ldr	x2, [x22, x0, lsl #3]
  4027b4:	str	x2, [sp, #128]
  4027b8:	mov	x20, x2
  4027bc:	cbz	x2, 402b38 <__fxstatat@plt+0x9f8>
  4027c0:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4027c4:	ldr	w24, [x1, #1440]
  4027c8:	mov	w1, #0xb000                	// #45056
  4027cc:	sub	w24, w0, w24
  4027d0:	ldr	x0, [sp, #152]
  4027d4:	sbfiz	x24, x24, #7, #32
  4027d8:	add	x0, x0, x24
  4027dc:	str	x0, [sp, #120]
  4027e0:	ldr	w0, [x0, #16]
  4027e4:	and	w0, w0, w1
  4027e8:	cmp	w0, #0x2, lsl #12
  4027ec:	b.ne	402938 <__fxstatat@plt+0x7f8>  // b.any
  4027f0:	mov	x0, x2
  4027f4:	bl	401ec0 <canonicalize_file_name@plt>
  4027f8:	str	x0, [sp, #192]
  4027fc:	mov	x1, x0
  402800:	cbz	x0, 402ee4 <__fxstatat@plt+0xda4>
  402804:	ldrb	w0, [x0]
  402808:	cmp	w0, #0x2f
  40280c:	csel	x26, x20, x1, ne  // ne = any
  402810:	ldr	x21, [x19, #152]
  402814:	cbz	x21, 403394 <__fxstatat@plt+0x1254>
  402818:	mov	x0, #0xffffffffffffffff    	// #-1
  40281c:	mov	w25, #0x0                   	// #0
  402820:	str	wzr, [sp, #112]
  402824:	str	x0, [sp, #136]
  402828:	str	xzr, [sp, #176]
  40282c:	nop
  402830:	ldr	x23, [x21]
  402834:	mov	x0, x23
  402838:	bl	401ec0 <canonicalize_file_name@plt>
  40283c:	mov	x20, x0
  402840:	cbz	x0, 402850 <__fxstatat@plt+0x710>
  402844:	ldrb	w0, [x0]
  402848:	cmp	w0, #0x2f
  40284c:	csel	x23, x23, x20, ne  // ne = any
  402850:	mov	x1, x23
  402854:	mov	x0, x26
  402858:	bl	401f20 <strcmp@plt>
  40285c:	cbnz	w0, 402914 <__fxstatat@plt+0x7d4>
  402860:	ldr	x25, [x19, #152]
  402864:	mov	x24, #0x0                   	// #0
  402868:	ldr	x28, [x21, #8]
  40286c:	cbz	x25, 402b64 <__fxstatat@plt+0xa24>
  402870:	ldr	x0, [x25, #8]
  402874:	mov	x1, x28
  402878:	bl	401f20 <strcmp@plt>
  40287c:	cmp	w0, #0x0
  402880:	csel	x24, x24, x25, ne  // ne = any
  402884:	ldr	x25, [x25, #48]
  402888:	cbnz	x25, 402870 <__fxstatat@plt+0x730>
  40288c:	cbz	x24, 402b64 <__fxstatat@plt+0xa24>
  402890:	ldr	x0, [x24]
  402894:	bl	401ec0 <canonicalize_file_name@plt>
  402898:	mov	x27, x0
  40289c:	cbz	x0, 4028ac <__fxstatat@plt+0x76c>
  4028a0:	ldrb	w0, [x0]
  4028a4:	cmp	w0, #0x2f
  4028a8:	b.eq	4028c4 <__fxstatat@plt+0x784>  // b.none
  4028ac:	mov	x0, x27
  4028b0:	bl	401f60 <free@plt>
  4028b4:	ldr	x0, [x24]
  4028b8:	bl	409a38 <__fxstatat@plt+0x78f8>
  4028bc:	mov	x27, x0
  4028c0:	cbz	x0, 402b60 <__fxstatat@plt+0xa20>
  4028c4:	mov	x1, x23
  4028c8:	mov	x0, x27
  4028cc:	bl	401f20 <strcmp@plt>
  4028d0:	cbnz	w0, 402b58 <__fxstatat@plt+0xa18>
  4028d4:	ldr	x28, [x21, #8]
  4028d8:	mov	x0, x28
  4028dc:	bl	401c30 <strlen@plt>
  4028e0:	mov	x4, x0
  4028e4:	ldr	w0, [sp, #112]
  4028e8:	eor	w23, w0, #0x1
  4028ec:	ldr	x0, [sp, #136]
  4028f0:	and	w23, w23, #0xff
  4028f4:	cmp	x0, x4
  4028f8:	cset	w5, hi  // hi = pmore
  4028fc:	orr	w25, w23, w5
  402900:	cbnz	w25, 402b6c <__fxstatat@plt+0xa2c>
  402904:	mov	w0, #0x1                   	// #1
  402908:	str	w0, [sp, #112]
  40290c:	mov	x0, x27
  402910:	bl	401f60 <free@plt>
  402914:	mov	x0, x20
  402918:	bl	401f60 <free@plt>
  40291c:	ldr	x21, [x21, #48]
  402920:	cbnz	x21, 402830 <__fxstatat@plt+0x6f0>
  402924:	ldr	x0, [sp, #192]
  402928:	bl	401f60 <free@plt>
  40292c:	ldr	x0, [sp, #176]
  402930:	cbnz	x0, 402e84 <__fxstatat@plt+0xd44>
  402934:	cbnz	w25, 403334 <__fxstatat@plt+0x11f4>
  402938:	ldr	x0, [sp, #128]
  40293c:	bl	401ec0 <canonicalize_file_name@plt>
  402940:	mov	x23, x0
  402944:	ldr	x26, [x19, #152]
  402948:	cbz	x0, 402958 <__fxstatat@plt+0x818>
  40294c:	ldrb	w1, [x0]
  402950:	cmp	w1, #0x2f
  402954:	b.eq	402d80 <__fxstatat@plt+0xc40>  // b.none
  402958:	mov	x0, x23
  40295c:	bl	401f60 <free@plt>
  402960:	cbz	x26, 402af0 <__fxstatat@plt+0x9b0>
  402964:	mov	x20, #0x0                   	// #0
  402968:	b	402974 <__fxstatat@plt+0x834>
  40296c:	ldr	x26, [x26, #48]
  402970:	cbz	x26, 402bdc <__fxstatat@plt+0xa9c>
  402974:	ldr	x0, [x26, #32]
  402978:	cmn	x0, #0x1
  40297c:	b.eq	402bbc <__fxstatat@plt+0xa7c>  // b.none
  402980:	ldr	x1, [sp, #120]
  402984:	ldr	x1, [x1]
  402988:	cmp	x1, x0
  40298c:	b.ne	40296c <__fxstatat@plt+0x82c>  // b.any
  402990:	ldr	x0, [x26, #24]
  402994:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  402998:	add	x1, x1, #0xd90
  40299c:	bl	401f20 <strcmp@plt>
  4029a0:	cbz	w0, 40296c <__fxstatat@plt+0x82c>
  4029a4:	cbz	x20, 4029b8 <__fxstatat@plt+0x878>
  4029a8:	ldrb	w0, [x20, #40]
  4029ac:	tbnz	w0, #0, 4029b8 <__fxstatat@plt+0x878>
  4029b0:	ldrb	w0, [x26, #40]
  4029b4:	tbnz	w0, #0, 40296c <__fxstatat@plt+0x82c>
  4029b8:	ldr	x1, [x26, #8]
  4029bc:	add	x2, sp, #0xf0
  4029c0:	mov	w0, #0x0                   	// #0
  4029c4:	bl	402110 <__xstat@plt>
  4029c8:	cbnz	w0, 4029dc <__fxstatat@plt+0x89c>
  4029cc:	ldr	x0, [x26, #32]
  4029d0:	ldr	x1, [sp, #240]
  4029d4:	cmp	x1, x0
  4029d8:	b.eq	4032bc <__fxstatat@plt+0x117c>  // b.none
  4029dc:	mov	x0, #0xfffffffffffffffe    	// #-2
  4029e0:	str	x0, [x26, #32]
  4029e4:	b	40296c <__fxstatat@plt+0x82c>
  4029e8:	ldr	x0, [x19, #8]
  4029ec:	cbnz	x0, 4026e8 <__fxstatat@plt+0x5a8>
  4029f0:	ldrb	w0, [x19, #144]
  4029f4:	cbnz	w0, 4026e8 <__fxstatat@plt+0x5a8>
  4029f8:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4029fc:	ldrb	w0, [x0, #812]
  402a00:	cbnz	w0, 4026e8 <__fxstatat@plt+0x5a8>
  402a04:	ldrb	w0, [x19, #64]
  402a08:	b	4026ec <__fxstatat@plt+0x5ac>
  402a0c:	cmp	w21, #0x1
  402a10:	b.ne	4033b4 <__fxstatat@plt+0x1274>  // b.any
  402a14:	mov	w0, #0x0                   	// #0
  402a18:	mov	x1, #0x0                   	// #0
  402a1c:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402a20:	ldrb	w0, [x19, #144]
  402a24:	cbnz	w0, 403294 <__fxstatat@plt+0x1154>
  402a28:	mov	x1, #0x0                   	// #0
  402a2c:	mov	w0, #0x6                   	// #6
  402a30:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402a34:	mov	x1, #0x0                   	// #0
  402a38:	mov	w0, #0x7                   	// #7
  402a3c:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402a40:	mov	x1, #0x0                   	// #0
  402a44:	mov	w0, #0x8                   	// #8
  402a48:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402a4c:	mov	x1, #0x0                   	// #0
  402a50:	mov	w0, #0x9                   	// #9
  402a54:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402a58:	mov	x1, #0x0                   	// #0
  402a5c:	mov	w0, #0xa                   	// #10
  402a60:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402a64:	b	402768 <__fxstatat@plt+0x628>
  402a68:	cmp	w21, #0x3
  402a6c:	b.ne	402ac8 <__fxstatat@plt+0x988>  // b.any
  402a70:	mov	w0, #0x0                   	// #0
  402a74:	mov	x1, #0x0                   	// #0
  402a78:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402a7c:	ldrb	w0, [x19, #144]
  402a80:	cbnz	w0, 403284 <__fxstatat@plt+0x1144>
  402a84:	mov	x1, #0x0                   	// #0
  402a88:	mov	w0, #0x2                   	// #2
  402a8c:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402a90:	mov	x1, #0x0                   	// #0
  402a94:	mov	w0, #0x3                   	// #3
  402a98:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402a9c:	mov	x1, #0x0                   	// #0
  402aa0:	mov	w0, #0x4                   	// #4
  402aa4:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402aa8:	mov	w0, #0x5                   	// #5
  402aac:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  402ab0:	add	x1, x1, #0xce0
  402ab4:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402ab8:	mov	x1, #0x0                   	// #0
  402abc:	mov	w0, #0xa                   	// #10
  402ac0:	bl	4039e0 <__fxstatat@plt+0x18a0>
  402ac4:	b	402768 <__fxstatat@plt+0x628>
  402ac8:	cmp	w21, #0x4
  402acc:	b.ne	4033b4 <__fxstatat@plt+0x1274>  // b.any
  402ad0:	ldr	x0, [x19, #32]
  402ad4:	cbnz	x0, 402768 <__fxstatat@plt+0x628>
  402ad8:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  402adc:	add	x0, x0, #0xcf0
  402ae0:	bl	404788 <__fxstatat@plt+0x2648>
  402ae4:	b	402768 <__fxstatat@plt+0x628>
  402ae8:	mov	x0, x23
  402aec:	bl	401f60 <free@plt>
  402af0:	ldp	x1, x21, [sp, #120]
  402af4:	mov	x0, x21
  402af8:	bl	4048e0 <__fxstatat@plt+0x27a0>
  402afc:	mov	x20, x0
  402b00:	cbz	x0, 402b38 <__fxstatat@plt+0x9f8>
  402b04:	mov	x1, x0
  402b08:	mov	x2, x21
  402b0c:	strb	wzr, [sp]
  402b10:	mov	x7, #0x0                   	// #0
  402b14:	mov	w6, #0x0                   	// #0
  402b18:	mov	w5, #0x0                   	// #0
  402b1c:	mov	x4, #0x0                   	// #0
  402b20:	mov	x3, #0x0                   	// #0
  402b24:	mov	x0, #0x0                   	// #0
  402b28:	bl	403b68 <__fxstatat@plt+0x1a28>
  402b2c:	mov	x0, x20
  402b30:	bl	401f60 <free@plt>
  402b34:	nop
  402b38:	ldr	x1, [sp, #144]
  402b3c:	ldr	x0, [sp, #160]
  402b40:	cmp	x0, x1
  402b44:	mov	x0, x1
  402b48:	b.eq	402c28 <__fxstatat@plt+0xae8>  // b.none
  402b4c:	add	x1, x1, #0x1
  402b50:	str	x1, [sp, #144]
  402b54:	b	4027b0 <__fxstatat@plt+0x670>
  402b58:	mov	w25, #0x1                   	// #1
  402b5c:	b	40290c <__fxstatat@plt+0x7cc>
  402b60:	ldr	x28, [x21, #8]
  402b64:	mov	x27, #0x0                   	// #0
  402b68:	b	4028d8 <__fxstatat@plt+0x798>
  402b6c:	mov	x1, x28
  402b70:	add	x2, sp, #0xf0
  402b74:	mov	w0, #0x0                   	// #0
  402b78:	str	x4, [sp, #168]
  402b7c:	str	w5, [sp, #188]
  402b80:	bl	402110 <__xstat@plt>
  402b84:	ldr	x4, [sp, #168]
  402b88:	cbz	w0, 402ba0 <__fxstatat@plt+0xa60>
  402b8c:	ldr	w5, [sp, #188]
  402b90:	cmp	w23, #0x0
  402b94:	ccmp	w5, #0x0, #0x4, ne  // ne = any
  402b98:	b.eq	402d78 <__fxstatat@plt+0xc38>  // b.none
  402b9c:	mov	w25, #0x0                   	// #0
  402ba0:	cmp	x4, #0x1
  402ba4:	b.eq	402e68 <__fxstatat@plt+0xd28>  // b.none
  402ba8:	str	x4, [sp, #136]
  402bac:	str	x21, [sp, #176]
  402bb0:	str	w25, [sp, #112]
  402bb4:	mov	w25, #0x0                   	// #0
  402bb8:	b	40290c <__fxstatat@plt+0x7cc>
  402bbc:	ldr	x1, [x26, #8]
  402bc0:	add	x2, sp, #0xf0
  402bc4:	mov	w0, #0x0                   	// #0
  402bc8:	bl	402110 <__xstat@plt>
  402bcc:	cbnz	w0, 402c0c <__fxstatat@plt+0xacc>
  402bd0:	ldr	x0, [sp, #240]
  402bd4:	str	x0, [x26, #32]
  402bd8:	b	402980 <__fxstatat@plt+0x840>
  402bdc:	cbz	x20, 402af0 <__fxstatat@plt+0x9b0>
  402be0:	ldrb	w6, [x20, #40]
  402be4:	mov	x7, #0x0                   	// #0
  402be8:	strb	wzr, [sp]
  402bec:	ldr	x3, [sp, #128]
  402bf0:	and	x5, x6, #0x1
  402bf4:	ldp	x0, x1, [x20]
  402bf8:	ubfx	x6, x6, #1, #1
  402bfc:	ldr	x4, [x20, #24]
  402c00:	mov	x2, x3
  402c04:	bl	403b68 <__fxstatat@plt+0x1a28>
  402c08:	b	402b38 <__fxstatat@plt+0x9f8>
  402c0c:	bl	4020e0 <__errno_location@plt>
  402c10:	ldr	w21, [x0]
  402c14:	cmp	w21, #0x5
  402c18:	b.eq	4032c4 <__fxstatat@plt+0x1184>  // b.none
  402c1c:	mov	x0, #0xfffffffffffffffe    	// #-2
  402c20:	str	x0, [x26, #32]
  402c24:	b	402980 <__fxstatat@plt+0x840>
  402c28:	ldrb	w0, [x19, #80]
  402c2c:	cbz	w0, 402eb8 <__fxstatat@plt+0xd78>
  402c30:	ldrb	w0, [x19, #81]
  402c34:	cbnz	w0, 40322c <__fxstatat@plt+0x10ec>
  402c38:	ldr	x0, [x19, #16]
  402c3c:	cbz	x0, 402d60 <__fxstatat@plt+0xc20>
  402c40:	adrp	x23, 422000 <__fxstatat@plt+0x1fec0>
  402c44:	add	x23, x23, #0x5a8
  402c48:	mov	x25, #0x0                   	// #0
  402c4c:	mov	w26, #0x20                  	// #32
  402c50:	mov	w27, #0xa                   	// #10
  402c54:	nop
  402c58:	ldr	x1, [x19, #32]
  402c5c:	cbz	x1, 402d34 <__fxstatat@plt+0xbf4>
  402c60:	ldr	x0, [x19, #24]
  402c64:	lsl	x24, x25, #3
  402c68:	mov	x20, #0x0                   	// #0
  402c6c:	ldr	x0, [x0, x24]
  402c70:	ldr	x21, [x0]
  402c74:	nop
  402c78:	sub	x1, x1, #0x1
  402c7c:	ldr	x2, [x19, #40]
  402c80:	cmp	x20, x1
  402c84:	cset	w3, eq  // eq = none
  402c88:	mov	x0, x21
  402c8c:	add	x1, sp, #0xf0
  402c90:	lsl	x22, x20, #3
  402c94:	ldr	x4, [x2, x20, lsl #3]
  402c98:	lsl	w3, w3, #3
  402c9c:	ldr	w2, [x4, #40]
  402ca0:	ldr	x4, [x4, #32]
  402ca4:	str	x4, [sp, #240]
  402ca8:	bl	407268 <__fxstatat@plt+0x5128>
  402cac:	mov	x21, x0
  402cb0:	cbz	x0, 402d08 <__fxstatat@plt+0xbc8>
  402cb4:	ldr	x1, [x23]
  402cb8:	add	x20, x20, #0x1
  402cbc:	bl	402080 <fputs_unlocked@plt>
  402cc0:	mov	x0, x21
  402cc4:	bl	401f60 <free@plt>
  402cc8:	ldr	x1, [x19, #32]
  402ccc:	cmp	x20, x1
  402cd0:	b.cs	402d34 <__fxstatat@plt+0xbf4>  // b.hs, b.nlast
  402cd4:	ldr	x0, [x19, #24]
  402cd8:	ldr	x0, [x0, x24]
  402cdc:	add	x22, x0, x22
  402ce0:	ldr	x21, [x22, #8]
  402ce4:	cbz	x20, 402c78 <__fxstatat@plt+0xb38>
  402ce8:	ldr	x0, [x23]
  402cec:	ldp	x2, x3, [x0, #40]
  402cf0:	cmp	x2, x3
  402cf4:	b.cs	402d68 <__fxstatat@plt+0xc28>  // b.hs, b.nlast
  402cf8:	add	x3, x2, #0x1
  402cfc:	str	x3, [x0, #40]
  402d00:	strb	w26, [x2]
  402d04:	b	402c78 <__fxstatat@plt+0xb38>
  402d08:	ldr	x0, [x19, #24]
  402d0c:	ldr	x1, [x23]
  402d10:	ldr	x0, [x0, x24]
  402d14:	ldr	x0, [x0, x20, lsl #3]
  402d18:	add	x20, x20, #0x1
  402d1c:	bl	402080 <fputs_unlocked@plt>
  402d20:	mov	x0, x21
  402d24:	bl	401f60 <free@plt>
  402d28:	ldr	x1, [x19, #32]
  402d2c:	cmp	x20, x1
  402d30:	b.cc	402cd4 <__fxstatat@plt+0xb94>  // b.lo, b.ul, b.last
  402d34:	ldr	x0, [x23]
  402d38:	ldp	x1, x2, [x0, #40]
  402d3c:	cmp	x1, x2
  402d40:	b.cs	402eec <__fxstatat@plt+0xdac>  // b.hs, b.nlast
  402d44:	add	x2, x1, #0x1
  402d48:	str	x2, [x0, #40]
  402d4c:	strb	w27, [x1]
  402d50:	ldr	x0, [x19, #16]
  402d54:	add	x25, x25, #0x1
  402d58:	cmp	x25, x0
  402d5c:	b.cc	402c58 <__fxstatat@plt+0xb18>  // b.lo, b.ul, b.last
  402d60:	ldr	w0, [x19, #68]
  402d64:	b	402690 <__fxstatat@plt+0x550>
  402d68:	mov	w1, #0x20                  	// #32
  402d6c:	bl	401eb0 <__overflow@plt>
  402d70:	ldr	x1, [x19, #32]
  402d74:	b	402c78 <__fxstatat@plt+0xb38>
  402d78:	ldr	w25, [sp, #112]
  402d7c:	b	402bb0 <__fxstatat@plt+0xa70>
  402d80:	bl	401c30 <strlen@plt>
  402d84:	mov	x24, x0
  402d88:	cbz	x26, 402ae8 <__fxstatat@plt+0x9a8>
  402d8c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  402d90:	mov	x25, x26
  402d94:	add	x21, x1, #0xd90
  402d98:	mov	x28, #0x0                   	// #0
  402d9c:	mov	x20, #0x0                   	// #0
  402da0:	ldr	x0, [x25, #24]
  402da4:	mov	x1, x21
  402da8:	bl	401f20 <strcmp@plt>
  402dac:	cbz	w0, 402e08 <__fxstatat@plt+0xcc8>
  402db0:	cbz	x20, 402dc4 <__fxstatat@plt+0xc84>
  402db4:	ldrb	w0, [x20, #40]
  402db8:	tbnz	w0, #0, 402dc4 <__fxstatat@plt+0xc84>
  402dbc:	ldrb	w0, [x25, #40]
  402dc0:	tbnz	w0, #0, 402e08 <__fxstatat@plt+0xcc8>
  402dc4:	ldr	x1, [x25, #8]
  402dc8:	str	x1, [sp, #112]
  402dcc:	mov	x0, x1
  402dd0:	bl	401c30 <strlen@plt>
  402dd4:	cmp	x28, x0
  402dd8:	mov	x27, x0
  402ddc:	ccmp	x24, x0, #0x0, ls  // ls = plast
  402de0:	b.cc	402e08 <__fxstatat@plt+0xcc8>  // b.lo, b.ul, b.last
  402de4:	cmp	x0, #0x1
  402de8:	b.eq	403190 <__fxstatat@plt+0x1050>  // b.none
  402dec:	cmp	x24, x0
  402df0:	ldr	x1, [sp, #112]
  402df4:	b.eq	402e48 <__fxstatat@plt+0xd08>  // b.none
  402df8:	ldrb	w0, [x23, x0]
  402dfc:	cmp	w0, #0x2f
  402e00:	b.eq	402e48 <__fxstatat@plt+0xd08>  // b.none
  402e04:	nop
  402e08:	ldr	x25, [x25, #48]
  402e0c:	cbnz	x25, 402da0 <__fxstatat@plt+0xc60>
  402e10:	mov	x0, x23
  402e14:	bl	401f60 <free@plt>
  402e18:	cbz	x20, 402964 <__fxstatat@plt+0x824>
  402e1c:	ldr	x1, [x20, #8]
  402e20:	add	x2, sp, #0xf0
  402e24:	mov	w0, #0x0                   	// #0
  402e28:	bl	402110 <__xstat@plt>
  402e2c:	cbnz	w0, 402964 <__fxstatat@plt+0x824>
  402e30:	ldr	x0, [sp, #120]
  402e34:	ldr	x1, [sp, #240]
  402e38:	ldr	x0, [x0]
  402e3c:	cmp	x1, x0
  402e40:	b.ne	402964 <__fxstatat@plt+0x824>  // b.any
  402e44:	b	402be0 <__fxstatat@plt+0xaa0>
  402e48:	mov	x0, x1
  402e4c:	mov	x2, x27
  402e50:	mov	x1, x23
  402e54:	bl	401d90 <strncmp@plt>
  402e58:	cmp	w0, #0x0
  402e5c:	csel	x28, x28, x27, ne  // ne = any
  402e60:	csel	x20, x20, x25, ne  // ne = any
  402e64:	b	402e08 <__fxstatat@plt+0xcc8>
  402e68:	mov	x0, x27
  402e6c:	str	x21, [sp, #176]
  402e70:	bl	401f60 <free@plt>
  402e74:	mov	x0, x20
  402e78:	bl	401f60 <free@plt>
  402e7c:	ldr	x0, [sp, #192]
  402e80:	bl	401f60 <free@plt>
  402e84:	ldr	x4, [sp, #176]
  402e88:	mov	x7, #0x0                   	// #0
  402e8c:	ldr	x2, [sp, #128]
  402e90:	mov	x3, #0x0                   	// #0
  402e94:	ldrb	w6, [x4, #40]
  402e98:	strb	wzr, [sp]
  402e9c:	and	x5, x6, #0x1
  402ea0:	ldr	x0, [x4]
  402ea4:	ubfx	x6, x6, #1, #1
  402ea8:	ldr	x1, [x4, #8]
  402eac:	ldr	x4, [x4, #24]
  402eb0:	bl	403b68 <__fxstatat@plt+0x1a28>
  402eb4:	b	402b38 <__fxstatat@plt+0x9f8>
  402eb8:	ldr	w0, [x19, #68]
  402ebc:	cbnz	w0, 402d60 <__fxstatat@plt+0xc20>
  402ec0:	mov	w2, #0x5                   	// #5
  402ec4:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  402ec8:	mov	x0, #0x0                   	// #0
  402ecc:	add	x1, x1, #0xd98
  402ed0:	bl	402060 <dcgettext@plt>
  402ed4:	mov	x2, x0
  402ed8:	mov	w1, #0x0                   	// #0
  402edc:	mov	w0, #0x1                   	// #1
  402ee0:	bl	401c70 <error@plt>
  402ee4:	ldr	x26, [sp, #128]
  402ee8:	b	402810 <__fxstatat@plt+0x6d0>
  402eec:	mov	w1, #0xa                   	// #10
  402ef0:	bl	401eb0 <__overflow@plt>
  402ef4:	b	402d50 <__fxstatat@plt+0xc10>
  402ef8:	ldr	w0, [sp, #112]
  402efc:	cbz	w0, 4024f4 <__fxstatat@plt+0x3b4>
  402f00:	mov	w0, #0x3                   	// #3
  402f04:	str	w0, [x19, #48]
  402f08:	b	4024f4 <__fxstatat@plt+0x3b4>
  402f0c:	ldrb	w24, [x19, #65]
  402f10:	mov	w0, #0x0                   	// #0
  402f14:	ldr	x23, [x19, #152]
  402f18:	cbz	x23, 402f30 <__fxstatat@plt+0xdf0>
  402f1c:	add	w0, w0, #0x1
  402f20:	ldr	x23, [x23, #48]
  402f24:	b	402f18 <__fxstatat@plt+0xdd8>
  402f28:	bl	401f70 <sync@plt>
  402f2c:	b	402704 <__fxstatat@plt+0x5c4>
  402f30:	sxtw	x0, w0
  402f34:	adrp	x4, 403000 <__fxstatat@plt+0xec0>
  402f38:	adrp	x3, 403000 <__fxstatat@plt+0xec0>
  402f3c:	add	x4, x4, #0x6a8
  402f40:	add	x3, x3, #0x588
  402f44:	adrp	x2, 403000 <__fxstatat@plt+0xec0>
  402f48:	mov	x1, #0x0                   	// #0
  402f4c:	add	x2, x2, #0x578
  402f50:	bl	405da0 <__fxstatat@plt+0x3c60>
  402f54:	str	x0, [x19, #72]
  402f58:	cbz	x0, 4033b0 <__fxstatat@plt+0x1270>
  402f5c:	ldr	x22, [x19, #152]
  402f60:	cbz	x22, 4030e0 <__fxstatat@plt+0xfa0>
  402f64:	mov	x21, x22
  402f68:	mov	x22, #0x0                   	// #0
  402f6c:	nop
  402f70:	ldrb	w0, [x21, #40]
  402f74:	tbz	w0, #1, 402f80 <__fxstatat@plt+0xe40>
  402f78:	ldrb	w1, [x19, #64]
  402f7c:	cbnz	w1, 403100 <__fxstatat@plt+0xfc0>
  402f80:	tbz	w0, #0, 402f94 <__fxstatat@plt+0xe54>
  402f84:	ldrb	w0, [x19, #65]
  402f88:	cbnz	w0, 402f94 <__fxstatat@plt+0xe54>
  402f8c:	ldrb	w0, [x19, #66]
  402f90:	cbz	w0, 403100 <__fxstatat@plt+0xfc0>
  402f94:	ldr	x20, [x21, #24]
  402f98:	mov	x0, x20
  402f9c:	bl	4035a0 <__fxstatat@plt+0x1460>
  402fa0:	tst	w0, #0xff
  402fa4:	b.eq	403100 <__fxstatat@plt+0xfc0>  // b.none
  402fa8:	mov	x0, x20
  402fac:	bl	403618 <__fxstatat@plt+0x14d8>
  402fb0:	tst	w0, #0xff
  402fb4:	b.ne	403100 <__fxstatat@plt+0xfc0>  // b.any
  402fb8:	ldr	x1, [x21, #8]
  402fbc:	add	x2, sp, #0xf0
  402fc0:	mov	w0, #0x0                   	// #0
  402fc4:	bl	402110 <__xstat@plt>
  402fc8:	cmn	w0, #0x1
  402fcc:	b.eq	403100 <__fxstatat@plt+0xfc0>  // b.none
  402fd0:	ldr	x0, [x19, #72]
  402fd4:	ldr	x2, [sp, #240]
  402fd8:	cbz	x0, 403108 <__fxstatat@plt+0xfc8>
  402fdc:	add	x1, sp, #0xd8
  402fe0:	str	x2, [sp, #216]
  402fe4:	bl	405b08 <__fxstatat@plt+0x39c8>
  402fe8:	mov	x20, x0
  402fec:	cbz	x0, 403108 <__fxstatat@plt+0xfc8>
  402ff0:	ldr	x25, [x0, #8]
  402ff4:	ldr	x0, [x25, #16]
  402ff8:	cbz	x0, 40338c <__fxstatat@plt+0x124c>
  402ffc:	ldr	x27, [x21, #16]
  403000:	cbz	x27, 40338c <__fxstatat@plt+0x124c>
  403004:	bl	401c30 <strlen@plt>
  403008:	mov	x26, x0
  40300c:	mov	x0, x27
  403010:	bl	401c30 <strlen@plt>
  403014:	cmp	x26, x0
  403018:	cset	w26, cc  // cc = lo, ul, last
  40301c:	ldrb	w0, [x19, #81]
  403020:	ldr	x27, [x21]
  403024:	cbnz	w0, 403048 <__fxstatat@plt+0xf08>
  403028:	ldrb	w0, [x21, #40]
  40302c:	tbz	w0, #1, 403048 <__fxstatat@plt+0xf08>
  403030:	ldrb	w0, [x25, #40]
  403034:	tbz	w0, #1, 403048 <__fxstatat@plt+0xf08>
  403038:	ldr	x0, [x25]
  40303c:	mov	x1, x27
  403040:	bl	401f20 <strcmp@plt>
  403044:	cbnz	w0, 403108 <__fxstatat@plt+0xfc8>
  403048:	mov	x0, x27
  40304c:	mov	w1, #0x2f                  	// #47
  403050:	bl	401fc0 <strchr@plt>
  403054:	cbz	x0, 403068 <__fxstatat@plt+0xf28>
  403058:	ldr	x0, [x25]
  40305c:	mov	w1, #0x2f                  	// #47
  403060:	bl	401fc0 <strchr@plt>
  403064:	cbz	x0, 4030c8 <__fxstatat@plt+0xf88>
  403068:	ldr	x3, [x25, #8]
  40306c:	str	x3, [sp, #120]
  403070:	eor	w26, w26, #0x1
  403074:	mov	x0, x3
  403078:	bl	401c30 <strlen@plt>
  40307c:	mov	x1, x0
  403080:	ldr	x28, [x21, #8]
  403084:	str	x1, [sp, #112]
  403088:	mov	x0, x28
  40308c:	bl	401c30 <strlen@plt>
  403090:	ldr	x1, [sp, #112]
  403094:	cmp	x1, x0
  403098:	cset	w0, hi  // hi = pmore
  40309c:	tst	w0, w26
  4030a0:	b.ne	4030c8 <__fxstatat@plt+0xf88>  // b.any
  4030a4:	ldr	x0, [x25]
  4030a8:	mov	x1, x27
  4030ac:	bl	401f20 <strcmp@plt>
  4030b0:	cbz	w0, 4032b4 <__fxstatat@plt+0x1174>
  4030b4:	ldr	x3, [sp, #120]
  4030b8:	mov	x0, x28
  4030bc:	mov	x1, x3
  4030c0:	bl	401f20 <strcmp@plt>
  4030c4:	cbnz	w0, 4032b4 <__fxstatat@plt+0x1174>
  4030c8:	str	x21, [x20, #8]
  4030cc:	ldr	x21, [x21, #48]
  4030d0:	cbnz	w24, 4030dc <__fxstatat@plt+0xf9c>
  4030d4:	mov	x0, x25
  4030d8:	bl	40a6f8 <__fxstatat@plt+0x85b8>
  4030dc:	cbnz	x21, 402f70 <__fxstatat@plt+0xe30>
  4030e0:	cbnz	w24, 403154 <__fxstatat@plt+0x1014>
  4030e4:	str	xzr, [x19, #152]
  4030e8:	cbz	x22, 403140 <__fxstatat@plt+0x1000>
  4030ec:	ldp	x0, x22, [x22, #8]
  4030f0:	mov	w24, #0x1                   	// #1
  4030f4:	str	x23, [x0, #48]
  4030f8:	mov	x23, x0
  4030fc:	b	4030e8 <__fxstatat@plt+0xfa8>
  403100:	ldr	x0, [x21, #32]
  403104:	str	x0, [sp, #240]
  403108:	mov	x0, #0x18                  	// #24
  40310c:	bl	409810 <__fxstatat@plt+0x76d0>
  403110:	mov	x20, x0
  403114:	mov	x1, x0
  403118:	ldr	x0, [x19, #72]
  40311c:	ldr	x2, [sp, #240]
  403120:	stp	x2, x21, [x20]
  403124:	str	x22, [x20, #16]
  403128:	bl	4062f8 <__fxstatat@plt+0x41b8>
  40312c:	cbz	x0, 4033b0 <__fxstatat@plt+0x1270>
  403130:	ldr	x21, [x21, #48]
  403134:	mov	x22, x20
  403138:	cbnz	x21, 402f70 <__fxstatat@plt+0xe30>
  40313c:	b	4030e0 <__fxstatat@plt+0xfa0>
  403140:	cbz	w24, 403148 <__fxstatat@plt+0x1008>
  403144:	str	x23, [x19, #152]
  403148:	ldr	x0, [x19, #72]
  40314c:	bl	405f38 <__fxstatat@plt+0x3df8>
  403150:	str	xzr, [x19, #72]
  403154:	ldr	x20, [x19, #152]
  403158:	mov	w21, #0x1                   	// #1
  40315c:	cbz	x20, 402c28 <__fxstatat@plt+0xae8>
  403160:	ldrb	w6, [x20, #40]
  403164:	mov	x7, #0x0                   	// #0
  403168:	strb	w21, [sp]
  40316c:	mov	x3, #0x0                   	// #0
  403170:	and	x5, x6, #0x1
  403174:	mov	x2, #0x0                   	// #0
  403178:	ldp	x0, x1, [x20]
  40317c:	ubfx	x6, x6, #1, #1
  403180:	ldr	x4, [x20, #24]
  403184:	bl	403b68 <__fxstatat@plt+0x1a28>
  403188:	ldr	x20, [x20, #48]
  40318c:	b	40315c <__fxstatat@plt+0x101c>
  403190:	mov	x28, x0
  403194:	mov	x20, x25
  403198:	b	402e08 <__fxstatat@plt+0xcc8>
  40319c:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4031a0:	ldr	w1, [x1, #1440]
  4031a4:	cmp	w1, w20
  4031a8:	b.ge	4031e8 <__fxstatat@plt+0x10a8>  // b.tcont
  4031ac:	ldrb	w1, [x19, #65]
  4031b0:	cbnz	w1, 4031e8 <__fxstatat@plt+0x10a8>
  4031b4:	ldrb	w1, [x19, #64]
  4031b8:	cbnz	w1, 4031e8 <__fxstatat@plt+0x10a8>
  4031bc:	ldr	x1, [x27, #1472]
  4031c0:	cbnz	x1, 4031e8 <__fxstatat@plt+0x10a8>
  4031c4:	ldr	x1, [x19, #8]
  4031c8:	cbnz	x1, 4031e8 <__fxstatat@plt+0x10a8>
  4031cc:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4031d0:	mov	w2, #0x5                   	// #5
  4031d4:	add	x1, x1, #0xc98
  4031d8:	mov	w21, #0x0                   	// #0
  4031dc:	bl	402060 <dcgettext@plt>
  4031e0:	mov	x26, x0
  4031e4:	b	4031ec <__fxstatat@plt+0x10ac>
  4031e8:	mov	w21, #0x1                   	// #1
  4031ec:	bl	4020e0 <__errno_location@plt>
  4031f0:	mov	x3, x0
  4031f4:	mov	w2, #0x5                   	// #5
  4031f8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4031fc:	mov	x0, #0x0                   	// #0
  403200:	add	x1, x1, #0xca8
  403204:	ldr	w23, [x3]
  403208:	bl	402060 <dcgettext@plt>
  40320c:	mov	x3, x26
  403210:	mov	x4, x0
  403214:	mov	w1, w23
  403218:	mov	w0, w21
  40321c:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  403220:	add	x2, x2, #0xcd8
  403224:	bl	401c70 <error@plt>
  403228:	b	4026fc <__fxstatat@plt+0x5bc>
  40322c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403230:	ldrb	w0, [x0, #764]
  403234:	cbnz	w0, 403378 <__fxstatat@plt+0x1238>
  403238:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  40323c:	add	x0, x0, #0xb80
  403240:	mov	x1, x0
  403244:	strb	wzr, [sp]
  403248:	add	x7, x19, #0x58
  40324c:	mov	w6, #0x0                   	// #0
  403250:	mov	w5, #0x0                   	// #0
  403254:	mov	x4, #0x0                   	// #0
  403258:	mov	x3, #0x0                   	// #0
  40325c:	mov	x2, #0x0                   	// #0
  403260:	bl	403b68 <__fxstatat@plt+0x1a28>
  403264:	b	402c38 <__fxstatat@plt+0xaf8>
  403268:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  40326c:	add	x0, x0, #0xc58
  403270:	bl	402100 <getenv@plt>
  403274:	add	x2, x19, #0x38
  403278:	add	x1, x19, #0x34
  40327c:	bl	406d50 <__fxstatat@plt+0x4c10>
  403280:	b	4024e4 <__fxstatat@plt+0x3a4>
  403284:	mov	x1, #0x0                   	// #0
  403288:	mov	w0, #0x1                   	// #1
  40328c:	bl	4039e0 <__fxstatat@plt+0x18a0>
  403290:	b	402a84 <__fxstatat@plt+0x944>
  403294:	mov	w0, w21
  403298:	mov	x1, #0x0                   	// #0
  40329c:	bl	4039e0 <__fxstatat@plt+0x18a0>
  4032a0:	b	402a28 <__fxstatat@plt+0x8e8>
  4032a4:	mov	x1, #0x0                   	// #0
  4032a8:	mov	w0, #0x1                   	// #1
  4032ac:	bl	4039e0 <__fxstatat@plt+0x18a0>
  4032b0:	b	40272c <__fxstatat@plt+0x5ec>
  4032b4:	mov	x25, x21
  4032b8:	b	4030cc <__fxstatat@plt+0xf8c>
  4032bc:	mov	x20, x26
  4032c0:	b	40296c <__fxstatat@plt+0x82c>
  4032c4:	ldr	x2, [x26, #8]
  4032c8:	mov	w1, #0x3                   	// #3
  4032cc:	mov	w0, #0x0                   	// #0
  4032d0:	bl	408ef0 <__fxstatat@plt+0x6db0>
  4032d4:	mov	x3, x0
  4032d8:	ldr	x2, [sp, #200]
  4032dc:	mov	w0, #0x0                   	// #0
  4032e0:	mov	w1, w21
  4032e4:	bl	401c70 <error@plt>
  4032e8:	mov	w0, #0x1                   	// #1
  4032ec:	str	w0, [x19, #68]
  4032f0:	b	402c1c <__fxstatat@plt+0xadc>
  4032f4:	mov	w0, #0x0                   	// #0
  4032f8:	mov	x1, #0x0                   	// #0
  4032fc:	bl	4039e0 <__fxstatat@plt+0x18a0>
  403300:	ldrb	w0, [x19, #144]
  403304:	cbnz	w0, 4033a0 <__fxstatat@plt+0x1260>
  403308:	mov	w0, #0x2                   	// #2
  40330c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403310:	add	x1, x1, #0xb48
  403314:	bl	4039e0 <__fxstatat@plt+0x18a0>
  403318:	mov	x1, #0x0                   	// #0
  40331c:	mov	w0, #0x3                   	// #3
  403320:	bl	4039e0 <__fxstatat@plt+0x18a0>
  403324:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403328:	mov	w0, #0x4                   	// #4
  40332c:	add	x1, x1, #0xb50
  403330:	b	40274c <__fxstatat@plt+0x60c>
  403334:	mov	w2, #0x5                   	// #5
  403338:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40333c:	mov	x0, #0x0                   	// #0
  403340:	add	x1, x1, #0xd58
  403344:	bl	402060 <dcgettext@plt>
  403348:	mov	x20, x0
  40334c:	ldr	x1, [sp, #128]
  403350:	mov	w0, #0x4                   	// #4
  403354:	bl	408e20 <__fxstatat@plt+0x6ce0>
  403358:	mov	x3, x0
  40335c:	mov	x2, x20
  403360:	mov	w0, #0x0                   	// #0
  403364:	mov	w1, #0x0                   	// #0
  403368:	bl	401c70 <error@plt>
  40336c:	mov	w0, #0x1                   	// #1
  403370:	str	w0, [x19, #68]
  403374:	b	402b38 <__fxstatat@plt+0x9f8>
  403378:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40337c:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  403380:	add	x1, x1, #0x78
  403384:	add	x0, x0, #0xb80
  403388:	b	403244 <__fxstatat@plt+0x1104>
  40338c:	mov	w26, #0x0                   	// #0
  403390:	b	40301c <__fxstatat@plt+0xedc>
  403394:	ldr	x0, [sp, #192]
  403398:	bl	401f60 <free@plt>
  40339c:	b	402938 <__fxstatat@plt+0x7f8>
  4033a0:	mov	x1, #0x0                   	// #0
  4033a4:	mov	w0, #0x1                   	// #1
  4033a8:	bl	4039e0 <__fxstatat@plt+0x18a0>
  4033ac:	b	403308 <__fxstatat@plt+0x11c8>
  4033b0:	bl	409a68 <__fxstatat@plt+0x7928>
  4033b4:	ldr	x0, [sp, #128]
  4033b8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4033bc:	mov	w2, #0x222                 	// #546
  4033c0:	add	x1, x1, #0x58
  4033c4:	add	x3, x0, #0x2a8
  4033c8:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  4033cc:	add	x0, x0, #0xd40
  4033d0:	bl	4020d0 <__assert_fail@plt>
  4033d4:	ldr	x2, [sp, #120]
  4033d8:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  4033dc:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  4033e0:	add	x4, x4, #0xbe8
  4033e4:	add	x3, x3, #0xbf8
  4033e8:	mov	w1, #0x0                   	// #0
  4033ec:	mov	w0, #0x0                   	// #0
  4033f0:	bl	401c70 <error@plt>
  4033f4:	b	402374 <__fxstatat@plt+0x234>
  4033f8:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  4033fc:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403400:	add	x4, x4, #0xbe8
  403404:	add	x3, x3, #0xc00
  403408:	ldr	x2, [sp, #120]
  40340c:	b	4033e8 <__fxstatat@plt+0x12a8>
  403410:	adrp	x4, 40d000 <__fxstatat@plt+0xaec0>
  403414:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403418:	add	x4, x4, #0xbe8
  40341c:	add	x3, x3, #0xc08
  403420:	ldr	x2, [sp, #120]
  403424:	b	4033e8 <__fxstatat@plt+0x12a8>
  403428:	mov	x29, #0x0                   	// #0
  40342c:	mov	x30, #0x0                   	// #0
  403430:	mov	x5, x0
  403434:	ldr	x1, [sp]
  403438:	add	x2, sp, #0x8
  40343c:	mov	x6, sp
  403440:	movz	x0, #0x0, lsl #48
  403444:	movk	x0, #0x0, lsl #32
  403448:	movk	x0, #0x40, lsl #16
  40344c:	movk	x0, #0x2150
  403450:	movz	x3, #0x0, lsl #48
  403454:	movk	x3, #0x0, lsl #32
  403458:	movk	x3, #0x40, lsl #16
  40345c:	movk	x3, #0xcef8
  403460:	movz	x4, #0x0, lsl #48
  403464:	movk	x4, #0x0, lsl #32
  403468:	movk	x4, #0x40, lsl #16
  40346c:	movk	x4, #0xcf78
  403470:	bl	401db0 <__libc_start_main@plt>
  403474:	bl	401e80 <abort@plt>
  403478:	adrp	x0, 421000 <__fxstatat@plt+0x1eec0>
  40347c:	ldr	x0, [x0, #4064]
  403480:	cbz	x0, 403488 <__fxstatat@plt+0x1348>
  403484:	b	401e70 <__gmon_start__@plt>
  403488:	ret
  40348c:	nop
  403490:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  403494:	add	x0, x0, #0x588
  403498:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  40349c:	add	x1, x1, #0x588
  4034a0:	cmp	x1, x0
  4034a4:	b.eq	4034bc <__fxstatat@plt+0x137c>  // b.none
  4034a8:	adrp	x1, 40c000 <__fxstatat@plt+0x9ec0>
  4034ac:	ldr	x1, [x1, #4008]
  4034b0:	cbz	x1, 4034bc <__fxstatat@plt+0x137c>
  4034b4:	mov	x16, x1
  4034b8:	br	x16
  4034bc:	ret
  4034c0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4034c4:	add	x0, x0, #0x588
  4034c8:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4034cc:	add	x1, x1, #0x588
  4034d0:	sub	x1, x1, x0
  4034d4:	lsr	x2, x1, #63
  4034d8:	add	x1, x2, x1, asr #3
  4034dc:	cmp	xzr, x1, asr #1
  4034e0:	asr	x1, x1, #1
  4034e4:	b.eq	4034fc <__fxstatat@plt+0x13bc>  // b.none
  4034e8:	adrp	x2, 40c000 <__fxstatat@plt+0x9ec0>
  4034ec:	ldr	x2, [x2, #4016]
  4034f0:	cbz	x2, 4034fc <__fxstatat@plt+0x13bc>
  4034f4:	mov	x16, x2
  4034f8:	br	x16
  4034fc:	ret
  403500:	stp	x29, x30, [sp, #-32]!
  403504:	mov	x29, sp
  403508:	str	x19, [sp, #16]
  40350c:	adrp	x19, 422000 <__fxstatat@plt+0x1fec0>
  403510:	ldrb	w0, [x19, #1464]
  403514:	cbnz	w0, 403524 <__fxstatat@plt+0x13e4>
  403518:	bl	403490 <__fxstatat@plt+0x1350>
  40351c:	mov	w0, #0x1                   	// #1
  403520:	strb	w0, [x19, #1464]
  403524:	ldr	x19, [sp, #16]
  403528:	ldp	x29, x30, [sp], #32
  40352c:	ret
  403530:	b	4034c0 <__fxstatat@plt+0x1380>
  403534:	nop
  403538:	ldrb	w1, [x0]
  40353c:	cbz	w1, 40355c <__fxstatat@plt+0x141c>
  403540:	mov	w2, #0x3f                  	// #63
  403544:	nop
  403548:	cmp	w1, #0x1f
  40354c:	b.hi	403560 <__fxstatat@plt+0x1420>  // b.pmore
  403550:	strb	w2, [x0]
  403554:	ldrb	w1, [x0, #1]!
  403558:	cbnz	w1, 403548 <__fxstatat@plt+0x1408>
  40355c:	ret
  403560:	cmp	w1, #0x7f
  403564:	b.eq	403550 <__fxstatat@plt+0x1410>  // b.none
  403568:	ldrb	w1, [x0, #1]!
  40356c:	cbnz	w1, 403548 <__fxstatat@plt+0x1408>
  403570:	b	40355c <__fxstatat@plt+0x141c>
  403574:	nop
  403578:	ldr	x0, [x0]
  40357c:	udiv	x2, x0, x1
  403580:	msub	x0, x2, x1, x0
  403584:	ret
  403588:	ldr	x2, [x0]
  40358c:	ldr	x0, [x1]
  403590:	cmp	x2, x0
  403594:	cset	w0, eq  // eq = none
  403598:	ret
  40359c:	nop
  4035a0:	stp	x29, x30, [sp, #-48]!
  4035a4:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4035a8:	mov	x29, sp
  4035ac:	stp	x19, x20, [sp, #16]
  4035b0:	ldr	x19, [x1, #1472]
  4035b4:	str	x21, [sp, #32]
  4035b8:	cmp	x19, #0x0
  4035bc:	cset	w21, eq  // eq = none
  4035c0:	cmp	x0, #0x0
  4035c4:	csinc	w21, w21, wzr, ne  // ne = any
  4035c8:	cbnz	w21, 4035e8 <__fxstatat@plt+0x14a8>
  4035cc:	mov	x20, x0
  4035d0:	ldr	x1, [x19]
  4035d4:	mov	x0, x20
  4035d8:	bl	401f20 <strcmp@plt>
  4035dc:	cbz	w0, 4035fc <__fxstatat@plt+0x14bc>
  4035e0:	ldr	x19, [x19, #8]
  4035e4:	cbnz	x19, 4035d0 <__fxstatat@plt+0x1490>
  4035e8:	mov	w0, w21
  4035ec:	ldp	x19, x20, [sp, #16]
  4035f0:	ldr	x21, [sp, #32]
  4035f4:	ldp	x29, x30, [sp], #48
  4035f8:	ret
  4035fc:	mov	w21, #0x1                   	// #1
  403600:	mov	w0, w21
  403604:	ldp	x19, x20, [sp, #16]
  403608:	ldr	x21, [sp, #32]
  40360c:	ldp	x29, x30, [sp], #48
  403610:	ret
  403614:	nop
  403618:	stp	x29, x30, [sp, #-48]!
  40361c:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  403620:	mov	x29, sp
  403624:	stp	x19, x20, [sp, #16]
  403628:	ldr	x19, [x1, #1480]
  40362c:	str	x21, [sp, #32]
  403630:	cmp	x19, #0x0
  403634:	cset	w21, eq  // eq = none
  403638:	cmp	x0, #0x0
  40363c:	csinc	w21, w21, wzr, ne  // ne = any
  403640:	cbnz	w21, 403674 <__fxstatat@plt+0x1534>
  403644:	mov	x20, x0
  403648:	ldr	x1, [x19]
  40364c:	mov	x0, x20
  403650:	bl	401f20 <strcmp@plt>
  403654:	cbz	w0, 40368c <__fxstatat@plt+0x154c>
  403658:	ldr	x19, [x19, #8]
  40365c:	cbnz	x19, 403648 <__fxstatat@plt+0x1508>
  403660:	mov	w0, w21
  403664:	ldp	x19, x20, [sp, #16]
  403668:	ldr	x21, [sp, #32]
  40366c:	ldp	x29, x30, [sp], #48
  403670:	ret
  403674:	mov	w21, #0x0                   	// #0
  403678:	mov	w0, w21
  40367c:	ldp	x19, x20, [sp, #16]
  403680:	ldr	x21, [sp, #32]
  403684:	ldp	x29, x30, [sp], #48
  403688:	ret
  40368c:	mov	w21, #0x1                   	// #1
  403690:	mov	w0, w21
  403694:	ldp	x19, x20, [sp, #16]
  403698:	ldr	x21, [sp, #32]
  40369c:	ldp	x29, x30, [sp], #48
  4036a0:	ret
  4036a4:	nop
  4036a8:	b	401f60 <free@plt>
  4036ac:	nop
  4036b0:	stp	x29, x30, [sp, #-32]!
  4036b4:	mov	x29, sp
  4036b8:	stp	x19, x20, [sp, #16]
  4036bc:	adrp	x19, 422000 <__fxstatat@plt+0x1fec0>
  4036c0:	add	x19, x19, #0x5c0
  4036c4:	ldp	x2, x0, [x19, #16]
  4036c8:	add	x2, x2, #0x1
  4036cc:	str	x2, [x19, #16]
  4036d0:	cmp	xzr, x2, lsr #61
  4036d4:	cset	x3, ne  // ne = any
  4036d8:	tbnz	x2, #60, 403728 <__fxstatat@plt+0x15e8>
  4036dc:	cbnz	x3, 403728 <__fxstatat@plt+0x15e8>
  4036e0:	lsl	x1, x2, #3
  4036e4:	bl	409870 <__fxstatat@plt+0x7730>
  4036e8:	ldr	x2, [x19, #32]
  4036ec:	mov	x20, x0
  4036f0:	ldr	x1, [x19, #16]
  4036f4:	str	x20, [x19, #24]
  4036f8:	cmp	xzr, x2, lsr #61
  4036fc:	lsl	x0, x2, #3
  403700:	cset	x3, ne  // ne = any
  403704:	lsl	x19, x1, #3
  403708:	sub	x19, x19, #0x8
  40370c:	tbnz	x2, #60, 403728 <__fxstatat@plt+0x15e8>
  403710:	cbnz	x3, 403728 <__fxstatat@plt+0x15e8>
  403714:	bl	409810 <__fxstatat@plt+0x76d0>
  403718:	str	x0, [x20, x19]
  40371c:	ldp	x19, x20, [sp, #16]
  403720:	ldp	x29, x30, [sp], #32
  403724:	ret
  403728:	bl	409a68 <__fxstatat@plt+0x7928>
  40372c:	nop
  403730:	stp	x29, x30, [sp, #-32]!
  403734:	mov	x29, sp
  403738:	stp	x19, x20, [sp, #16]
  40373c:	adrp	x20, 422000 <__fxstatat@plt+0x1fec0>
  403740:	mov	x19, x0
  403744:	ldr	w1, [x20, #712]
  403748:	tbnz	w1, #31, 403778 <__fxstatat@plt+0x1638>
  40374c:	mov	x0, x19
  403750:	cmp	w1, #0x0
  403754:	ldp	x19, x20, [sp, #16]
  403758:	adrp	x2, 403000 <__fxstatat@plt+0xec0>
  40375c:	ldp	x29, x30, [sp], #32
  403760:	add	x2, x2, #0x538
  403764:	adrp	x1, 403000 <__fxstatat@plt+0xec0>
  403768:	add	x1, x1, #0xab0
  40376c:	csel	x1, x1, x2, ne  // ne = any
  403770:	mov	x16, x1
  403774:	br	x16
  403778:	mov	w0, #0x1                   	// #1
  40377c:	bl	402030 <isatty@plt>
  403780:	mov	w1, w0
  403784:	str	w0, [x20, #712]
  403788:	b	40374c <__fxstatat@plt+0x160c>
  40378c:	nop
  403790:	sub	sp, sp, #0x2f0
  403794:	stp	x29, x30, [sp]
  403798:	mov	x29, sp
  40379c:	stp	x19, x20, [sp, #16]
  4037a0:	adrp	x20, 422000 <__fxstatat@plt+0x1fec0>
  4037a4:	add	x20, x20, #0x5c0
  4037a8:	bl	4036b0 <__fxstatat@plt+0x1570>
  4037ac:	ldr	x0, [x20, #32]
  4037b0:	cbz	x0, 403874 <__fxstatat@plt+0x1734>
  4037b4:	stp	x21, x22, [sp, #32]
  4037b8:	mov	x22, #0xf7cf                	// #63439
  4037bc:	movk	x22, #0xe353, lsl #16
  4037c0:	stp	x23, x24, [sp, #48]
  4037c4:	movk	x22, #0x9ba5, lsl #32
  4037c8:	adrp	x23, 40d000 <__fxstatat@plt+0xaec0>
  4037cc:	ldr	x24, [x20, #40]
  4037d0:	add	x23, x23, #0x48
  4037d4:	mov	x19, #0x0                   	// #0
  4037d8:	movk	x22, #0x20c4, lsl #48
  4037dc:	str	x25, [sp, #64]
  4037e0:	ldr	x1, [x24, x19, lsl #3]
  4037e4:	mov	w2, #0x5                   	// #5
  4037e8:	mov	x0, #0x0                   	// #0
  4037ec:	str	xzr, [sp, #88]
  4037f0:	lsl	x21, x19, #3
  4037f4:	ldr	x1, [x1, #24]
  4037f8:	bl	402060 <dcgettext@plt>
  4037fc:	ldr	x1, [x24, x19, lsl #3]
  403800:	mov	x24, x0
  403804:	ldr	w0, [x1]
  403808:	cmp	w0, #0x2
  40380c:	b.eq	403884 <__fxstatat@plt+0x1744>  // b.none
  403810:	mov	x0, x24
  403814:	bl	401e40 <strdup@plt>
  403818:	str	x0, [sp, #88]
  40381c:	cbz	x0, 4039d0 <__fxstatat@plt+0x1890>
  403820:	bl	403730 <__fxstatat@plt+0x15f0>
  403824:	add	x19, x19, #0x1
  403828:	ldp	x2, x3, [x20, #16]
  40382c:	mov	w1, #0x0                   	// #0
  403830:	ldr	x0, [sp, #88]
  403834:	add	x2, x3, x2, lsl #3
  403838:	ldur	x2, [x2, #-8]
  40383c:	str	x0, [x2, x21]
  403840:	bl	407528 <__fxstatat@plt+0x53e8>
  403844:	sxtw	x0, w0
  403848:	ldp	x3, x24, [x20, #32]
  40384c:	ldr	x2, [x24, x21]
  403850:	ldr	x1, [x2, #32]
  403854:	cmp	x1, x0
  403858:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40385c:	str	x1, [x2, #32]
  403860:	cmp	x3, x19
  403864:	b.hi	4037e0 <__fxstatat@plt+0x16a0>  // b.pmore
  403868:	ldp	x21, x22, [sp, #32]
  40386c:	ldp	x23, x24, [sp, #48]
  403870:	ldr	x25, [sp, #64]
  403874:	ldp	x29, x30, [sp]
  403878:	ldp	x19, x20, [sp, #16]
  40387c:	add	sp, sp, #0x2f0
  403880:	ret
  403884:	ldr	w0, [x20, #48]
  403888:	cbz	w0, 403900 <__fxstatat@plt+0x17c0>
  40388c:	cmp	w0, #0x4
  403890:	b.eq	4038f4 <__fxstatat@plt+0x17b4>  // b.none
  403894:	cmp	w0, #0x3
  403898:	b.ne	403810 <__fxstatat@plt+0x16d0>  // b.any
  40389c:	ldr	x0, [x20, #56]
  4038a0:	add	x1, sp, #0x60
  4038a4:	bl	406f20 <__fxstatat@plt+0x4de0>
  4038a8:	mov	x25, x0
  4038ac:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4038b0:	mov	w2, #0x5                   	// #5
  4038b4:	add	x1, x1, #0x50
  4038b8:	mov	x0, #0x0                   	// #0
  4038bc:	bl	402060 <dcgettext@plt>
  4038c0:	mov	x4, x24
  4038c4:	mov	x3, x25
  4038c8:	mov	x2, x0
  4038cc:	mov	w1, #0x1                   	// #1
  4038d0:	add	x0, sp, #0x58
  4038d4:	bl	401ef0 <__asprintf_chk@plt>
  4038d8:	cmn	w0, #0x1
  4038dc:	b.eq	4038e8 <__fxstatat@plt+0x17a8>  // b.none
  4038e0:	ldr	x0, [sp, #88]
  4038e4:	b	40381c <__fxstatat@plt+0x16dc>
  4038e8:	str	xzr, [sp, #88]
  4038ec:	ldr	x0, [sp, #88]
  4038f0:	b	40381c <__fxstatat@plt+0x16dc>
  4038f4:	ldr	w0, [x20, #52]
  4038f8:	tbnz	w0, #4, 403810 <__fxstatat@plt+0x16d0>
  4038fc:	nop
  403900:	ldr	x0, [x20, #56]
  403904:	mov	w2, #0x124                 	// #292
  403908:	ldr	w8, [x20, #52]
  40390c:	mov	x5, x0
  403910:	mov	x4, x0
  403914:	and	w7, w8, w2
  403918:	lsr	x2, x4, #3
  40391c:	and	x6, x5, #0x3ff
  403920:	lsr	x5, x5, #10
  403924:	umulh	x2, x2, x22
  403928:	lsr	x1, x2, #4
  40392c:	lsl	x3, x1, #5
  403930:	sub	x3, x3, x1
  403934:	add	x1, x1, x3, lsl #2
  403938:	sub	x1, x4, x1, lsl #3
  40393c:	lsr	x4, x2, #4
  403940:	orr	x2, x1, x6
  403944:	cbz	x2, 403918 <__fxstatat@plt+0x17d8>
  403948:	cmp	x1, #0x0
  40394c:	cset	w2, eq  // eq = none
  403950:	cmp	x6, #0x0
  403954:	cset	w1, eq  // eq = none
  403958:	cmp	w2, w1
  40395c:	b.cs	4039b4 <__fxstatat@plt+0x1874>  // b.hs, b.nlast
  403960:	mov	w2, #0xb8                  	// #184
  403964:	orr	w2, w7, w2
  403968:	tbz	w2, #5, 4039c8 <__fxstatat@plt+0x1888>
  40396c:	mov	x4, #0x1                   	// #1
  403970:	mov	x3, x4
  403974:	add	x1, sp, #0x60
  403978:	bl	4065a8 <__fxstatat@plt+0x4468>
  40397c:	mov	x1, x23
  403980:	mov	x24, x0
  403984:	mov	w2, #0x5                   	// #5
  403988:	mov	x0, #0x0                   	// #0
  40398c:	bl	402060 <dcgettext@plt>
  403990:	mov	x25, x0
  403994:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403998:	mov	w2, #0x5                   	// #5
  40399c:	add	x1, x1, #0x50
  4039a0:	mov	x0, #0x0                   	// #0
  4039a4:	bl	402060 <dcgettext@plt>
  4039a8:	mov	x4, x25
  4039ac:	mov	x3, x24
  4039b0:	b	4038c8 <__fxstatat@plt+0x1788>
  4039b4:	b.ls	4039d4 <__fxstatat@plt+0x1894>  // b.plast
  4039b8:	mov	w2, #0x104                 	// #260
  4039bc:	and	w8, w8, w2
  4039c0:	mov	w2, #0x98                  	// #152
  4039c4:	orr	w2, w8, w2
  4039c8:	orr	w2, w2, #0x100
  4039cc:	b	40396c <__fxstatat@plt+0x182c>
  4039d0:	bl	409a68 <__fxstatat@plt+0x7928>
  4039d4:	mov	w2, #0x98                  	// #152
  4039d8:	orr	w2, w7, w2
  4039dc:	b	403968 <__fxstatat@plt+0x1828>
  4039e0:	stp	x29, x30, [sp, #-48]!
  4039e4:	mov	x29, sp
  4039e8:	stp	x19, x20, [sp, #16]
  4039ec:	adrp	x19, 422000 <__fxstatat@plt+0x1fec0>
  4039f0:	add	x19, x19, #0x5c0
  4039f4:	mov	w20, w0
  4039f8:	str	x21, [sp, #32]
  4039fc:	ldp	x2, x0, [x19, #32]
  403a00:	add	x2, x2, #0x1
  403a04:	str	x2, [x19, #32]
  403a08:	cmp	xzr, x2, lsr #61
  403a0c:	cset	x3, ne  // ne = any
  403a10:	tbnz	x2, #60, 403a88 <__fxstatat@plt+0x1948>
  403a14:	cbnz	x3, 403a88 <__fxstatat@plt+0x1948>
  403a18:	mov	x21, x1
  403a1c:	lsl	x1, x2, #3
  403a20:	bl	409870 <__fxstatat@plt+0x7730>
  403a24:	str	x0, [x19, #40]
  403a28:	ldr	x1, [x19, #32]
  403a2c:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  403a30:	add	x3, x3, #0x2c8
  403a34:	mov	w5, #0x30                  	// #48
  403a38:	add	x4, x3, #0x8
  403a3c:	sxtw	x2, w20
  403a40:	add	x1, x0, x1, lsl #3
  403a44:	smaddl	x20, w20, w5, x4
  403a48:	stur	x20, [x1, #-8]
  403a4c:	cbz	x21, 403a5c <__fxstatat@plt+0x191c>
  403a50:	add	x0, x2, x2, lsl #1
  403a54:	add	x0, x4, x0, lsl #4
  403a58:	str	x21, [x0, #24]
  403a5c:	add	x2, x2, x2, lsl #1
  403a60:	add	x3, x3, #0x8
  403a64:	add	x2, x3, x2, lsl #4
  403a68:	ldrb	w0, [x2, #44]
  403a6c:	cbnz	w0, 403a8c <__fxstatat@plt+0x194c>
  403a70:	mov	w0, #0x1                   	// #1
  403a74:	strb	w0, [x2, #44]
  403a78:	ldp	x19, x20, [sp, #16]
  403a7c:	ldr	x21, [sp, #32]
  403a80:	ldp	x29, x30, [sp], #48
  403a84:	ret
  403a88:	bl	409a68 <__fxstatat@plt+0x7928>
  403a8c:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403a90:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403a94:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  403a98:	add	x3, x3, #0xf20
  403a9c:	add	x1, x1, #0x58
  403aa0:	add	x0, x0, #0x68
  403aa4:	mov	w2, #0x196                 	// #406
  403aa8:	bl	4020d0 <__assert_fail@plt>
  403aac:	nop
  403ab0:	stp	x29, x30, [sp, #-80]!
  403ab4:	mov	x29, sp
  403ab8:	stp	x21, x22, [sp, #32]
  403abc:	mov	x21, x0
  403ac0:	stp	x23, x24, [sp, #48]
  403ac4:	bl	401c30 <strlen@plt>
  403ac8:	add	x23, x21, x0
  403acc:	str	xzr, [sp, #72]
  403ad0:	cmp	x21, x23
  403ad4:	b.eq	403b54 <__fxstatat@plt+0x1a14>  // b.none
  403ad8:	mov	w24, #0x3f                  	// #63
  403adc:	stp	x19, x20, [sp, #16]
  403ae0:	mov	x20, x21
  403ae4:	b	403b14 <__fxstatat@plt+0x19d4>
  403ae8:	ldr	w0, [sp, #68]
  403aec:	bl	401cb0 <iswcntrl@plt>
  403af0:	cbnz	w0, 403b3c <__fxstatat@plt+0x19fc>
  403af4:	mov	x1, x20
  403af8:	mov	x0, x21
  403afc:	mov	x2, x19
  403b00:	add	x20, x20, x19
  403b04:	bl	401c00 <memmove@plt>
  403b08:	add	x21, x21, x19
  403b0c:	cmp	x23, x20
  403b10:	b.eq	403b50 <__fxstatat@plt+0x1a10>  // b.none
  403b14:	sub	x22, x23, x20
  403b18:	add	x3, sp, #0x48
  403b1c:	mov	x2, x22
  403b20:	mov	x1, x20
  403b24:	add	x0, sp, #0x44
  403b28:	bl	40a5b8 <__fxstatat@plt+0x8478>
  403b2c:	mov	x19, x0
  403b30:	cmp	x22, x0
  403b34:	b.cs	403ae8 <__fxstatat@plt+0x19a8>  // b.hs, b.nlast
  403b38:	mov	x19, #0x1                   	// #1
  403b3c:	strb	w24, [x21], #1
  403b40:	add	x20, x20, x19
  403b44:	str	xzr, [sp, #72]
  403b48:	cmp	x23, x20
  403b4c:	b.ne	403b14 <__fxstatat@plt+0x19d4>  // b.any
  403b50:	ldp	x19, x20, [sp, #16]
  403b54:	strb	wzr, [x21]
  403b58:	ldp	x21, x22, [sp, #32]
  403b5c:	ldp	x23, x24, [sp, #48]
  403b60:	ldp	x29, x30, [sp], #80
  403b64:	ret
  403b68:	sub	sp, sp, #0x3b0
  403b6c:	and	w5, w5, #0xff
  403b70:	stp	x29, x30, [sp]
  403b74:	mov	x29, sp
  403b78:	stp	x19, x20, [sp, #16]
  403b7c:	mov	x20, x0
  403b80:	mov	x19, x7
  403b84:	stp	x21, x22, [sp, #32]
  403b88:	mov	x22, x1
  403b8c:	mov	x21, x4
  403b90:	stp	x23, x24, [sp, #48]
  403b94:	mov	x23, x2
  403b98:	mov	x24, x3
  403b9c:	stp	x25, x26, [sp, #64]
  403ba0:	ands	w25, w6, #0xff
  403ba4:	ldrb	w26, [sp, #944]
  403ba8:	stp	x27, x28, [sp, #80]
  403bac:	b.eq	403bbc <__fxstatat@plt+0x1a7c>  // b.none
  403bb0:	adrp	x27, 422000 <__fxstatat@plt+0x1fec0>
  403bb4:	ldrb	w0, [x27, #1536]
  403bb8:	cbnz	w0, 403e3c <__fxstatat@plt+0x1cfc>
  403bbc:	cbz	w5, 403bd8 <__fxstatat@plt+0x1a98>
  403bc0:	adrp	x27, 422000 <__fxstatat@plt+0x1fec0>
  403bc4:	add	x27, x27, #0x5c0
  403bc8:	ldrb	w0, [x27, #65]
  403bcc:	cbnz	w0, 403bd8 <__fxstatat@plt+0x1a98>
  403bd0:	ldrb	w0, [x27, #66]
  403bd4:	cbz	w0, 403e3c <__fxstatat@plt+0x1cfc>
  403bd8:	mov	x0, x21
  403bdc:	bl	4035a0 <__fxstatat@plt+0x1460>
  403be0:	tst	w0, #0xff
  403be4:	b.eq	403e3c <__fxstatat@plt+0x1cfc>  // b.none
  403be8:	mov	x0, x21
  403bec:	bl	403618 <__fxstatat@plt+0x14d8>
  403bf0:	tst	w0, #0xff
  403bf4:	b.ne	403e3c <__fxstatat@plt+0x1cfc>  // b.any
  403bf8:	cmp	x19, #0x0
  403bfc:	cset	w28, eq  // eq = none
  403c00:	cmp	x22, #0x0
  403c04:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  403c08:	b.eq	403e5c <__fxstatat@plt+0x1d1c>  // b.none
  403c0c:	ldrb	w0, [x22]
  403c10:	cmp	w0, #0x2f
  403c14:	b.ne	403e3c <__fxstatat@plt+0x1cfc>  // b.any
  403c18:	cmp	x24, #0x0
  403c1c:	csel	x24, x24, x22, ne  // ne = any
  403c20:	add	x2, sp, #0x68
  403c24:	mov	x1, x20
  403c28:	mov	x0, x24
  403c2c:	bl	40a498 <__fxstatat@plt+0x8358>
  403c30:	cbz	w0, 404184 <__fxstatat@plt+0x2044>
  403c34:	bl	4020e0 <__errno_location@plt>
  403c38:	ldr	w19, [x0]
  403c3c:	cbz	w26, 404304 <__fxstatat@plt+0x21c4>
  403c40:	cmp	w19, #0xd
  403c44:	ccmp	w19, #0x2, #0x4, ne  // ne = any
  403c48:	b.ne	404304 <__fxstatat@plt+0x21c4>  // b.any
  403c4c:	adrp	x27, 422000 <__fxstatat@plt+0x1fec0>
  403c50:	add	x27, x27, #0x5c0
  403c54:	ldrb	w0, [x27, #65]
  403c58:	cbz	w0, 403e3c <__fxstatat@plt+0x1cfc>
  403c5c:	adrp	x21, 40d000 <__fxstatat@plt+0xaec0>
  403c60:	add	x21, x21, #0x78
  403c64:	mov	x0, #0xffffffffffffffff    	// #-1
  403c68:	stp	x0, x0, [sp, #104]
  403c6c:	stp	x0, x0, [sp, #120]
  403c70:	strb	wzr, [sp, #136]
  403c74:	stp	x0, x0, [sp, #144]
  403c78:	mov	w0, #0x1                   	// #1
  403c7c:	strb	w0, [x27, #80]
  403c80:	bl	4036b0 <__fxstatat@plt+0x1570>
  403c84:	cmp	x20, #0x0
  403c88:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403c8c:	add	x1, x1, #0x78
  403c90:	csel	x20, x1, x20, eq  // eq = none
  403c94:	cmp	x23, #0x0
  403c98:	mov	x0, x20
  403c9c:	csel	x23, x1, x23, eq  // eq = none
  403ca0:	bl	409a38 <__fxstatat@plt+0x78f8>
  403ca4:	mov	x25, x0
  403ca8:	cbz	w26, 403cd8 <__fxstatat@plt+0x1b98>
  403cac:	bl	401c30 <strlen@plt>
  403cb0:	cmp	x0, #0x24
  403cb4:	b.ls	403cd8 <__fxstatat@plt+0x1b98>  // b.plast
  403cb8:	sub	x0, x0, #0x24
  403cbc:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403cc0:	add	x0, x25, x0
  403cc4:	add	x1, x1, #0x80
  403cc8:	bl	401fb0 <strspn@plt>
  403ccc:	cmp	x0, #0x24
  403cd0:	b.eq	4041b0 <__fxstatat@plt+0x2070>  // b.none
  403cd4:	nop
  403cd8:	ldp	x4, x0, [sp, #144]
  403cdc:	cmp	x21, #0x0
  403ce0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403ce4:	mov	x2, #0x1                   	// #1
  403ce8:	add	x1, x1, #0x78
  403cec:	mov	x3, #0xffffffffffffffff    	// #-1
  403cf0:	stp	x2, x2, [sp, #224]
  403cf4:	csel	x21, x1, x21, eq  // eq = none
  403cf8:	stp	x4, x0, [sp, #240]
  403cfc:	cmn	x0, #0x3
  403d00:	ccmn	x4, #0x3, #0x2, ls  // ls = plast
  403d04:	strb	wzr, [sp, #256]
  403d08:	stp	x0, x3, [sp, #264]
  403d0c:	strb	wzr, [sp, #280]
  403d10:	b.ls	404164 <__fxstatat@plt+0x2024>  // b.plast
  403d14:	ldr	x5, [sp, #128]
  403d18:	mov	x7, #0xffffffffffffffff    	// #-1
  403d1c:	ldp	x6, x3, [sp, #104]
  403d20:	cmn	x5, #0x3
  403d24:	ldrb	w1, [sp, #136]
  403d28:	cset	w2, ls  // ls = plast
  403d2c:	ldr	x8, [x27, #56]
  403d30:	and	w1, w2, w1
  403d34:	ldr	x2, [sp, #120]
  403d38:	stp	x6, x8, [sp, #160]
  403d3c:	cmn	x3, #0x3
  403d40:	stp	x3, x5, [sp, #176]
  403d44:	ccmn	x2, #0x3, #0x2, ls  // ls = plast
  403d48:	strb	w1, [sp, #192]
  403d4c:	stp	x2, x7, [sp, #200]
  403d50:	strb	wzr, [sp, #216]
  403d54:	b.ls	404150 <__fxstatat@plt+0x2010>  // b.plast
  403d58:	ldrb	w7, [x27, #81]
  403d5c:	tst	w28, w7
  403d60:	b.ne	4041d4 <__fxstatat@plt+0x2094>  // b.any
  403d64:	ldr	x0, [x27, #32]
  403d68:	cbz	x0, 403e34 <__fxstatat@plt+0x1cf4>
  403d6c:	mov	x26, #0x8f5c                	// #36700
  403d70:	adrp	x24, 40d000 <__fxstatat@plt+0xaec0>
  403d74:	movk	x26, #0xf5c2, lsl #16
  403d78:	add	x24, x24, #0x78
  403d7c:	ldr	x3, [x27, #40]
  403d80:	movk	x26, #0x5c28, lsl #32
  403d84:	mov	x19, #0x0                   	// #0
  403d88:	movk	x26, #0x28f, lsl #48
  403d8c:	nop
  403d90:	ldr	x1, [x3, x19, lsl #3]
  403d94:	lsl	x20, x19, #3
  403d98:	ldr	w0, [x1, #16]
  403d9c:	cmp	w0, #0x1
  403da0:	b.eq	404000 <__fxstatat@plt+0x1ec0>  // b.none
  403da4:	cmp	w0, #0x2
  403da8:	b.ne	403ea8 <__fxstatat@plt+0x1d68>  // b.any
  403dac:	mov	x2, #0x0                   	// #0
  403db0:	ldr	w3, [x1]
  403db4:	cmp	w3, #0x6
  403db8:	b.eq	403fd8 <__fxstatat@plt+0x1e98>  // b.none
  403dbc:	b.hi	403f6c <__fxstatat@plt+0x1e2c>  // b.pmore
  403dc0:	cmp	w3, #0x2
  403dc4:	b.eq	403fd8 <__fxstatat@plt+0x1e98>  // b.none
  403dc8:	b.hi	403ee8 <__fxstatat@plt+0x1da8>  // b.pmore
  403dcc:	cbnz	w3, 403ed0 <__fxstatat@plt+0x1d90>
  403dd0:	mov	x0, x25
  403dd4:	bl	409a38 <__fxstatat@plt+0x78f8>
  403dd8:	str	x0, [sp, #96]
  403ddc:	nop
  403de0:	cbz	x0, 40433c <__fxstatat@plt+0x21fc>
  403de4:	bl	403730 <__fxstatat@plt+0x15f0>
  403de8:	add	x19, x19, #0x1
  403dec:	ldr	x0, [sp, #96]
  403df0:	mov	w1, #0x0                   	// #0
  403df4:	bl	407528 <__fxstatat@plt+0x53e8>
  403df8:	sxtw	x0, w0
  403dfc:	ldp	x2, x1, [x27, #16]
  403e00:	ldr	x3, [x27, #40]
  403e04:	ldr	x5, [sp, #96]
  403e08:	ldr	x4, [x3, x20]
  403e0c:	add	x2, x1, x2, lsl #3
  403e10:	ldr	x1, [x4, #32]
  403e14:	ldur	x2, [x2, #-8]
  403e18:	cmp	x1, x0
  403e1c:	csel	x1, x1, x0, cs  // cs = hs, nlast
  403e20:	str	x1, [x4, #32]
  403e24:	ldr	x0, [x27, #32]
  403e28:	str	x5, [x2, x20]
  403e2c:	cmp	x0, x19
  403e30:	b.hi	403d90 <__fxstatat@plt+0x1c50>  // b.pmore
  403e34:	mov	x0, x25
  403e38:	bl	401f60 <free@plt>
  403e3c:	ldp	x29, x30, [sp]
  403e40:	ldp	x19, x20, [sp, #16]
  403e44:	ldp	x21, x22, [sp, #32]
  403e48:	ldp	x23, x24, [sp, #48]
  403e4c:	ldp	x25, x26, [sp, #64]
  403e50:	ldp	x27, x28, [sp, #80]
  403e54:	add	sp, sp, #0x3b0
  403e58:	ret
  403e5c:	cbz	x24, 404178 <__fxstatat@plt+0x2038>
  403e60:	cbz	x19, 403c20 <__fxstatat@plt+0x1ae0>
  403e64:	ldp	x0, x1, [x19]
  403e68:	stp	x0, x1, [sp, #104]
  403e6c:	adrp	x27, 422000 <__fxstatat@plt+0x1fec0>
  403e70:	ldp	x2, x3, [x19, #16]
  403e74:	stp	x2, x3, [sp, #120]
  403e78:	add	x27, x27, #0x5c0
  403e7c:	ldr	x0, [sp, #112]
  403e80:	ldp	x2, x3, [x19, #32]
  403e84:	stp	x2, x3, [sp, #136]
  403e88:	ldr	x1, [x19, #48]
  403e8c:	str	x1, [sp, #152]
  403e90:	cbnz	x0, 403c80 <__fxstatat@plt+0x1b40>
  403e94:	ldrb	w0, [x27, #65]
  403e98:	cbnz	w0, 403c80 <__fxstatat@plt+0x1b40>
  403e9c:	ldrb	w0, [x27, #66]
  403ea0:	cbz	w0, 403e3c <__fxstatat@plt+0x1cfc>
  403ea4:	b	403c80 <__fxstatat@plt+0x1b40>
  403ea8:	cbz	w0, 403fc4 <__fxstatat@plt+0x1e84>
  403eac:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403eb0:	add	x3, x3, #0xf20
  403eb4:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403eb8:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  403ebc:	add	x3, x3, #0x10
  403ec0:	add	x1, x1, #0x58
  403ec4:	add	x0, x0, #0x98
  403ec8:	mov	w2, #0x468                 	// #1128
  403ecc:	bl	4020d0 <__assert_fail@plt>
  403ed0:	cmp	w3, #0x1
  403ed4:	b.ne	403fa0 <__fxstatat@plt+0x1e60>  // b.any
  403ed8:	mov	x0, x21
  403edc:	bl	409a38 <__fxstatat@plt+0x78f8>
  403ee0:	str	x0, [sp, #96]
  403ee4:	b	403de0 <__fxstatat@plt+0x1ca0>
  403ee8:	cmp	w3, #0x4
  403eec:	b.eq	404010 <__fxstatat@plt+0x1ed0>  // b.none
  403ef0:	cmp	w3, #0x5
  403ef4:	b.ne	403f18 <__fxstatat@plt+0x1dd8>  // b.any
  403ef8:	ldr	x0, [x2, #48]
  403efc:	cmn	x0, #0x3
  403f00:	b.ls	40403c <__fxstatat@plt+0x1efc>  // b.plast
  403f04:	mov	x0, x24
  403f08:	bl	401e40 <strdup@plt>
  403f0c:	str	x0, [sp, #96]
  403f10:	cbnz	x0, 403de4 <__fxstatat@plt+0x1ca4>
  403f14:	bl	409a68 <__fxstatat@plt+0x7928>
  403f18:	cmp	w3, #0x3
  403f1c:	b.ne	403fa0 <__fxstatat@plt+0x1e60>  // b.any
  403f20:	ldr	x5, [x2, #48]
  403f24:	ldrb	w1, [x2, #56]
  403f28:	cmn	x5, #0x3
  403f2c:	ldp	x3, x4, [x2]
  403f30:	b.ls	404024 <__fxstatat@plt+0x1ee4>  // b.plast
  403f34:	mov	x0, x24
  403f38:	cbz	w1, 403f60 <__fxstatat@plt+0x1e20>
  403f3c:	ldr	w2, [x27, #52]
  403f40:	neg	x0, x5
  403f44:	add	x5, sp, #0x120
  403f48:	add	x1, x5, w1, uxtb
  403f4c:	bl	4065a8 <__fxstatat@plt+0x4468>
  403f50:	mov	x1, x0
  403f54:	sub	x0, x0, #0x1
  403f58:	mov	w2, #0x2d                  	// #45
  403f5c:	sturb	w2, [x1, #-1]
  403f60:	bl	409a38 <__fxstatat@plt+0x78f8>
  403f64:	str	x0, [sp, #96]
  403f68:	b	403de0 <__fxstatat@plt+0x1ca0>
  403f6c:	cmp	w3, #0xa
  403f70:	b.eq	404008 <__fxstatat@plt+0x1ec8>  // b.none
  403f74:	b.ls	403f88 <__fxstatat@plt+0x1e48>  // b.plast
  403f78:	cmp	w3, #0xb
  403f7c:	b.ne	403fa0 <__fxstatat@plt+0x1e60>  // b.any
  403f80:	mov	x0, x23
  403f84:	b	403f60 <__fxstatat@plt+0x1e20>
  403f88:	cmp	w3, #0x8
  403f8c:	b.eq	404010 <__fxstatat@plt+0x1ed0>  // b.none
  403f90:	cmp	w3, #0x9
  403f94:	b.eq	403ef8 <__fxstatat@plt+0x1db8>  // b.none
  403f98:	cmp	w3, #0x7
  403f9c:	b.eq	403f20 <__fxstatat@plt+0x1de0>  // b.none
  403fa0:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  403fa4:	add	x3, x3, #0xf20
  403fa8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  403fac:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  403fb0:	add	x3, x3, #0x10
  403fb4:	add	x1, x1, #0x58
  403fb8:	add	x0, x0, #0xb8
  403fbc:	mov	w2, #0x4ce                 	// #1230
  403fc0:	bl	4020d0 <__assert_fail@plt>
  403fc4:	ldr	w3, [x1]
  403fc8:	add	x2, sp, #0xa0
  403fcc:	cmp	w3, #0x6
  403fd0:	b.ne	403dbc <__fxstatat@plt+0x1c7c>  // b.any
  403fd4:	nop
  403fd8:	ldr	x1, [x2, #16]
  403fdc:	mov	x0, x24
  403fe0:	cmn	x1, #0x3
  403fe4:	b.hi	403f60 <__fxstatat@plt+0x1e20>  // b.pmore
  403fe8:	ldp	x3, x4, [x2]
  403fec:	mov	x0, x1
  403ff0:	ldr	w2, [x27, #52]
  403ff4:	add	x1, sp, #0x120
  403ff8:	bl	4065a8 <__fxstatat@plt+0x4468>
  403ffc:	b	403f60 <__fxstatat@plt+0x1e20>
  404000:	add	x2, sp, #0xe0
  404004:	b	403db0 <__fxstatat@plt+0x1c70>
  404008:	mov	x0, x22
  40400c:	b	403f60 <__fxstatat@plt+0x1e20>
  404010:	ldr	x5, [x2, #24]
  404014:	ldrb	w1, [x2, #32]
  404018:	cmn	x5, #0x3
  40401c:	ldp	x3, x4, [x2]
  404020:	b.hi	403f34 <__fxstatat@plt+0x1df4>  // b.pmore
  404024:	ldr	w2, [x27, #52]
  404028:	cbnz	w1, 403f40 <__fxstatat@plt+0x1e00>
  40402c:	mov	x0, x5
  404030:	add	x1, sp, #0x120
  404034:	bl	4065a8 <__fxstatat@plt+0x4468>
  404038:	b	403f60 <__fxstatat@plt+0x1e20>
  40403c:	ldr	x1, [x2, #24]
  404040:	cmn	x1, #0x3
  404044:	b.hi	403f04 <__fxstatat@plt+0x1dc4>  // b.pmore
  404048:	ldrb	w3, [x2, #56]
  40404c:	ldrb	w2, [x2, #32]
  404050:	cbnz	w3, 40413c <__fxstatat@plt+0x1ffc>
  404054:	cmp	x0, x26
  404058:	b.hi	4040c0 <__fxstatat@plt+0x1f80>  // b.pmore
  40405c:	adds	x3, x0, x1
  404060:	cset	x4, cs  // cs = hs, nlast
  404064:	cbz	x3, 4040c0 <__fxstatat@plt+0x1f80>
  404068:	cmp	w2, w4
  40406c:	b.ne	4040c0 <__fxstatat@plt+0x1f80>  // b.any
  404070:	add	x1, x0, x0, lsl #1
  404074:	add	x0, x0, x1, lsl #3
  404078:	lsl	x1, x0, #2
  40407c:	udiv	x0, x1, x3
  404080:	msub	x3, x0, x3, x1
  404084:	cmp	x3, #0x0
  404088:	cinc	x0, x0, ne  // ne = any
  40408c:	ucvtf	d0, x0
  404090:	fcmpe	d0, #0.0
  404094:	b.lt	403f04 <__fxstatat@plt+0x1dc4>  // b.tstop
  404098:	add	x0, sp, #0x60
  40409c:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4040a0:	mov	w1, #0x1                   	// #1
  4040a4:	add	x2, x2, #0xb0
  4040a8:	bl	401ef0 <__asprintf_chk@plt>
  4040ac:	cmn	w0, #0x1
  4040b0:	b.eq	40412c <__fxstatat@plt+0x1fec>  // b.none
  4040b4:	ldr	x0, [sp, #96]
  4040b8:	cbnz	x0, 403de4 <__fxstatat@plt+0x1ca4>
  4040bc:	b	403f14 <__fxstatat@plt+0x1dd4>
  4040c0:	ucvtf	d1, x0
  4040c4:	cbz	w2, 404134 <__fxstatat@plt+0x1ff4>
  4040c8:	fmov	d0, x1
  4040cc:	neg	d0, d0
  4040d0:	ucvtf	d0, d0
  4040d4:	fneg	d0, d0
  4040d8:	fadd	d2, d1, d0
  4040dc:	fcmp	d2, #0.0
  4040e0:	b.eq	403f04 <__fxstatat@plt+0x1dc4>  // b.none
  4040e4:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4040e8:	fmov	d0, x0
  4040ec:	fmov	d3, #1.000000000000000000e+00
  4040f0:	fmul	d0, d1, d0
  4040f4:	fdiv	d0, d0, d2
  4040f8:	fcvtzs	d1, d0
  4040fc:	scvtf	d1, d1
  404100:	fsub	d2, d1, d3
  404104:	fcmpe	d2, d0
  404108:	b.pl	404090 <__fxstatat@plt+0x1f50>  // b.nfrst
  40410c:	fadd	d3, d1, d3
  404110:	fcmpe	d3, d0
  404114:	b.lt	404090 <__fxstatat@plt+0x1f50>  // b.tstop
  404118:	fcmpe	d0, d1
  40411c:	b.gt	404278 <__fxstatat@plt+0x2138>
  404120:	movi	d0, #0x0
  404124:	fadd	d0, d1, d0
  404128:	b	404090 <__fxstatat@plt+0x1f50>
  40412c:	str	xzr, [sp, #96]
  404130:	bl	409a68 <__fxstatat@plt+0x7928>
  404134:	ucvtf	d0, x1
  404138:	b	4040d8 <__fxstatat@plt+0x1f98>
  40413c:	fmov	d0, x0
  404140:	neg	d1, d0
  404144:	ucvtf	d1, d1
  404148:	fneg	d1, d1
  40414c:	b	4040c4 <__fxstatat@plt+0x1f84>
  404150:	subs	x8, x3, x2
  404154:	str	x8, [sp, #208]
  404158:	cset	w7, cc  // cc = lo, ul, last
  40415c:	strb	w7, [sp, #216]
  404160:	b	403d58 <__fxstatat@plt+0x1c18>
  404164:	subs	x2, x4, x0
  404168:	str	x2, [sp, #272]
  40416c:	cset	w1, cc  // cc = lo, ul, last
  404170:	strb	w1, [sp, #280]
  404174:	b	403d14 <__fxstatat@plt+0x1bd4>
  404178:	cmp	x22, #0x0
  40417c:	csel	x24, x20, x22, eq  // eq = none
  404180:	b	403e60 <__fxstatat@plt+0x1d20>
  404184:	adrp	x27, 422000 <__fxstatat@plt+0x1fec0>
  404188:	add	x27, x27, #0x5c0
  40418c:	cbz	w26, 4042f0 <__fxstatat@plt+0x21b0>
  404190:	ldrb	w1, [x27, #65]
  404194:	cbnz	w1, 404280 <__fxstatat@plt+0x2140>
  404198:	ldr	x0, [sp, #112]
  40419c:	cbnz	x0, 403c78 <__fxstatat@plt+0x1b38>
  4041a0:	ldrb	w0, [x27, #66]
  4041a4:	cbz	w0, 403e3c <__fxstatat@plt+0x1cfc>
  4041a8:	cbz	x19, 403c78 <__fxstatat@plt+0x1b38>
  4041ac:	b	403c80 <__fxstatat@plt+0x1b40>
  4041b0:	mov	w1, #0x0                   	// #0
  4041b4:	mov	x0, x25
  4041b8:	bl	404bf0 <__fxstatat@plt+0x2ab0>
  4041bc:	mov	x1, x0
  4041c0:	cbz	x0, 403cd8 <__fxstatat@plt+0x1b98>
  4041c4:	mov	x0, x25
  4041c8:	mov	x25, x1
  4041cc:	bl	401f60 <free@plt>
  4041d0:	b	403cd8 <__fxstatat@plt+0x1b98>
  4041d4:	cmn	x4, #0x3
  4041d8:	b.hi	4041e8 <__fxstatat@plt+0x20a8>  // b.pmore
  4041dc:	ldr	x7, [x27, #128]
  4041e0:	add	x4, x7, x4
  4041e4:	str	x4, [x27, #128]
  4041e8:	cmn	x0, #0x3
  4041ec:	b.hi	4041fc <__fxstatat@plt+0x20bc>  // b.pmore
  4041f0:	ldr	x4, [x27, #136]
  4041f4:	add	x0, x4, x0
  4041f8:	str	x0, [x27, #136]
  4041fc:	cmn	x3, #0x3
  404200:	b.hi	404210 <__fxstatat@plt+0x20d0>  // b.pmore
  404204:	ldr	x4, [x27, #96]
  404208:	madd	x3, x6, x3, x4
  40420c:	str	x3, [x27, #96]
  404210:	cmn	x2, #0x3
  404214:	b.hi	404224 <__fxstatat@plt+0x20e4>  // b.pmore
  404218:	ldr	x3, [x27, #104]
  40421c:	madd	x2, x6, x2, x3
  404220:	str	x2, [x27, #104]
  404224:	cmn	x5, #0x3
  404228:	b.hi	403d64 <__fxstatat@plt+0x1c24>  // b.pmore
  40422c:	ldrb	w3, [x27, #120]
  404230:	add	x2, x27, #0x58
  404234:	mul	x5, x6, x5
  404238:	cmp	w3, w1
  40423c:	ldr	x0, [x2, #24]
  404240:	b.eq	404374 <__fxstatat@plt+0x2234>  // b.none
  404244:	cmp	w3, #0x0
  404248:	cneg	x0, x0, ne  // ne = any
  40424c:	cmp	w1, #0x0
  404250:	cneg	x5, x5, ne  // ne = any
  404254:	cmp	x5, x0
  404258:	b.cs	404360 <__fxstatat@plt+0x2220>  // b.hs, b.nlast
  40425c:	sub	x5, x0, x5
  404260:	str	x5, [x2, #24]
  404264:	cbz	w3, 403d64 <__fxstatat@plt+0x1c24>
  404268:	ldr	x0, [x27, #112]
  40426c:	neg	x0, x0
  404270:	str	x0, [x27, #112]
  404274:	b	403d64 <__fxstatat@plt+0x1c24>
  404278:	fmov	d0, d3
  40427c:	b	404090 <__fxstatat@plt+0x1f50>
  404280:	mov	x1, x24
  404284:	add	x2, sp, #0x120
  404288:	bl	402110 <__xstat@plt>
  40428c:	cbnz	w0, 4042f0 <__fxstatat@plt+0x21b0>
  404290:	ldr	x0, [x27, #72]
  404294:	ldr	x2, [sp, #288]
  404298:	cbz	x0, 4042f0 <__fxstatat@plt+0x21b0>
  40429c:	add	x1, sp, #0xe0
  4042a0:	str	x2, [sp, #224]
  4042a4:	bl	405b08 <__fxstatat@plt+0x39c8>
  4042a8:	cbz	x0, 4042f0 <__fxstatat@plt+0x21b0>
  4042ac:	ldr	x24, [x0, #8]
  4042b0:	cbz	x24, 4042f0 <__fxstatat@plt+0x21b0>
  4042b4:	ldr	x0, [x24]
  4042b8:	mov	x1, x20
  4042bc:	bl	401f20 <strcmp@plt>
  4042c0:	cbz	w0, 4042f0 <__fxstatat@plt+0x21b0>
  4042c4:	ldrb	w0, [x24, #40]
  4042c8:	tst	x0, #0x2
  4042cc:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  4042d0:	b.ne	4042f0 <__fxstatat@plt+0x21b0>  // b.any
  4042d4:	adrp	x21, 40d000 <__fxstatat@plt+0xaec0>
  4042d8:	add	x21, x21, #0x78
  4042dc:	mov	x0, #0xffffffffffffffff    	// #-1
  4042e0:	stp	x0, x0, [sp, #104]
  4042e4:	stp	x0, x0, [sp, #120]
  4042e8:	strb	wzr, [sp, #136]
  4042ec:	stp	x0, x0, [sp, #144]
  4042f0:	ldr	x0, [sp, #112]
  4042f4:	cbnz	x0, 403c78 <__fxstatat@plt+0x1b38>
  4042f8:	ldrb	w0, [x27, #65]
  4042fc:	cbnz	w0, 403c78 <__fxstatat@plt+0x1b38>
  404300:	b	4041a0 <__fxstatat@plt+0x2060>
  404304:	mov	x2, x24
  404308:	mov	w1, #0x3                   	// #3
  40430c:	mov	w0, #0x0                   	// #0
  404310:	bl	408ef0 <__fxstatat@plt+0x6db0>
  404314:	mov	w1, w19
  404318:	mov	x3, x0
  40431c:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  404320:	mov	w0, #0x0                   	// #0
  404324:	add	x2, x2, #0xe38
  404328:	bl	401c70 <error@plt>
  40432c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  404330:	mov	w1, #0x1                   	// #1
  404334:	str	w1, [x0, #1540]
  404338:	b	403e3c <__fxstatat@plt+0x1cfc>
  40433c:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  404340:	add	x3, x3, #0xf20
  404344:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404348:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  40434c:	add	x3, x3, #0x10
  404350:	add	x1, x1, #0x58
  404354:	add	x0, x0, #0xd0
  404358:	mov	w2, #0x4d2                 	// #1234
  40435c:	bl	4020d0 <__assert_fail@plt>
  404360:	sub	x5, x5, x0
  404364:	mov	w3, w1
  404368:	str	x5, [x2, #24]
  40436c:	strb	w1, [x2, #32]
  404370:	b	404264 <__fxstatat@plt+0x2124>
  404374:	add	x5, x5, x0
  404378:	str	x5, [x2, #24]
  40437c:	b	403d64 <__fxstatat@plt+0x1c24>
  404380:	stp	x29, x30, [sp, #-176]!
  404384:	mov	x29, sp
  404388:	stp	x19, x20, [sp, #16]
  40438c:	mov	w20, w0
  404390:	stp	x21, x22, [sp, #32]
  404394:	str	x23, [sp, #48]
  404398:	cbz	w0, 4043d8 <__fxstatat@plt+0x2298>
  40439c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4043a0:	mov	w2, #0x5                   	// #5
  4043a4:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4043a8:	add	x1, x1, #0xf8
  4043ac:	ldr	x19, [x0, #1424]
  4043b0:	mov	x0, #0x0                   	// #0
  4043b4:	bl	402060 <dcgettext@plt>
  4043b8:	mov	x2, x0
  4043bc:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  4043c0:	mov	x0, x19
  4043c4:	mov	w1, #0x1                   	// #1
  4043c8:	ldr	x3, [x3, #1648]
  4043cc:	bl	401f10 <__fprintf_chk@plt>
  4043d0:	mov	w0, w20
  4043d4:	bl	401c60 <exit@plt>
  4043d8:	mov	w2, #0x5                   	// #5
  4043dc:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4043e0:	mov	x0, #0x0                   	// #0
  4043e4:	add	x1, x1, #0x120
  4043e8:	bl	402060 <dcgettext@plt>
  4043ec:	adrp	x19, 422000 <__fxstatat@plt+0x1fec0>
  4043f0:	adrp	x2, 422000 <__fxstatat@plt+0x1fec0>
  4043f4:	mov	x1, x0
  4043f8:	mov	w0, #0x1                   	// #1
  4043fc:	ldr	x2, [x2, #1648]
  404400:	bl	401dd0 <__printf_chk@plt>
  404404:	mov	w2, #0x5                   	// #5
  404408:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40440c:	mov	x0, #0x0                   	// #0
  404410:	add	x1, x1, #0x148
  404414:	bl	402060 <dcgettext@plt>
  404418:	ldr	x1, [x19, #1448]
  40441c:	bl	402080 <fputs_unlocked@plt>
  404420:	mov	w2, #0x5                   	// #5
  404424:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404428:	mov	x0, #0x0                   	// #0
  40442c:	add	x1, x1, #0x1b0
  404430:	bl	402060 <dcgettext@plt>
  404434:	ldr	x1, [x19, #1448]
  404438:	bl	402080 <fputs_unlocked@plt>
  40443c:	mov	w2, #0x5                   	// #5
  404440:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404444:	mov	x0, #0x0                   	// #0
  404448:	add	x1, x1, #0x200
  40444c:	bl	402060 <dcgettext@plt>
  404450:	ldr	x1, [x19, #1448]
  404454:	bl	402080 <fputs_unlocked@plt>
  404458:	mov	w2, #0x5                   	// #5
  40445c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404460:	mov	x0, #0x0                   	// #0
  404464:	add	x1, x1, #0x3a0
  404468:	bl	402060 <dcgettext@plt>
  40446c:	ldr	x1, [x19, #1448]
  404470:	bl	402080 <fputs_unlocked@plt>
  404474:	mov	w2, #0x5                   	// #5
  404478:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40447c:	mov	x0, #0x0                   	// #0
  404480:	add	x1, x1, #0x4a0
  404484:	bl	402060 <dcgettext@plt>
  404488:	ldr	x1, [x19, #1448]
  40448c:	bl	402080 <fputs_unlocked@plt>
  404490:	mov	w2, #0x5                   	// #5
  404494:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404498:	mov	x0, #0x0                   	// #0
  40449c:	add	x1, x1, #0x5b0
  4044a0:	bl	402060 <dcgettext@plt>
  4044a4:	ldr	x1, [x19, #1448]
  4044a8:	bl	402080 <fputs_unlocked@plt>
  4044ac:	mov	w2, #0x5                   	// #5
  4044b0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4044b4:	mov	x0, #0x0                   	// #0
  4044b8:	add	x1, x1, #0x638
  4044bc:	bl	402060 <dcgettext@plt>
  4044c0:	ldr	x1, [x19, #1448]
  4044c4:	bl	402080 <fputs_unlocked@plt>
  4044c8:	mov	w2, #0x5                   	// #5
  4044cc:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4044d0:	mov	x0, #0x0                   	// #0
  4044d4:	add	x1, x1, #0x718
  4044d8:	bl	402060 <dcgettext@plt>
  4044dc:	ldr	x1, [x19, #1448]
  4044e0:	bl	402080 <fputs_unlocked@plt>
  4044e4:	mov	w2, #0x5                   	// #5
  4044e8:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4044ec:	mov	x0, #0x0                   	// #0
  4044f0:	add	x1, x1, #0x748
  4044f4:	bl	402060 <dcgettext@plt>
  4044f8:	ldr	x1, [x19, #1448]
  4044fc:	bl	402080 <fputs_unlocked@plt>
  404500:	mov	w2, #0x5                   	// #5
  404504:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404508:	mov	x0, #0x0                   	// #0
  40450c:	add	x1, x1, #0x780
  404510:	bl	402060 <dcgettext@plt>
  404514:	mov	x1, x0
  404518:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  40451c:	mov	w0, #0x1                   	// #1
  404520:	add	x2, x2, #0x860
  404524:	bl	401dd0 <__printf_chk@plt>
  404528:	mov	w2, #0x5                   	// #5
  40452c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404530:	mov	x0, #0x0                   	// #0
  404534:	add	x1, x1, #0x868
  404538:	bl	402060 <dcgettext@plt>
  40453c:	ldr	x1, [x19, #1448]
  404540:	bl	402080 <fputs_unlocked@plt>
  404544:	mov	w2, #0x5                   	// #5
  404548:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40454c:	mov	x0, #0x0                   	// #0
  404550:	add	x1, x1, #0x940
  404554:	bl	402060 <dcgettext@plt>
  404558:	ldr	x1, [x19, #1448]
  40455c:	bl	402080 <fputs_unlocked@plt>
  404560:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  404564:	add	x3, x3, #0xf20
  404568:	add	x0, x3, #0x18
  40456c:	add	x2, sp, #0x40
  404570:	ldp	x4, x5, [x3, #40]
  404574:	stp	x4, x5, [sp, #80]
  404578:	ldp	x4, x5, [x3, #56]
  40457c:	stp	x4, x5, [sp, #96]
  404580:	ldp	x1, x3, [x3, #24]
  404584:	stp	x1, x3, [sp, #64]
  404588:	ldp	x4, x5, [x0, #48]
  40458c:	stp	x4, x5, [sp, #112]
  404590:	ldp	x4, x5, [x0, #64]
  404594:	stp	x4, x5, [sp, #128]
  404598:	ldp	x4, x5, [x0, #80]
  40459c:	stp	x4, x5, [sp, #144]
  4045a0:	ldp	x4, x5, [x0, #96]
  4045a4:	stp	x4, x5, [sp, #160]
  4045a8:	cbz	x1, 4045e0 <__fxstatat@plt+0x24a0>
  4045ac:	mov	w4, #0x64                  	// #100
  4045b0:	mov	w3, #0x66                  	// #102
  4045b4:	b	4045c0 <__fxstatat@plt+0x2480>
  4045b8:	ldr	x1, [x2, #16]!
  4045bc:	cbz	x1, 4045e0 <__fxstatat@plt+0x24a0>
  4045c0:	ldrb	w0, [x1]
  4045c4:	cmp	w4, w0
  4045c8:	b.ne	4045b8 <__fxstatat@plt+0x2478>  // b.any
  4045cc:	ldrb	w0, [x1, #1]
  4045d0:	cmp	w3, w0
  4045d4:	b.ne	4045b8 <__fxstatat@plt+0x2478>  // b.any
  4045d8:	ldrb	w0, [x1, #2]
  4045dc:	cbnz	w0, 4045b8 <__fxstatat@plt+0x2478>
  4045e0:	ldr	x21, [x2, #8]
  4045e4:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4045e8:	mov	x0, #0x0                   	// #0
  4045ec:	add	x1, x1, #0xa20
  4045f0:	mov	w2, #0x5                   	// #5
  4045f4:	cbz	x21, 4046b0 <__fxstatat@plt+0x2570>
  4045f8:	bl	402060 <dcgettext@plt>
  4045fc:	adrp	x22, 40d000 <__fxstatat@plt+0xaec0>
  404600:	add	x22, x22, #0xa38
  404604:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  404608:	mov	x3, x22
  40460c:	add	x2, x2, #0xa60
  404610:	mov	x1, x0
  404614:	mov	w0, #0x1                   	// #1
  404618:	bl	401dd0 <__printf_chk@plt>
  40461c:	mov	x1, #0x0                   	// #0
  404620:	mov	w0, #0x5                   	// #5
  404624:	bl	402130 <setlocale@plt>
  404628:	cbz	x0, 404778 <__fxstatat@plt+0x2638>
  40462c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404630:	mov	x2, #0x3                   	// #3
  404634:	add	x1, x1, #0xa70
  404638:	adrp	x23, 40d000 <__fxstatat@plt+0xaec0>
  40463c:	bl	401d90 <strncmp@plt>
  404640:	add	x23, x23, #0xe0
  404644:	cbnz	w0, 404758 <__fxstatat@plt+0x2618>
  404648:	mov	w2, #0x5                   	// #5
  40464c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404650:	mov	x0, #0x0                   	// #0
  404654:	add	x1, x1, #0xac0
  404658:	bl	402060 <dcgettext@plt>
  40465c:	mov	x1, x0
  404660:	mov	x3, x23
  404664:	mov	x2, x22
  404668:	mov	w0, #0x1                   	// #1
  40466c:	bl	401dd0 <__printf_chk@plt>
  404670:	mov	w2, #0x5                   	// #5
  404674:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404678:	mov	x0, #0x0                   	// #0
  40467c:	add	x1, x1, #0xae0
  404680:	bl	402060 <dcgettext@plt>
  404684:	mov	x1, x0
  404688:	cmp	x21, x23
  40468c:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  404690:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  404694:	add	x2, x2, #0x308
  404698:	add	x3, x3, #0xe8
  40469c:	csel	x3, x3, x2, eq  // eq = none
  4046a0:	mov	x2, x21
  4046a4:	mov	w0, #0x1                   	// #1
  4046a8:	bl	401dd0 <__printf_chk@plt>
  4046ac:	b	4043d0 <__fxstatat@plt+0x2290>
  4046b0:	bl	402060 <dcgettext@plt>
  4046b4:	adrp	x22, 40d000 <__fxstatat@plt+0xaec0>
  4046b8:	add	x22, x22, #0xa38
  4046bc:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4046c0:	mov	x3, x22
  4046c4:	add	x2, x2, #0xa60
  4046c8:	mov	x1, x0
  4046cc:	mov	w0, #0x1                   	// #1
  4046d0:	bl	401dd0 <__printf_chk@plt>
  4046d4:	mov	x1, #0x0                   	// #0
  4046d8:	mov	w0, #0x5                   	// #5
  4046dc:	bl	402130 <setlocale@plt>
  4046e0:	cbz	x0, 4046f8 <__fxstatat@plt+0x25b8>
  4046e4:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4046e8:	mov	x2, #0x3                   	// #3
  4046ec:	add	x1, x1, #0xa70
  4046f0:	bl	401d90 <strncmp@plt>
  4046f4:	cbnz	w0, 40474c <__fxstatat@plt+0x260c>
  4046f8:	mov	w2, #0x5                   	// #5
  4046fc:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404700:	mov	x0, #0x0                   	// #0
  404704:	add	x1, x1, #0xac0
  404708:	adrp	x21, 40d000 <__fxstatat@plt+0xaec0>
  40470c:	bl	402060 <dcgettext@plt>
  404710:	add	x21, x21, #0xe0
  404714:	mov	x1, x0
  404718:	mov	x3, x21
  40471c:	mov	x2, x22
  404720:	mov	w0, #0x1                   	// #1
  404724:	bl	401dd0 <__printf_chk@plt>
  404728:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40472c:	mov	w2, #0x5                   	// #5
  404730:	add	x1, x1, #0xae0
  404734:	mov	x0, #0x0                   	// #0
  404738:	bl	402060 <dcgettext@plt>
  40473c:	mov	x1, x0
  404740:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  404744:	add	x3, x3, #0xe8
  404748:	b	4046a0 <__fxstatat@plt+0x2560>
  40474c:	adrp	x23, 40d000 <__fxstatat@plt+0xaec0>
  404750:	add	x23, x23, #0xe0
  404754:	mov	x21, x23
  404758:	mov	w2, #0x5                   	// #5
  40475c:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404760:	mov	x0, #0x0                   	// #0
  404764:	add	x1, x1, #0xa78
  404768:	bl	402060 <dcgettext@plt>
  40476c:	ldr	x1, [x19, #1448]
  404770:	bl	402080 <fputs_unlocked@plt>
  404774:	b	404648 <__fxstatat@plt+0x2508>
  404778:	adrp	x23, 40d000 <__fxstatat@plt+0xaec0>
  40477c:	add	x23, x23, #0xe0
  404780:	b	404648 <__fxstatat@plt+0x2508>
  404784:	nop
  404788:	stp	x29, x30, [sp, #-80]!
  40478c:	mov	x29, sp
  404790:	stp	x19, x20, [sp, #16]
  404794:	stp	x21, x22, [sp, #32]
  404798:	stp	x23, x24, [sp, #48]
  40479c:	adrp	x23, 422000 <__fxstatat@plt+0x1fec0>
  4047a0:	adrp	x24, 40d000 <__fxstatat@plt+0xaec0>
  4047a4:	add	x23, x23, #0x2c8
  4047a8:	add	x24, x24, #0xb50
  4047ac:	stp	x25, x26, [sp, #64]
  4047b0:	bl	409a38 <__fxstatat@plt+0x78f8>
  4047b4:	adrp	x25, 40d000 <__fxstatat@plt+0xaec0>
  4047b8:	mov	x26, x0
  4047bc:	mov	x21, x0
  4047c0:	add	x25, x25, #0xb48
  4047c4:	nop
  4047c8:	mov	x0, x21
  4047cc:	mov	w1, #0x2c                  	// #44
  4047d0:	mov	x22, #0x0                   	// #0
  4047d4:	bl	401fc0 <strchr@plt>
  4047d8:	cbz	x0, 4047e4 <__fxstatat@plt+0x26a4>
  4047dc:	mov	x22, x0
  4047e0:	strb	wzr, [x22], #1
  4047e4:	add	x20, x23, #0x8
  4047e8:	mov	w19, #0x0                   	// #0
  4047ec:	nop
  4047f0:	ldr	x0, [x20, #8]
  4047f4:	mov	x1, x21
  4047f8:	bl	401f20 <strcmp@plt>
  4047fc:	cbz	w0, 40484c <__fxstatat@plt+0x270c>
  404800:	add	w19, w19, #0x1
  404804:	add	x20, x20, #0x30
  404808:	cmp	w19, #0xc
  40480c:	b.ne	4047f0 <__fxstatat@plt+0x26b0>  // b.any
  404810:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  404814:	mov	w2, #0x5                   	// #5
  404818:	add	x1, x1, #0xb58
  40481c:	mov	x0, #0x0                   	// #0
  404820:	bl	402060 <dcgettext@plt>
  404824:	mov	x19, x0
  404828:	mov	x0, x21
  40482c:	bl	409068 <__fxstatat@plt+0x6f28>
  404830:	mov	x3, x0
  404834:	mov	x2, x19
  404838:	mov	w1, #0x0                   	// #0
  40483c:	mov	w0, #0x0                   	// #0
  404840:	bl	401c70 <error@plt>
  404844:	mov	w0, #0x1                   	// #1
  404848:	bl	404380 <__fxstatat@plt+0x2240>
  40484c:	ubfiz	x0, x19, #1, #32
  404850:	add	x20, x23, #0x8
  404854:	add	x0, x0, w19, uxtw
  404858:	add	x20, x20, x0, lsl #4
  40485c:	ldrb	w0, [x20, #44]
  404860:	cbnz	w0, 4048c0 <__fxstatat@plt+0x2780>
  404864:	mov	w0, w19
  404868:	cmp	w19, #0x2
  40486c:	b.eq	4048b4 <__fxstatat@plt+0x2774>  // b.none
  404870:	cmp	w19, #0x4
  404874:	b.eq	40488c <__fxstatat@plt+0x274c>  // b.none
  404878:	mov	x1, #0x0                   	// #0
  40487c:	bl	4039e0 <__fxstatat@plt+0x18a0>
  404880:	cbz	x22, 404898 <__fxstatat@plt+0x2758>
  404884:	mov	x21, x22
  404888:	b	4047c8 <__fxstatat@plt+0x2688>
  40488c:	mov	x1, x24
  404890:	bl	4039e0 <__fxstatat@plt+0x18a0>
  404894:	cbnz	x22, 404884 <__fxstatat@plt+0x2744>
  404898:	mov	x0, x26
  40489c:	ldp	x19, x20, [sp, #16]
  4048a0:	ldp	x21, x22, [sp, #32]
  4048a4:	ldp	x23, x24, [sp, #48]
  4048a8:	ldp	x25, x26, [sp, #64]
  4048ac:	ldp	x29, x30, [sp], #80
  4048b0:	b	401f60 <free@plt>
  4048b4:	mov	x1, x25
  4048b8:	bl	4039e0 <__fxstatat@plt+0x18a0>
  4048bc:	b	404880 <__fxstatat@plt+0x2740>
  4048c0:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  4048c4:	mov	w2, #0x5                   	// #5
  4048c8:	add	x1, x1, #0xb18
  4048cc:	mov	x0, #0x0                   	// #0
  4048d0:	bl	402060 <dcgettext@plt>
  4048d4:	mov	x19, x0
  4048d8:	ldr	x0, [x20, #8]
  4048dc:	b	40482c <__fxstatat@plt+0x26ec>
  4048e0:	stp	x29, x30, [sp, #-320]!
  4048e4:	mov	x29, sp
  4048e8:	stp	x19, x20, [sp, #16]
  4048ec:	mov	x19, x1
  4048f0:	stp	x21, x22, [sp, #32]
  4048f4:	mov	x22, x0
  4048f8:	add	x0, x29, #0x30
  4048fc:	bl	409218 <__fxstatat@plt+0x70d8>
  404900:	mov	w21, w0
  404904:	bl	4020e0 <__errno_location@plt>
  404908:	mov	x20, x0
  40490c:	cbnz	w21, 404b54 <__fxstatat@plt+0x2a14>
  404910:	ldr	w1, [x19, #16]
  404914:	and	w1, w1, #0xf000
  404918:	cmp	w1, #0x4, lsl #12
  40491c:	b.eq	404a8c <__fxstatat@plt+0x294c>  // b.none
  404920:	mov	x0, x22
  404924:	bl	405288 <__fxstatat@plt+0x3148>
  404928:	mov	x19, x0
  40492c:	bl	401c30 <strlen@plt>
  404930:	add	x3, x0, #0x10
  404934:	mov	x1, x19
  404938:	and	x3, x3, #0xfffffffffffffff0
  40493c:	add	x2, x0, #0x1
  404940:	sub	sp, sp, x3
  404944:	mov	x0, sp
  404948:	bl	401bf0 <memcpy@plt>
  40494c:	mov	x1, x0
  404950:	mov	x0, x19
  404954:	mov	x19, x1
  404958:	bl	401f60 <free@plt>
  40495c:	mov	x0, x19
  404960:	bl	401f50 <chdir@plt>
  404964:	tbnz	w0, #31, 404b84 <__fxstatat@plt+0x2a44>
  404968:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40496c:	add	x2, x29, #0x40
  404970:	add	x1, x1, #0x218
  404974:	mov	w0, #0x0                   	// #0
  404978:	bl	402110 <__xstat@plt>
  40497c:	tbnz	w0, #31, 404af8 <__fxstatat@plt+0x29b8>
  404980:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  404984:	add	x19, x19, #0x248
  404988:	b	4049f8 <__fxstatat@plt+0x28b8>
  40498c:	ldr	x1, [x29, #64]
  404990:	ldr	x2, [x29, #192]
  404994:	cmp	x2, x1
  404998:	b.ne	404a50 <__fxstatat@plt+0x2910>  // b.any
  40499c:	ldr	x1, [x29, #72]
  4049a0:	ldr	x2, [x29, #200]
  4049a4:	cmp	x2, x1
  4049a8:	b.eq	404a50 <__fxstatat@plt+0x2910>  // b.none
  4049ac:	mov	x0, x19
  4049b0:	bl	401f50 <chdir@plt>
  4049b4:	tbnz	w0, #31, 404b3c <__fxstatat@plt+0x29fc>
  4049b8:	ldp	x0, x1, [x29, #192]
  4049bc:	stp	x0, x1, [x29, #64]
  4049c0:	ldp	x0, x1, [x29, #208]
  4049c4:	stp	x0, x1, [x29, #80]
  4049c8:	ldp	x0, x1, [x29, #224]
  4049cc:	stp	x0, x1, [x29, #96]
  4049d0:	ldp	x0, x1, [x29, #240]
  4049d4:	stp	x0, x1, [x29, #112]
  4049d8:	ldp	x0, x1, [x29, #256]
  4049dc:	stp	x0, x1, [x29, #128]
  4049e0:	ldp	x0, x1, [x29, #272]
  4049e4:	stp	x0, x1, [x29, #144]
  4049e8:	ldp	x0, x1, [x29, #288]
  4049ec:	stp	x0, x1, [x29, #160]
  4049f0:	ldp	x2, x3, [x29, #304]
  4049f4:	stp	x2, x3, [x29, #176]
  4049f8:	add	x2, x29, #0xc0
  4049fc:	mov	x1, x19
  404a00:	mov	w0, #0x0                   	// #0
  404a04:	bl	402110 <__xstat@plt>
  404a08:	tbz	w0, #31, 40498c <__fxstatat@plt+0x284c>
  404a0c:	ldr	w21, [x20]
  404a10:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404a14:	add	x1, x1, #0x250
  404a18:	mov	w2, #0x5                   	// #5
  404a1c:	mov	x0, #0x0                   	// #0
  404a20:	bl	402060 <dcgettext@plt>
  404a24:	mov	x1, x19
  404a28:	mov	x19, x0
  404a2c:	mov	w0, #0x4                   	// #4
  404a30:	bl	408e20 <__fxstatat@plt+0x6ce0>
  404a34:	mov	x2, x19
  404a38:	mov	x3, x0
  404a3c:	mov	w1, w21
  404a40:	mov	w0, #0x0                   	// #0
  404a44:	mov	x19, #0x0                   	// #0
  404a48:	bl	401c70 <error@plt>
  404a4c:	b	404a58 <__fxstatat@plt+0x2918>
  404a50:	bl	409ab0 <__fxstatat@plt+0x7970>
  404a54:	mov	x19, x0
  404a58:	ldr	w21, [x20]
  404a5c:	add	x0, x29, #0x30
  404a60:	bl	409278 <__fxstatat@plt+0x7138>
  404a64:	cbnz	w0, 404bc8 <__fxstatat@plt+0x2a88>
  404a68:	add	x0, x29, #0x30
  404a6c:	bl	409290 <__fxstatat@plt+0x7150>
  404a70:	str	w21, [x20]
  404a74:	mov	sp, x29
  404a78:	mov	x0, x19
  404a7c:	ldp	x19, x20, [sp, #16]
  404a80:	ldp	x21, x22, [sp, #32]
  404a84:	ldp	x29, x30, [sp], #320
  404a88:	ret
  404a8c:	ldp	x4, x5, [x19]
  404a90:	stp	x4, x5, [x29, #64]
  404a94:	mov	x0, x22
  404a98:	ldp	x2, x3, [x19, #16]
  404a9c:	stp	x2, x3, [x29, #80]
  404aa0:	ldp	x4, x5, [x19, #32]
  404aa4:	stp	x4, x5, [x29, #96]
  404aa8:	ldp	x2, x3, [x19, #48]
  404aac:	stp	x2, x3, [x29, #112]
  404ab0:	ldp	x4, x5, [x19, #64]
  404ab4:	stp	x4, x5, [x29, #128]
  404ab8:	ldp	x2, x3, [x19, #80]
  404abc:	stp	x2, x3, [x29, #144]
  404ac0:	ldp	x4, x5, [x19, #96]
  404ac4:	stp	x4, x5, [x29, #160]
  404ac8:	ldp	x2, x3, [x19, #112]
  404acc:	stp	x2, x3, [x29, #176]
  404ad0:	bl	401f50 <chdir@plt>
  404ad4:	tbz	w0, #31, 404980 <__fxstatat@plt+0x2840>
  404ad8:	ldr	w20, [x20]
  404adc:	mov	w2, #0x5                   	// #5
  404ae0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404ae4:	mov	x0, #0x0                   	// #0
  404ae8:	add	x1, x1, #0x1f8
  404aec:	bl	402060 <dcgettext@plt>
  404af0:	mov	x1, x22
  404af4:	b	404ba0 <__fxstatat@plt+0x2a60>
  404af8:	mov	w2, #0x5                   	// #5
  404afc:	ldr	w21, [x20]
  404b00:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404b04:	mov	x0, #0x0                   	// #0
  404b08:	add	x1, x1, #0x220
  404b0c:	bl	402060 <dcgettext@plt>
  404b10:	mov	x1, x19
  404b14:	mov	x19, x0
  404b18:	mov	w0, #0x4                   	// #4
  404b1c:	bl	408e20 <__fxstatat@plt+0x6ce0>
  404b20:	mov	x2, x19
  404b24:	mov	x3, x0
  404b28:	mov	w1, w21
  404b2c:	mov	w0, #0x0                   	// #0
  404b30:	mov	x19, #0x0                   	// #0
  404b34:	bl	401c70 <error@plt>
  404b38:	b	404a58 <__fxstatat@plt+0x2918>
  404b3c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404b40:	ldr	w21, [x20]
  404b44:	add	x1, x1, #0x1f8
  404b48:	mov	w2, #0x5                   	// #5
  404b4c:	mov	x0, #0x0                   	// #0
  404b50:	b	404a20 <__fxstatat@plt+0x28e0>
  404b54:	ldr	w20, [x20]
  404b58:	mov	w2, #0x5                   	// #5
  404b5c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404b60:	mov	x0, #0x0                   	// #0
  404b64:	add	x1, x1, #0x1d8
  404b68:	bl	402060 <dcgettext@plt>
  404b6c:	mov	w1, w20
  404b70:	mov	x2, x0
  404b74:	mov	x19, #0x0                   	// #0
  404b78:	mov	w0, #0x0                   	// #0
  404b7c:	bl	401c70 <error@plt>
  404b80:	b	404a74 <__fxstatat@plt+0x2934>
  404b84:	ldr	w20, [x20]
  404b88:	mov	w2, #0x5                   	// #5
  404b8c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404b90:	mov	x0, #0x0                   	// #0
  404b94:	add	x1, x1, #0x1f8
  404b98:	bl	402060 <dcgettext@plt>
  404b9c:	mov	x1, x19
  404ba0:	mov	x19, x0
  404ba4:	mov	w0, #0x4                   	// #4
  404ba8:	bl	408e20 <__fxstatat@plt+0x6ce0>
  404bac:	mov	x3, x0
  404bb0:	mov	x2, x19
  404bb4:	mov	w1, w20
  404bb8:	mov	w0, #0x0                   	// #0
  404bbc:	mov	x19, #0x0                   	// #0
  404bc0:	bl	401c70 <error@plt>
  404bc4:	b	404a74 <__fxstatat@plt+0x2934>
  404bc8:	ldr	w19, [x20]
  404bcc:	mov	w2, #0x5                   	// #5
  404bd0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404bd4:	mov	x0, #0x0                   	// #0
  404bd8:	add	x1, x1, #0x260
  404bdc:	bl	402060 <dcgettext@plt>
  404be0:	mov	w1, w19
  404be4:	mov	x2, x0
  404be8:	mov	w0, #0x1                   	// #1
  404bec:	bl	401c70 <error@plt>
  404bf0:	stp	x29, x30, [sp, #-272]!
  404bf4:	mov	x29, sp
  404bf8:	stp	x19, x20, [sp, #16]
  404bfc:	stp	x21, x22, [sp, #32]
  404c00:	and	w21, w1, #0x3
  404c04:	stp	x25, x26, [sp, #64]
  404c08:	mov	x25, x0
  404c0c:	sub	w0, w21, #0x1
  404c10:	tst	w0, w21
  404c14:	b.ne	40500c <__fxstatat@plt+0x2ecc>  // b.any
  404c18:	cbz	x25, 40500c <__fxstatat@plt+0x2ecc>
  404c1c:	stp	x23, x24, [sp, #48]
  404c20:	ldrb	w23, [x25]
  404c24:	cbz	w23, 40509c <__fxstatat@plt+0x2f5c>
  404c28:	stp	x27, x28, [sp, #80]
  404c2c:	mov	w22, w1
  404c30:	cmp	w23, #0x2f
  404c34:	b.eq	404e44 <__fxstatat@plt+0x2d04>  // b.none
  404c38:	bl	409ab0 <__fxstatat@plt+0x7970>
  404c3c:	mov	x19, x0
  404c40:	cbz	x0, 4050e4 <__fxstatat@plt+0x2fa4>
  404c44:	bl	401c30 <strlen@plt>
  404c48:	mov	x28, x0
  404c4c:	cmp	x0, #0xfff
  404c50:	b.ls	4050c8 <__fxstatat@plt+0x2f88>  // b.plast
  404c54:	add	x28, x19, x0
  404c58:	mov	x20, x28
  404c5c:	ldrb	w3, [x25]
  404c60:	cbz	w3, 40517c <__fxstatat@plt+0x303c>
  404c64:	and	w22, w22, #0x4
  404c68:	adrp	x26, 406000 <__fxstatat@plt+0x3ec0>
  404c6c:	adrp	x0, 406000 <__fxstatat@plt+0x3ec0>
  404c70:	add	x1, x26, #0x520
  404c74:	add	x0, x0, #0x4c8
  404c78:	mov	x23, #0x0                   	// #0
  404c7c:	stp	x25, xzr, [sp, #104]
  404c80:	stp	xzr, x1, [sp, #120]
  404c84:	str	x0, [sp, #136]
  404c88:	mov	w0, w3
  404c8c:	cmp	w3, #0x2f
  404c90:	b.ne	404ca8 <__fxstatat@plt+0x2b68>  // b.any
  404c94:	nop
  404c98:	ldrb	w0, [x25, #1]!
  404c9c:	cmp	w0, #0x2f
  404ca0:	b.eq	404c98 <__fxstatat@plt+0x2b58>  // b.none
  404ca4:	cbz	w0, 404db8 <__fxstatat@plt+0x2c78>
  404ca8:	mov	x26, x25
  404cac:	nop
  404cb0:	mov	x27, x26
  404cb4:	ldrb	w3, [x26, #1]!
  404cb8:	cmp	w3, #0x2f
  404cbc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404cc0:	b.ne	404cb0 <__fxstatat@plt+0x2b70>  // b.any
  404cc4:	cmp	x26, x25
  404cc8:	b.eq	404db8 <__fxstatat@plt+0x2c78>  // b.none
  404ccc:	sub	x24, x26, x25
  404cd0:	cmp	x24, #0x1
  404cd4:	b.eq	404e8c <__fxstatat@plt+0x2d4c>  // b.none
  404cd8:	cmp	w0, #0x2e
  404cdc:	ccmp	x24, #0x2, #0x0, eq  // eq = none
  404ce0:	b.eq	404fc4 <__fxstatat@plt+0x2e84>  // b.none
  404ce4:	ldurb	w0, [x28, #-1]
  404ce8:	cmp	w0, #0x2f
  404cec:	b.eq	404d00 <__fxstatat@plt+0x2bc0>  // b.none
  404cf0:	mov	x6, x28
  404cf4:	mov	w0, #0x2f                  	// #47
  404cf8:	strb	w0, [x6], #1
  404cfc:	mov	x28, x6
  404d00:	add	x0, x28, x24
  404d04:	cmp	x20, x0
  404d08:	b.hi	404d3c <__fxstatat@plt+0x2bfc>  // b.pmore
  404d0c:	sub	x1, x20, x19
  404d10:	cmp	x24, #0x1, lsl #12
  404d14:	add	x20, x24, x1
  404d18:	add	x1, x1, #0x1, lsl #12
  404d1c:	csinc	x20, x1, x20, lt  // lt = tstop
  404d20:	mov	x0, x19
  404d24:	mov	x1, x20
  404d28:	bl	409870 <__fxstatat@plt+0x7730>
  404d2c:	sub	x6, x28, x19
  404d30:	add	x20, x0, x20
  404d34:	mov	x19, x0
  404d38:	add	x28, x0, x6
  404d3c:	mov	x0, x28
  404d40:	mov	x1, x25
  404d44:	mov	x2, x24
  404d48:	bl	401bf0 <memcpy@plt>
  404d4c:	strb	wzr, [x0, x24]
  404d50:	cmp	w22, #0x0
  404d54:	ccmp	w21, #0x2, #0x0, ne  // ne = any
  404d58:	add	x28, x0, x24
  404d5c:	b.eq	404d98 <__fxstatat@plt+0x2c58>  // b.none
  404d60:	add	x2, sp, #0x90
  404d64:	mov	x1, x19
  404d68:	mov	w0, #0x0                   	// #0
  404d6c:	cbz	w22, 404ea0 <__fxstatat@plt+0x2d60>
  404d70:	bl	402110 <__xstat@plt>
  404d74:	cmp	w0, #0x0
  404d78:	cset	w0, ne  // ne = any
  404d7c:	cbz	w0, 404e70 <__fxstatat@plt+0x2d30>
  404d80:	bl	4020e0 <__errno_location@plt>
  404d84:	ldr	w24, [x0]
  404d88:	mov	x25, x0
  404d8c:	cbz	w21, 405064 <__fxstatat@plt+0x2f24>
  404d90:	cmp	w21, #0x1
  404d94:	b.eq	404e14 <__fxstatat@plt+0x2cd4>  // b.none
  404d98:	str	wzr, [sp, #160]
  404d9c:	ldrb	w0, [x26]
  404da0:	cmp	w0, #0x0
  404da4:	ccmp	w21, #0x2, #0x4, ne  // ne = any
  404da8:	b.ne	405058 <__fxstatat@plt+0x2f18>  // b.any
  404dac:	ldrb	w3, [x26]
  404db0:	mov	x25, x26
  404db4:	cbnz	w3, 404c88 <__fxstatat@plt+0x2b48>
  404db8:	add	x0, x19, #0x1
  404dbc:	cmp	x28, x0
  404dc0:	b.ls	404dd0 <__fxstatat@plt+0x2c90>  // b.plast
  404dc4:	ldurb	w0, [x28, #-1]
  404dc8:	cmp	w0, #0x2f
  404dcc:	b.eq	405130 <__fxstatat@plt+0x2ff0>  // b.none
  404dd0:	add	x0, x28, #0x1
  404dd4:	strb	wzr, [x28]
  404dd8:	cmp	x0, x20
  404ddc:	b.eq	404df4 <__fxstatat@plt+0x2cb4>  // b.none
  404de0:	sub	x1, x28, x19
  404de4:	mov	x0, x19
  404de8:	add	x1, x1, #0x1
  404dec:	bl	409870 <__fxstatat@plt+0x7730>
  404df0:	mov	x19, x0
  404df4:	ldr	x0, [sp, #112]
  404df8:	bl	401f60 <free@plt>
  404dfc:	cbz	x23, 4050e4 <__fxstatat@plt+0x2fa4>
  404e00:	mov	x0, x23
  404e04:	bl	405f38 <__fxstatat@plt+0x3df8>
  404e08:	ldp	x23, x24, [sp, #48]
  404e0c:	ldp	x27, x28, [sp, #80]
  404e10:	b	404fac <__fxstatat@plt+0x2e6c>
  404e14:	mov	x0, x26
  404e18:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  404e1c:	add	x1, x1, #0x298
  404e20:	bl	401fb0 <strspn@plt>
  404e24:	ldrb	w0, [x26, x0]
  404e28:	cmp	w0, #0x0
  404e2c:	ccmp	w24, #0x2, #0x0, eq  // eq = none
  404e30:	b.ne	405064 <__fxstatat@plt+0x2f24>  // b.any
  404e34:	ldrb	w3, [x27, #1]
  404e38:	mov	x25, x26
  404e3c:	cbnz	w3, 404c88 <__fxstatat@plt+0x2b48>
  404e40:	b	404db8 <__fxstatat@plt+0x2c78>
  404e44:	mov	x0, #0x1000                	// #4096
  404e48:	bl	409810 <__fxstatat@plt+0x76d0>
  404e4c:	mov	x28, x0
  404e50:	ldrb	w3, [x25]
  404e54:	mov	x19, x0
  404e58:	add	x20, x0, #0x1, lsl #12
  404e5c:	strb	w23, [x28], #1
  404e60:	cbnz	w3, 404c64 <__fxstatat@plt+0x2b24>
  404e64:	mov	x23, #0x0                   	// #0
  404e68:	str	xzr, [sp, #112]
  404e6c:	b	404dd0 <__fxstatat@plt+0x2c90>
  404e70:	ldr	w0, [sp, #160]
  404e74:	and	w0, w0, #0xf000
  404e78:	cmp	w0, #0xa, lsl #12
  404e7c:	b.eq	404eb0 <__fxstatat@plt+0x2d70>  // b.none
  404e80:	cmp	w0, #0x4, lsl #12
  404e84:	b.eq	404dac <__fxstatat@plt+0x2c6c>  // b.none
  404e88:	b	404d9c <__fxstatat@plt+0x2c5c>
  404e8c:	cmp	w0, #0x2e
  404e90:	b.ne	404ce4 <__fxstatat@plt+0x2ba4>  // b.any
  404e94:	mov	x25, x26
  404e98:	cbnz	w3, 404c88 <__fxstatat@plt+0x2b48>
  404e9c:	b	404db8 <__fxstatat@plt+0x2c78>
  404ea0:	bl	402010 <__lxstat@plt>
  404ea4:	cmp	w0, #0x0
  404ea8:	cset	w0, ne  // ne = any
  404eac:	b	404d7c <__fxstatat@plt+0x2c3c>
  404eb0:	cbz	x23, 405034 <__fxstatat@plt+0x2ef4>
  404eb4:	ldr	x1, [sp, #104]
  404eb8:	add	x2, sp, #0x90
  404ebc:	mov	x0, x23
  404ec0:	bl	405488 <__fxstatat@plt+0x3348>
  404ec4:	tst	w0, #0xff
  404ec8:	b.ne	404f70 <__fxstatat@plt+0x2e30>  // b.any
  404ecc:	ldr	x1, [sp, #104]
  404ed0:	add	x2, sp, #0x90
  404ed4:	mov	x0, x23
  404ed8:	bl	405400 <__fxstatat@plt+0x32c0>
  404edc:	ldr	x1, [sp, #192]
  404ee0:	mov	x0, x19
  404ee4:	bl	40ae10 <__fxstatat@plt+0x8cd0>
  404ee8:	mov	x25, x0
  404eec:	cbz	x0, 405104 <__fxstatat@plt+0x2fc4>
  404ef0:	bl	401c30 <strlen@plt>
  404ef4:	mov	x24, x0
  404ef8:	mov	x0, x26
  404efc:	bl	401c30 <strlen@plt>
  404f00:	mov	x27, x0
  404f04:	add	x1, x24, x0
  404f08:	ldr	x0, [sp, #120]
  404f0c:	cbz	x0, 40507c <__fxstatat@plt+0x2f3c>
  404f10:	ldr	x0, [sp, #120]
  404f14:	add	x1, x1, #0x1
  404f18:	cmp	x1, x0
  404f1c:	b.hi	40513c <__fxstatat@plt+0x2ffc>  // b.pmore
  404f20:	mov	x1, x26
  404f24:	add	x2, x27, #0x1
  404f28:	ldr	x26, [sp, #112]
  404f2c:	add	x0, x26, x24
  404f30:	bl	401c00 <memmove@plt>
  404f34:	mov	x1, x25
  404f38:	mov	x2, x24
  404f3c:	mov	x0, x26
  404f40:	bl	401bf0 <memcpy@plt>
  404f44:	ldrb	w1, [x25]
  404f48:	str	x0, [sp, #104]
  404f4c:	add	x0, x19, #0x1
  404f50:	cmp	w1, #0x2f
  404f54:	b.eq	405124 <__fxstatat@plt+0x2fe4>  // b.none
  404f58:	cmp	x28, x0
  404f5c:	b.hi	405154 <__fxstatat@plt+0x3014>  // b.pmore
  404f60:	mov	x0, x25
  404f64:	ldr	x26, [sp, #104]
  404f68:	bl	401f60 <free@plt>
  404f6c:	b	404dac <__fxstatat@plt+0x2c6c>
  404f70:	cmp	w21, #0x2
  404f74:	b.eq	404e34 <__fxstatat@plt+0x2cf4>  // b.none
  404f78:	bl	4020e0 <__errno_location@plt>
  404f7c:	mov	x25, x0
  404f80:	mov	w24, #0x28                  	// #40
  404f84:	ldr	x0, [sp, #112]
  404f88:	bl	401f60 <free@plt>
  404f8c:	mov	x0, x19
  404f90:	bl	401f60 <free@plt>
  404f94:	mov	x0, x23
  404f98:	bl	405f38 <__fxstatat@plt+0x3df8>
  404f9c:	ldp	x27, x28, [sp, #80]
  404fa0:	str	w24, [x25]
  404fa4:	ldp	x23, x24, [sp, #48]
  404fa8:	mov	x19, #0x0                   	// #0
  404fac:	mov	x0, x19
  404fb0:	ldp	x19, x20, [sp, #16]
  404fb4:	ldp	x21, x22, [sp, #32]
  404fb8:	ldp	x25, x26, [sp, #64]
  404fbc:	ldp	x29, x30, [sp], #272
  404fc0:	ret
  404fc4:	ldrb	w0, [x25, #1]
  404fc8:	cmp	w0, #0x2e
  404fcc:	b.ne	404ce4 <__fxstatat@plt+0x2ba4>  // b.any
  404fd0:	add	x0, x19, #0x1
  404fd4:	mov	x25, x26
  404fd8:	cmp	x28, x0
  404fdc:	b.ls	404db4 <__fxstatat@plt+0x2c74>  // b.plast
  404fe0:	sub	x28, x28, #0x1
  404fe4:	cmp	x28, x19
  404fe8:	b.ls	404db4 <__fxstatat@plt+0x2c74>  // b.plast
  404fec:	ldurb	w0, [x28, #-1]
  404ff0:	cmp	w0, #0x2f
  404ff4:	b.eq	404e94 <__fxstatat@plt+0x2d54>  // b.none
  404ff8:	sub	x28, x28, #0x1
  404ffc:	cmp	x28, x19
  405000:	b.ne	404fec <__fxstatat@plt+0x2eac>  // b.any
  405004:	mov	x25, x26
  405008:	b	404e98 <__fxstatat@plt+0x2d58>
  40500c:	bl	4020e0 <__errno_location@plt>
  405010:	mov	x19, #0x0                   	// #0
  405014:	mov	w1, #0x16                  	// #22
  405018:	str	w1, [x0]
  40501c:	mov	x0, x19
  405020:	ldp	x19, x20, [sp, #16]
  405024:	ldp	x21, x22, [sp, #32]
  405028:	ldp	x25, x26, [sp, #64]
  40502c:	ldp	x29, x30, [sp], #272
  405030:	ret
  405034:	ldp	x4, x3, [sp, #128]
  405038:	adrp	x2, 406000 <__fxstatat@plt+0x3ec0>
  40503c:	mov	x1, #0x0                   	// #0
  405040:	add	x2, x2, #0x440
  405044:	mov	x0, #0x7                   	// #7
  405048:	bl	405da0 <__fxstatat@plt+0x3c60>
  40504c:	mov	x23, x0
  405050:	cbnz	x0, 404eb4 <__fxstatat@plt+0x2d74>
  405054:	bl	409a68 <__fxstatat@plt+0x7928>
  405058:	bl	4020e0 <__errno_location@plt>
  40505c:	mov	x25, x0
  405060:	mov	w24, #0x14                  	// #20
  405064:	ldr	x0, [sp, #112]
  405068:	bl	401f60 <free@plt>
  40506c:	mov	x0, x19
  405070:	bl	401f60 <free@plt>
  405074:	cbz	x23, 404f9c <__fxstatat@plt+0x2e5c>
  405078:	b	404f94 <__fxstatat@plt+0x2e54>
  40507c:	add	x1, x1, #0x1
  405080:	mov	x0, #0x1000                	// #4096
  405084:	cmp	x1, x0
  405088:	csel	x0, x1, x0, cs  // cs = hs, nlast
  40508c:	str	x0, [sp, #120]
  405090:	bl	409810 <__fxstatat@plt+0x76d0>
  405094:	str	x0, [sp, #112]
  405098:	b	404f20 <__fxstatat@plt+0x2de0>
  40509c:	bl	4020e0 <__errno_location@plt>
  4050a0:	mov	x19, #0x0                   	// #0
  4050a4:	mov	w1, #0x2                   	// #2
  4050a8:	ldp	x23, x24, [sp, #48]
  4050ac:	str	w1, [x0]
  4050b0:	mov	x0, x19
  4050b4:	ldp	x19, x20, [sp, #16]
  4050b8:	ldp	x21, x22, [sp, #32]
  4050bc:	ldp	x25, x26, [sp, #64]
  4050c0:	ldp	x29, x30, [sp], #272
  4050c4:	ret
  4050c8:	mov	x0, x19
  4050cc:	mov	x1, #0x1000                	// #4096
  4050d0:	bl	409870 <__fxstatat@plt+0x7730>
  4050d4:	mov	x19, x0
  4050d8:	add	x28, x0, x28
  4050dc:	add	x20, x0, #0x1, lsl #12
  4050e0:	b	404c5c <__fxstatat@plt+0x2b1c>
  4050e4:	mov	x0, x19
  4050e8:	ldp	x19, x20, [sp, #16]
  4050ec:	ldp	x21, x22, [sp, #32]
  4050f0:	ldp	x23, x24, [sp, #48]
  4050f4:	ldp	x25, x26, [sp, #64]
  4050f8:	ldp	x27, x28, [sp, #80]
  4050fc:	ldp	x29, x30, [sp], #272
  405100:	ret
  405104:	bl	4020e0 <__errno_location@plt>
  405108:	ldr	w24, [x0]
  40510c:	mov	x25, x0
  405110:	cmp	w21, #0x2
  405114:	b.ne	404f84 <__fxstatat@plt+0x2e44>  // b.any
  405118:	cmp	w24, #0xc
  40511c:	b.ne	404e34 <__fxstatat@plt+0x2cf4>  // b.any
  405120:	b	404f84 <__fxstatat@plt+0x2e44>
  405124:	mov	x28, x0
  405128:	strb	w1, [x19]
  40512c:	b	404f60 <__fxstatat@plt+0x2e20>
  405130:	mov	x0, x28
  405134:	sub	x28, x28, #0x1
  405138:	b	404dd4 <__fxstatat@plt+0x2c94>
  40513c:	ldr	x0, [sp, #112]
  405140:	str	x1, [sp, #104]
  405144:	bl	409870 <__fxstatat@plt+0x7730>
  405148:	ldr	x1, [sp, #104]
  40514c:	stp	x0, x1, [sp, #112]
  405150:	b	404f20 <__fxstatat@plt+0x2de0>
  405154:	sub	x28, x28, #0x1
  405158:	cmp	x19, x28
  40515c:	b.cs	404f60 <__fxstatat@plt+0x2e20>  // b.hs, b.nlast
  405160:	ldurb	w0, [x28, #-1]
  405164:	cmp	w0, #0x2f
  405168:	b.eq	404f60 <__fxstatat@plt+0x2e20>  // b.none
  40516c:	sub	x28, x28, #0x1
  405170:	cmp	x19, x28
  405174:	b.ne	405160 <__fxstatat@plt+0x3020>  // b.any
  405178:	b	404f60 <__fxstatat@plt+0x2e20>
  40517c:	mov	x23, #0x0                   	// #0
  405180:	str	xzr, [sp, #112]
  405184:	b	404db8 <__fxstatat@plt+0x2c78>
  405188:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  40518c:	str	x0, [x1, #1632]
  405190:	ret
  405194:	nop
  405198:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  40519c:	strb	w0, [x1, #1640]
  4051a0:	ret
  4051a4:	nop
  4051a8:	stp	x29, x30, [sp, #-48]!
  4051ac:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4051b0:	mov	x29, sp
  4051b4:	ldr	x0, [x0, #1448]
  4051b8:	bl	40b338 <__fxstatat@plt+0x91f8>
  4051bc:	cbz	w0, 4051f4 <__fxstatat@plt+0x30b4>
  4051c0:	stp	x19, x20, [sp, #16]
  4051c4:	adrp	x20, 422000 <__fxstatat@plt+0x1fec0>
  4051c8:	add	x0, x20, #0x660
  4051cc:	str	x21, [sp, #32]
  4051d0:	ldrb	w21, [x0, #8]
  4051d4:	bl	4020e0 <__errno_location@plt>
  4051d8:	mov	x19, x0
  4051dc:	cbz	w21, 40520c <__fxstatat@plt+0x30cc>
  4051e0:	ldr	w0, [x0]
  4051e4:	cmp	w0, #0x20
  4051e8:	b.ne	40520c <__fxstatat@plt+0x30cc>  // b.any
  4051ec:	ldp	x19, x20, [sp, #16]
  4051f0:	ldr	x21, [sp, #32]
  4051f4:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4051f8:	ldr	x0, [x0, #1424]
  4051fc:	bl	40b338 <__fxstatat@plt+0x91f8>
  405200:	cbnz	w0, 405260 <__fxstatat@plt+0x3120>
  405204:	ldp	x29, x30, [sp], #48
  405208:	ret
  40520c:	mov	w2, #0x5                   	// #5
  405210:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  405214:	mov	x0, #0x0                   	// #0
  405218:	add	x1, x1, #0x2a0
  40521c:	bl	402060 <dcgettext@plt>
  405220:	ldr	x2, [x20, #1632]
  405224:	mov	x20, x0
  405228:	cbz	x2, 40526c <__fxstatat@plt+0x312c>
  40522c:	ldr	w19, [x19]
  405230:	mov	x0, x2
  405234:	bl	408ed8 <__fxstatat@plt+0x6d98>
  405238:	mov	x3, x0
  40523c:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405240:	mov	w1, w19
  405244:	mov	x4, x20
  405248:	add	x2, x2, #0x2b0
  40524c:	mov	w0, #0x0                   	// #0
  405250:	bl	401c70 <error@plt>
  405254:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  405258:	ldr	w0, [x0, #1304]
  40525c:	bl	401c10 <_exit@plt>
  405260:	stp	x19, x20, [sp, #16]
  405264:	str	x21, [sp, #32]
  405268:	b	405254 <__fxstatat@plt+0x3114>
  40526c:	ldr	w1, [x19]
  405270:	mov	x3, x0
  405274:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405278:	mov	w0, #0x0                   	// #0
  40527c:	add	x2, x2, #0xe38
  405280:	bl	401c70 <error@plt>
  405284:	b	405254 <__fxstatat@plt+0x3114>
  405288:	stp	x29, x30, [sp, #-16]!
  40528c:	mov	x29, sp
  405290:	bl	4052f8 <__fxstatat@plt+0x31b8>
  405294:	cbz	x0, 4052a0 <__fxstatat@plt+0x3160>
  405298:	ldp	x29, x30, [sp], #16
  40529c:	ret
  4052a0:	bl	409a68 <__fxstatat@plt+0x7928>
  4052a4:	nop
  4052a8:	stp	x29, x30, [sp, #-32]!
  4052ac:	mov	x29, sp
  4052b0:	stp	x19, x20, [sp, #16]
  4052b4:	mov	x19, x0
  4052b8:	ldrb	w1, [x0]
  4052bc:	cmp	w1, #0x2f
  4052c0:	cset	x20, eq  // eq = none
  4052c4:	bl	405368 <__fxstatat@plt+0x3228>
  4052c8:	sub	x0, x0, x19
  4052cc:	b	4052e0 <__fxstatat@plt+0x31a0>
  4052d0:	ldrb	w2, [x19, x1]
  4052d4:	cmp	w2, #0x2f
  4052d8:	b.ne	4052ec <__fxstatat@plt+0x31ac>  // b.any
  4052dc:	mov	x0, x1
  4052e0:	sub	x1, x0, #0x1
  4052e4:	cmp	x0, x20
  4052e8:	b.hi	4052d0 <__fxstatat@plt+0x3190>  // b.pmore
  4052ec:	ldp	x19, x20, [sp, #16]
  4052f0:	ldp	x29, x30, [sp], #32
  4052f4:	ret
  4052f8:	stp	x29, x30, [sp, #-48]!
  4052fc:	mov	x29, sp
  405300:	stp	x19, x20, [sp, #16]
  405304:	str	x21, [sp, #32]
  405308:	mov	x21, x0
  40530c:	bl	4052a8 <__fxstatat@plt+0x3168>
  405310:	cmp	x0, #0x0
  405314:	mov	x19, x0
  405318:	add	x0, x0, #0x1
  40531c:	cinc	x0, x0, eq  // eq = none
  405320:	bl	401d50 <malloc@plt>
  405324:	mov	x20, x0
  405328:	cbz	x0, 405340 <__fxstatat@plt+0x3200>
  40532c:	mov	x1, x21
  405330:	mov	x2, x19
  405334:	bl	401bf0 <memcpy@plt>
  405338:	cbz	x19, 405354 <__fxstatat@plt+0x3214>
  40533c:	strb	wzr, [x20, x19]
  405340:	mov	x0, x20
  405344:	ldp	x19, x20, [sp, #16]
  405348:	ldr	x21, [sp, #32]
  40534c:	ldp	x29, x30, [sp], #48
  405350:	ret
  405354:	mov	w0, #0x2e                  	// #46
  405358:	mov	x19, #0x1                   	// #1
  40535c:	strb	w0, [x20]
  405360:	b	40533c <__fxstatat@plt+0x31fc>
  405364:	nop
  405368:	ldrb	w1, [x0]
  40536c:	cmp	w1, #0x2f
  405370:	b.ne	405384 <__fxstatat@plt+0x3244>  // b.any
  405374:	nop
  405378:	ldrb	w1, [x0, #1]!
  40537c:	cmp	w1, #0x2f
  405380:	b.eq	405378 <__fxstatat@plt+0x3238>  // b.none
  405384:	cbz	w1, 4053bc <__fxstatat@plt+0x327c>
  405388:	mov	x2, x0
  40538c:	mov	w3, #0x0                   	// #0
  405390:	b	4053a8 <__fxstatat@plt+0x3268>
  405394:	cbz	w3, 4053a0 <__fxstatat@plt+0x3260>
  405398:	mov	x0, x2
  40539c:	mov	w3, #0x0                   	// #0
  4053a0:	ldrb	w1, [x2, #1]!
  4053a4:	cbz	w1, 4053bc <__fxstatat@plt+0x327c>
  4053a8:	cmp	w1, #0x2f
  4053ac:	b.ne	405394 <__fxstatat@plt+0x3254>  // b.any
  4053b0:	ldrb	w1, [x2, #1]!
  4053b4:	mov	w3, #0x1                   	// #1
  4053b8:	cbnz	w1, 4053a8 <__fxstatat@plt+0x3268>
  4053bc:	ret
  4053c0:	stp	x29, x30, [sp, #-32]!
  4053c4:	mov	x29, sp
  4053c8:	str	x19, [sp, #16]
  4053cc:	mov	x19, x0
  4053d0:	bl	401c30 <strlen@plt>
  4053d4:	subs	x1, x0, #0x1
  4053d8:	b.ls	4053e8 <__fxstatat@plt+0x32a8>  // b.plast
  4053dc:	ldrb	w2, [x19, x1]
  4053e0:	cmp	w2, #0x2f
  4053e4:	b.eq	4053f4 <__fxstatat@plt+0x32b4>  // b.none
  4053e8:	ldr	x19, [sp, #16]
  4053ec:	ldp	x29, x30, [sp], #32
  4053f0:	ret
  4053f4:	mov	x0, x1
  4053f8:	b	4053d4 <__fxstatat@plt+0x3294>
  4053fc:	nop
  405400:	cbz	x0, 405480 <__fxstatat@plt+0x3340>
  405404:	stp	x29, x30, [sp, #-48]!
  405408:	mov	x29, sp
  40540c:	stp	x21, x22, [sp, #32]
  405410:	mov	x21, x2
  405414:	mov	x22, x1
  405418:	stp	x19, x20, [sp, #16]
  40541c:	mov	x20, x0
  405420:	mov	x0, #0x18                  	// #24
  405424:	bl	409810 <__fxstatat@plt+0x76d0>
  405428:	mov	x19, x0
  40542c:	mov	x0, x22
  405430:	bl	409a38 <__fxstatat@plt+0x78f8>
  405434:	ldp	x2, x3, [x21]
  405438:	mov	x4, x0
  40543c:	stp	x4, x3, [x19]
  405440:	mov	x1, x19
  405444:	mov	x0, x20
  405448:	str	x2, [x19, #16]
  40544c:	bl	4062f8 <__fxstatat@plt+0x41b8>
  405450:	cbz	x0, 405484 <__fxstatat@plt+0x3344>
  405454:	cmp	x19, x0
  405458:	b.eq	405470 <__fxstatat@plt+0x3330>  // b.none
  40545c:	mov	x0, x19
  405460:	ldp	x19, x20, [sp, #16]
  405464:	ldp	x21, x22, [sp, #32]
  405468:	ldp	x29, x30, [sp], #48
  40546c:	b	406520 <__fxstatat@plt+0x43e0>
  405470:	ldp	x19, x20, [sp, #16]
  405474:	ldp	x21, x22, [sp, #32]
  405478:	ldp	x29, x30, [sp], #48
  40547c:	ret
  405480:	ret
  405484:	bl	409a68 <__fxstatat@plt+0x7928>
  405488:	cbz	x0, 4054bc <__fxstatat@plt+0x337c>
  40548c:	stp	x29, x30, [sp, #-48]!
  405490:	mov	x3, x1
  405494:	mov	x29, sp
  405498:	ldp	x4, x2, [x2]
  40549c:	add	x1, sp, #0x18
  4054a0:	stp	x3, x2, [sp, #24]
  4054a4:	str	x4, [sp, #40]
  4054a8:	bl	405b08 <__fxstatat@plt+0x39c8>
  4054ac:	cmp	x0, #0x0
  4054b0:	cset	w0, ne  // ne = any
  4054b4:	ldp	x29, x30, [sp], #48
  4054b8:	ret
  4054bc:	mov	w0, #0x0                   	// #0
  4054c0:	ret
  4054c4:	nop
  4054c8:	ror	x2, x0, #3
  4054cc:	udiv	x0, x2, x1
  4054d0:	msub	x0, x0, x1, x2
  4054d4:	ret
  4054d8:	cmp	x1, x0
  4054dc:	cset	w0, eq  // eq = none
  4054e0:	ret
  4054e4:	nop
  4054e8:	stp	x29, x30, [sp, #-32]!
  4054ec:	mov	x29, sp
  4054f0:	str	x19, [sp, #16]
  4054f4:	mov	x19, x0
  4054f8:	mov	x0, x1
  4054fc:	ldr	x1, [x19, #16]
  405500:	ldr	x2, [x19, #48]
  405504:	blr	x2
  405508:	ldr	x1, [x19, #16]
  40550c:	cmp	x1, x0
  405510:	b.ls	405528 <__fxstatat@plt+0x33e8>  // b.plast
  405514:	ldr	x1, [x19]
  405518:	ldr	x19, [sp, #16]
  40551c:	add	x0, x1, x0, lsl #4
  405520:	ldp	x29, x30, [sp], #32
  405524:	ret
  405528:	bl	401e80 <abort@plt>
  40552c:	nop
  405530:	stp	x29, x30, [sp, #-64]!
  405534:	mov	x29, sp
  405538:	str	x23, [sp, #48]
  40553c:	mov	x23, x2
  405540:	stp	x19, x20, [sp, #16]
  405544:	mov	x20, x1
  405548:	stp	x21, x22, [sp, #32]
  40554c:	and	w22, w3, #0xff
  405550:	mov	x21, x0
  405554:	bl	4054e8 <__fxstatat@plt+0x33a8>
  405558:	str	x0, [x23]
  40555c:	ldr	x1, [x0]
  405560:	cbz	x1, 4055ec <__fxstatat@plt+0x34ac>
  405564:	mov	x19, x0
  405568:	cmp	x1, x20
  40556c:	b.eq	405644 <__fxstatat@plt+0x3504>  // b.none
  405570:	ldr	x2, [x21, #56]
  405574:	mov	x0, x20
  405578:	blr	x2
  40557c:	tst	w0, #0xff
  405580:	b.eq	4055e4 <__fxstatat@plt+0x34a4>  // b.none
  405584:	ldr	x0, [x19]
  405588:	cbz	w22, 4055f0 <__fxstatat@plt+0x34b0>
  40558c:	ldr	x1, [x19, #8]
  405590:	cbz	x1, 40563c <__fxstatat@plt+0x34fc>
  405594:	ldp	x2, x3, [x1]
  405598:	stp	x2, x3, [x19]
  40559c:	str	xzr, [x1]
  4055a0:	ldp	x19, x20, [sp, #16]
  4055a4:	ldr	x2, [x21, #72]
  4055a8:	str	x2, [x1, #8]
  4055ac:	str	x1, [x21, #72]
  4055b0:	ldp	x21, x22, [sp, #32]
  4055b4:	ldr	x23, [sp, #48]
  4055b8:	ldp	x29, x30, [sp], #64
  4055bc:	ret
  4055c0:	ldr	x1, [x2]
  4055c4:	mov	x0, x20
  4055c8:	cmp	x1, x20
  4055cc:	b.eq	405604 <__fxstatat@plt+0x34c4>  // b.none
  4055d0:	ldr	x2, [x21, #56]
  4055d4:	blr	x2
  4055d8:	tst	w0, #0xff
  4055dc:	b.ne	405604 <__fxstatat@plt+0x34c4>  // b.any
  4055e0:	ldr	x19, [x19, #8]
  4055e4:	ldr	x2, [x19, #8]
  4055e8:	cbnz	x2, 4055c0 <__fxstatat@plt+0x3480>
  4055ec:	mov	x0, #0x0                   	// #0
  4055f0:	ldp	x19, x20, [sp, #16]
  4055f4:	ldp	x21, x22, [sp, #32]
  4055f8:	ldr	x23, [sp, #48]
  4055fc:	ldp	x29, x30, [sp], #64
  405600:	ret
  405604:	ldr	x1, [x19, #8]
  405608:	ldr	x0, [x1]
  40560c:	cbz	w22, 4055f0 <__fxstatat@plt+0x34b0>
  405610:	ldr	x2, [x1, #8]
  405614:	str	x2, [x19, #8]
  405618:	str	xzr, [x1]
  40561c:	ldp	x19, x20, [sp, #16]
  405620:	ldr	x2, [x21, #72]
  405624:	str	x2, [x1, #8]
  405628:	str	x1, [x21, #72]
  40562c:	ldp	x21, x22, [sp, #32]
  405630:	ldr	x23, [sp, #48]
  405634:	ldp	x29, x30, [sp], #64
  405638:	ret
  40563c:	str	xzr, [x19]
  405640:	b	4055f0 <__fxstatat@plt+0x34b0>
  405644:	mov	x0, x1
  405648:	b	405588 <__fxstatat@plt+0x3448>
  40564c:	nop
  405650:	ldr	x3, [x0]
  405654:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405658:	add	x2, x2, #0x328
  40565c:	mov	x1, x0
  405660:	cmp	x3, x2
  405664:	b.eq	4056ec <__fxstatat@plt+0x35ac>  // b.none
  405668:	mov	w0, #0xcccd                	// #52429
  40566c:	ldr	s1, [x3, #8]
  405670:	movk	w0, #0x3dcc, lsl #16
  405674:	fmov	s0, w0
  405678:	fcmpe	s1, s0
  40567c:	b.le	4056e0 <__fxstatat@plt+0x35a0>
  405680:	mov	w0, #0x6666                	// #26214
  405684:	movk	w0, #0x3f66, lsl #16
  405688:	fmov	s2, w0
  40568c:	fcmpe	s1, s2
  405690:	b.pl	4056e0 <__fxstatat@plt+0x35a0>  // b.nfrst
  405694:	mov	w0, #0xcccd                	// #52429
  405698:	ldr	s3, [x3, #12]
  40569c:	movk	w0, #0x3f8c, lsl #16
  4056a0:	fmov	s2, w0
  4056a4:	fcmpe	s3, s2
  4056a8:	b.le	4056e0 <__fxstatat@plt+0x35a0>
  4056ac:	ldr	s2, [x3]
  4056b0:	fcmpe	s2, #0.0
  4056b4:	b.lt	4056e0 <__fxstatat@plt+0x35a0>  // b.tstop
  4056b8:	fadd	s0, s2, s0
  4056bc:	ldr	s2, [x3, #4]
  4056c0:	fcmpe	s0, s2
  4056c4:	b.pl	4056e0 <__fxstatat@plt+0x35a0>  // b.nfrst
  4056c8:	fmov	s3, #1.000000000000000000e+00
  4056cc:	fcmpe	s2, s3
  4056d0:	b.hi	4056e0 <__fxstatat@plt+0x35a0>  // b.pmore
  4056d4:	fcmpe	s1, s0
  4056d8:	mov	w0, #0x1                   	// #1
  4056dc:	b.gt	4056e8 <__fxstatat@plt+0x35a8>
  4056e0:	mov	w0, #0x0                   	// #0
  4056e4:	str	x2, [x1]
  4056e8:	ret
  4056ec:	mov	w0, #0x1                   	// #1
  4056f0:	ret
  4056f4:	nop
  4056f8:	tst	w1, #0xff
  4056fc:	b.ne	405720 <__fxstatat@plt+0x35e0>  // b.any
  405700:	ucvtf	s1, x0
  405704:	mov	w0, #0x5f800000            	// #1602224128
  405708:	fmov	s2, w0
  40570c:	mov	x0, #0x0                   	// #0
  405710:	fdiv	s0, s1, s0
  405714:	fcmpe	s0, s2
  405718:	b.ge	4057a0 <__fxstatat@plt+0x3660>  // b.tcont
  40571c:	fcvtzu	x0, s0
  405720:	cmp	x0, #0xa
  405724:	mov	x1, #0xa                   	// #10
  405728:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40572c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  405730:	orr	x0, x0, #0x1
  405734:	movk	x5, #0xaaab
  405738:	cmn	x0, #0x1
  40573c:	b.eq	40579c <__fxstatat@plt+0x365c>  // b.none
  405740:	umulh	x1, x0, x5
  405744:	cmp	x0, #0x9
  405748:	and	x2, x1, #0xfffffffffffffffe
  40574c:	add	x1, x2, x1, lsr #1
  405750:	sub	x1, x0, x1
  405754:	b.ls	40578c <__fxstatat@plt+0x364c>  // b.plast
  405758:	cbz	x1, 405790 <__fxstatat@plt+0x3650>
  40575c:	mov	x4, #0x10                  	// #16
  405760:	mov	x3, #0x9                   	// #9
  405764:	mov	x2, #0x3                   	// #3
  405768:	b	405770 <__fxstatat@plt+0x3630>
  40576c:	cbz	x1, 405790 <__fxstatat@plt+0x3650>
  405770:	add	x2, x2, #0x2
  405774:	add	x3, x3, x4
  405778:	cmp	x0, x3
  40577c:	add	x4, x4, #0x8
  405780:	udiv	x1, x0, x2
  405784:	msub	x1, x1, x2, x0
  405788:	b.hi	40576c <__fxstatat@plt+0x362c>  // b.pmore
  40578c:	cbnz	x1, 4057a4 <__fxstatat@plt+0x3664>
  405790:	add	x0, x0, #0x2
  405794:	cmn	x0, #0x1
  405798:	b.ne	405740 <__fxstatat@plt+0x3600>  // b.any
  40579c:	mov	x0, #0x0                   	// #0
  4057a0:	ret
  4057a4:	cmp	xzr, x0, lsr #61
  4057a8:	cset	x1, ne  // ne = any
  4057ac:	tbnz	x0, #60, 40579c <__fxstatat@plt+0x365c>
  4057b0:	cbnz	x1, 40579c <__fxstatat@plt+0x365c>
  4057b4:	ret
  4057b8:	stp	x29, x30, [sp, #-64]!
  4057bc:	mov	x29, sp
  4057c0:	stp	x19, x20, [sp, #16]
  4057c4:	mov	x20, x0
  4057c8:	stp	x21, x22, [sp, #32]
  4057cc:	ldp	x22, x0, [x1]
  4057d0:	stp	x23, x24, [sp, #48]
  4057d4:	mov	x23, x1
  4057d8:	and	w24, w2, #0xff
  4057dc:	cmp	x22, x0
  4057e0:	b.cc	4057f4 <__fxstatat@plt+0x36b4>  // b.lo, b.ul, b.last
  4057e4:	b	405854 <__fxstatat@plt+0x3714>
  4057e8:	add	x22, x22, #0x10
  4057ec:	cmp	x0, x22
  4057f0:	b.ls	405854 <__fxstatat@plt+0x3714>  // b.plast
  4057f4:	ldr	x21, [x22]
  4057f8:	cbz	x21, 4057e8 <__fxstatat@plt+0x36a8>
  4057fc:	ldr	x19, [x22, #8]
  405800:	cbz	x19, 40583c <__fxstatat@plt+0x36fc>
  405804:	nop
  405808:	ldr	x21, [x19]
  40580c:	mov	x0, x20
  405810:	mov	x1, x21
  405814:	bl	4054e8 <__fxstatat@plt+0x33a8>
  405818:	ldr	x3, [x0]
  40581c:	mov	x2, x19
  405820:	ldr	x19, [x19, #8]
  405824:	cbz	x3, 405870 <__fxstatat@plt+0x3730>
  405828:	ldr	x1, [x0, #8]
  40582c:	str	x1, [x2, #8]
  405830:	str	x2, [x0, #8]
  405834:	cbnz	x19, 405808 <__fxstatat@plt+0x36c8>
  405838:	ldr	x21, [x22]
  40583c:	str	xzr, [x22, #8]
  405840:	cbz	w24, 405898 <__fxstatat@plt+0x3758>
  405844:	ldr	x0, [x23, #8]
  405848:	add	x22, x22, #0x10
  40584c:	cmp	x0, x22
  405850:	b.hi	4057f4 <__fxstatat@plt+0x36b4>  // b.pmore
  405854:	mov	w24, #0x1                   	// #1
  405858:	mov	w0, w24
  40585c:	ldp	x19, x20, [sp, #16]
  405860:	ldp	x21, x22, [sp, #32]
  405864:	ldp	x23, x24, [sp, #48]
  405868:	ldp	x29, x30, [sp], #64
  40586c:	ret
  405870:	ldr	x1, [x20, #24]
  405874:	str	x21, [x0]
  405878:	add	x1, x1, #0x1
  40587c:	str	x1, [x20, #24]
  405880:	str	xzr, [x2]
  405884:	ldr	x0, [x20, #72]
  405888:	str	x0, [x2, #8]
  40588c:	str	x2, [x20, #72]
  405890:	cbnz	x19, 405808 <__fxstatat@plt+0x36c8>
  405894:	b	405838 <__fxstatat@plt+0x36f8>
  405898:	mov	x1, x21
  40589c:	mov	x0, x20
  4058a0:	bl	4054e8 <__fxstatat@plt+0x33a8>
  4058a4:	mov	x19, x0
  4058a8:	ldr	x0, [x0]
  4058ac:	cbz	x0, 4058e4 <__fxstatat@plt+0x37a4>
  4058b0:	ldr	x0, [x20, #72]
  4058b4:	cbz	x0, 4058f8 <__fxstatat@plt+0x37b8>
  4058b8:	ldr	x1, [x0, #8]
  4058bc:	str	x1, [x20, #72]
  4058c0:	ldr	x1, [x19, #8]
  4058c4:	stp	x21, x1, [x0]
  4058c8:	str	x0, [x19, #8]
  4058cc:	ldr	x1, [x23, #24]
  4058d0:	str	xzr, [x22]
  4058d4:	sub	x1, x1, #0x1
  4058d8:	str	x1, [x23, #24]
  4058dc:	ldr	x0, [x23, #8]
  4058e0:	b	4057e8 <__fxstatat@plt+0x36a8>
  4058e4:	ldr	x0, [x20, #24]
  4058e8:	str	x21, [x19]
  4058ec:	add	x0, x0, #0x1
  4058f0:	str	x0, [x20, #24]
  4058f4:	b	4058cc <__fxstatat@plt+0x378c>
  4058f8:	mov	x0, #0x10                  	// #16
  4058fc:	bl	401d50 <malloc@plt>
  405900:	cbnz	x0, 4058c0 <__fxstatat@plt+0x3780>
  405904:	mov	w0, w24
  405908:	ldp	x19, x20, [sp, #16]
  40590c:	ldp	x21, x22, [sp, #32]
  405910:	ldp	x23, x24, [sp, #48]
  405914:	ldp	x29, x30, [sp], #64
  405918:	ret
  40591c:	nop
  405920:	ldr	x0, [x0, #16]
  405924:	ret
  405928:	ldr	x0, [x0, #24]
  40592c:	ret
  405930:	ldr	x0, [x0, #32]
  405934:	ret
  405938:	ldp	x3, x4, [x0]
  40593c:	mov	x0, #0x0                   	// #0
  405940:	cmp	x3, x4
  405944:	b.cc	405958 <__fxstatat@plt+0x3818>  // b.lo, b.ul, b.last
  405948:	b	405990 <__fxstatat@plt+0x3850>
  40594c:	add	x3, x3, #0x10
  405950:	cmp	x3, x4
  405954:	b.cs	405990 <__fxstatat@plt+0x3850>  // b.hs, b.nlast
  405958:	ldr	x1, [x3]
  40595c:	cbz	x1, 40594c <__fxstatat@plt+0x380c>
  405960:	ldr	x1, [x3, #8]
  405964:	mov	x2, #0x1                   	// #1
  405968:	cbz	x1, 40597c <__fxstatat@plt+0x383c>
  40596c:	nop
  405970:	ldr	x1, [x1, #8]
  405974:	add	x2, x2, #0x1
  405978:	cbnz	x1, 405970 <__fxstatat@plt+0x3830>
  40597c:	cmp	x0, x2
  405980:	add	x3, x3, #0x10
  405984:	csel	x0, x0, x2, cs  // cs = hs, nlast
  405988:	cmp	x3, x4
  40598c:	b.cc	405958 <__fxstatat@plt+0x3818>  // b.lo, b.ul, b.last
  405990:	ret
  405994:	nop
  405998:	ldp	x3, x4, [x0]
  40599c:	mov	x6, x0
  4059a0:	mov	x2, #0x0                   	// #0
  4059a4:	mov	x5, #0x0                   	// #0
  4059a8:	cmp	x3, x4
  4059ac:	b.cc	4059c0 <__fxstatat@plt+0x3880>  // b.lo, b.ul, b.last
  4059b0:	b	4059f0 <__fxstatat@plt+0x38b0>
  4059b4:	add	x3, x3, #0x10
  4059b8:	cmp	x3, x4
  4059bc:	b.cs	4059f0 <__fxstatat@plt+0x38b0>  // b.hs, b.nlast
  4059c0:	ldr	x1, [x3]
  4059c4:	cbz	x1, 4059b4 <__fxstatat@plt+0x3874>
  4059c8:	ldr	x1, [x3, #8]
  4059cc:	add	x5, x5, #0x1
  4059d0:	add	x2, x2, #0x1
  4059d4:	cbz	x1, 4059b4 <__fxstatat@plt+0x3874>
  4059d8:	ldr	x1, [x1, #8]
  4059dc:	add	x2, x2, #0x1
  4059e0:	cbnz	x1, 4059d8 <__fxstatat@plt+0x3898>
  4059e4:	add	x3, x3, #0x10
  4059e8:	cmp	x3, x4
  4059ec:	b.cc	4059c0 <__fxstatat@plt+0x3880>  // b.lo, b.ul, b.last
  4059f0:	ldr	x1, [x6, #24]
  4059f4:	mov	w0, #0x0                   	// #0
  4059f8:	cmp	x1, x5
  4059fc:	b.eq	405a04 <__fxstatat@plt+0x38c4>  // b.none
  405a00:	ret
  405a04:	ldr	x0, [x6, #32]
  405a08:	cmp	x0, x2
  405a0c:	cset	w0, eq  // eq = none
  405a10:	ret
  405a14:	nop
  405a18:	stp	x29, x30, [sp, #-48]!
  405a1c:	mov	x29, sp
  405a20:	ldp	x4, x5, [x0]
  405a24:	stp	x19, x20, [sp, #16]
  405a28:	mov	x20, x1
  405a2c:	stp	x21, x22, [sp, #32]
  405a30:	mov	x19, #0x0                   	// #0
  405a34:	ldp	x21, x22, [x0, #16]
  405a38:	cmp	x4, x5
  405a3c:	ldr	x3, [x0, #32]
  405a40:	b.cc	405a54 <__fxstatat@plt+0x3914>  // b.lo, b.ul, b.last
  405a44:	b	405a88 <__fxstatat@plt+0x3948>
  405a48:	add	x4, x4, #0x10
  405a4c:	cmp	x4, x5
  405a50:	b.cs	405a88 <__fxstatat@plt+0x3948>  // b.hs, b.nlast
  405a54:	ldr	x0, [x4]
  405a58:	cbz	x0, 405a48 <__fxstatat@plt+0x3908>
  405a5c:	ldr	x0, [x4, #8]
  405a60:	mov	x2, #0x1                   	// #1
  405a64:	cbz	x0, 405a74 <__fxstatat@plt+0x3934>
  405a68:	ldr	x0, [x0, #8]
  405a6c:	add	x2, x2, #0x1
  405a70:	cbnz	x0, 405a68 <__fxstatat@plt+0x3928>
  405a74:	cmp	x19, x2
  405a78:	add	x4, x4, #0x10
  405a7c:	csel	x19, x19, x2, cs  // cs = hs, nlast
  405a80:	cmp	x4, x5
  405a84:	b.cc	405a54 <__fxstatat@plt+0x3914>  // b.lo, b.ul, b.last
  405a88:	mov	x0, x20
  405a8c:	mov	w1, #0x1                   	// #1
  405a90:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405a94:	add	x2, x2, #0x2b8
  405a98:	bl	401f10 <__fprintf_chk@plt>
  405a9c:	mov	x3, x21
  405aa0:	mov	x0, x20
  405aa4:	mov	w1, #0x1                   	// #1
  405aa8:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405aac:	add	x2, x2, #0x2d0
  405ab0:	bl	401f10 <__fprintf_chk@plt>
  405ab4:	ucvtf	d1, x22
  405ab8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  405abc:	fmov	d2, x0
  405ac0:	ucvtf	d0, x21
  405ac4:	mov	x3, x22
  405ac8:	mov	x0, x20
  405acc:	mov	w1, #0x1                   	// #1
  405ad0:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405ad4:	fmul	d1, d1, d2
  405ad8:	add	x2, x2, #0x2e8
  405adc:	fdiv	d0, d1, d0
  405ae0:	bl	401f10 <__fprintf_chk@plt>
  405ae4:	mov	x3, x19
  405ae8:	mov	x0, x20
  405aec:	ldp	x19, x20, [sp, #16]
  405af0:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  405af4:	ldp	x21, x22, [sp, #32]
  405af8:	add	x2, x2, #0x310
  405afc:	ldp	x29, x30, [sp], #48
  405b00:	mov	w1, #0x1                   	// #1
  405b04:	b	401f10 <__fprintf_chk@plt>
  405b08:	stp	x29, x30, [sp, #-48]!
  405b0c:	mov	x29, sp
  405b10:	stp	x19, x20, [sp, #16]
  405b14:	mov	x20, x1
  405b18:	str	x21, [sp, #32]
  405b1c:	mov	x21, x0
  405b20:	bl	4054e8 <__fxstatat@plt+0x33a8>
  405b24:	ldr	x1, [x0]
  405b28:	cbz	x1, 405b5c <__fxstatat@plt+0x3a1c>
  405b2c:	mov	x19, x0
  405b30:	b	405b38 <__fxstatat@plt+0x39f8>
  405b34:	ldr	x1, [x19]
  405b38:	mov	x0, x20
  405b3c:	cmp	x1, x20
  405b40:	b.eq	405b74 <__fxstatat@plt+0x3a34>  // b.none
  405b44:	ldr	x2, [x21, #56]
  405b48:	blr	x2
  405b4c:	tst	w0, #0xff
  405b50:	b.ne	405b70 <__fxstatat@plt+0x3a30>  // b.any
  405b54:	ldr	x19, [x19, #8]
  405b58:	cbnz	x19, 405b34 <__fxstatat@plt+0x39f4>
  405b5c:	mov	x0, #0x0                   	// #0
  405b60:	ldp	x19, x20, [sp, #16]
  405b64:	ldr	x21, [sp, #32]
  405b68:	ldp	x29, x30, [sp], #48
  405b6c:	ret
  405b70:	ldr	x20, [x19]
  405b74:	mov	x0, x20
  405b78:	ldp	x19, x20, [sp, #16]
  405b7c:	ldr	x21, [sp, #32]
  405b80:	ldp	x29, x30, [sp], #48
  405b84:	ret
  405b88:	ldr	x1, [x0, #32]
  405b8c:	cbz	x1, 405bb8 <__fxstatat@plt+0x3a78>
  405b90:	ldp	x1, x2, [x0]
  405b94:	cmp	x1, x2
  405b98:	b.cc	405bac <__fxstatat@plt+0x3a6c>  // b.lo, b.ul, b.last
  405b9c:	b	405bc0 <__fxstatat@plt+0x3a80>
  405ba0:	add	x1, x1, #0x10
  405ba4:	cmp	x1, x2
  405ba8:	b.cs	405bc0 <__fxstatat@plt+0x3a80>  // b.hs, b.nlast
  405bac:	ldr	x0, [x1]
  405bb0:	cbz	x0, 405ba0 <__fxstatat@plt+0x3a60>
  405bb4:	ret
  405bb8:	mov	x0, #0x0                   	// #0
  405bbc:	ret
  405bc0:	stp	x29, x30, [sp, #-16]!
  405bc4:	mov	x29, sp
  405bc8:	bl	401e80 <abort@plt>
  405bcc:	nop
  405bd0:	stp	x29, x30, [sp, #-32]!
  405bd4:	mov	x29, sp
  405bd8:	stp	x19, x20, [sp, #16]
  405bdc:	mov	x20, x0
  405be0:	mov	x19, x1
  405be4:	bl	4054e8 <__fxstatat@plt+0x33a8>
  405be8:	mov	x3, x0
  405bec:	mov	x2, x0
  405bf0:	b	405bf8 <__fxstatat@plt+0x3ab8>
  405bf4:	cbz	x2, 405c08 <__fxstatat@plt+0x3ac8>
  405bf8:	ldp	x4, x2, [x2]
  405bfc:	cmp	x4, x19
  405c00:	b.ne	405bf4 <__fxstatat@plt+0x3ab4>  // b.any
  405c04:	cbnz	x2, 405c34 <__fxstatat@plt+0x3af4>
  405c08:	ldr	x1, [x20, #8]
  405c0c:	b	405c18 <__fxstatat@plt+0x3ad8>
  405c10:	ldr	x0, [x3]
  405c14:	cbnz	x0, 405c28 <__fxstatat@plt+0x3ae8>
  405c18:	add	x3, x3, #0x10
  405c1c:	cmp	x1, x3
  405c20:	b.hi	405c10 <__fxstatat@plt+0x3ad0>  // b.pmore
  405c24:	mov	x0, #0x0                   	// #0
  405c28:	ldp	x19, x20, [sp, #16]
  405c2c:	ldp	x29, x30, [sp], #32
  405c30:	ret
  405c34:	ldr	x0, [x2]
  405c38:	ldp	x19, x20, [sp, #16]
  405c3c:	ldp	x29, x30, [sp], #32
  405c40:	ret
  405c44:	nop
  405c48:	ldp	x5, x3, [x0]
  405c4c:	mov	x6, x0
  405c50:	cmp	x3, x5
  405c54:	b.ls	405ca4 <__fxstatat@plt+0x3b64>  // b.plast
  405c58:	sub	x4, x1, #0x8
  405c5c:	mov	x0, #0x0                   	// #0
  405c60:	ldr	x1, [x5]
  405c64:	cbnz	x1, 405c78 <__fxstatat@plt+0x3b38>
  405c68:	add	x5, x5, #0x10
  405c6c:	cmp	x3, x5
  405c70:	b.hi	405c60 <__fxstatat@plt+0x3b20>  // b.pmore
  405c74:	ret
  405c78:	mov	x1, x5
  405c7c:	nop
  405c80:	cmp	x2, x0
  405c84:	b.ls	405c74 <__fxstatat@plt+0x3b34>  // b.plast
  405c88:	add	x0, x0, #0x1
  405c8c:	ldr	x3, [x1]
  405c90:	str	x3, [x4, x0, lsl #3]
  405c94:	ldr	x1, [x1, #8]
  405c98:	cbnz	x1, 405c80 <__fxstatat@plt+0x3b40>
  405c9c:	ldr	x3, [x6, #8]
  405ca0:	b	405c68 <__fxstatat@plt+0x3b28>
  405ca4:	mov	x0, #0x0                   	// #0
  405ca8:	ret
  405cac:	nop
  405cb0:	stp	x29, x30, [sp, #-64]!
  405cb4:	mov	x29, sp
  405cb8:	stp	x21, x22, [sp, #32]
  405cbc:	mov	x21, x1
  405cc0:	stp	x23, x24, [sp, #48]
  405cc4:	ldp	x23, x1, [x0]
  405cc8:	stp	x19, x20, [sp, #16]
  405ccc:	cmp	x1, x23
  405cd0:	b.ls	405d3c <__fxstatat@plt+0x3bfc>  // b.plast
  405cd4:	mov	x24, x0
  405cd8:	mov	x22, x2
  405cdc:	mov	x20, #0x0                   	// #0
  405ce0:	ldr	x0, [x23]
  405ce4:	cbnz	x0, 405d0c <__fxstatat@plt+0x3bcc>
  405ce8:	add	x23, x23, #0x10
  405cec:	cmp	x1, x23
  405cf0:	b.hi	405ce0 <__fxstatat@plt+0x3ba0>  // b.pmore
  405cf4:	mov	x0, x20
  405cf8:	ldp	x19, x20, [sp, #16]
  405cfc:	ldp	x21, x22, [sp, #32]
  405d00:	ldp	x23, x24, [sp, #48]
  405d04:	ldp	x29, x30, [sp], #64
  405d08:	ret
  405d0c:	mov	x19, x23
  405d10:	b	405d18 <__fxstatat@plt+0x3bd8>
  405d14:	ldr	x0, [x19]
  405d18:	mov	x1, x22
  405d1c:	blr	x21
  405d20:	tst	w0, #0xff
  405d24:	b.eq	405cf4 <__fxstatat@plt+0x3bb4>  // b.none
  405d28:	ldr	x19, [x19, #8]
  405d2c:	add	x20, x20, #0x1
  405d30:	cbnz	x19, 405d14 <__fxstatat@plt+0x3bd4>
  405d34:	ldr	x1, [x24, #8]
  405d38:	b	405ce8 <__fxstatat@plt+0x3ba8>
  405d3c:	mov	x20, #0x0                   	// #0
  405d40:	b	405cf4 <__fxstatat@plt+0x3bb4>
  405d44:	nop
  405d48:	ldrb	w4, [x0]
  405d4c:	mov	x2, #0x0                   	// #0
  405d50:	cbz	w4, 405d74 <__fxstatat@plt+0x3c34>
  405d54:	nop
  405d58:	lsl	x3, x2, #5
  405d5c:	sub	x2, x3, x2
  405d60:	add	x2, x2, w4, uxtb
  405d64:	ldrb	w4, [x0, #1]!
  405d68:	udiv	x3, x2, x1
  405d6c:	msub	x2, x3, x1, x2
  405d70:	cbnz	w4, 405d58 <__fxstatat@plt+0x3c18>
  405d74:	mov	x0, x2
  405d78:	ret
  405d7c:	nop
  405d80:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  405d84:	add	x1, x1, #0x328
  405d88:	ldp	x2, x3, [x1]
  405d8c:	stp	x2, x3, [x0]
  405d90:	ldr	w1, [x1, #16]
  405d94:	str	w1, [x0, #16]
  405d98:	ret
  405d9c:	nop
  405da0:	stp	x29, x30, [sp, #-64]!
  405da4:	cmp	x2, #0x0
  405da8:	mov	x29, sp
  405dac:	stp	x21, x22, [sp, #32]
  405db0:	mov	x22, x2
  405db4:	adrp	x2, 405000 <__fxstatat@plt+0x2ec0>
  405db8:	add	x2, x2, #0x4c8
  405dbc:	stp	x19, x20, [sp, #16]
  405dc0:	csel	x22, x2, x22, eq  // eq = none
  405dc4:	cmp	x3, #0x0
  405dc8:	adrp	x2, 405000 <__fxstatat@plt+0x2ec0>
  405dcc:	add	x2, x2, #0x4d8
  405dd0:	mov	x20, x1
  405dd4:	csel	x21, x2, x3, eq  // eq = none
  405dd8:	stp	x23, x24, [sp, #48]
  405ddc:	mov	x24, x0
  405de0:	mov	x23, x4
  405de4:	mov	x0, #0x50                  	// #80
  405de8:	bl	401d50 <malloc@plt>
  405dec:	mov	x19, x0
  405df0:	cbz	x0, 405e54 <__fxstatat@plt+0x3d14>
  405df4:	cmp	x20, #0x0
  405df8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  405dfc:	add	x1, x1, #0x328
  405e00:	csel	x20, x1, x20, eq  // eq = none
  405e04:	str	x20, [x0, #40]!
  405e08:	bl	405650 <__fxstatat@plt+0x3510>
  405e0c:	tst	w0, #0xff
  405e10:	b.eq	405e6c <__fxstatat@plt+0x3d2c>  // b.none
  405e14:	ldrb	w1, [x20, #16]
  405e18:	mov	x0, x24
  405e1c:	ldr	s0, [x20, #8]
  405e20:	bl	4056f8 <__fxstatat@plt+0x35b8>
  405e24:	str	x0, [x19, #16]
  405e28:	mov	x20, x0
  405e2c:	cbz	x0, 405e6c <__fxstatat@plt+0x3d2c>
  405e30:	mov	x1, #0x10                  	// #16
  405e34:	bl	401e00 <calloc@plt>
  405e38:	str	x0, [x19]
  405e3c:	cbz	x0, 405e6c <__fxstatat@plt+0x3d2c>
  405e40:	add	x20, x0, x20, lsl #4
  405e44:	str	x20, [x19, #8]
  405e48:	stp	xzr, xzr, [x19, #24]
  405e4c:	stp	x22, x21, [x19, #48]
  405e50:	stp	x23, xzr, [x19, #64]
  405e54:	mov	x0, x19
  405e58:	ldp	x19, x20, [sp, #16]
  405e5c:	ldp	x21, x22, [sp, #32]
  405e60:	ldp	x23, x24, [sp, #48]
  405e64:	ldp	x29, x30, [sp], #64
  405e68:	ret
  405e6c:	mov	x0, x19
  405e70:	mov	x19, #0x0                   	// #0
  405e74:	bl	401f60 <free@plt>
  405e78:	mov	x0, x19
  405e7c:	ldp	x19, x20, [sp, #16]
  405e80:	ldp	x21, x22, [sp, #32]
  405e84:	ldp	x23, x24, [sp, #48]
  405e88:	ldp	x29, x30, [sp], #64
  405e8c:	ret
  405e90:	stp	x29, x30, [sp, #-48]!
  405e94:	mov	x29, sp
  405e98:	ldr	x1, [x0, #8]
  405e9c:	str	x21, [sp, #32]
  405ea0:	ldr	x21, [x0]
  405ea4:	stp	x19, x20, [sp, #16]
  405ea8:	mov	x20, x0
  405eac:	cmp	x21, x1
  405eb0:	b.cc	405ec4 <__fxstatat@plt+0x3d84>  // b.lo, b.ul, b.last
  405eb4:	b	405f20 <__fxstatat@plt+0x3de0>
  405eb8:	add	x21, x21, #0x10
  405ebc:	cmp	x1, x21
  405ec0:	b.ls	405f20 <__fxstatat@plt+0x3de0>  // b.plast
  405ec4:	ldr	x0, [x21]
  405ec8:	cbz	x0, 405eb8 <__fxstatat@plt+0x3d78>
  405ecc:	ldr	x19, [x21, #8]
  405ed0:	ldr	x1, [x20, #64]
  405ed4:	cbz	x19, 405f00 <__fxstatat@plt+0x3dc0>
  405ed8:	cbz	x1, 405ee8 <__fxstatat@plt+0x3da8>
  405edc:	ldr	x0, [x19]
  405ee0:	blr	x1
  405ee4:	ldr	x1, [x20, #64]
  405ee8:	ldr	x0, [x19, #8]
  405eec:	ldr	x2, [x20, #72]
  405ef0:	stp	xzr, x2, [x19]
  405ef4:	str	x19, [x20, #72]
  405ef8:	mov	x19, x0
  405efc:	cbnz	x0, 405ed8 <__fxstatat@plt+0x3d98>
  405f00:	cbz	x1, 405f0c <__fxstatat@plt+0x3dcc>
  405f04:	ldr	x0, [x21]
  405f08:	blr	x1
  405f0c:	stp	xzr, xzr, [x21]
  405f10:	add	x21, x21, #0x10
  405f14:	ldr	x1, [x20, #8]
  405f18:	cmp	x1, x21
  405f1c:	b.hi	405ec4 <__fxstatat@plt+0x3d84>  // b.pmore
  405f20:	ldr	x21, [sp, #32]
  405f24:	stp	xzr, xzr, [x20, #24]
  405f28:	ldp	x19, x20, [sp, #16]
  405f2c:	ldp	x29, x30, [sp], #48
  405f30:	ret
  405f34:	nop
  405f38:	stp	x29, x30, [sp, #-48]!
  405f3c:	mov	x29, sp
  405f40:	str	x21, [sp, #32]
  405f44:	mov	x21, x0
  405f48:	ldr	x0, [x0, #64]
  405f4c:	stp	x19, x20, [sp, #16]
  405f50:	ldp	x20, x1, [x21]
  405f54:	cbz	x0, 405fb0 <__fxstatat@plt+0x3e70>
  405f58:	ldr	x0, [x21, #32]
  405f5c:	cbz	x0, 405fb0 <__fxstatat@plt+0x3e70>
  405f60:	cmp	x20, x1
  405f64:	b.cc	405f78 <__fxstatat@plt+0x3e38>  // b.lo, b.ul, b.last
  405f68:	b	405fe0 <__fxstatat@plt+0x3ea0>
  405f6c:	add	x20, x20, #0x10
  405f70:	cmp	x1, x20
  405f74:	b.ls	405fac <__fxstatat@plt+0x3e6c>  // b.plast
  405f78:	ldr	x0, [x20]
  405f7c:	cbz	x0, 405f6c <__fxstatat@plt+0x3e2c>
  405f80:	mov	x19, x20
  405f84:	b	405f8c <__fxstatat@plt+0x3e4c>
  405f88:	ldr	x0, [x19]
  405f8c:	ldr	x1, [x21, #64]
  405f90:	blr	x1
  405f94:	ldr	x19, [x19, #8]
  405f98:	cbnz	x19, 405f88 <__fxstatat@plt+0x3e48>
  405f9c:	ldr	x1, [x21, #8]
  405fa0:	add	x20, x20, #0x10
  405fa4:	cmp	x1, x20
  405fa8:	b.hi	405f78 <__fxstatat@plt+0x3e38>  // b.pmore
  405fac:	ldr	x20, [x21]
  405fb0:	cmp	x20, x1
  405fb4:	b.cs	405fe0 <__fxstatat@plt+0x3ea0>  // b.hs, b.nlast
  405fb8:	ldr	x19, [x20, #8]
  405fbc:	cbz	x19, 405fd4 <__fxstatat@plt+0x3e94>
  405fc0:	mov	x0, x19
  405fc4:	ldr	x19, [x19, #8]
  405fc8:	bl	401f60 <free@plt>
  405fcc:	cbnz	x19, 405fc0 <__fxstatat@plt+0x3e80>
  405fd0:	ldr	x1, [x21, #8]
  405fd4:	add	x20, x20, #0x10
  405fd8:	cmp	x1, x20
  405fdc:	b.hi	405fb8 <__fxstatat@plt+0x3e78>  // b.pmore
  405fe0:	ldr	x19, [x21, #72]
  405fe4:	cbz	x19, 405ff8 <__fxstatat@plt+0x3eb8>
  405fe8:	mov	x0, x19
  405fec:	ldr	x19, [x19, #8]
  405ff0:	bl	401f60 <free@plt>
  405ff4:	cbnz	x19, 405fe8 <__fxstatat@plt+0x3ea8>
  405ff8:	ldr	x0, [x21]
  405ffc:	bl	401f60 <free@plt>
  406000:	mov	x0, x21
  406004:	ldp	x19, x20, [sp, #16]
  406008:	ldr	x21, [sp, #32]
  40600c:	ldp	x29, x30, [sp], #48
  406010:	b	401f60 <free@plt>
  406014:	nop
  406018:	stp	x29, x30, [sp, #-128]!
  40601c:	mov	x29, sp
  406020:	stp	x19, x20, [sp, #16]
  406024:	mov	x19, x0
  406028:	mov	x0, x1
  40602c:	str	x21, [sp, #32]
  406030:	ldr	x21, [x19, #40]
  406034:	ldrb	w1, [x21, #16]
  406038:	ldr	s0, [x21, #8]
  40603c:	bl	4056f8 <__fxstatat@plt+0x35b8>
  406040:	cbz	x0, 406108 <__fxstatat@plt+0x3fc8>
  406044:	ldr	x1, [x19, #16]
  406048:	mov	x20, x0
  40604c:	cmp	x1, x0
  406050:	b.eq	4060f0 <__fxstatat@plt+0x3fb0>  // b.none
  406054:	mov	x1, #0x10                  	// #16
  406058:	bl	401e00 <calloc@plt>
  40605c:	str	x0, [sp, #48]
  406060:	cbz	x0, 406108 <__fxstatat@plt+0x3fc8>
  406064:	ldp	x7, x6, [x19, #48]
  406068:	add	x3, x0, x20, lsl #4
  40606c:	ldp	x5, x4, [x19, #64]
  406070:	add	x0, sp, #0x30
  406074:	mov	x1, x19
  406078:	mov	w2, #0x0                   	// #0
  40607c:	stp	x3, x20, [sp, #56]
  406080:	stp	xzr, xzr, [sp, #72]
  406084:	stp	x21, x7, [sp, #88]
  406088:	stp	x6, x5, [sp, #104]
  40608c:	str	x4, [sp, #120]
  406090:	bl	4057b8 <__fxstatat@plt+0x3678>
  406094:	ands	w20, w0, #0xff
  406098:	b.ne	406120 <__fxstatat@plt+0x3fe0>  // b.any
  40609c:	ldr	x0, [sp, #120]
  4060a0:	str	x0, [x19, #72]
  4060a4:	add	x1, sp, #0x30
  4060a8:	mov	x0, x19
  4060ac:	mov	w2, #0x1                   	// #1
  4060b0:	bl	4057b8 <__fxstatat@plt+0x3678>
  4060b4:	tst	w0, #0xff
  4060b8:	b.eq	406164 <__fxstatat@plt+0x4024>  // b.none
  4060bc:	add	x1, sp, #0x30
  4060c0:	mov	x0, x19
  4060c4:	mov	w2, #0x0                   	// #0
  4060c8:	bl	4057b8 <__fxstatat@plt+0x3678>
  4060cc:	tst	w0, #0xff
  4060d0:	b.eq	406164 <__fxstatat@plt+0x4024>  // b.none
  4060d4:	ldr	x0, [sp, #48]
  4060d8:	bl	401f60 <free@plt>
  4060dc:	mov	w0, w20
  4060e0:	ldp	x19, x20, [sp, #16]
  4060e4:	ldr	x21, [sp, #32]
  4060e8:	ldp	x29, x30, [sp], #128
  4060ec:	ret
  4060f0:	mov	w20, #0x1                   	// #1
  4060f4:	mov	w0, w20
  4060f8:	ldp	x19, x20, [sp, #16]
  4060fc:	ldr	x21, [sp, #32]
  406100:	ldp	x29, x30, [sp], #128
  406104:	ret
  406108:	mov	w20, #0x0                   	// #0
  40610c:	mov	w0, w20
  406110:	ldp	x19, x20, [sp, #16]
  406114:	ldr	x21, [sp, #32]
  406118:	ldp	x29, x30, [sp], #128
  40611c:	ret
  406120:	ldr	x0, [x19]
  406124:	bl	401f60 <free@plt>
  406128:	ldr	x0, [sp, #48]
  40612c:	str	x0, [x19]
  406130:	ldr	x0, [sp, #56]
  406134:	str	x0, [x19, #8]
  406138:	ldr	x0, [sp, #64]
  40613c:	str	x0, [x19, #16]
  406140:	ldr	x0, [sp, #72]
  406144:	str	x0, [x19, #24]
  406148:	ldr	x0, [sp, #120]
  40614c:	str	x0, [x19, #72]
  406150:	mov	w0, w20
  406154:	ldp	x19, x20, [sp, #16]
  406158:	ldr	x21, [sp, #32]
  40615c:	ldp	x29, x30, [sp], #128
  406160:	ret
  406164:	bl	401e80 <abort@plt>
  406168:	stp	x29, x30, [sp, #-64]!
  40616c:	mov	x29, sp
  406170:	stp	x19, x20, [sp, #16]
  406174:	str	x21, [sp, #32]
  406178:	cbz	x1, 4062f4 <__fxstatat@plt+0x41b4>
  40617c:	mov	w3, #0x0                   	// #0
  406180:	mov	x20, x2
  406184:	mov	x19, x0
  406188:	mov	x21, x1
  40618c:	add	x2, sp, #0x38
  406190:	bl	405530 <__fxstatat@plt+0x33f0>
  406194:	mov	x3, x0
  406198:	cbz	x0, 4061b8 <__fxstatat@plt+0x4078>
  40619c:	mov	w0, #0x0                   	// #0
  4061a0:	cbz	x20, 4061a8 <__fxstatat@plt+0x4068>
  4061a4:	str	x3, [x20]
  4061a8:	ldp	x19, x20, [sp, #16]
  4061ac:	ldr	x21, [sp, #32]
  4061b0:	ldp	x29, x30, [sp], #64
  4061b4:	ret
  4061b8:	ldr	x0, [x19, #16]
  4061bc:	ldr	x1, [x19, #40]
  4061c0:	ucvtf	s0, x0
  4061c4:	ldr	x0, [x19, #24]
  4061c8:	ldr	s2, [x1, #8]
  4061cc:	ucvtf	s1, x0
  4061d0:	fmul	s0, s0, s2
  4061d4:	fcmpe	s1, s0
  4061d8:	b.gt	406224 <__fxstatat@plt+0x40e4>
  4061dc:	ldr	x20, [sp, #56]
  4061e0:	ldr	x0, [x20]
  4061e4:	cbz	x0, 406284 <__fxstatat@plt+0x4144>
  4061e8:	ldr	x0, [x19, #72]
  4061ec:	cbz	x0, 4062ac <__fxstatat@plt+0x416c>
  4061f0:	ldr	x1, [x0, #8]
  4061f4:	str	x1, [x19, #72]
  4061f8:	ldr	x2, [x20, #8]
  4061fc:	ldr	x1, [x19, #32]
  406200:	stp	x21, x2, [x0]
  406204:	str	x0, [x20, #8]
  406208:	add	x1, x1, #0x1
  40620c:	str	x1, [x19, #32]
  406210:	mov	w0, #0x1                   	// #1
  406214:	ldp	x19, x20, [sp, #16]
  406218:	ldr	x21, [sp, #32]
  40621c:	ldp	x29, x30, [sp], #64
  406220:	ret
  406224:	add	x0, x19, #0x28
  406228:	bl	405650 <__fxstatat@plt+0x3510>
  40622c:	ldr	x0, [x19, #16]
  406230:	ldr	x1, [x19, #40]
  406234:	ucvtf	s0, x0
  406238:	ldr	x0, [x19, #24]
  40623c:	ldr	s2, [x1, #8]
  406240:	ucvtf	s1, x0
  406244:	fmul	s3, s2, s0
  406248:	fcmpe	s1, s3
  40624c:	b.le	4061dc <__fxstatat@plt+0x409c>
  406250:	ldrb	w0, [x1, #16]
  406254:	ldr	s1, [x1, #12]
  406258:	fmul	s0, s0, s1
  40625c:	cbz	w0, 4062c0 <__fxstatat@plt+0x4180>
  406260:	mov	w0, #0x5f800000            	// #1602224128
  406264:	fmov	s1, w0
  406268:	fcmpe	s0, s1
  40626c:	b.lt	4062c8 <__fxstatat@plt+0x4188>  // b.tstop
  406270:	mov	w0, #0xffffffff            	// #-1
  406274:	ldp	x19, x20, [sp, #16]
  406278:	ldr	x21, [sp, #32]
  40627c:	ldp	x29, x30, [sp], #64
  406280:	ret
  406284:	ldp	x2, x1, [x19, #24]
  406288:	str	x21, [x20]
  40628c:	mov	w0, #0x1                   	// #1
  406290:	ldr	x21, [sp, #32]
  406294:	add	x2, x2, #0x1
  406298:	add	x1, x1, #0x1
  40629c:	stp	x2, x1, [x19, #24]
  4062a0:	ldp	x19, x20, [sp, #16]
  4062a4:	ldp	x29, x30, [sp], #64
  4062a8:	ret
  4062ac:	mov	x0, #0x10                  	// #16
  4062b0:	bl	401d50 <malloc@plt>
  4062b4:	cbnz	x0, 4061f8 <__fxstatat@plt+0x40b8>
  4062b8:	mov	w0, #0xffffffff            	// #-1
  4062bc:	b	406274 <__fxstatat@plt+0x4134>
  4062c0:	fmul	s0, s0, s2
  4062c4:	b	406260 <__fxstatat@plt+0x4120>
  4062c8:	fcvtzu	x1, s0
  4062cc:	mov	x0, x19
  4062d0:	bl	406018 <__fxstatat@plt+0x3ed8>
  4062d4:	tst	w0, #0xff
  4062d8:	b.eq	406270 <__fxstatat@plt+0x4130>  // b.none
  4062dc:	add	x2, sp, #0x38
  4062e0:	mov	x1, x21
  4062e4:	mov	x0, x19
  4062e8:	mov	w3, #0x0                   	// #0
  4062ec:	bl	405530 <__fxstatat@plt+0x33f0>
  4062f0:	cbz	x0, 4061dc <__fxstatat@plt+0x409c>
  4062f4:	bl	401e80 <abort@plt>
  4062f8:	stp	x29, x30, [sp, #-48]!
  4062fc:	mov	x29, sp
  406300:	add	x2, sp, #0x28
  406304:	str	x19, [sp, #16]
  406308:	mov	x19, x1
  40630c:	bl	406168 <__fxstatat@plt+0x4028>
  406310:	cmn	w0, #0x1
  406314:	b.eq	406330 <__fxstatat@plt+0x41f0>  // b.none
  406318:	ldr	x1, [sp, #40]
  40631c:	cmp	w0, #0x0
  406320:	csel	x0, x1, x19, eq  // eq = none
  406324:	ldr	x19, [sp, #16]
  406328:	ldp	x29, x30, [sp], #48
  40632c:	ret
  406330:	mov	x0, #0x0                   	// #0
  406334:	ldr	x19, [sp, #16]
  406338:	ldp	x29, x30, [sp], #48
  40633c:	ret
  406340:	stp	x29, x30, [sp, #-64]!
  406344:	mov	w3, #0x1                   	// #1
  406348:	mov	x29, sp
  40634c:	add	x2, sp, #0x38
  406350:	stp	x19, x20, [sp, #16]
  406354:	mov	x19, x0
  406358:	bl	405530 <__fxstatat@plt+0x33f0>
  40635c:	mov	x20, x0
  406360:	cbz	x0, 40637c <__fxstatat@plt+0x423c>
  406364:	ldr	x1, [sp, #56]
  406368:	ldr	x0, [x19, #32]
  40636c:	ldr	x1, [x1]
  406370:	sub	x0, x0, #0x1
  406374:	str	x0, [x19, #32]
  406378:	cbz	x1, 40638c <__fxstatat@plt+0x424c>
  40637c:	mov	x0, x20
  406380:	ldp	x19, x20, [sp, #16]
  406384:	ldp	x29, x30, [sp], #64
  406388:	ret
  40638c:	ldr	x0, [x19, #16]
  406390:	ldr	x1, [x19, #40]
  406394:	ucvtf	s1, x0
  406398:	ldr	x0, [x19, #24]
  40639c:	ldr	s0, [x1]
  4063a0:	sub	x0, x0, #0x1
  4063a4:	str	x0, [x19, #24]
  4063a8:	fmul	s1, s1, s0
  4063ac:	ucvtf	s0, x0
  4063b0:	fcmpe	s0, s1
  4063b4:	b.pl	40637c <__fxstatat@plt+0x423c>  // b.nfrst
  4063b8:	add	x0, x19, #0x28
  4063bc:	bl	405650 <__fxstatat@plt+0x3510>
  4063c0:	ldr	x0, [x19, #16]
  4063c4:	ldr	x1, [x19, #40]
  4063c8:	ucvtf	s0, x0
  4063cc:	ldr	x0, [x19, #24]
  4063d0:	ldr	s1, [x1]
  4063d4:	ucvtf	s2, x0
  4063d8:	fmul	s1, s0, s1
  4063dc:	fcmpe	s2, s1
  4063e0:	b.pl	40637c <__fxstatat@plt+0x423c>  // b.nfrst
  4063e4:	ldrb	w0, [x1, #16]
  4063e8:	ldr	s1, [x1, #4]
  4063ec:	fmul	s0, s0, s1
  4063f0:	cbnz	w0, 4063fc <__fxstatat@plt+0x42bc>
  4063f4:	ldr	s1, [x1, #8]
  4063f8:	fmul	s0, s0, s1
  4063fc:	fcvtzu	x1, s0
  406400:	mov	x0, x19
  406404:	bl	406018 <__fxstatat@plt+0x3ed8>
  406408:	tst	w0, #0xff
  40640c:	b.ne	40637c <__fxstatat@plt+0x423c>  // b.any
  406410:	str	x21, [sp, #32]
  406414:	ldr	x21, [x19, #72]
  406418:	cbz	x21, 406430 <__fxstatat@plt+0x42f0>
  40641c:	nop
  406420:	mov	x0, x21
  406424:	ldr	x21, [x21, #8]
  406428:	bl	401f60 <free@plt>
  40642c:	cbnz	x21, 406420 <__fxstatat@plt+0x42e0>
  406430:	ldr	x21, [sp, #32]
  406434:	str	xzr, [x19, #72]
  406438:	b	40637c <__fxstatat@plt+0x423c>
  40643c:	nop
  406440:	stp	x29, x30, [sp, #-32]!
  406444:	mov	x29, sp
  406448:	stp	x19, x20, [sp, #16]
  40644c:	mov	x20, x0
  406450:	mov	x19, x1
  406454:	ldr	x0, [x0]
  406458:	bl	40b458 <__fxstatat@plt+0x9318>
  40645c:	ldr	x1, [x20, #8]
  406460:	eor	x0, x0, x1
  406464:	udiv	x1, x0, x19
  406468:	msub	x0, x1, x19, x0
  40646c:	ldp	x19, x20, [sp, #16]
  406470:	ldp	x29, x30, [sp], #32
  406474:	ret
  406478:	ldr	x0, [x0, #8]
  40647c:	udiv	x2, x0, x1
  406480:	msub	x0, x2, x1, x0
  406484:	ret
  406488:	mov	x2, x0
  40648c:	ldr	x0, [x1, #8]
  406490:	ldr	x3, [x2, #8]
  406494:	cmp	x3, x0
  406498:	b.eq	4064a4 <__fxstatat@plt+0x4364>  // b.none
  40649c:	mov	w0, #0x0                   	// #0
  4064a0:	ret
  4064a4:	ldr	x3, [x1, #16]
  4064a8:	mov	w0, #0x0                   	// #0
  4064ac:	ldr	x4, [x2, #16]
  4064b0:	cmp	x4, x3
  4064b4:	b.ne	4064a0 <__fxstatat@plt+0x4360>  // b.any
  4064b8:	ldr	x1, [x1]
  4064bc:	ldr	x0, [x2]
  4064c0:	b	409200 <__fxstatat@plt+0x70c0>
  4064c4:	nop
  4064c8:	mov	x2, x0
  4064cc:	ldr	x3, [x0, #8]
  4064d0:	ldr	x0, [x1, #8]
  4064d4:	cmp	x3, x0
  4064d8:	b.eq	4064e4 <__fxstatat@plt+0x43a4>  // b.none
  4064dc:	mov	w0, #0x0                   	// #0
  4064e0:	ret
  4064e4:	ldr	x3, [x1, #16]
  4064e8:	mov	w0, #0x0                   	// #0
  4064ec:	ldr	x4, [x2, #16]
  4064f0:	cmp	x4, x3
  4064f4:	b.eq	4064fc <__fxstatat@plt+0x43bc>  // b.none
  4064f8:	ret
  4064fc:	stp	x29, x30, [sp, #-16]!
  406500:	mov	x29, sp
  406504:	ldr	x1, [x1]
  406508:	ldr	x0, [x2]
  40650c:	bl	401f20 <strcmp@plt>
  406510:	cmp	w0, #0x0
  406514:	cset	w0, eq  // eq = none
  406518:	ldp	x29, x30, [sp], #16
  40651c:	ret
  406520:	stp	x29, x30, [sp, #-32]!
  406524:	mov	x29, sp
  406528:	str	x19, [sp, #16]
  40652c:	mov	x19, x0
  406530:	ldr	x0, [x0]
  406534:	bl	401f60 <free@plt>
  406538:	mov	x0, x19
  40653c:	ldr	x19, [sp, #16]
  406540:	ldp	x29, x30, [sp], #32
  406544:	b	401f60 <free@plt>
  406548:	stp	x29, x30, [sp, #-48]!
  40654c:	mov	x29, sp
  406550:	stp	x19, x20, [sp, #16]
  406554:	mov	w19, w0
  406558:	str	q0, [sp, #32]
  40655c:	bl	40ccc8 <__fxstatat@plt+0xab88>
  406560:	mov	x20, x0
  406564:	bl	40cde8 <__fxstatat@plt+0xaca8>
  406568:	mov	v2.16b, v0.16b
  40656c:	cbnz	w19, 406594 <__fxstatat@plt+0x4454>
  406570:	ldr	q0, [sp, #32]
  406574:	mov	v1.16b, v2.16b
  406578:	str	q2, [sp, #32]
  40657c:	bl	40c230 <__fxstatat@plt+0xa0f0>
  406580:	ldr	q2, [sp, #32]
  406584:	cbz	w0, 406594 <__fxstatat@plt+0x4454>
  406588:	add	x0, x20, #0x1
  40658c:	bl	40cde8 <__fxstatat@plt+0xaca8>
  406590:	mov	v2.16b, v0.16b
  406594:	mov	v0.16b, v2.16b
  406598:	ldp	x19, x20, [sp, #16]
  40659c:	ldp	x29, x30, [sp], #48
  4065a0:	ret
  4065a4:	nop
  4065a8:	stp	x29, x30, [sp, #-224]!
  4065ac:	mov	x29, sp
  4065b0:	stp	x21, x22, [sp, #32]
  4065b4:	mov	w21, w2
  4065b8:	ands	w2, w2, #0x20
  4065bc:	stp	x19, x20, [sp, #16]
  4065c0:	mov	x19, x0
  4065c4:	mov	w0, #0x3e8                 	// #1000
  4065c8:	stp	x25, x26, [sp, #64]
  4065cc:	mov	w26, #0x400                 	// #1024
  4065d0:	csel	w0, w26, w0, ne  // ne = any
  4065d4:	mov	x20, x3
  4065d8:	stp	x23, x24, [sp, #48]
  4065dc:	mov	x23, x1
  4065e0:	stp	x27, x28, [sp, #80]
  4065e4:	and	w27, w21, #0x3
  4065e8:	str	x4, [sp, #136]
  4065ec:	stp	w0, w2, [sp, #168]
  4065f0:	bl	401cf0 <localeconv@plt>
  4065f4:	ldr	x28, [x0]
  4065f8:	mov	x25, x0
  4065fc:	mov	x0, x28
  406600:	bl	401c30 <strlen@plt>
  406604:	mov	x26, x0
  406608:	sub	x0, x0, #0x1
  40660c:	cmp	x0, #0xf
  406610:	b.ls	406620 <__fxstatat@plt+0x44e0>  // b.plast
  406614:	adrp	x28, 40e000 <__fxstatat@plt+0xbec0>
  406618:	add	x28, x28, #0x218
  40661c:	mov	x26, #0x1                   	// #1
  406620:	ldp	x24, x25, [x25, #8]
  406624:	add	x0, x23, #0x287
  406628:	str	x0, [sp, #160]
  40662c:	mov	x0, x24
  406630:	bl	401c30 <strlen@plt>
  406634:	ldr	x1, [sp, #136]
  406638:	cmp	x0, #0x10
  40663c:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406640:	add	x0, x0, #0x308
  406644:	csel	x24, x0, x24, hi  // hi = pmore
  406648:	cmp	x1, x20
  40664c:	b.hi	406850 <__fxstatat@plt+0x4710>  // b.pmore
  406650:	udiv	x0, x20, x1
  406654:	msub	x1, x0, x1, x20
  406658:	cbnz	x1, 40666c <__fxstatat@plt+0x452c>
  40665c:	mul	x4, x19, x0
  406660:	udiv	x0, x4, x0
  406664:	cmp	x0, x19
  406668:	b.eq	406ac8 <__fxstatat@plt+0x4988>  // b.none
  40666c:	mov	x0, x20
  406670:	bl	40cde8 <__fxstatat@plt+0xaca8>
  406674:	ldr	x0, [sp, #136]
  406678:	str	q0, [sp, #96]
  40667c:	bl	40cde8 <__fxstatat@plt+0xaca8>
  406680:	mov	v1.16b, v0.16b
  406684:	ldr	q2, [sp, #96]
  406688:	mov	v0.16b, v2.16b
  40668c:	bl	40b910 <__fxstatat@plt+0x97d0>
  406690:	mov	x0, x19
  406694:	str	q0, [sp, #96]
  406698:	bl	40cde8 <__fxstatat@plt+0xaca8>
  40669c:	mov	v1.16b, v0.16b
  4066a0:	ldr	q2, [sp, #96]
  4066a4:	mov	v0.16b, v2.16b
  4066a8:	bl	40c478 <__fxstatat@plt+0xa338>
  4066ac:	str	q0, [sp, #144]
  4066b0:	tbz	w21, #4, 40691c <__fxstatat@plt+0x47dc>
  4066b4:	ldr	w0, [sp, #168]
  4066b8:	mov	w19, #0x0                   	// #0
  4066bc:	bl	40cc60 <__fxstatat@plt+0xab20>
  4066c0:	str	q0, [sp, #96]
  4066c4:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4066c8:	add	x0, x0, #0x3a0
  4066cc:	ldr	q2, [x0]
  4066d0:	ldr	q1, [sp, #96]
  4066d4:	mov	v0.16b, v2.16b
  4066d8:	add	w19, w19, #0x1
  4066dc:	bl	40c478 <__fxstatat@plt+0xa338>
  4066e0:	str	q0, [sp, #112]
  4066e4:	ldr	q1, [sp, #96]
  4066e8:	bl	40c478 <__fxstatat@plt+0xa338>
  4066ec:	ldr	q1, [sp, #144]
  4066f0:	bl	40c338 <__fxstatat@plt+0xa1f8>
  4066f4:	cmp	w0, #0x0
  4066f8:	ldr	q2, [sp, #112]
  4066fc:	b.gt	406708 <__fxstatat@plt+0x45c8>
  406700:	cmp	w19, #0x8
  406704:	b.ne	4066d0 <__fxstatat@plt+0x4590>  // b.any
  406708:	ldr	q0, [sp, #144]
  40670c:	mov	v1.16b, v2.16b
  406710:	add	x20, x26, #0x1
  406714:	bl	40b910 <__fxstatat@plt+0x97d0>
  406718:	str	q0, [sp, #96]
  40671c:	ldr	w0, [sp, #172]
  406720:	cmp	w0, #0x0
  406724:	cset	x28, eq  // eq = none
  406728:	cmp	w27, #0x1
  40672c:	add	x28, x28, #0x1
  406730:	add	x28, x28, x20
  406734:	b.eq	406b8c <__fxstatat@plt+0x4a4c>  // b.none
  406738:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40673c:	add	x0, x0, #0x390
  406740:	ldr	q1, [x0]
  406744:	bl	40c338 <__fxstatat@plt+0xa1f8>
  406748:	ldr	q0, [sp, #96]
  40674c:	tbz	w0, #31, 406758 <__fxstatat@plt+0x4618>
  406750:	mov	w0, w27
  406754:	bl	406548 <__fxstatat@plt+0x4408>
  406758:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40675c:	add	x3, x3, #0x348
  406760:	mov	x2, #0xffffffffffffffff    	// #-1
  406764:	mov	w1, #0x1                   	// #1
  406768:	mov	x0, x23
  40676c:	bl	401c40 <__sprintf_chk@plt>
  406770:	mov	x0, x23
  406774:	bl	401c30 <strlen@plt>
  406778:	mov	x2, x0
  40677c:	cmp	x0, x28
  406780:	b.ls	406a98 <__fxstatat@plt+0x4958>  // b.plast
  406784:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406788:	add	x0, x0, #0x3b0
  40678c:	ldr	q0, [sp, #96]
  406790:	ldr	q1, [x0]
  406794:	bl	40c478 <__fxstatat@plt+0xa338>
  406798:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40679c:	add	x0, x0, #0x390
  4067a0:	str	q0, [sp, #96]
  4067a4:	ldr	q1, [x0]
  4067a8:	bl	40c338 <__fxstatat@plt+0xa1f8>
  4067ac:	ldr	q0, [sp, #96]
  4067b0:	tbz	w0, #31, 4067bc <__fxstatat@plt+0x467c>
  4067b4:	mov	w0, w27
  4067b8:	bl	406548 <__fxstatat@plt+0x4408>
  4067bc:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4067c0:	add	x0, x0, #0x3b0
  4067c4:	ldr	q1, [x0]
  4067c8:	bl	40b910 <__fxstatat@plt+0x97d0>
  4067cc:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  4067d0:	add	x3, x3, #0x340
  4067d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4067d8:	mov	w1, #0x1                   	// #1
  4067dc:	mov	x0, x23
  4067e0:	bl	401c40 <__sprintf_chk@plt>
  4067e4:	mov	x0, x23
  4067e8:	bl	401c30 <strlen@plt>
  4067ec:	mov	x2, x0
  4067f0:	mov	x20, x0
  4067f4:	ldr	x0, [sp, #160]
  4067f8:	mov	x1, x23
  4067fc:	sub	x27, x0, x2
  406800:	add	x20, x27, x20
  406804:	mov	x0, x27
  406808:	bl	401c00 <memmove@plt>
  40680c:	tbnz	w21, #2, 406984 <__fxstatat@plt+0x4844>
  406810:	tbz	w21, #7, 406828 <__fxstatat@plt+0x46e8>
  406814:	cmn	w19, #0x1
  406818:	b.eq	406afc <__fxstatat@plt+0x49bc>  // b.none
  40681c:	and	w0, w21, #0x100
  406820:	orr	w1, w0, w19
  406824:	cbnz	w1, 406bd0 <__fxstatat@plt+0x4a90>
  406828:	ldr	x0, [sp, #160]
  40682c:	strb	wzr, [x0]
  406830:	mov	x0, x27
  406834:	ldp	x19, x20, [sp, #16]
  406838:	ldp	x21, x22, [sp, #32]
  40683c:	ldp	x23, x24, [sp, #48]
  406840:	ldp	x25, x26, [sp, #64]
  406844:	ldp	x27, x28, [sp, #80]
  406848:	ldp	x29, x30, [sp], #224
  40684c:	ret
  406850:	cbz	x20, 40666c <__fxstatat@plt+0x452c>
  406854:	ldr	x0, [sp, #136]
  406858:	udiv	x5, x0, x20
  40685c:	msub	x0, x5, x20, x0
  406860:	cbnz	x0, 40666c <__fxstatat@plt+0x452c>
  406864:	udiv	x4, x19, x5
  406868:	msub	x19, x4, x5, x19
  40686c:	add	x19, x19, x19, lsl #2
  406870:	lsl	x2, x19, #1
  406874:	udiv	x1, x2, x5
  406878:	msub	x2, x1, x5, x2
  40687c:	mov	w3, w1
  406880:	lsl	x2, x2, #1
  406884:	cmp	x5, x2
  406888:	b.ls	406bd8 <__fxstatat@plt+0x4a98>  // b.plast
  40688c:	cmp	x2, #0x0
  406890:	cset	w1, ne  // ne = any
  406894:	and	w22, w21, #0x10
  406898:	tbz	w21, #4, 406ad8 <__fxstatat@plt+0x4998>
  40689c:	ldr	w0, [sp, #168]
  4068a0:	mov	w19, #0x0                   	// #0
  4068a4:	mov	w6, w0
  4068a8:	cmp	x4, w0, uxtw
  4068ac:	b.cs	406a4c <__fxstatat@plt+0x490c>  // b.hs, b.nlast
  4068b0:	cmp	w27, #0x1
  4068b4:	ldr	x20, [sp, #160]
  4068b8:	b.eq	406ae0 <__fxstatat@plt+0x49a0>  // b.none
  4068bc:	cbnz	w27, 4068e0 <__fxstatat@plt+0x47a0>
  4068c0:	add	w1, w1, w3
  4068c4:	cmp	w1, #0x0
  4068c8:	b.le	4068e0 <__fxstatat@plt+0x47a0>
  4068cc:	add	x4, x4, #0x1
  4068d0:	cbz	w22, 4068e0 <__fxstatat@plt+0x47a0>
  4068d4:	ldr	w0, [sp, #168]
  4068d8:	cmp	x4, w0, uxtw
  4068dc:	b.eq	406c18 <__fxstatat@plt+0x4ad8>  // b.none
  4068e0:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  4068e4:	mov	x27, x20
  4068e8:	movk	x2, #0xcccd
  4068ec:	nop
  4068f0:	umulh	x1, x4, x2
  4068f4:	cmp	x4, #0x9
  4068f8:	lsr	x1, x1, #3
  4068fc:	add	x0, x1, x1, lsl #2
  406900:	sub	x0, x4, x0, lsl #1
  406904:	mov	x4, x1
  406908:	add	w0, w0, #0x30
  40690c:	strb	w0, [x27, #-1]!
  406910:	b.hi	4068f0 <__fxstatat@plt+0x47b0>  // b.pmore
  406914:	tbz	w21, #2, 406810 <__fxstatat@plt+0x46d0>
  406918:	b	406984 <__fxstatat@plt+0x4844>
  40691c:	cmp	w27, #0x1
  406920:	b.eq	406938 <__fxstatat@plt+0x47f8>  // b.none
  406924:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406928:	add	x0, x0, #0x390
  40692c:	ldr	q1, [x0]
  406930:	bl	40c338 <__fxstatat@plt+0xa1f8>
  406934:	tbnz	w0, #31, 406ab4 <__fxstatat@plt+0x4974>
  406938:	ldr	q0, [sp, #144]
  40693c:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  406940:	add	x3, x3, #0x340
  406944:	mov	x2, #0xffffffffffffffff    	// #-1
  406948:	mov	w1, #0x1                   	// #1
  40694c:	mov	x0, x23
  406950:	bl	401c40 <__sprintf_chk@plt>
  406954:	mov	w19, #0xffffffff            	// #-1
  406958:	mov	x0, x23
  40695c:	bl	401c30 <strlen@plt>
  406960:	mov	x2, x0
  406964:	mov	x20, x0
  406968:	ldr	x0, [sp, #160]
  40696c:	mov	x1, x23
  406970:	sub	x27, x0, x2
  406974:	add	x20, x27, x20
  406978:	mov	x0, x27
  40697c:	bl	401c00 <memmove@plt>
  406980:	tbz	w21, #2, 406810 <__fxstatat@plt+0x46d0>
  406984:	mov	x0, x24
  406988:	sub	x26, x20, x27
  40698c:	bl	401c30 <strlen@plt>
  406990:	mov	x22, #0xffffffffffffffff    	// #-1
  406994:	mov	x28, x0
  406998:	mov	x1, x27
  40699c:	mov	x2, x26
  4069a0:	add	x0, sp, #0xb0
  4069a4:	mov	x3, #0x29                  	// #41
  4069a8:	bl	401d10 <__memcpy_chk@plt>
  4069ac:	b	4069e4 <__fxstatat@plt+0x48a4>
  4069b0:	sub	x26, x26, x22
  4069b4:	add	x0, sp, #0xb0
  4069b8:	add	x1, x0, x26
  4069bc:	sub	x27, x20, x22
  4069c0:	mov	x2, x22
  4069c4:	sub	x20, x27, x28
  4069c8:	mov	x0, x27
  4069cc:	bl	401bf0 <memcpy@plt>
  4069d0:	cbz	x26, 406810 <__fxstatat@plt+0x46d0>
  4069d4:	mov	x2, x28
  4069d8:	mov	x1, x24
  4069dc:	mov	x0, x20
  4069e0:	bl	401bf0 <memcpy@plt>
  4069e4:	ldrb	w0, [x25]
  4069e8:	cmp	x22, x26
  4069ec:	csel	x22, x22, x26, ls  // ls = plast
  4069f0:	cbz	w0, 4069b0 <__fxstatat@plt+0x4870>
  4069f4:	and	x4, x0, #0xff
  4069f8:	cmp	w0, #0xff
  4069fc:	b.eq	406a1c <__fxstatat@plt+0x48dc>  // b.none
  406a00:	cmp	x26, w0, uxtb
  406a04:	add	x0, sp, #0xb0
  406a08:	csel	x22, x4, x26, cs  // cs = hs, nlast
  406a0c:	add	x25, x25, #0x1
  406a10:	sub	x26, x26, x22
  406a14:	add	x1, x0, x26
  406a18:	b	4069bc <__fxstatat@plt+0x487c>
  406a1c:	mov	x22, x26
  406a20:	add	x1, sp, #0xb0
  406a24:	add	x25, x25, #0x1
  406a28:	mov	x26, #0x0                   	// #0
  406a2c:	b	4069bc <__fxstatat@plt+0x487c>
  406a30:	cmp	w1, #0x0
  406a34:	cset	w1, ne  // ne = any
  406a38:	add	w19, w19, #0x1
  406a3c:	cmp	x6, x2
  406a40:	b.hi	406c54 <__fxstatat@plt+0x4b14>  // b.pmore
  406a44:	cmp	w19, #0x8
  406a48:	b.eq	4068b0 <__fxstatat@plt+0x4770>  // b.none
  406a4c:	udiv	x2, x4, x6
  406a50:	ldr	w5, [sp, #168]
  406a54:	asr	w8, w1, #1
  406a58:	msub	x0, x2, x6, x4
  406a5c:	mov	x4, x2
  406a60:	add	w0, w0, w0, lsl #2
  406a64:	add	w0, w3, w0, lsl #1
  406a68:	udiv	w7, w0, w5
  406a6c:	msub	w0, w7, w5, w0
  406a70:	mov	w3, w7
  406a74:	add	w0, w8, w0, lsl #1
  406a78:	add	w1, w1, w0
  406a7c:	cmp	w5, w0
  406a80:	b.hi	406a30 <__fxstatat@plt+0x48f0>  // b.pmore
  406a84:	ldr	w0, [sp, #168]
  406a88:	cmp	w0, w1
  406a8c:	cset	w1, cc  // cc = lo, ul, last
  406a90:	add	w1, w1, #0x2
  406a94:	b	406a38 <__fxstatat@plt+0x48f8>
  406a98:	tbz	w21, #3, 406aac <__fxstatat@plt+0x496c>
  406a9c:	add	x0, x23, x2
  406aa0:	ldurb	w0, [x0, #-1]
  406aa4:	cmp	w0, #0x30
  406aa8:	b.eq	406bf8 <__fxstatat@plt+0x4ab8>  // b.none
  406aac:	sub	x20, x2, x20
  406ab0:	b	406968 <__fxstatat@plt+0x4828>
  406ab4:	ldr	q0, [sp, #144]
  406ab8:	mov	w0, w27
  406abc:	bl	406548 <__fxstatat@plt+0x4408>
  406ac0:	str	q0, [sp, #144]
  406ac4:	b	406938 <__fxstatat@plt+0x47f8>
  406ac8:	and	w22, w21, #0x10
  406acc:	mov	w1, #0x0                   	// #0
  406ad0:	mov	w3, #0x0                   	// #0
  406ad4:	tbnz	w21, #4, 40689c <__fxstatat@plt+0x475c>
  406ad8:	mov	w19, #0xffffffff            	// #-1
  406adc:	b	4068b0 <__fxstatat@plt+0x4770>
  406ae0:	and	x0, x4, #0x1
  406ae4:	add	x1, x0, w1, sxtw
  406ae8:	cmp	x1, #0x0
  406aec:	cinc	w1, w3, ne  // ne = any
  406af0:	cmp	w1, #0x5
  406af4:	b.gt	4068cc <__fxstatat@plt+0x478c>
  406af8:	b	4068e0 <__fxstatat@plt+0x47a0>
  406afc:	ldr	x0, [sp, #136]
  406b00:	cmp	x0, #0x1
  406b04:	b.ls	406cec <__fxstatat@plt+0x4bac>  // b.plast
  406b08:	ldr	w26, [sp, #168]
  406b0c:	mov	w19, #0x1                   	// #1
  406b10:	mov	x0, #0x1                   	// #1
  406b14:	nop
  406b18:	ldr	x1, [sp, #136]
  406b1c:	mul	x0, x0, x26
  406b20:	cmp	x1, x0
  406b24:	b.ls	406b34 <__fxstatat@plt+0x49f4>  // b.plast
  406b28:	add	w19, w19, #0x1
  406b2c:	cmp	w19, #0x8
  406b30:	b.ne	406b18 <__fxstatat@plt+0x49d8>  // b.any
  406b34:	and	w0, w21, #0x100
  406b38:	tbz	w21, #6, 406b50 <__fxstatat@plt+0x4a10>
  406b3c:	add	x1, x23, #0x288
  406b40:	str	x1, [sp, #160]
  406b44:	mov	w1, #0x20                  	// #32
  406b48:	strb	w1, [x23, #647]
  406b4c:	cbz	w19, 406d38 <__fxstatat@plt+0x4bf8>
  406b50:	ldr	w3, [sp, #172]
  406b54:	cmp	w3, #0x0
  406b58:	ccmp	w19, #0x1, #0x0, eq  // eq = none
  406b5c:	b.eq	406c3c <__fxstatat@plt+0x4afc>  // b.none
  406b60:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  406b64:	add	x2, x2, #0x3c0
  406b68:	ldr	x1, [sp, #160]
  406b6c:	ldrb	w2, [x2, w19, sxtw]
  406b70:	strb	w2, [x1], #1
  406b74:	cbz	w0, 406c4c <__fxstatat@plt+0x4b0c>
  406b78:	cbnz	w3, 406be4 <__fxstatat@plt+0x4aa4>
  406b7c:	mov	w0, #0x42                  	// #66
  406b80:	strb	w0, [x1], #1
  406b84:	str	x1, [sp, #160]
  406b88:	b	406828 <__fxstatat@plt+0x46e8>
  406b8c:	mov	w1, w27
  406b90:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  406b94:	add	x3, x3, #0x348
  406b98:	mov	x2, #0xffffffffffffffff    	// #-1
  406b9c:	mov	x0, x23
  406ba0:	bl	401c40 <__sprintf_chk@plt>
  406ba4:	mov	x0, x23
  406ba8:	bl	401c30 <strlen@plt>
  406bac:	mov	x2, x0
  406bb0:	cmp	x0, x28
  406bb4:	b.ls	406a98 <__fxstatat@plt+0x4958>  // b.plast
  406bb8:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406bbc:	add	x0, x0, #0x3b0
  406bc0:	ldr	q0, [sp, #96]
  406bc4:	ldr	q1, [x0]
  406bc8:	bl	40c478 <__fxstatat@plt+0xa338>
  406bcc:	b	4067bc <__fxstatat@plt+0x467c>
  406bd0:	tbz	w21, #6, 406b4c <__fxstatat@plt+0x4a0c>
  406bd4:	b	406b3c <__fxstatat@plt+0x49fc>
  406bd8:	cset	w2, cc  // cc = lo, ul, last
  406bdc:	add	w1, w2, #0x2
  406be0:	b	406894 <__fxstatat@plt+0x4754>
  406be4:	ldr	x2, [sp, #160]
  406be8:	mov	w0, #0x69                  	// #105
  406bec:	add	x1, x2, #0x2
  406bf0:	strb	w0, [x2, #1]
  406bf4:	b	406b7c <__fxstatat@plt+0x4a3c>
  406bf8:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406bfc:	add	x0, x0, #0x3b0
  406c00:	ldr	q0, [sp, #96]
  406c04:	ldr	q1, [x0]
  406c08:	bl	40c478 <__fxstatat@plt+0xa338>
  406c0c:	cmp	w27, #0x1
  406c10:	b.ne	406798 <__fxstatat@plt+0x4658>  // b.any
  406c14:	b	4067bc <__fxstatat@plt+0x467c>
  406c18:	cmp	w19, #0x8
  406c1c:	b.eq	4068e0 <__fxstatat@plt+0x47a0>  // b.none
  406c20:	add	w19, w19, #0x1
  406c24:	tbz	w21, #3, 406d08 <__fxstatat@plt+0x4bc8>
  406c28:	mov	w0, #0x31                  	// #49
  406c2c:	sturb	w0, [x20, #-1]
  406c30:	sub	x27, x20, #0x1
  406c34:	tbz	w21, #2, 406810 <__fxstatat@plt+0x46d0>
  406c38:	b	406984 <__fxstatat@plt+0x4844>
  406c3c:	ldr	x1, [sp, #160]
  406c40:	mov	w2, #0x6b                  	// #107
  406c44:	strb	w2, [x1], #1
  406c48:	cbnz	w0, 406b7c <__fxstatat@plt+0x4a3c>
  406c4c:	str	x1, [sp, #160]
  406c50:	b	406828 <__fxstatat@plt+0x46e8>
  406c54:	cmp	x2, #0x9
  406c58:	b.hi	4068b0 <__fxstatat@plt+0x4770>  // b.pmore
  406c5c:	cmp	w27, #0x1
  406c60:	b.eq	406cd8 <__fxstatat@plt+0x4b98>  // b.none
  406c64:	cmp	w27, #0x0
  406c68:	cset	w0, eq  // eq = none
  406c6c:	cmp	w1, #0x0
  406c70:	cset	w3, gt
  406c74:	and	w0, w0, w3
  406c78:	cbnz	w0, 406cc4 <__fxstatat@plt+0x4b84>
  406c7c:	cbnz	w7, 406d44 <__fxstatat@plt+0x4c04>
  406c80:	ldr	x20, [sp, #160]
  406c84:	tbnz	w21, #3, 406cb4 <__fxstatat@plt+0x4b74>
  406c88:	mov	w0, #0x30                  	// #48
  406c8c:	add	x20, x23, #0x286
  406c90:	strb	w0, [x23, #646]
  406c94:	sub	x20, x20, x26
  406c98:	mov	x1, x28
  406c9c:	mov	x2, x26
  406ca0:	mov	x0, x20
  406ca4:	str	x4, [sp, #96]
  406ca8:	bl	401bf0 <memcpy@plt>
  406cac:	ldr	x4, [sp, #96]
  406cb0:	mov	w1, #0x0                   	// #0
  406cb4:	cmp	w27, #0x1
  406cb8:	b.eq	4068e0 <__fxstatat@plt+0x47a0>  // b.none
  406cbc:	mov	w3, #0x0                   	// #0
  406cc0:	b	4068bc <__fxstatat@plt+0x477c>
  406cc4:	cmp	w7, #0x9
  406cc8:	b.eq	406cf4 <__fxstatat@plt+0x4bb4>  // b.none
  406ccc:	add	w0, w7, #0x31
  406cd0:	and	w0, w0, #0xff
  406cd4:	b	406c8c <__fxstatat@plt+0x4b4c>
  406cd8:	and	w0, w7, #0x1
  406cdc:	add	w0, w0, w1
  406ce0:	cmp	w0, #0x2
  406ce4:	cset	w0, gt
  406ce8:	b	406c78 <__fxstatat@plt+0x4b38>
  406cec:	mov	w19, #0x0                   	// #0
  406cf0:	b	40681c <__fxstatat@plt+0x46dc>
  406cf4:	cmp	x2, #0x9
  406cf8:	add	x4, x2, #0x1
  406cfc:	b.eq	406d2c <__fxstatat@plt+0x4bec>  // b.none
  406d00:	mov	w1, #0x0                   	// #0
  406d04:	b	406c80 <__fxstatat@plt+0x4b40>
  406d08:	mvn	x0, x26
  406d0c:	mov	w1, #0x30                  	// #48
  406d10:	sturb	w1, [x20, #-1]
  406d14:	add	x20, x20, x0
  406d18:	mov	x1, x28
  406d1c:	mov	x2, x26
  406d20:	mov	x0, x20
  406d24:	bl	401bf0 <memcpy@plt>
  406d28:	b	406c28 <__fxstatat@plt+0x4ae8>
  406d2c:	mov	w1, #0x0                   	// #0
  406d30:	ldr	x20, [sp, #160]
  406d34:	b	406cb4 <__fxstatat@plt+0x4b74>
  406d38:	ldr	x1, [sp, #160]
  406d3c:	cbnz	w0, 406b7c <__fxstatat@plt+0x4a3c>
  406d40:	b	406828 <__fxstatat@plt+0x46e8>
  406d44:	add	w0, w7, #0x30
  406d48:	and	w0, w0, #0xff
  406d4c:	b	406c8c <__fxstatat@plt+0x4b4c>
  406d50:	stp	x29, x30, [sp, #-80]!
  406d54:	mov	x29, sp
  406d58:	stp	x19, x20, [sp, #16]
  406d5c:	mov	x19, x0
  406d60:	mov	x20, x2
  406d64:	stp	x21, x22, [sp, #32]
  406d68:	mov	x21, x1
  406d6c:	cbz	x0, 406eac <__fxstatat@plt+0x4d6c>
  406d70:	str	x23, [sp, #48]
  406d74:	mov	w23, #0x0                   	// #0
  406d78:	ldrb	w0, [x19]
  406d7c:	cmp	w0, #0x27
  406d80:	b.ne	406d8c <__fxstatat@plt+0x4c4c>  // b.any
  406d84:	add	x19, x19, #0x1
  406d88:	mov	w23, #0x4                   	// #4
  406d8c:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  406d90:	add	x22, x3, #0x3c0
  406d94:	add	x2, x22, #0x10
  406d98:	add	x1, x22, #0x18
  406d9c:	mov	x0, x19
  406da0:	mov	x3, #0x4                   	// #4
  406da4:	bl	40af48 <__fxstatat@plt+0x8e08>
  406da8:	tbnz	w0, #31, 406ddc <__fxstatat@plt+0x4c9c>
  406dac:	add	x3, x22, w0, sxtw #2
  406db0:	mov	x0, #0x1                   	// #1
  406db4:	ldr	w1, [x3, #16]
  406db8:	orr	w1, w23, w1
  406dbc:	ldr	x23, [sp, #48]
  406dc0:	str	x0, [x20]
  406dc4:	mov	w0, #0x0                   	// #0
  406dc8:	str	w1, [x21]
  406dcc:	ldp	x19, x20, [sp, #16]
  406dd0:	ldp	x21, x22, [sp, #32]
  406dd4:	ldp	x29, x30, [sp], #80
  406dd8:	ret
  406ddc:	adrp	x4, 40e000 <__fxstatat@plt+0xbec0>
  406de0:	mov	x3, x20
  406de4:	add	x4, x4, #0x370
  406de8:	add	x1, sp, #0x48
  406dec:	mov	x0, x19
  406df0:	mov	w2, #0x0                   	// #0
  406df4:	bl	409b98 <__fxstatat@plt+0x7a58>
  406df8:	cbnz	w0, 406e68 <__fxstatat@plt+0x4d28>
  406dfc:	ldrb	w1, [x19]
  406e00:	sub	w1, w1, #0x30
  406e04:	and	w1, w1, #0xff
  406e08:	cmp	w1, #0x9
  406e0c:	b.ls	406e48 <__fxstatat@plt+0x4d08>  // b.plast
  406e10:	ldr	x1, [sp, #72]
  406e14:	b	406e2c <__fxstatat@plt+0x4cec>
  406e18:	ldrb	w3, [x19, #1]!
  406e1c:	sub	w3, w3, #0x30
  406e20:	and	w3, w3, #0xff
  406e24:	cmp	w3, #0x9
  406e28:	b.ls	406e48 <__fxstatat@plt+0x4d08>  // b.plast
  406e2c:	cmp	x1, x19
  406e30:	b.ne	406e18 <__fxstatat@plt+0x4cd8>  // b.any
  406e34:	ldurb	w2, [x1, #-1]
  406e38:	cmp	w2, #0x42
  406e3c:	b.eq	406ef8 <__fxstatat@plt+0x4db8>  // b.none
  406e40:	orr	w23, w23, #0x80
  406e44:	orr	w23, w23, #0x20
  406e48:	ldr	x1, [x20]
  406e4c:	str	w23, [x21]
  406e50:	cbz	x1, 406e74 <__fxstatat@plt+0x4d34>
  406e54:	ldp	x19, x20, [sp, #16]
  406e58:	ldp	x21, x22, [sp, #32]
  406e5c:	ldr	x23, [sp, #48]
  406e60:	ldp	x29, x30, [sp], #80
  406e64:	ret
  406e68:	ldr	x1, [x20]
  406e6c:	str	wzr, [x21]
  406e70:	cbnz	x1, 406e54 <__fxstatat@plt+0x4d14>
  406e74:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  406e78:	add	x0, x0, #0xc48
  406e7c:	bl	402100 <getenv@plt>
  406e80:	cmp	x0, #0x0
  406e84:	mov	x2, #0x400                 	// #1024
  406e88:	mov	x1, #0x200                 	// #512
  406e8c:	csel	x1, x1, x2, ne  // ne = any
  406e90:	mov	w0, #0x4                   	// #4
  406e94:	ldr	x23, [sp, #48]
  406e98:	str	x1, [x20]
  406e9c:	ldp	x19, x20, [sp, #16]
  406ea0:	ldp	x21, x22, [sp, #32]
  406ea4:	ldp	x29, x30, [sp], #80
  406ea8:	ret
  406eac:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406eb0:	add	x0, x0, #0x350
  406eb4:	bl	402100 <getenv@plt>
  406eb8:	mov	x19, x0
  406ebc:	cbnz	x0, 406d70 <__fxstatat@plt+0x4c30>
  406ec0:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  406ec4:	add	x0, x0, #0x360
  406ec8:	bl	402100 <getenv@plt>
  406ecc:	mov	x19, x0
  406ed0:	cbnz	x0, 406d70 <__fxstatat@plt+0x4c30>
  406ed4:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  406ed8:	add	x0, x0, #0xc48
  406edc:	bl	402100 <getenv@plt>
  406ee0:	cbz	x0, 406f0c <__fxstatat@plt+0x4dcc>
  406ee4:	mov	x0, #0x200                 	// #512
  406ee8:	str	x0, [x20]
  406eec:	mov	w0, #0x0                   	// #0
  406ef0:	str	wzr, [x21]
  406ef4:	b	406dcc <__fxstatat@plt+0x4c8c>
  406ef8:	ldurb	w1, [x1, #-2]
  406efc:	orr	w23, w23, #0x180
  406f00:	cmp	w1, #0x69
  406f04:	b.ne	406e48 <__fxstatat@plt+0x4d08>  // b.any
  406f08:	b	406e44 <__fxstatat@plt+0x4d04>
  406f0c:	mov	x0, #0x400                 	// #1024
  406f10:	str	x0, [x20]
  406f14:	mov	w0, #0x0                   	// #0
  406f18:	str	wzr, [x21]
  406f1c:	b	406dcc <__fxstatat@plt+0x4c8c>
  406f20:	mov	x3, x0
  406f24:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  406f28:	add	x0, x1, #0x14
  406f2c:	movk	x4, #0xcccd
  406f30:	strb	wzr, [x1, #20]
  406f34:	nop
  406f38:	umulh	x2, x3, x4
  406f3c:	cmp	x3, #0x9
  406f40:	lsr	x2, x2, #3
  406f44:	add	x1, x2, x2, lsl #2
  406f48:	sub	x1, x3, x1, lsl #1
  406f4c:	mov	x3, x2
  406f50:	add	w1, w1, #0x30
  406f54:	strb	w1, [x0, #-1]!
  406f58:	b.hi	406f38 <__fxstatat@plt+0x4df8>  // b.pmore
  406f5c:	ret
  406f60:	stp	x29, x30, [sp, #-112]!
  406f64:	mov	x29, sp
  406f68:	stp	x19, x20, [sp, #16]
  406f6c:	mov	x20, x1
  406f70:	mov	x19, x2
  406f74:	stp	x21, x22, [sp, #32]
  406f78:	mov	x22, x3
  406f7c:	mov	w21, w5
  406f80:	stp	x23, x24, [sp, #48]
  406f84:	mov	w23, w4
  406f88:	stp	x25, x26, [sp, #64]
  406f8c:	mov	x26, x0
  406f90:	stp	x27, x28, [sp, #80]
  406f94:	bl	401c30 <strlen@plt>
  406f98:	mov	x27, x0
  406f9c:	tbz	w21, #1, 4070cc <__fxstatat@plt+0x4f8c>
  406fa0:	mov	x28, x27
  406fa4:	mov	x25, #0x0                   	// #0
  406fa8:	mov	x24, #0x0                   	// #0
  406fac:	ldr	x0, [x22]
  406fb0:	cmp	x0, x28
  406fb4:	b.cs	4070a8 <__fxstatat@plt+0x4f68>  // b.hs, b.nlast
  406fb8:	mov	x27, x0
  406fbc:	mov	x1, #0x0                   	// #0
  406fc0:	str	x0, [x22]
  406fc4:	cbz	w23, 4070c0 <__fxstatat@plt+0x4f80>
  406fc8:	cmp	w23, #0x1
  406fcc:	mov	x22, #0x0                   	// #0
  406fd0:	b.eq	406fe0 <__fxstatat@plt+0x4ea0>  // b.none
  406fd4:	lsr	x22, x1, #1
  406fd8:	and	x1, x1, #0x1
  406fdc:	add	x1, x1, x22
  406fe0:	add	x23, x1, x27
  406fe4:	tbz	w21, #2, 406ff0 <__fxstatat@plt+0x4eb0>
  406fe8:	mov	x23, x27
  406fec:	mov	x1, #0x0                   	// #0
  406ff0:	tst	x21, #0x8
  406ff4:	csel	x22, x22, xzr, eq  // eq = none
  406ff8:	cbz	x19, 407070 <__fxstatat@plt+0x4f30>
  406ffc:	sub	x19, x19, #0x1
  407000:	cmp	x1, #0x0
  407004:	add	x19, x20, x19
  407008:	mov	x0, x20
  40700c:	ccmp	x20, x19, #0x2, ne  // ne = any
  407010:	b.cs	40702c <__fxstatat@plt+0x4eec>  // b.hs, b.nlast
  407014:	mov	w3, #0x20                  	// #32
  407018:	strb	w3, [x0], #1
  40701c:	sub	x2, x20, x0
  407020:	cmn	x2, x1
  407024:	ccmp	x19, x0, #0x0, ne  // ne = any
  407028:	b.hi	407018 <__fxstatat@plt+0x4ed8>  // b.pmore
  40702c:	sub	x2, x19, x0
  407030:	strb	wzr, [x0]
  407034:	cmp	x2, x27
  407038:	mov	x1, x26
  40703c:	csel	x2, x2, x27, ls  // ls = plast
  407040:	bl	401f90 <mempcpy@plt>
  407044:	mov	x1, x0
  407048:	cmp	x22, #0x0
  40704c:	ccmp	x19, x0, #0x0, ne  // ne = any
  407050:	b.ls	40706c <__fxstatat@plt+0x4f2c>  // b.plast
  407054:	mov	w3, #0x20                  	// #32
  407058:	strb	w3, [x1], #1
  40705c:	sub	x2, x22, x1
  407060:	cmn	x0, x2
  407064:	ccmp	x19, x1, #0x0, ne  // ne = any
  407068:	b.hi	407058 <__fxstatat@plt+0x4f18>  // b.pmore
  40706c:	strb	wzr, [x1]
  407070:	add	x22, x22, x23
  407074:	mov	x0, x25
  407078:	bl	401f60 <free@plt>
  40707c:	mov	x0, x24
  407080:	bl	401f60 <free@plt>
  407084:	mov	x0, x22
  407088:	ldp	x19, x20, [sp, #16]
  40708c:	ldp	x21, x22, [sp, #32]
  407090:	ldp	x23, x24, [sp, #48]
  407094:	ldp	x25, x26, [sp, #64]
  407098:	ldp	x27, x28, [sp, #80]
  40709c:	ldp	x29, x30, [sp], #112
  4070a0:	ret
  4070a4:	mov	x24, #0x0                   	// #0
  4070a8:	cmp	x28, x0
  4070ac:	b.cs	40724c <__fxstatat@plt+0x510c>  // b.hs, b.nlast
  4070b0:	sub	x1, x0, x28
  4070b4:	mov	x0, x28
  4070b8:	str	x0, [x22]
  4070bc:	cbnz	w23, 406fc8 <__fxstatat@plt+0x4e88>
  4070c0:	mov	x22, x1
  4070c4:	mov	x1, #0x0                   	// #0
  4070c8:	b	406fe0 <__fxstatat@plt+0x4ea0>
  4070cc:	bl	401f80 <__ctype_get_mb_cur_max@plt>
  4070d0:	cmp	x0, #0x1
  4070d4:	b.ls	406fa0 <__fxstatat@plt+0x4e60>  // b.plast
  4070d8:	mov	x1, x26
  4070dc:	mov	x2, #0x0                   	// #0
  4070e0:	mov	x0, #0x0                   	// #0
  4070e4:	bl	401c50 <mbstowcs@plt>
  4070e8:	cmn	x0, #0x1
  4070ec:	b.ne	407104 <__fxstatat@plt+0x4fc4>  // b.any
  4070f0:	tbnz	w21, #0, 406fa0 <__fxstatat@plt+0x4e60>
  4070f4:	mov	x25, #0x0                   	// #0
  4070f8:	mov	x24, #0x0                   	// #0
  4070fc:	mov	x22, #0xffffffffffffffff    	// #-1
  407100:	b	407074 <__fxstatat@plt+0x4f34>
  407104:	add	x28, x0, #0x1
  407108:	lsl	x24, x28, #2
  40710c:	mov	x0, x24
  407110:	bl	401d50 <malloc@plt>
  407114:	mov	x25, x0
  407118:	cbz	x0, 407214 <__fxstatat@plt+0x50d4>
  40711c:	mov	x2, x28
  407120:	mov	x1, x26
  407124:	bl	401c50 <mbstowcs@plt>
  407128:	cbz	x0, 407218 <__fxstatat@plt+0x50d8>
  40712c:	add	x24, x25, x24
  407130:	stur	wzr, [x24, #-4]
  407134:	ldr	w0, [x25]
  407138:	cbz	w0, 407224 <__fxstatat@plt+0x50e4>
  40713c:	mov	x24, x25
  407140:	str	wzr, [sp, #104]
  407144:	nop
  407148:	bl	4020b0 <iswprint@plt>
  40714c:	cbnz	w0, 407160 <__fxstatat@plt+0x5020>
  407150:	mov	w0, #0x1                   	// #1
  407154:	str	w0, [sp, #104]
  407158:	mov	w0, #0xfffd                	// #65533
  40715c:	str	w0, [x24]
  407160:	ldr	w0, [x24, #4]!
  407164:	cbnz	w0, 407148 <__fxstatat@plt+0x5008>
  407168:	mov	x1, x28
  40716c:	mov	x0, x25
  407170:	bl	401d80 <wcswidth@plt>
  407174:	sxtw	x28, w0
  407178:	ldr	w0, [sp, #104]
  40717c:	cbz	w0, 407234 <__fxstatat@plt+0x50f4>
  407180:	mov	x1, x25
  407184:	mov	x2, #0x0                   	// #0
  407188:	mov	x0, #0x0                   	// #0
  40718c:	bl	402040 <wcstombs@plt>
  407190:	add	x0, x0, #0x1
  407194:	str	x0, [sp, #104]
  407198:	ldr	x0, [sp, #104]
  40719c:	bl	401d50 <malloc@plt>
  4071a0:	mov	x24, x0
  4071a4:	cbz	x0, 407258 <__fxstatat@plt+0x5118>
  4071a8:	ldr	w0, [x25]
  4071ac:	mov	x27, x25
  4071b0:	mov	x28, #0x0                   	// #0
  4071b4:	ldr	x26, [x22]
  4071b8:	cbnz	w0, 4071cc <__fxstatat@plt+0x508c>
  4071bc:	b	4071f4 <__fxstatat@plt+0x50b4>
  4071c0:	ldr	w0, [x27, #4]!
  4071c4:	mov	x28, x1
  4071c8:	cbz	w0, 4071f4 <__fxstatat@plt+0x50b4>
  4071cc:	bl	401d60 <wcwidth@plt>
  4071d0:	sxtw	x1, w0
  4071d4:	cmn	w0, #0x1
  4071d8:	b.ne	4071e8 <__fxstatat@plt+0x50a8>  // b.any
  4071dc:	mov	w0, #0xfffd                	// #65533
  4071e0:	mov	x1, #0x1                   	// #1
  4071e4:	str	w0, [x27]
  4071e8:	add	x1, x1, x28
  4071ec:	cmp	x26, x1
  4071f0:	b.cs	4071c0 <__fxstatat@plt+0x5080>  // b.hs, b.nlast
  4071f4:	ldr	x2, [sp, #104]
  4071f8:	str	wzr, [x27]
  4071fc:	mov	x1, x25
  407200:	mov	x0, x24
  407204:	mov	x26, x24
  407208:	bl	402040 <wcstombs@plt>
  40720c:	mov	x27, x0
  407210:	b	406fac <__fxstatat@plt+0x4e6c>
  407214:	tbz	w21, #0, 4070f4 <__fxstatat@plt+0x4fb4>
  407218:	mov	x28, x27
  40721c:	mov	x24, #0x0                   	// #0
  407220:	b	406fac <__fxstatat@plt+0x4e6c>
  407224:	mov	x1, x28
  407228:	mov	x0, x25
  40722c:	bl	401d80 <wcswidth@plt>
  407230:	sxtw	x28, w0
  407234:	ldr	x0, [x22]
  407238:	cmp	x0, x28
  40723c:	b.cs	4070a4 <__fxstatat@plt+0x4f64>  // b.hs, b.nlast
  407240:	add	x0, x27, #0x1
  407244:	str	x0, [sp, #104]
  407248:	b	407198 <__fxstatat@plt+0x5058>
  40724c:	mov	x0, x28
  407250:	mov	x1, #0x0                   	// #0
  407254:	b	406fc0 <__fxstatat@plt+0x4e80>
  407258:	tbnz	w21, #0, 406fac <__fxstatat@plt+0x4e6c>
  40725c:	mov	x22, #0xffffffffffffffff    	// #-1
  407260:	b	407074 <__fxstatat@plt+0x4f34>
  407264:	nop
  407268:	stp	x29, x30, [sp, #-80]!
  40726c:	mov	x29, sp
  407270:	str	x25, [sp, #64]
  407274:	ldr	x25, [x1]
  407278:	stp	x21, x22, [sp, #32]
  40727c:	mov	x21, x1
  407280:	mov	w22, w3
  407284:	stp	x23, x24, [sp, #48]
  407288:	mov	x24, x0
  40728c:	mov	w23, w2
  407290:	mov	x0, x25
  407294:	stp	x19, x20, [sp, #16]
  407298:	mov	x19, #0x0                   	// #0
  40729c:	nop
  4072a0:	add	x20, x0, #0x1
  4072a4:	mov	x1, x20
  4072a8:	mov	x0, x19
  4072ac:	bl	401e30 <realloc@plt>
  4072b0:	mov	x1, x0
  4072b4:	mov	x6, x19
  4072b8:	mov	w5, w22
  4072bc:	mov	w4, w23
  4072c0:	mov	x3, x21
  4072c4:	mov	x2, x20
  4072c8:	mov	x0, x24
  4072cc:	mov	x19, x1
  4072d0:	cbz	x1, 407330 <__fxstatat@plt+0x51f0>
  4072d4:	str	x25, [x21]
  4072d8:	bl	406f60 <__fxstatat@plt+0x4e20>
  4072dc:	cmn	x0, #0x1
  4072e0:	b.eq	407308 <__fxstatat@plt+0x51c8>  // b.none
  4072e4:	cmp	x20, x0
  4072e8:	b.ls	4072a0 <__fxstatat@plt+0x5160>  // b.plast
  4072ec:	mov	x0, x19
  4072f0:	ldp	x19, x20, [sp, #16]
  4072f4:	ldp	x21, x22, [sp, #32]
  4072f8:	ldp	x23, x24, [sp, #48]
  4072fc:	ldr	x25, [sp, #64]
  407300:	ldp	x29, x30, [sp], #80
  407304:	ret
  407308:	mov	x0, x19
  40730c:	mov	x19, #0x0                   	// #0
  407310:	bl	401f60 <free@plt>
  407314:	mov	x0, x19
  407318:	ldp	x19, x20, [sp, #16]
  40731c:	ldp	x21, x22, [sp, #32]
  407320:	ldp	x23, x24, [sp, #48]
  407324:	ldr	x25, [sp, #64]
  407328:	ldp	x29, x30, [sp], #80
  40732c:	ret
  407330:	mov	x0, x6
  407334:	bl	401f60 <free@plt>
  407338:	b	4072ec <__fxstatat@plt+0x51ac>
  40733c:	nop
  407340:	stp	x29, x30, [sp, #-96]!
  407344:	mov	x29, sp
  407348:	stp	x19, x20, [sp, #16]
  40734c:	add	x20, x0, x1
  407350:	stp	x21, x22, [sp, #32]
  407354:	mov	w22, w2
  407358:	stp	x23, x24, [sp, #48]
  40735c:	mov	x24, x0
  407360:	bl	401f80 <__ctype_get_mb_cur_max@plt>
  407364:	cmp	x0, #0x1
  407368:	b.ls	40749c <__fxstatat@plt+0x535c>  // b.plast
  40736c:	cmp	x24, x20
  407370:	b.cs	407520 <__fxstatat@plt+0x53e0>  // b.hs, b.nlast
  407374:	and	w23, w22, #0x2
  407378:	mov	w19, #0x0                   	// #0
  40737c:	mov	x21, #0x1                   	// #1
  407380:	stp	x25, x26, [sp, #64]
  407384:	nop
  407388:	ldrb	w3, [x24]
  40738c:	cmp	w3, #0x5f
  407390:	b.hi	407488 <__fxstatat@plt+0x5348>  // b.pmore
  407394:	cmp	w3, #0x40
  407398:	b.hi	40745c <__fxstatat@plt+0x531c>  // b.pmore
  40739c:	cmp	w3, #0x23
  4073a0:	b.hi	40744c <__fxstatat@plt+0x530c>  // b.pmore
  4073a4:	cmp	w3, #0x1f
  4073a8:	b.hi	40745c <__fxstatat@plt+0x531c>  // b.pmore
  4073ac:	mov	w26, #0x7fffffff            	// #2147483647
  4073b0:	str	xzr, [sp, #88]
  4073b4:	b	4073d4 <__fxstatat@plt+0x5294>
  4073b8:	cmp	w1, w0
  4073bc:	b.lt	40742c <__fxstatat@plt+0x52ec>  // b.tstop
  4073c0:	add	w19, w19, w0
  4073c4:	add	x24, x24, x25
  4073c8:	add	x0, sp, #0x58
  4073cc:	bl	401ea0 <mbsinit@plt>
  4073d0:	cbnz	w0, 407464 <__fxstatat@plt+0x5324>
  4073d4:	add	x3, sp, #0x58
  4073d8:	sub	x2, x20, x24
  4073dc:	mov	x1, x24
  4073e0:	add	x0, sp, #0x54
  4073e4:	bl	40a5b8 <__fxstatat@plt+0x8478>
  4073e8:	cmn	x0, #0x1
  4073ec:	b.eq	4074ec <__fxstatat@plt+0x53ac>  // b.none
  4073f0:	cmn	x0, #0x2
  4073f4:	b.eq	407510 <__fxstatat@plt+0x53d0>  // b.none
  4073f8:	cmp	x0, #0x0
  4073fc:	csel	x25, x0, x21, ne  // ne = any
  407400:	ldr	w0, [sp, #84]
  407404:	bl	401d60 <wcwidth@plt>
  407408:	sub	w1, w26, w19
  40740c:	tbz	w0, #31, 4073b8 <__fxstatat@plt+0x5278>
  407410:	cbnz	w23, 4074f0 <__fxstatat@plt+0x53b0>
  407414:	ldr	w0, [sp, #84]
  407418:	bl	401cb0 <iswcntrl@plt>
  40741c:	cbnz	w0, 4073c4 <__fxstatat@plt+0x5284>
  407420:	cmp	w19, w26
  407424:	add	w19, w19, #0x1
  407428:	b.ne	4073c4 <__fxstatat@plt+0x5284>  // b.any
  40742c:	ldp	x25, x26, [sp, #64]
  407430:	mov	w19, #0x7fffffff            	// #2147483647
  407434:	mov	w0, w19
  407438:	ldp	x19, x20, [sp, #16]
  40743c:	ldp	x21, x22, [sp, #32]
  407440:	ldp	x23, x24, [sp, #48]
  407444:	ldp	x29, x30, [sp], #96
  407448:	ret
  40744c:	sub	w3, w3, #0x25
  407450:	and	w3, w3, #0xff
  407454:	cmp	w3, #0x1a
  407458:	b.hi	4073ac <__fxstatat@plt+0x526c>  // b.pmore
  40745c:	add	x24, x24, #0x1
  407460:	add	w19, w19, #0x1
  407464:	cmp	x24, x20
  407468:	b.cc	407388 <__fxstatat@plt+0x5248>  // b.lo, b.ul, b.last
  40746c:	mov	w0, w19
  407470:	ldp	x19, x20, [sp, #16]
  407474:	ldp	x21, x22, [sp, #32]
  407478:	ldp	x23, x24, [sp, #48]
  40747c:	ldp	x25, x26, [sp, #64]
  407480:	ldp	x29, x30, [sp], #96
  407484:	ret
  407488:	sub	w3, w3, #0x61
  40748c:	and	w3, w3, #0xff
  407490:	cmp	w3, #0x1d
  407494:	b.ls	40745c <__fxstatat@plt+0x531c>  // b.plast
  407498:	b	4073ac <__fxstatat@plt+0x526c>
  40749c:	cmp	x24, x20
  4074a0:	b.cs	407520 <__fxstatat@plt+0x53e0>  // b.hs, b.nlast
  4074a4:	bl	401f30 <__ctype_b_loc@plt>
  4074a8:	and	w22, w22, #0x2
  4074ac:	mov	w19, #0x0                   	// #0
  4074b0:	mov	w2, #0x7fffffff            	// #2147483647
  4074b4:	ldr	x1, [x0]
  4074b8:	b	4074d4 <__fxstatat@plt+0x5394>
  4074bc:	tbnz	w0, #1, 4074cc <__fxstatat@plt+0x538c>
  4074c0:	cmp	w19, w2
  4074c4:	b.eq	407434 <__fxstatat@plt+0x52f4>  // b.none
  4074c8:	add	w19, w19, #0x1
  4074cc:	cmp	x20, x24
  4074d0:	b.eq	407434 <__fxstatat@plt+0x52f4>  // b.none
  4074d4:	ldrb	w0, [x24], #1
  4074d8:	ldrh	w0, [x1, x0, lsl #1]
  4074dc:	tbnz	w0, #14, 4074c0 <__fxstatat@plt+0x5380>
  4074e0:	cbz	w22, 4074bc <__fxstatat@plt+0x537c>
  4074e4:	mov	w19, #0xffffffff            	// #-1
  4074e8:	b	407434 <__fxstatat@plt+0x52f4>
  4074ec:	tbz	w22, #0, 40745c <__fxstatat@plt+0x531c>
  4074f0:	mov	w19, #0xffffffff            	// #-1
  4074f4:	mov	w0, w19
  4074f8:	ldp	x19, x20, [sp, #16]
  4074fc:	ldp	x21, x22, [sp, #32]
  407500:	ldp	x23, x24, [sp, #48]
  407504:	ldp	x25, x26, [sp, #64]
  407508:	ldp	x29, x30, [sp], #96
  40750c:	ret
  407510:	tbnz	w22, #0, 4074f0 <__fxstatat@plt+0x53b0>
  407514:	add	w19, w19, #0x1
  407518:	mov	x24, x20
  40751c:	b	407464 <__fxstatat@plt+0x5324>
  407520:	mov	w19, #0x0                   	// #0
  407524:	b	407434 <__fxstatat@plt+0x52f4>
  407528:	stp	x29, x30, [sp, #-32]!
  40752c:	mov	x29, sp
  407530:	stp	x19, x20, [sp, #16]
  407534:	mov	w20, w1
  407538:	mov	x19, x0
  40753c:	bl	401c30 <strlen@plt>
  407540:	mov	x1, x0
  407544:	mov	w2, w20
  407548:	mov	x0, x19
  40754c:	ldp	x19, x20, [sp, #16]
  407550:	ldp	x29, x30, [sp], #32
  407554:	b	407340 <__fxstatat@plt+0x5200>
  407558:	stp	x29, x30, [sp, #-48]!
  40755c:	mov	x29, sp
  407560:	stp	x19, x20, [sp, #16]
  407564:	cbz	x0, 40763c <__fxstatat@plt+0x54fc>
  407568:	mov	x19, x0
  40756c:	mov	w1, #0x2f                  	// #47
  407570:	bl	401e60 <strrchr@plt>
  407574:	mov	x20, x0
  407578:	cbz	x0, 4075dc <__fxstatat@plt+0x549c>
  40757c:	str	x21, [sp, #32]
  407580:	add	x21, x0, #0x1
  407584:	sub	x0, x21, x19
  407588:	cmp	x0, #0x6
  40758c:	b.le	4075f8 <__fxstatat@plt+0x54b8>
  407590:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  407594:	sub	x0, x20, #0x6
  407598:	add	x1, x1, #0x428
  40759c:	mov	x2, #0x7                   	// #7
  4075a0:	bl	401d90 <strncmp@plt>
  4075a4:	cbnz	w0, 4075f8 <__fxstatat@plt+0x54b8>
  4075a8:	ldrb	w0, [x20, #1]
  4075ac:	cmp	w0, #0x6c
  4075b0:	b.ne	407618 <__fxstatat@plt+0x54d8>  // b.any
  4075b4:	ldrb	w0, [x21, #1]
  4075b8:	cmp	w0, #0x74
  4075bc:	b.ne	407618 <__fxstatat@plt+0x54d8>  // b.any
  4075c0:	ldrb	w0, [x21, #2]
  4075c4:	cmp	w0, #0x2d
  4075c8:	b.ne	407618 <__fxstatat@plt+0x54d8>  // b.any
  4075cc:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4075d0:	add	x19, x20, #0x4
  4075d4:	ldr	x21, [sp, #32]
  4075d8:	str	x19, [x0, #1456]
  4075dc:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4075e0:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  4075e4:	str	x19, [x1, #1648]
  4075e8:	str	x19, [x0, #1416]
  4075ec:	ldp	x19, x20, [sp, #16]
  4075f0:	ldp	x29, x30, [sp], #48
  4075f4:	ret
  4075f8:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  4075fc:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  407600:	ldr	x21, [sp, #32]
  407604:	str	x19, [x1, #1648]
  407608:	str	x19, [x0, #1416]
  40760c:	ldp	x19, x20, [sp, #16]
  407610:	ldp	x29, x30, [sp], #48
  407614:	ret
  407618:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  40761c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  407620:	mov	x19, x21
  407624:	str	x19, [x1, #1648]
  407628:	str	x19, [x0, #1416]
  40762c:	ldp	x19, x20, [sp, #16]
  407630:	ldr	x21, [sp, #32]
  407634:	ldp	x29, x30, [sp], #48
  407638:	ret
  40763c:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  407640:	mov	x2, #0x37                  	// #55
  407644:	mov	x1, #0x1                   	// #1
  407648:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40764c:	ldr	x3, [x3, #1424]
  407650:	add	x0, x0, #0x3f0
  407654:	str	x21, [sp, #32]
  407658:	bl	401fe0 <fwrite@plt>
  40765c:	bl	401e80 <abort@plt>
  407660:	stp	xzr, xzr, [x8]
  407664:	cmp	w0, #0xa
  407668:	stp	xzr, xzr, [x8, #16]
  40766c:	stp	xzr, xzr, [x8, #32]
  407670:	str	xzr, [x8, #48]
  407674:	b.eq	407680 <__fxstatat@plt+0x5540>  // b.none
  407678:	str	w0, [x8]
  40767c:	ret
  407680:	stp	x29, x30, [sp, #-16]!
  407684:	mov	x29, sp
  407688:	bl	401e80 <abort@plt>
  40768c:	nop
  407690:	stp	x29, x30, [sp, #-48]!
  407694:	mov	w2, #0x5                   	// #5
  407698:	mov	x29, sp
  40769c:	stp	x19, x20, [sp, #16]
  4076a0:	mov	x20, x0
  4076a4:	str	x21, [sp, #32]
  4076a8:	mov	w21, w1
  4076ac:	mov	x1, x0
  4076b0:	mov	x0, #0x0                   	// #0
  4076b4:	bl	402060 <dcgettext@plt>
  4076b8:	mov	x19, x0
  4076bc:	cmp	x20, x0
  4076c0:	b.eq	4076d8 <__fxstatat@plt+0x5598>  // b.none
  4076c4:	mov	x0, x19
  4076c8:	ldp	x19, x20, [sp, #16]
  4076cc:	ldr	x21, [sp, #32]
  4076d0:	ldp	x29, x30, [sp], #48
  4076d4:	ret
  4076d8:	bl	40b490 <__fxstatat@plt+0x9350>
  4076dc:	ldrb	w1, [x0]
  4076e0:	and	w1, w1, #0xffffffdf
  4076e4:	cmp	w1, #0x55
  4076e8:	b.ne	40774c <__fxstatat@plt+0x560c>  // b.any
  4076ec:	ldrb	w1, [x0, #1]
  4076f0:	and	w1, w1, #0xffffffdf
  4076f4:	cmp	w1, #0x54
  4076f8:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  4076fc:	ldrb	w1, [x0, #2]
  407700:	and	w1, w1, #0xffffffdf
  407704:	cmp	w1, #0x46
  407708:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  40770c:	ldrb	w1, [x0, #3]
  407710:	cmp	w1, #0x2d
  407714:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  407718:	ldrb	w1, [x0, #4]
  40771c:	cmp	w1, #0x38
  407720:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  407724:	ldrb	w0, [x0, #5]
  407728:	cbnz	w0, 4077c8 <__fxstatat@plt+0x5688>
  40772c:	ldrb	w1, [x19]
  407730:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407734:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  407738:	add	x0, x0, #0x430
  40773c:	cmp	w1, #0x60
  407740:	add	x19, x19, #0x448
  407744:	csel	x19, x19, x0, eq  // eq = none
  407748:	b	4076c4 <__fxstatat@plt+0x5584>
  40774c:	cmp	w1, #0x47
  407750:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  407754:	ldrb	w1, [x0, #1]
  407758:	and	w1, w1, #0xffffffdf
  40775c:	cmp	w1, #0x42
  407760:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  407764:	ldrb	w1, [x0, #2]
  407768:	cmp	w1, #0x31
  40776c:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  407770:	ldrb	w1, [x0, #3]
  407774:	cmp	w1, #0x38
  407778:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  40777c:	ldrb	w1, [x0, #4]
  407780:	cmp	w1, #0x30
  407784:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  407788:	ldrb	w1, [x0, #5]
  40778c:	cmp	w1, #0x33
  407790:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  407794:	ldrb	w1, [x0, #6]
  407798:	cmp	w1, #0x30
  40779c:	b.ne	4077c8 <__fxstatat@plt+0x5688>  // b.any
  4077a0:	ldrb	w0, [x0, #7]
  4077a4:	cbnz	w0, 4077c8 <__fxstatat@plt+0x5688>
  4077a8:	ldrb	w1, [x19]
  4077ac:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4077b0:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  4077b4:	add	x0, x0, #0x438
  4077b8:	cmp	w1, #0x60
  4077bc:	add	x19, x19, #0x440
  4077c0:	csel	x19, x19, x0, eq  // eq = none
  4077c4:	b	4076c4 <__fxstatat@plt+0x5584>
  4077c8:	cmp	w21, #0x9
  4077cc:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4077d0:	adrp	x19, 40d000 <__fxstatat@plt+0xaec0>
  4077d4:	add	x0, x0, #0x450
  4077d8:	add	x19, x19, #0xa8
  4077dc:	csel	x19, x19, x0, eq  // eq = none
  4077e0:	mov	x0, x19
  4077e4:	ldp	x19, x20, [sp, #16]
  4077e8:	ldr	x21, [sp, #32]
  4077ec:	ldp	x29, x30, [sp], #48
  4077f0:	ret
  4077f4:	nop
  4077f8:	sub	sp, sp, #0xf0
  4077fc:	stp	x29, x30, [sp, #16]
  407800:	add	x29, sp, #0x10
  407804:	stp	x19, x20, [sp, #32]
  407808:	mov	w19, w5
  40780c:	and	w20, w5, #0x2
  407810:	stp	x21, x22, [sp, #48]
  407814:	stp	x23, x24, [sp, #64]
  407818:	mov	x23, x1
  40781c:	stp	x25, x26, [sp, #80]
  407820:	mov	w26, w4
  407824:	mov	x25, x3
  407828:	stp	x27, x28, [sp, #96]
  40782c:	mov	x28, x0
  407830:	mov	x27, x2
  407834:	str	x6, [sp, #112]
  407838:	str	w5, [sp, #200]
  40783c:	str	x7, [sp, #208]
  407840:	bl	401f80 <__ctype_get_mb_cur_max@plt>
  407844:	mov	x1, x19
  407848:	str	x0, [sp, #192]
  40784c:	cmp	w26, #0x4
  407850:	ubfx	x11, x1, #1, #1
  407854:	ldr	x6, [sp, #112]
  407858:	b.eq	4084f0 <__fxstatat@plt+0x63b0>  // b.none
  40785c:	b.ls	4078c4 <__fxstatat@plt+0x5784>  // b.plast
  407860:	cmp	w26, #0x7
  407864:	b.eq	408380 <__fxstatat@plt+0x6240>  // b.none
  407868:	b.ls	407fec <__fxstatat@plt+0x5eac>  // b.plast
  40786c:	sub	w0, w26, #0x8
  407870:	cmp	w0, #0x2
  407874:	b.hi	40880c <__fxstatat@plt+0x66cc>  // b.pmore
  407878:	cmp	w26, #0xa
  40787c:	b.ne	4083f4 <__fxstatat@plt+0x62b4>  // b.any
  407880:	mov	x19, #0x0                   	// #0
  407884:	cbz	w20, 40866c <__fxstatat@plt+0x652c>
  407888:	ldr	x0, [sp, #240]
  40788c:	str	w11, [sp, #136]
  407890:	str	x6, [sp, #144]
  407894:	bl	401c30 <strlen@plt>
  407898:	mov	x12, x0
  40789c:	ldr	x0, [sp, #240]
  4078a0:	mov	w10, #0x1                   	// #1
  4078a4:	ldr	w11, [sp, #136]
  4078a8:	mov	w5, w10
  4078ac:	mov	w7, #0x0                   	// #0
  4078b0:	str	x0, [sp, #112]
  4078b4:	str	wzr, [sp, #120]
  4078b8:	str	xzr, [sp, #128]
  4078bc:	ldr	x6, [sp, #144]
  4078c0:	b	407908 <__fxstatat@plt+0x57c8>
  4078c4:	cmp	w26, #0x1
  4078c8:	b.eq	40834c <__fxstatat@plt+0x620c>  // b.none
  4078cc:	b.ls	407fc0 <__fxstatat@plt+0x5e80>  // b.plast
  4078d0:	cmp	w26, #0x2
  4078d4:	b.eq	408514 <__fxstatat@plt+0x63d4>  // b.none
  4078d8:	mov	w10, #0x1                   	// #1
  4078dc:	adrp	x26, 40e000 <__fxstatat@plt+0xbec0>
  4078e0:	mov	w11, w10
  4078e4:	mov	w5, w10
  4078e8:	add	x0, x26, #0x450
  4078ec:	mov	w7, #0x0                   	// #0
  4078f0:	mov	x12, #0x1                   	// #1
  4078f4:	mov	x19, #0x0                   	// #0
  4078f8:	mov	w26, #0x2                   	// #2
  4078fc:	str	x0, [sp, #112]
  407900:	str	wzr, [sp, #120]
  407904:	str	xzr, [sp, #128]
  407908:	mov	w22, w5
  40790c:	mov	w24, w7
  407910:	mov	x20, #0x0                   	// #0
  407914:	nop
  407918:	cmp	x25, x20
  40791c:	cset	w21, ne  // ne = any
  407920:	cmn	x25, #0x1
  407924:	b.eq	4079f4 <__fxstatat@plt+0x58b4>  // b.none
  407928:	cbz	w21, 407a04 <__fxstatat@plt+0x58c4>
  40792c:	cmp	w26, #0x2
  407930:	add	x3, x27, x20
  407934:	cset	w5, ne  // ne = any
  407938:	ands	w5, w22, w5
  40793c:	b.eq	407f0c <__fxstatat@plt+0x5dcc>  // b.none
  407940:	cbz	x12, 407c00 <__fxstatat@plt+0x5ac0>
  407944:	cmp	x12, #0x1
  407948:	add	x1, x20, x12
  40794c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  407950:	b.ne	407988 <__fxstatat@plt+0x5848>  // b.any
  407954:	mov	x0, x27
  407958:	str	x1, [sp, #136]
  40795c:	str	w5, [sp, #144]
  407960:	stp	x3, x12, [sp, #152]
  407964:	stp	w11, w10, [sp, #172]
  407968:	str	x6, [sp, #184]
  40796c:	bl	401c30 <strlen@plt>
  407970:	ldp	x3, x12, [sp, #152]
  407974:	mov	x25, x0
  407978:	ldr	w5, [sp, #144]
  40797c:	ldp	w11, w10, [sp, #172]
  407980:	ldr	x1, [sp, #136]
  407984:	ldr	x6, [sp, #184]
  407988:	cmp	x1, x25
  40798c:	b.hi	407c00 <__fxstatat@plt+0x5ac0>  // b.pmore
  407990:	ldr	x1, [sp, #112]
  407994:	mov	x2, x12
  407998:	mov	x0, x3
  40799c:	stp	x3, x12, [sp, #136]
  4079a0:	str	w5, [sp, #152]
  4079a4:	str	w11, [sp, #160]
  4079a8:	str	w10, [sp, #172]
  4079ac:	str	x6, [sp, #176]
  4079b0:	bl	401ed0 <memcmp@plt>
  4079b4:	ldr	w5, [sp, #152]
  4079b8:	ldr	w11, [sp, #160]
  4079bc:	ldr	w10, [sp, #172]
  4079c0:	ldp	x3, x12, [sp, #136]
  4079c4:	ldr	x6, [sp, #176]
  4079c8:	cbnz	w0, 407c00 <__fxstatat@plt+0x5ac0>
  4079cc:	cbnz	w11, 407cf8 <__fxstatat@plt+0x5bb8>
  4079d0:	ldrb	w4, [x3]
  4079d4:	cmp	w4, #0x7e
  4079d8:	b.hi	407c10 <__fxstatat@plt+0x5ad0>  // b.pmore
  4079dc:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4079e0:	add	x0, x0, #0x4d0
  4079e4:	ldrh	w0, [x0, w4, uxtw #1]
  4079e8:	adr	x1, 4079f4 <__fxstatat@plt+0x58b4>
  4079ec:	add	x0, x1, w0, sxth #2
  4079f0:	br	x0
  4079f4:	ldrb	w0, [x27, x20]
  4079f8:	cmp	w0, #0x0
  4079fc:	cset	w21, ne  // ne = any
  407a00:	cbnz	w21, 40792c <__fxstatat@plt+0x57ec>
  407a04:	cmp	w26, #0x2
  407a08:	mov	w5, w22
  407a0c:	cset	w0, eq  // eq = none
  407a10:	mov	w7, w24
  407a14:	cmp	w0, #0x0
  407a18:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  407a1c:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  407a20:	b.eq	4087b4 <__fxstatat@plt+0x6674>  // b.none
  407a24:	eor	w11, w11, #0x1
  407a28:	ands	w0, w0, w11
  407a2c:	b.eq	408714 <__fxstatat@plt+0x65d4>  // b.none
  407a30:	ldr	w1, [sp, #120]
  407a34:	cbz	w1, 408718 <__fxstatat@plt+0x65d8>
  407a38:	cbnz	w10, 408770 <__fxstatat@plt+0x6630>
  407a3c:	ldr	x2, [sp, #128]
  407a40:	cmp	x23, #0x0
  407a44:	cset	w0, eq  // eq = none
  407a48:	cmp	x2, #0x0
  407a4c:	mov	x1, x2
  407a50:	csel	w0, w0, wzr, ne  // ne = any
  407a54:	cbz	w0, 4087a0 <__fxstatat@plt+0x6660>
  407a58:	adrp	x26, 40e000 <__fxstatat@plt+0xbec0>
  407a5c:	mov	x12, #0x1                   	// #1
  407a60:	mov	w11, #0x0                   	// #0
  407a64:	mov	x19, x12
  407a68:	str	w0, [sp, #120]
  407a6c:	mov	w0, #0x27                  	// #39
  407a70:	strb	w0, [x28]
  407a74:	ldr	x23, [sp, #128]
  407a78:	str	x1, [sp, #128]
  407a7c:	add	x1, x26, #0x450
  407a80:	mov	w26, #0x2                   	// #2
  407a84:	str	x1, [sp, #112]
  407a88:	b	407908 <__fxstatat@plt+0x57c8>
  407a8c:	mov	w0, w5
  407a90:	mov	w21, w5
  407a94:	mov	w5, w0
  407a98:	mov	w1, #0x0                   	// #0
  407a9c:	nop
  407aa0:	cbz	x6, 407bb8 <__fxstatat@plt+0x5a78>
  407aa4:	ubfx	x0, x4, #5, #8
  407aa8:	ldr	w0, [x6, x0, lsl #2]
  407aac:	lsr	w0, w0, w4
  407ab0:	tbz	w0, #0, 407bb8 <__fxstatat@plt+0x5a78>
  407ab4:	cmp	w26, #0x2
  407ab8:	cset	w0, eq  // eq = none
  407abc:	cbnz	w11, 407e38 <__fxstatat@plt+0x5cf8>
  407ac0:	eor	w1, w24, #0x1
  407ac4:	ands	w0, w0, w1
  407ac8:	b.eq	407b0c <__fxstatat@plt+0x59cc>  // b.none
  407acc:	cmp	x23, x19
  407ad0:	b.ls	407adc <__fxstatat@plt+0x599c>  // b.plast
  407ad4:	mov	w1, #0x27                  	// #39
  407ad8:	strb	w1, [x28, x19]
  407adc:	add	x1, x19, #0x1
  407ae0:	cmp	x23, x1
  407ae4:	b.ls	407af0 <__fxstatat@plt+0x59b0>  // b.plast
  407ae8:	mov	w2, #0x24                  	// #36
  407aec:	strb	w2, [x28, x1]
  407af0:	add	x1, x19, #0x2
  407af4:	cmp	x23, x1
  407af8:	b.ls	407b04 <__fxstatat@plt+0x59c4>  // b.plast
  407afc:	mov	w2, #0x27                  	// #39
  407b00:	strb	w2, [x28, x1]
  407b04:	add	x19, x19, #0x3
  407b08:	mov	w24, w0
  407b0c:	cmp	x19, x23
  407b10:	b.cs	407b1c <__fxstatat@plt+0x59dc>  // b.hs, b.nlast
  407b14:	mov	w0, #0x5c                  	// #92
  407b18:	strb	w0, [x28, x19]
  407b1c:	add	x19, x19, #0x1
  407b20:	add	x20, x20, #0x1
  407b24:	cmp	x19, x23
  407b28:	b.cs	407b30 <__fxstatat@plt+0x59f0>  // b.hs, b.nlast
  407b2c:	strb	w4, [x28, x19]
  407b30:	cmp	w21, #0x0
  407b34:	add	x19, x19, #0x1
  407b38:	csel	w10, w10, wzr, ne  // ne = any
  407b3c:	b	407918 <__fxstatat@plt+0x57d8>
  407b40:	cbnz	w11, 40875c <__fxstatat@plt+0x661c>
  407b44:	ldr	x1, [sp, #128]
  407b48:	cmp	x23, #0x0
  407b4c:	mov	x0, #0x0                   	// #0
  407b50:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  407b54:	b.eq	407b98 <__fxstatat@plt+0x5a58>  // b.none
  407b58:	cmp	x23, x19
  407b5c:	b.ls	407b68 <__fxstatat@plt+0x5a28>  // b.plast
  407b60:	mov	w0, #0x27                  	// #39
  407b64:	strb	w0, [x28, x19]
  407b68:	add	x0, x19, #0x1
  407b6c:	cmp	x23, x0
  407b70:	b.ls	407b7c <__fxstatat@plt+0x5a3c>  // b.plast
  407b74:	mov	w1, #0x5c                  	// #92
  407b78:	strb	w1, [x28, x0]
  407b7c:	add	x1, x19, #0x2
  407b80:	mov	x0, x23
  407b84:	cmp	x23, x1
  407b88:	b.ls	4087ec <__fxstatat@plt+0x66ac>  // b.plast
  407b8c:	ldr	x23, [sp, #128]
  407b90:	mov	w2, #0x27                  	// #39
  407b94:	strb	w2, [x28, x1]
  407b98:	add	x19, x19, #0x3
  407b9c:	str	x23, [sp, #128]
  407ba0:	mov	x23, x0
  407ba4:	mov	w1, #0x0                   	// #0
  407ba8:	mov	w24, #0x0                   	// #0
  407bac:	mov	w4, #0x27                  	// #39
  407bb0:	str	w21, [sp, #120]
  407bb4:	nop
  407bb8:	cbnz	w5, 407ab4 <__fxstatat@plt+0x5974>
  407bbc:	eor	w1, w1, #0x1
  407bc0:	add	x20, x20, #0x1
  407bc4:	and	w1, w24, w1
  407bc8:	and	w1, w1, #0xff
  407bcc:	cbz	w1, 407b24 <__fxstatat@plt+0x59e4>
  407bd0:	cmp	x23, x19
  407bd4:	b.ls	407be0 <__fxstatat@plt+0x5aa0>  // b.plast
  407bd8:	mov	w0, #0x27                  	// #39
  407bdc:	strb	w0, [x28, x19]
  407be0:	add	x0, x19, #0x1
  407be4:	cmp	x23, x0
  407be8:	b.ls	407bf4 <__fxstatat@plt+0x5ab4>  // b.plast
  407bec:	mov	w1, #0x27                  	// #39
  407bf0:	strb	w1, [x28, x0]
  407bf4:	add	x19, x19, #0x2
  407bf8:	mov	w24, #0x0                   	// #0
  407bfc:	b	407b24 <__fxstatat@plt+0x59e4>
  407c00:	ldrb	w4, [x3]
  407c04:	cmp	w4, #0x7e
  407c08:	b.ls	407f94 <__fxstatat@plt+0x5e54>  // b.plast
  407c0c:	mov	w5, #0x0                   	// #0
  407c10:	ldr	x0, [sp, #192]
  407c14:	cmp	x0, #0x1
  407c18:	b.ne	4080c0 <__fxstatat@plt+0x5f80>  // b.any
  407c1c:	str	w4, [sp, #136]
  407c20:	str	w5, [sp, #144]
  407c24:	str	x12, [sp, #152]
  407c28:	str	w11, [sp, #160]
  407c2c:	str	w10, [sp, #172]
  407c30:	str	x6, [sp, #176]
  407c34:	bl	401f30 <__ctype_b_loc@plt>
  407c38:	ldr	w4, [sp, #136]
  407c3c:	ldr	x0, [x0]
  407c40:	ldr	w5, [sp, #144]
  407c44:	ldr	w11, [sp, #160]
  407c48:	ldrh	w21, [x0, w4, uxtw #1]
  407c4c:	ldr	w10, [sp, #172]
  407c50:	ands	w0, w21, #0x4000
  407c54:	cset	w2, eq  // eq = none
  407c58:	ubfx	x21, x21, #14, #1
  407c5c:	ldr	x12, [sp, #152]
  407c60:	and	w2, w22, w2
  407c64:	ldr	x6, [sp, #176]
  407c68:	ldr	x8, [sp, #192]
  407c6c:	cbnz	w2, 4084d4 <__fxstatat@plt+0x6394>
  407c70:	cmp	w26, #0x2
  407c74:	cset	w1, eq  // eq = none
  407c78:	eor	w0, w22, #0x1
  407c7c:	orr	w1, w1, w0
  407c80:	cbz	w1, 407aa0 <__fxstatat@plt+0x5960>
  407c84:	mov	w1, #0x0                   	// #0
  407c88:	cbnz	w11, 407aa0 <__fxstatat@plt+0x5960>
  407c8c:	nop
  407c90:	cbnz	w5, 407ab4 <__fxstatat@plt+0x5974>
  407c94:	b	407bbc <__fxstatat@plt+0x5a7c>
  407c98:	mov	w5, #0x0                   	// #0
  407c9c:	cmp	x25, #0x1
  407ca0:	cset	w0, ne  // ne = any
  407ca4:	cmn	x25, #0x1
  407ca8:	b.ne	407cb8 <__fxstatat@plt+0x5b78>  // b.any
  407cac:	ldrb	w0, [x27, #1]
  407cb0:	cmp	w0, #0x0
  407cb4:	cset	w0, ne  // ne = any
  407cb8:	cmp	w26, #0x2
  407cbc:	cset	w1, eq  // eq = none
  407cc0:	cbz	w0, 407cd4 <__fxstatat@plt+0x5b94>
  407cc4:	mov	w21, #0x0                   	// #0
  407cc8:	b	407c78 <__fxstatat@plt+0x5b38>
  407ccc:	cmp	w26, #0x2
  407cd0:	cset	w1, eq  // eq = none
  407cd4:	cbnz	x20, 407cc4 <__fxstatat@plt+0x5b84>
  407cd8:	cmp	w11, #0x0
  407cdc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  407ce0:	b.eq	407c78 <__fxstatat@plt+0x5b38>  // b.none
  407ce4:	mov	w5, w22
  407ce8:	mov	w26, #0x2                   	// #2
  407cec:	cmp	w5, #0x0
  407cf0:	mov	w0, #0x4                   	// #4
  407cf4:	csel	w26, w26, w0, eq  // eq = none
  407cf8:	ldr	x7, [sp, #208]
  407cfc:	mov	w4, w26
  407d00:	ldr	x0, [sp, #240]
  407d04:	str	x0, [sp]
  407d08:	ldr	w0, [sp, #200]
  407d0c:	mov	x3, x25
  407d10:	mov	x2, x27
  407d14:	mov	x1, x23
  407d18:	and	w5, w0, #0xfffffffd
  407d1c:	mov	x6, #0x0                   	// #0
  407d20:	mov	x0, x28
  407d24:	bl	4077f8 <__fxstatat@plt+0x56b8>
  407d28:	mov	x19, x0
  407d2c:	mov	x0, x19
  407d30:	ldp	x29, x30, [sp, #16]
  407d34:	ldp	x19, x20, [sp, #32]
  407d38:	ldp	x21, x22, [sp, #48]
  407d3c:	ldp	x23, x24, [sp, #64]
  407d40:	ldp	x25, x26, [sp, #80]
  407d44:	ldp	x27, x28, [sp, #96]
  407d48:	add	sp, sp, #0xf0
  407d4c:	ret
  407d50:	mov	w5, #0x0                   	// #0
  407d54:	cmp	w26, #0x2
  407d58:	b.eq	408090 <__fxstatat@plt+0x5f50>  // b.none
  407d5c:	cmp	w22, #0x0
  407d60:	mov	w4, #0x5c                  	// #92
  407d64:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  407d68:	mov	w0, w4
  407d6c:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  407d70:	b.ne	4083c0 <__fxstatat@plt+0x6280>  // b.any
  407d74:	cbnz	w22, 408430 <__fxstatat@plt+0x62f0>
  407d78:	mov	w21, #0x0                   	// #0
  407d7c:	mov	w1, #0x0                   	// #0
  407d80:	cbnz	w11, 407aa0 <__fxstatat@plt+0x5960>
  407d84:	b	407c90 <__fxstatat@plt+0x5b50>
  407d88:	mov	w5, #0x0                   	// #0
  407d8c:	cmp	w26, #0x2
  407d90:	b.eq	4080a8 <__fxstatat@plt+0x5f68>  // b.none
  407d94:	cmp	w26, #0x5
  407d98:	b.ne	407dc0 <__fxstatat@plt+0x5c80>  // b.any
  407d9c:	ldr	x0, [sp, #200]
  407da0:	tbz	w0, #2, 407dc0 <__fxstatat@plt+0x5c80>
  407da4:	add	x7, x20, #0x2
  407da8:	cmp	x7, x25
  407dac:	b.cs	407dc0 <__fxstatat@plt+0x5c80>  // b.hs, b.nlast
  407db0:	ldrb	w4, [x3, #1]
  407db4:	cmp	w4, #0x3f
  407db8:	b.eq	40859c <__fxstatat@plt+0x645c>  // b.none
  407dbc:	nop
  407dc0:	mov	w1, #0x0                   	// #0
  407dc4:	mov	w21, #0x0                   	// #0
  407dc8:	mov	w4, #0x3f                  	// #63
  407dcc:	b	407c78 <__fxstatat@plt+0x5b38>
  407dd0:	mov	w5, #0x0                   	// #0
  407dd4:	cmp	w26, #0x2
  407dd8:	b.eq	407b40 <__fxstatat@plt+0x5a00>  // b.none
  407ddc:	mov	w1, #0x0                   	// #0
  407de0:	mov	w4, #0x27                  	// #39
  407de4:	str	w21, [sp, #120]
  407de8:	b	407c78 <__fxstatat@plt+0x5b38>
  407dec:	mov	w0, #0x74                  	// #116
  407df0:	cmp	w11, #0x0
  407df4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  407df8:	b.eq	407ce4 <__fxstatat@plt+0x5ba4>  // b.none
  407dfc:	cbz	w22, 407d78 <__fxstatat@plt+0x5c38>
  407e00:	b	408430 <__fxstatat@plt+0x62f0>
  407e04:	mov	w4, #0x62                  	// #98
  407e08:	cmp	w26, #0x2
  407e0c:	cset	w0, eq  // eq = none
  407e10:	cbnz	w11, 407e38 <__fxstatat@plt+0x5cf8>
  407e14:	mov	w21, #0x0                   	// #0
  407e18:	b	407b0c <__fxstatat@plt+0x59cc>
  407e1c:	mov	w4, #0x66                  	// #102
  407e20:	b	407e08 <__fxstatat@plt+0x5cc8>
  407e24:	mov	w4, #0x6e                  	// #110
  407e28:	mov	w21, #0x0                   	// #0
  407e2c:	cmp	w26, #0x2
  407e30:	cset	w0, eq  // eq = none
  407e34:	cbz	w11, 407ac0 <__fxstatat@plt+0x5980>
  407e38:	and	w5, w22, w0
  407e3c:	b	407cec <__fxstatat@plt+0x5bac>
  407e40:	mov	w4, #0x72                  	// #114
  407e44:	mov	w21, #0x0                   	// #0
  407e48:	b	407e2c <__fxstatat@plt+0x5cec>
  407e4c:	mov	w4, #0x61                  	// #97
  407e50:	b	407e08 <__fxstatat@plt+0x5cc8>
  407e54:	cbnz	w11, 408764 <__fxstatat@plt+0x6624>
  407e58:	mov	w5, #0x0                   	// #0
  407e5c:	cmp	w26, #0x2
  407e60:	eor	w1, w24, #0x1
  407e64:	cset	w0, eq  // eq = none
  407e68:	ands	w1, w0, w1
  407e6c:	b.eq	408070 <__fxstatat@plt+0x5f30>  // b.none
  407e70:	cmp	x23, x19
  407e74:	b.ls	407e80 <__fxstatat@plt+0x5d40>  // b.plast
  407e78:	mov	w2, #0x27                  	// #39
  407e7c:	strb	w2, [x28, x19]
  407e80:	add	x2, x19, #0x1
  407e84:	cmp	x23, x2
  407e88:	b.ls	407e94 <__fxstatat@plt+0x5d54>  // b.plast
  407e8c:	mov	w3, #0x24                  	// #36
  407e90:	strb	w3, [x28, x2]
  407e94:	add	x2, x19, #0x2
  407e98:	cmp	x23, x2
  407e9c:	b.ls	407ea8 <__fxstatat@plt+0x5d68>  // b.plast
  407ea0:	mov	w3, #0x27                  	// #39
  407ea4:	strb	w3, [x28, x2]
  407ea8:	add	x2, x19, #0x3
  407eac:	cmp	x23, x2
  407eb0:	b.ls	4083a8 <__fxstatat@plt+0x6268>  // b.plast
  407eb4:	mov	w24, w1
  407eb8:	mov	w1, #0x5c                  	// #92
  407ebc:	strb	w1, [x28, x2]
  407ec0:	cmp	w26, #0x2
  407ec4:	add	x19, x2, #0x1
  407ec8:	b.eq	408588 <__fxstatat@plt+0x6448>  // b.none
  407ecc:	add	x1, x20, #0x1
  407ed0:	mov	w4, #0x30                  	// #48
  407ed4:	cmp	x1, x25
  407ed8:	b.cs	407ef0 <__fxstatat@plt+0x5db0>  // b.hs, b.nlast
  407edc:	ldrb	w1, [x27, x1]
  407ee0:	sub	w1, w1, #0x30
  407ee4:	and	w1, w1, #0xff
  407ee8:	cmp	w1, #0x9
  407eec:	b.ls	40843c <__fxstatat@plt+0x62fc>  // b.plast
  407ef0:	eor	w1, w22, #0x1
  407ef4:	orr	w0, w0, w1
  407ef8:	mov	w1, w21
  407efc:	mov	w21, #0x0                   	// #0
  407f00:	cbz	w0, 407aa0 <__fxstatat@plt+0x5960>
  407f04:	cbnz	w5, 407ab4 <__fxstatat@plt+0x5974>
  407f08:	b	407bbc <__fxstatat@plt+0x5a7c>
  407f0c:	ldrb	w4, [x27, x20]
  407f10:	cmp	w4, #0x7e
  407f14:	b.hi	407c10 <__fxstatat@plt+0x5ad0>  // b.pmore
  407f18:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407f1c:	add	x0, x0, #0x5d0
  407f20:	ldrh	w0, [x0, w4, uxtw #1]
  407f24:	adr	x1, 407f30 <__fxstatat@plt+0x5df0>
  407f28:	add	x0, x1, w0, sxth #2
  407f2c:	br	x0
  407f30:	cmp	w26, #0x2
  407f34:	mov	w21, #0x0                   	// #0
  407f38:	cset	w1, eq  // eq = none
  407f3c:	cmp	w11, #0x0
  407f40:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  407f44:	b.eq	407c78 <__fxstatat@plt+0x5b38>  // b.none
  407f48:	b	407ce4 <__fxstatat@plt+0x5ba4>
  407f4c:	cmp	w26, #0x2
  407f50:	cset	w1, eq  // eq = none
  407f54:	cmp	w11, #0x0
  407f58:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  407f5c:	b.eq	407c78 <__fxstatat@plt+0x5b38>  // b.none
  407f60:	b	407ce4 <__fxstatat@plt+0x5ba4>
  407f64:	cbnz	w22, 407e54 <__fxstatat@plt+0x5d14>
  407f68:	ldr	x0, [sp, #200]
  407f6c:	mov	w5, #0x0                   	// #0
  407f70:	tbz	w0, #0, 407d78 <__fxstatat@plt+0x5c38>
  407f74:	add	x20, x20, #0x1
  407f78:	b	407918 <__fxstatat@plt+0x57d8>
  407f7c:	mov	w0, #0x66                  	// #102
  407f80:	cbz	w22, 407d78 <__fxstatat@plt+0x5c38>
  407f84:	b	408430 <__fxstatat@plt+0x62f0>
  407f88:	mov	w0, #0x62                  	// #98
  407f8c:	cbz	w22, 407d78 <__fxstatat@plt+0x5c38>
  407f90:	b	408430 <__fxstatat@plt+0x62f0>
  407f94:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  407f98:	add	x0, x0, #0x6d0
  407f9c:	ldrh	w0, [x0, w4, uxtw #1]
  407fa0:	adr	x1, 407fac <__fxstatat@plt+0x5e6c>
  407fa4:	add	x0, x1, w0, sxth #2
  407fa8:	br	x0
  407fac:	mov	w0, #0x0                   	// #0
  407fb0:	b	407a90 <__fxstatat@plt+0x5950>
  407fb4:	mov	w0, #0x0                   	// #0
  407fb8:	mov	w5, #0x0                   	// #0
  407fbc:	b	407a90 <__fxstatat@plt+0x5950>
  407fc0:	cbnz	w26, 40880c <__fxstatat@plt+0x66cc>
  407fc4:	mov	w10, #0x1                   	// #1
  407fc8:	mov	w7, #0x0                   	// #0
  407fcc:	mov	w11, #0x0                   	// #0
  407fd0:	mov	w5, #0x0                   	// #0
  407fd4:	mov	x12, #0x0                   	// #0
  407fd8:	mov	x19, #0x0                   	// #0
  407fdc:	str	xzr, [sp, #112]
  407fe0:	str	wzr, [sp, #120]
  407fe4:	str	xzr, [sp, #128]
  407fe8:	b	407908 <__fxstatat@plt+0x57c8>
  407fec:	cmp	w26, #0x5
  407ff0:	b.ne	408034 <__fxstatat@plt+0x5ef4>  // b.any
  407ff4:	cbnz	w20, 40862c <__fxstatat@plt+0x64ec>
  407ff8:	cbz	x23, 408558 <__fxstatat@plt+0x6418>
  407ffc:	mov	w0, #0x22                  	// #34
  408000:	mov	w10, #0x1                   	// #1
  408004:	mov	x12, #0x1                   	// #1
  408008:	adrp	x1, 40d000 <__fxstatat@plt+0xaec0>
  40800c:	mov	w5, w10
  408010:	add	x1, x1, #0xa8
  408014:	mov	x19, x12
  408018:	mov	w7, #0x0                   	// #0
  40801c:	mov	w11, #0x0                   	// #0
  408020:	strb	w0, [x28]
  408024:	str	x1, [sp, #112]
  408028:	str	wzr, [sp, #120]
  40802c:	str	xzr, [sp, #128]
  408030:	b	407908 <__fxstatat@plt+0x57c8>
  408034:	cmp	w26, #0x6
  408038:	b.ne	40880c <__fxstatat@plt+0x66cc>  // b.any
  40803c:	adrp	x26, 40d000 <__fxstatat@plt+0xaec0>
  408040:	mov	w10, #0x1                   	// #1
  408044:	add	x0, x26, #0xa8
  408048:	mov	w11, w10
  40804c:	mov	w5, w10
  408050:	mov	w7, #0x0                   	// #0
  408054:	mov	x12, #0x1                   	// #1
  408058:	mov	x19, #0x0                   	// #0
  40805c:	mov	w26, #0x5                   	// #5
  408060:	str	x0, [sp, #112]
  408064:	str	wzr, [sp, #120]
  408068:	str	xzr, [sp, #128]
  40806c:	b	407908 <__fxstatat@plt+0x57c8>
  408070:	mov	x2, x19
  408074:	cmp	x23, x19
  408078:	b.ls	407ec0 <__fxstatat@plt+0x5d80>  // b.plast
  40807c:	mov	w1, w24
  408080:	mov	w24, w1
  408084:	mov	w1, #0x5c                  	// #92
  408088:	strb	w1, [x28, x2]
  40808c:	b	407ec0 <__fxstatat@plt+0x5d80>
  408090:	cbnz	w11, 40875c <__fxstatat@plt+0x661c>
  408094:	add	x20, x20, #0x1
  408098:	mov	w1, w24
  40809c:	mov	w21, #0x0                   	// #0
  4080a0:	mov	w4, #0x5c                  	// #92
  4080a4:	b	407bcc <__fxstatat@plt+0x5a8c>
  4080a8:	cbnz	w11, 40875c <__fxstatat@plt+0x661c>
  4080ac:	mov	w21, #0x0                   	// #0
  4080b0:	mov	w1, #0x0                   	// #0
  4080b4:	mov	w4, #0x3f                  	// #63
  4080b8:	cbnz	w5, 407ab4 <__fxstatat@plt+0x5974>
  4080bc:	b	407bbc <__fxstatat@plt+0x5a7c>
  4080c0:	str	xzr, [sp, #232]
  4080c4:	cmn	x25, #0x1
  4080c8:	b.ne	408108 <__fxstatat@plt+0x5fc8>  // b.any
  4080cc:	mov	x0, x27
  4080d0:	str	w4, [sp, #136]
  4080d4:	str	w5, [sp, #144]
  4080d8:	str	x12, [sp, #152]
  4080dc:	str	w11, [sp, #160]
  4080e0:	str	w10, [sp, #172]
  4080e4:	str	x6, [sp, #176]
  4080e8:	bl	401c30 <strlen@plt>
  4080ec:	ldr	w4, [sp, #136]
  4080f0:	mov	x25, x0
  4080f4:	ldr	w5, [sp, #144]
  4080f8:	ldr	w11, [sp, #160]
  4080fc:	ldr	w10, [sp, #172]
  408100:	ldr	x12, [sp, #152]
  408104:	ldr	x6, [sp, #176]
  408108:	mov	x8, #0x0                   	// #0
  40810c:	str	x19, [sp, #184]
  408110:	mov	w19, w21
  408114:	mov	x21, x8
  408118:	str	w11, [sp, #136]
  40811c:	str	x12, [sp, #144]
  408120:	str	w24, [sp, #152]
  408124:	str	w10, [sp, #160]
  408128:	stp	w4, w5, [sp, #172]
  40812c:	str	x6, [sp, #216]
  408130:	add	x24, x20, x21
  408134:	add	x3, sp, #0xe8
  408138:	sub	x2, x25, x24
  40813c:	add	x1, x27, x24
  408140:	add	x0, sp, #0xe4
  408144:	bl	40a5b8 <__fxstatat@plt+0x8478>
  408148:	mov	x13, #0x2b                  	// #43
  40814c:	mov	x3, x0
  408150:	movk	x13, #0x2, lsl #32
  408154:	cbz	x0, 40819c <__fxstatat@plt+0x605c>
  408158:	cmn	x0, #0x1
  40815c:	b.eq	408694 <__fxstatat@plt+0x6554>  // b.none
  408160:	cmn	x0, #0x2
  408164:	mov	x7, #0x1                   	// #1
  408168:	b.eq	4086c0 <__fxstatat@plt+0x6580>  // b.none
  40816c:	ldr	w0, [sp, #136]
  408170:	cmp	w0, #0x0
  408174:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  408178:	b.eq	408300 <__fxstatat@plt+0x61c0>  // b.none
  40817c:	ldr	w0, [sp, #228]
  408180:	add	x21, x21, x3
  408184:	bl	4020b0 <iswprint@plt>
  408188:	cmp	w0, #0x0
  40818c:	csel	w19, w19, wzr, ne  // ne = any
  408190:	add	x0, sp, #0xe8
  408194:	bl	401ea0 <mbsinit@plt>
  408198:	cbz	w0, 408130 <__fxstatat@plt+0x5ff0>
  40819c:	eor	w2, w19, #0x1
  4081a0:	mov	x8, x21
  4081a4:	ldr	w11, [sp, #136]
  4081a8:	mov	w21, w19
  4081ac:	ldr	w24, [sp, #152]
  4081b0:	and	w2, w22, w2
  4081b4:	ldr	w10, [sp, #160]
  4081b8:	ldp	w4, w5, [sp, #172]
  4081bc:	ldr	x12, [sp, #144]
  4081c0:	ldr	x19, [sp, #184]
  4081c4:	ldr	x6, [sp, #216]
  4081c8:	cmp	x8, #0x1
  4081cc:	b.ls	407c6c <__fxstatat@plt+0x5b2c>  // b.plast
  4081d0:	add	x8, x8, x20
  4081d4:	mov	w14, #0x0                   	// #0
  4081d8:	mov	w3, #0x27                  	// #39
  4081dc:	mov	w7, #0x5c                  	// #92
  4081e0:	mov	w9, #0x24                  	// #36
  4081e4:	cbz	w2, 4082a4 <__fxstatat@plt+0x6164>
  4081e8:	cmp	w26, #0x2
  4081ec:	cset	w0, eq  // eq = none
  4081f0:	cbnz	w11, 4084e8 <__fxstatat@plt+0x63a8>
  4081f4:	eor	w1, w24, #0x1
  4081f8:	ands	w0, w0, w1
  4081fc:	b.eq	408234 <__fxstatat@plt+0x60f4>  // b.none
  408200:	cmp	x23, x19
  408204:	b.ls	40820c <__fxstatat@plt+0x60cc>  // b.plast
  408208:	strb	w3, [x28, x19]
  40820c:	add	x1, x19, #0x1
  408210:	cmp	x23, x1
  408214:	b.ls	40821c <__fxstatat@plt+0x60dc>  // b.plast
  408218:	strb	w9, [x28, x1]
  40821c:	add	x1, x19, #0x2
  408220:	cmp	x23, x1
  408224:	b.ls	40822c <__fxstatat@plt+0x60ec>  // b.plast
  408228:	strb	w3, [x28, x1]
  40822c:	add	x19, x19, #0x3
  408230:	mov	w24, w0
  408234:	cmp	x23, x19
  408238:	b.ls	408240 <__fxstatat@plt+0x6100>  // b.plast
  40823c:	strb	w7, [x28, x19]
  408240:	add	x0, x19, #0x1
  408244:	cmp	x23, x0
  408248:	b.ls	408258 <__fxstatat@plt+0x6118>  // b.plast
  40824c:	lsr	w1, w4, #6
  408250:	add	w1, w1, #0x30
  408254:	strb	w1, [x28, x0]
  408258:	add	x0, x19, #0x2
  40825c:	cmp	x23, x0
  408260:	b.ls	408270 <__fxstatat@plt+0x6130>  // b.plast
  408264:	ubfx	x1, x4, #3, #3
  408268:	add	w1, w1, #0x30
  40826c:	strb	w1, [x28, x0]
  408270:	and	w4, w4, #0x7
  408274:	add	x20, x20, #0x1
  408278:	add	w4, w4, #0x30
  40827c:	cmp	x20, x8
  408280:	add	x19, x19, #0x3
  408284:	b.cs	407b24 <__fxstatat@plt+0x59e4>  // b.hs, b.nlast
  408288:	mov	w14, w2
  40828c:	cmp	x23, x19
  408290:	b.ls	408298 <__fxstatat@plt+0x6158>  // b.plast
  408294:	strb	w4, [x28, x19]
  408298:	ldrb	w4, [x27, x20]
  40829c:	add	x19, x19, #0x1
  4082a0:	cbnz	w2, 4081e8 <__fxstatat@plt+0x60a8>
  4082a4:	eor	w0, w14, #0x1
  4082a8:	and	w0, w24, w0
  4082ac:	and	w0, w0, #0xff
  4082b0:	cbz	w5, 4082c4 <__fxstatat@plt+0x6184>
  4082b4:	cmp	x23, x19
  4082b8:	b.ls	4082c0 <__fxstatat@plt+0x6180>  // b.plast
  4082bc:	strb	w7, [x28, x19]
  4082c0:	add	x19, x19, #0x1
  4082c4:	add	x20, x20, #0x1
  4082c8:	cmp	x20, x8
  4082cc:	b.cs	4084e0 <__fxstatat@plt+0x63a0>  // b.hs, b.nlast
  4082d0:	cbz	w0, 408550 <__fxstatat@plt+0x6410>
  4082d4:	cmp	x23, x19
  4082d8:	b.ls	4082e0 <__fxstatat@plt+0x61a0>  // b.plast
  4082dc:	strb	w3, [x28, x19]
  4082e0:	add	x0, x19, #0x1
  4082e4:	cmp	x23, x0
  4082e8:	b.ls	4082f0 <__fxstatat@plt+0x61b0>  // b.plast
  4082ec:	strb	w3, [x28, x0]
  4082f0:	add	x19, x19, #0x2
  4082f4:	mov	w5, #0x0                   	// #0
  4082f8:	mov	w24, #0x0                   	// #0
  4082fc:	b	40828c <__fxstatat@plt+0x614c>
  408300:	cmp	x3, #0x1
  408304:	b.eq	40817c <__fxstatat@plt+0x603c>  // b.none
  408308:	add	x2, x24, #0x1
  40830c:	add	x0, x27, x3
  408310:	add	x2, x27, x2
  408314:	add	x9, x0, x24
  408318:	b	408328 <__fxstatat@plt+0x61e8>
  40831c:	add	x2, x2, #0x1
  408320:	cmp	x9, x2
  408324:	b.eq	40817c <__fxstatat@plt+0x603c>  // b.none
  408328:	ldrb	w0, [x2]
  40832c:	sub	w0, w0, #0x5b
  408330:	and	w0, w0, #0xff
  408334:	cmp	w0, #0x21
  408338:	b.hi	40831c <__fxstatat@plt+0x61dc>  // b.pmore
  40833c:	lsl	x0, x7, x0
  408340:	tst	x0, x13
  408344:	b.eq	40831c <__fxstatat@plt+0x61dc>  // b.none
  408348:	b	407ce4 <__fxstatat@plt+0x5ba4>
  40834c:	mov	w10, w26
  408350:	mov	w11, w26
  408354:	adrp	x26, 40e000 <__fxstatat@plt+0xbec0>
  408358:	add	x0, x26, #0x450
  40835c:	str	x0, [sp, #112]
  408360:	str	wzr, [sp, #120]
  408364:	mov	w7, #0x0                   	// #0
  408368:	mov	w5, #0x0                   	// #0
  40836c:	mov	x12, #0x1                   	// #1
  408370:	mov	x19, #0x0                   	// #0
  408374:	mov	w26, #0x2                   	// #2
  408378:	str	xzr, [sp, #128]
  40837c:	b	407908 <__fxstatat@plt+0x57c8>
  408380:	mov	w10, #0x1                   	// #1
  408384:	mov	w7, #0x0                   	// #0
  408388:	mov	w5, w10
  40838c:	mov	w11, #0x0                   	// #0
  408390:	mov	x12, #0x0                   	// #0
  408394:	mov	x19, #0x0                   	// #0
  408398:	str	xzr, [sp, #112]
  40839c:	str	wzr, [sp, #120]
  4083a0:	str	xzr, [sp, #128]
  4083a4:	b	407908 <__fxstatat@plt+0x57c8>
  4083a8:	add	x19, x19, #0x4
  4083ac:	mov	w24, w1
  4083b0:	mov	w21, #0x0                   	// #0
  4083b4:	mov	w4, #0x30                  	// #48
  4083b8:	cbnz	w5, 407ab4 <__fxstatat@plt+0x5974>
  4083bc:	b	407bbc <__fxstatat@plt+0x5a7c>
  4083c0:	add	x20, x20, #0x1
  4083c4:	mov	w1, w24
  4083c8:	mov	w21, #0x0                   	// #0
  4083cc:	b	407bcc <__fxstatat@plt+0x5a8c>
  4083d0:	mov	w0, w5
  4083d4:	mov	w5, #0x0                   	// #0
  4083d8:	b	407a90 <__fxstatat@plt+0x5950>
  4083dc:	mov	w0, #0x0                   	// #0
  4083e0:	cbnz	x20, 4084c4 <__fxstatat@plt+0x6384>
  4083e4:	mov	w21, w5
  4083e8:	mov	w1, #0x0                   	// #0
  4083ec:	mov	w5, w0
  4083f0:	b	407c78 <__fxstatat@plt+0x5b38>
  4083f4:	mov	w1, w26
  4083f8:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4083fc:	add	x0, x0, #0x458
  408400:	str	w11, [sp, #112]
  408404:	str	x6, [sp, #120]
  408408:	bl	407690 <__fxstatat@plt+0x5550>
  40840c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  408410:	str	x0, [sp, #208]
  408414:	add	x0, x1, #0x450
  408418:	mov	w1, w26
  40841c:	bl	407690 <__fxstatat@plt+0x5550>
  408420:	str	x0, [sp, #240]
  408424:	ldr	w11, [sp, #112]
  408428:	ldr	x6, [sp, #120]
  40842c:	b	407880 <__fxstatat@plt+0x5740>
  408430:	mov	w4, w0
  408434:	mov	w21, #0x0                   	// #0
  408438:	b	407e2c <__fxstatat@plt+0x5cec>
  40843c:	cmp	x23, x19
  408440:	b.ls	408448 <__fxstatat@plt+0x6308>  // b.plast
  408444:	strb	w4, [x28, x19]
  408448:	add	x1, x2, #0x2
  40844c:	cmp	x23, x1
  408450:	b.ls	40845c <__fxstatat@plt+0x631c>  // b.plast
  408454:	mov	w3, #0x30                  	// #48
  408458:	strb	w3, [x28, x1]
  40845c:	add	x19, x2, #0x3
  408460:	mov	w4, #0x30                  	// #48
  408464:	b	407ef0 <__fxstatat@plt+0x5db0>
  408468:	mov	w0, #0x76                  	// #118
  40846c:	cbz	w22, 407d78 <__fxstatat@plt+0x5c38>
  408470:	b	408430 <__fxstatat@plt+0x62f0>
  408474:	mov	w0, #0x72                  	// #114
  408478:	b	407df0 <__fxstatat@plt+0x5cb0>
  40847c:	mov	w0, #0x61                  	// #97
  408480:	cbz	w22, 407d78 <__fxstatat@plt+0x5c38>
  408484:	b	408430 <__fxstatat@plt+0x62f0>
  408488:	mov	w0, #0x6e                  	// #110
  40848c:	b	407df0 <__fxstatat@plt+0x5cb0>
  408490:	mov	w0, #0x0                   	// #0
  408494:	mov	w21, w5
  408498:	mov	w1, #0x0                   	// #0
  40849c:	mov	w5, w0
  4084a0:	mov	w4, #0x20                  	// #32
  4084a4:	b	407c78 <__fxstatat@plt+0x5b38>
  4084a8:	mov	w5, #0x0                   	// #0
  4084ac:	mov	w0, #0x74                  	// #116
  4084b0:	b	407df0 <__fxstatat@plt+0x5cb0>
  4084b4:	mov	w5, #0x0                   	// #0
  4084b8:	mov	w0, #0x76                  	// #118
  4084bc:	cbz	w22, 407d78 <__fxstatat@plt+0x5c38>
  4084c0:	b	408430 <__fxstatat@plt+0x62f0>
  4084c4:	mov	w5, w0
  4084c8:	mov	w21, #0x0                   	// #0
  4084cc:	mov	w1, #0x0                   	// #0
  4084d0:	b	407aa0 <__fxstatat@plt+0x5960>
  4084d4:	mov	w2, w22
  4084d8:	mov	w21, #0x0                   	// #0
  4084dc:	b	4081d0 <__fxstatat@plt+0x6090>
  4084e0:	mov	w1, w0
  4084e4:	b	407bcc <__fxstatat@plt+0x5a8c>
  4084e8:	mov	w5, w0
  4084ec:	b	407cec <__fxstatat@plt+0x5bac>
  4084f0:	mov	w5, #0x1                   	// #1
  4084f4:	cbz	w20, 40851c <__fxstatat@plt+0x63dc>
  4084f8:	mov	w10, #0x1                   	// #1
  4084fc:	adrp	x26, 40e000 <__fxstatat@plt+0xbec0>
  408500:	mov	w11, w10
  408504:	add	x0, x26, #0x450
  408508:	str	x0, [sp, #112]
  40850c:	str	wzr, [sp, #120]
  408510:	b	408364 <__fxstatat@plt+0x6224>
  408514:	cbnz	w20, 4087bc <__fxstatat@plt+0x667c>
  408518:	mov	w5, #0x0                   	// #0
  40851c:	cbnz	x23, 4087f4 <__fxstatat@plt+0x66b4>
  408520:	adrp	x26, 40e000 <__fxstatat@plt+0xbec0>
  408524:	mov	x12, #0x1                   	// #1
  408528:	add	x0, x26, #0x450
  40852c:	mov	x19, x12
  408530:	mov	w10, #0x1                   	// #1
  408534:	mov	w7, #0x0                   	// #0
  408538:	mov	w11, #0x0                   	// #0
  40853c:	mov	w26, #0x2                   	// #2
  408540:	str	x0, [sp, #112]
  408544:	str	wzr, [sp, #120]
  408548:	str	xzr, [sp, #128]
  40854c:	b	407908 <__fxstatat@plt+0x57c8>
  408550:	mov	w5, #0x0                   	// #0
  408554:	b	40828c <__fxstatat@plt+0x614c>
  408558:	mov	w10, #0x1                   	// #1
  40855c:	mov	x12, #0x1                   	// #1
  408560:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  408564:	mov	w5, w10
  408568:	add	x0, x0, #0xa8
  40856c:	mov	x19, x12
  408570:	mov	w7, #0x0                   	// #0
  408574:	mov	w11, #0x0                   	// #0
  408578:	str	x0, [sp, #112]
  40857c:	str	wzr, [sp, #120]
  408580:	str	xzr, [sp, #128]
  408584:	b	407908 <__fxstatat@plt+0x57c8>
  408588:	mov	w1, w21
  40858c:	mov	w4, #0x30                  	// #48
  408590:	mov	w21, #0x0                   	// #0
  408594:	cbnz	w5, 407ab4 <__fxstatat@plt+0x5974>
  408598:	b	407bbc <__fxstatat@plt+0x5a7c>
  40859c:	ldrb	w3, [x27, x7]
  4085a0:	cmp	w3, #0x3e
  4085a4:	b.hi	4087a8 <__fxstatat@plt+0x6668>  // b.pmore
  4085a8:	mov	x0, #0x1                   	// #1
  4085ac:	mov	x2, #0xa38200000000        	// #179778741075968
  4085b0:	movk	x2, #0x7000, lsl #48
  4085b4:	lsl	x0, x0, x3
  4085b8:	mov	w1, #0x0                   	// #0
  4085bc:	tst	x0, x2
  4085c0:	mov	w21, #0x0                   	// #0
  4085c4:	b.eq	407c78 <__fxstatat@plt+0x5b38>  // b.none
  4085c8:	cbnz	w11, 407cf8 <__fxstatat@plt+0x5bb8>
  4085cc:	cmp	x23, x19
  4085d0:	b.ls	4085d8 <__fxstatat@plt+0x6498>  // b.plast
  4085d4:	strb	w4, [x28, x19]
  4085d8:	add	x0, x19, #0x1
  4085dc:	cmp	x23, x0
  4085e0:	b.ls	4085ec <__fxstatat@plt+0x64ac>  // b.plast
  4085e4:	mov	w1, #0x22                  	// #34
  4085e8:	strb	w1, [x28, x0]
  4085ec:	add	x0, x19, #0x2
  4085f0:	cmp	x23, x0
  4085f4:	b.ls	408600 <__fxstatat@plt+0x64c0>  // b.plast
  4085f8:	mov	w1, #0x22                  	// #34
  4085fc:	strb	w1, [x28, x0]
  408600:	add	x0, x19, #0x3
  408604:	cmp	x23, x0
  408608:	b.ls	408614 <__fxstatat@plt+0x64d4>  // b.plast
  40860c:	mov	w1, #0x3f                  	// #63
  408610:	strb	w1, [x28, x0]
  408614:	add	x19, x19, #0x4
  408618:	mov	w4, w3
  40861c:	mov	x20, x7
  408620:	mov	w0, #0x0                   	// #0
  408624:	mov	w21, #0x0                   	// #0
  408628:	b	407ef0 <__fxstatat@plt+0x5db0>
  40862c:	mov	w10, #0x1                   	// #1
  408630:	adrp	x0, 40d000 <__fxstatat@plt+0xaec0>
  408634:	mov	w11, w10
  408638:	add	x0, x0, #0xa8
  40863c:	mov	w5, w10
  408640:	mov	w7, #0x0                   	// #0
  408644:	mov	x12, #0x1                   	// #1
  408648:	mov	x19, #0x0                   	// #0
  40864c:	str	x0, [sp, #112]
  408650:	str	wzr, [sp, #120]
  408654:	str	xzr, [sp, #128]
  408658:	b	407908 <__fxstatat@plt+0x57c8>
  40865c:	mov	w0, w5
  408660:	b	4083e0 <__fxstatat@plt+0x62a0>
  408664:	mov	w0, w5
  408668:	b	408494 <__fxstatat@plt+0x6354>
  40866c:	ldr	x1, [sp, #208]
  408670:	ldrb	w0, [x1]
  408674:	cbz	w0, 407888 <__fxstatat@plt+0x5748>
  408678:	cmp	x23, x19
  40867c:	b.ls	408684 <__fxstatat@plt+0x6544>  // b.plast
  408680:	strb	w0, [x28, x19]
  408684:	add	x19, x19, #0x1
  408688:	ldrb	w0, [x1, x19]
  40868c:	cbnz	w0, 408678 <__fxstatat@plt+0x6538>
  408690:	b	407888 <__fxstatat@plt+0x5748>
  408694:	mov	x8, x21
  408698:	ldr	w11, [sp, #136]
  40869c:	ldr	w24, [sp, #152]
  4086a0:	mov	w2, w22
  4086a4:	ldr	w10, [sp, #160]
  4086a8:	mov	w21, #0x0                   	// #0
  4086ac:	ldp	w4, w5, [sp, #172]
  4086b0:	ldr	x12, [sp, #144]
  4086b4:	ldr	x19, [sp, #184]
  4086b8:	ldr	x6, [sp, #216]
  4086bc:	b	4081c8 <__fxstatat@plt+0x6088>
  4086c0:	mov	x9, x24
  4086c4:	cmp	x24, x25
  4086c8:	ldr	w11, [sp, #136]
  4086cc:	mov	x8, x21
  4086d0:	ldr	w24, [sp, #152]
  4086d4:	ldr	w10, [sp, #160]
  4086d8:	ldp	w4, w5, [sp, #172]
  4086dc:	ldr	x12, [sp, #144]
  4086e0:	ldr	x19, [sp, #184]
  4086e4:	ldr	x6, [sp, #216]
  4086e8:	b.cc	408700 <__fxstatat@plt+0x65c0>  // b.lo, b.ul, b.last
  4086ec:	b	408708 <__fxstatat@plt+0x65c8>
  4086f0:	add	x8, x8, #0x1
  4086f4:	add	x9, x20, x8
  4086f8:	cmp	x25, x9
  4086fc:	b.ls	408708 <__fxstatat@plt+0x65c8>  // b.plast
  408700:	ldrb	w0, [x27, x9]
  408704:	cbnz	w0, 4086f0 <__fxstatat@plt+0x65b0>
  408708:	mov	w2, w22
  40870c:	mov	w21, #0x0                   	// #0
  408710:	b	4081c8 <__fxstatat@plt+0x6088>
  408714:	mov	w0, w11
  408718:	ldr	x1, [sp, #112]
  40871c:	cmp	x1, #0x0
  408720:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408724:	b.eq	40874c <__fxstatat@plt+0x660c>  // b.none
  408728:	ldrb	w0, [x1]
  40872c:	cbz	w0, 40874c <__fxstatat@plt+0x660c>
  408730:	sub	x26, x1, x19
  408734:	cmp	x23, x19
  408738:	b.ls	408740 <__fxstatat@plt+0x6600>  // b.plast
  40873c:	strb	w0, [x28, x19]
  408740:	add	x19, x19, #0x1
  408744:	ldrb	w0, [x26, x19]
  408748:	cbnz	w0, 408734 <__fxstatat@plt+0x65f4>
  40874c:	cmp	x23, x19
  408750:	b.ls	407d2c <__fxstatat@plt+0x5bec>  // b.plast
  408754:	strb	wzr, [x28, x19]
  408758:	b	407d2c <__fxstatat@plt+0x5bec>
  40875c:	mov	w5, w22
  408760:	b	407cec <__fxstatat@plt+0x5bac>
  408764:	cmp	w26, #0x2
  408768:	cset	w5, eq  // eq = none
  40876c:	b	407cec <__fxstatat@plt+0x5bac>
  408770:	ldr	w5, [sp, #200]
  408774:	mov	x3, x25
  408778:	ldr	x1, [sp, #128]
  40877c:	mov	x2, x27
  408780:	ldr	x7, [sp, #208]
  408784:	mov	w4, #0x5                   	// #5
  408788:	ldr	x0, [sp, #240]
  40878c:	str	x0, [sp]
  408790:	mov	x0, x28
  408794:	bl	4077f8 <__fxstatat@plt+0x56b8>
  408798:	mov	x19, x0
  40879c:	b	407d2c <__fxstatat@plt+0x5bec>
  4087a0:	ldr	w0, [sp, #120]
  4087a4:	b	408718 <__fxstatat@plt+0x65d8>
  4087a8:	mov	w1, #0x0                   	// #0
  4087ac:	mov	w21, #0x0                   	// #0
  4087b0:	b	407c78 <__fxstatat@plt+0x5b38>
  4087b4:	mov	w26, #0x2                   	// #2
  4087b8:	b	407cec <__fxstatat@plt+0x5bac>
  4087bc:	mov	w10, #0x1                   	// #1
  4087c0:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  4087c4:	mov	w11, w10
  4087c8:	add	x0, x0, #0x450
  4087cc:	mov	w7, #0x0                   	// #0
  4087d0:	mov	w5, #0x0                   	// #0
  4087d4:	mov	x12, #0x1                   	// #1
  4087d8:	mov	x19, #0x0                   	// #0
  4087dc:	str	x0, [sp, #112]
  4087e0:	str	wzr, [sp, #120]
  4087e4:	str	xzr, [sp, #128]
  4087e8:	b	407908 <__fxstatat@plt+0x57c8>
  4087ec:	ldr	x23, [sp, #128]
  4087f0:	b	407b98 <__fxstatat@plt+0x5a58>
  4087f4:	mov	w7, #0x0                   	// #0
  4087f8:	mov	w0, #0x0                   	// #0
  4087fc:	mov	w10, #0x1                   	// #1
  408800:	mov	x1, #0x0                   	// #0
  408804:	str	x23, [sp, #128]
  408808:	b	407a58 <__fxstatat@plt+0x5918>
  40880c:	bl	401e80 <abort@plt>
  408810:	sub	sp, sp, #0x80
  408814:	stp	x29, x30, [sp, #16]
  408818:	add	x29, sp, #0x10
  40881c:	stp	x19, x20, [sp, #32]
  408820:	mov	w19, w0
  408824:	mov	x20, x3
  408828:	stp	x21, x22, [sp, #48]
  40882c:	stp	x23, x24, [sp, #64]
  408830:	mov	x23, x1
  408834:	mov	x24, x2
  408838:	stp	x25, x26, [sp, #80]
  40883c:	stp	x27, x28, [sp, #96]
  408840:	bl	4020e0 <__errno_location@plt>
  408844:	mov	x22, x0
  408848:	ldr	w0, [x0]
  40884c:	adrp	x27, 422000 <__fxstatat@plt+0x1fec0>
  408850:	str	w0, [sp, #116]
  408854:	ldr	x21, [x27, #1312]
  408858:	tbnz	w19, #31, 4089b0 <__fxstatat@plt+0x6870>
  40885c:	add	x26, x27, #0x520
  408860:	ldr	w0, [x26, #8]
  408864:	cmp	w0, w19
  408868:	b.gt	4088b8 <__fxstatat@plt+0x6778>
  40886c:	mov	w0, #0x7fffffff            	// #2147483647
  408870:	cmp	w19, w0
  408874:	b.eq	4089ac <__fxstatat@plt+0x686c>  // b.none
  408878:	add	w28, w19, #0x1
  40887c:	add	x0, x26, #0x10
  408880:	cmp	x21, x0
  408884:	sbfiz	x1, x28, #4, #32
  408888:	b.eq	408990 <__fxstatat@plt+0x6850>  // b.none
  40888c:	mov	x0, x21
  408890:	bl	409870 <__fxstatat@plt+0x7730>
  408894:	mov	x21, x0
  408898:	str	x0, [x27, #1312]
  40889c:	ldr	w0, [x26, #8]
  4088a0:	mov	w1, #0x0                   	// #0
  4088a4:	sub	w2, w28, w0
  4088a8:	add	x0, x21, w0, sxtw #4
  4088ac:	sbfiz	x2, x2, #4, #32
  4088b0:	bl	401de0 <memset@plt>
  4088b4:	str	w28, [x26, #8]
  4088b8:	sbfiz	x19, x19, #4, #32
  4088bc:	add	x26, x20, #0x8
  4088c0:	add	x0, x21, x19
  4088c4:	str	x0, [sp, #120]
  4088c8:	ldp	w4, w5, [x20]
  4088cc:	mov	x6, x26
  4088d0:	ldr	x7, [x20, #40]
  4088d4:	orr	w25, w5, #0x1
  4088d8:	ldr	x27, [x21, x19]
  4088dc:	mov	x3, x24
  4088e0:	ldr	x28, [x0, #8]
  4088e4:	mov	x1, x27
  4088e8:	ldr	x0, [x20, #48]
  4088ec:	str	x0, [sp]
  4088f0:	mov	x2, x23
  4088f4:	mov	w5, w25
  4088f8:	mov	x0, x28
  4088fc:	bl	4077f8 <__fxstatat@plt+0x56b8>
  408900:	cmp	x27, x0
  408904:	b.hi	408964 <__fxstatat@plt+0x6824>  // b.pmore
  408908:	add	x27, x0, #0x1
  40890c:	str	x27, [x21, x19]
  408910:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  408914:	add	x0, x0, #0x678
  408918:	cmp	x28, x0
  40891c:	b.eq	408928 <__fxstatat@plt+0x67e8>  // b.none
  408920:	mov	x0, x28
  408924:	bl	401f60 <free@plt>
  408928:	mov	x0, x27
  40892c:	bl	409810 <__fxstatat@plt+0x76d0>
  408930:	ldr	x1, [sp, #120]
  408934:	mov	x28, x0
  408938:	ldr	w4, [x20]
  40893c:	mov	x6, x26
  408940:	ldr	x7, [x20, #40]
  408944:	str	x0, [x1, #8]
  408948:	ldr	x1, [x20, #48]
  40894c:	str	x1, [sp]
  408950:	mov	w5, w25
  408954:	mov	x3, x24
  408958:	mov	x2, x23
  40895c:	mov	x1, x27
  408960:	bl	4077f8 <__fxstatat@plt+0x56b8>
  408964:	ldr	w0, [sp, #116]
  408968:	ldp	x29, x30, [sp, #16]
  40896c:	ldp	x19, x20, [sp, #32]
  408970:	ldp	x23, x24, [sp, #64]
  408974:	ldp	x25, x26, [sp, #80]
  408978:	str	w0, [x22]
  40897c:	mov	x0, x28
  408980:	ldp	x21, x22, [sp, #48]
  408984:	ldp	x27, x28, [sp, #96]
  408988:	add	sp, sp, #0x80
  40898c:	ret
  408990:	mov	x0, #0x0                   	// #0
  408994:	bl	409870 <__fxstatat@plt+0x7730>
  408998:	mov	x21, x0
  40899c:	str	x0, [x27, #1312]
  4089a0:	ldp	x0, x1, [x26, #16]
  4089a4:	stp	x0, x1, [x21]
  4089a8:	b	40889c <__fxstatat@plt+0x675c>
  4089ac:	bl	409a68 <__fxstatat@plt+0x7928>
  4089b0:	bl	401e80 <abort@plt>
  4089b4:	nop
  4089b8:	stp	x29, x30, [sp, #-48]!
  4089bc:	mov	x29, sp
  4089c0:	stp	x19, x20, [sp, #16]
  4089c4:	mov	x20, x0
  4089c8:	str	x21, [sp, #32]
  4089cc:	bl	4020e0 <__errno_location@plt>
  4089d0:	adrp	x2, 422000 <__fxstatat@plt+0x1fec0>
  4089d4:	mov	x19, x0
  4089d8:	add	x2, x2, #0x678
  4089dc:	cmp	x20, #0x0
  4089e0:	add	x2, x2, #0x100
  4089e4:	mov	x1, #0x38                  	// #56
  4089e8:	ldr	w21, [x19]
  4089ec:	csel	x0, x2, x20, eq  // eq = none
  4089f0:	bl	409a08 <__fxstatat@plt+0x78c8>
  4089f4:	str	w21, [x19]
  4089f8:	ldp	x19, x20, [sp, #16]
  4089fc:	ldr	x21, [sp, #32]
  408a00:	ldp	x29, x30, [sp], #48
  408a04:	ret
  408a08:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  408a0c:	add	x1, x1, #0x678
  408a10:	cmp	x0, #0x0
  408a14:	add	x1, x1, #0x100
  408a18:	csel	x0, x1, x0, eq  // eq = none
  408a1c:	ldr	w0, [x0]
  408a20:	ret
  408a24:	nop
  408a28:	adrp	x2, 422000 <__fxstatat@plt+0x1fec0>
  408a2c:	add	x2, x2, #0x678
  408a30:	cmp	x0, #0x0
  408a34:	add	x2, x2, #0x100
  408a38:	csel	x0, x2, x0, eq  // eq = none
  408a3c:	str	w1, [x0]
  408a40:	ret
  408a44:	nop
  408a48:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408a4c:	add	x3, x3, #0x678
  408a50:	cmp	x0, #0x0
  408a54:	add	x3, x3, #0x100
  408a58:	csel	x0, x3, x0, eq  // eq = none
  408a5c:	ubfx	x4, x1, #5, #3
  408a60:	add	x3, x0, #0x8
  408a64:	and	w1, w1, #0x1f
  408a68:	ldr	w5, [x3, x4, lsl #2]
  408a6c:	lsr	w0, w5, w1
  408a70:	eor	w2, w0, w2
  408a74:	and	w2, w2, #0x1
  408a78:	and	w0, w0, #0x1
  408a7c:	lsl	w2, w2, w1
  408a80:	eor	w2, w2, w5
  408a84:	str	w2, [x3, x4, lsl #2]
  408a88:	ret
  408a8c:	nop
  408a90:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408a94:	add	x3, x3, #0x678
  408a98:	cmp	x0, #0x0
  408a9c:	add	x3, x3, #0x100
  408aa0:	csel	x2, x3, x0, eq  // eq = none
  408aa4:	ldr	w0, [x2, #4]
  408aa8:	str	w1, [x2, #4]
  408aac:	ret
  408ab0:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408ab4:	add	x3, x3, #0x678
  408ab8:	cmp	x0, #0x0
  408abc:	add	x3, x3, #0x100
  408ac0:	csel	x0, x3, x0, eq  // eq = none
  408ac4:	mov	w3, #0xa                   	// #10
  408ac8:	cmp	x1, #0x0
  408acc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  408ad0:	str	w3, [x0]
  408ad4:	b.eq	408ae0 <__fxstatat@plt+0x69a0>  // b.none
  408ad8:	stp	x1, x2, [x0, #40]
  408adc:	ret
  408ae0:	stp	x29, x30, [sp, #-16]!
  408ae4:	mov	x29, sp
  408ae8:	bl	401e80 <abort@plt>
  408aec:	nop
  408af0:	sub	sp, sp, #0x50
  408af4:	adrp	x5, 422000 <__fxstatat@plt+0x1fec0>
  408af8:	stp	x29, x30, [sp, #16]
  408afc:	add	x29, sp, #0x10
  408b00:	stp	x19, x20, [sp, #32]
  408b04:	mov	x19, x4
  408b08:	add	x4, x5, #0x678
  408b0c:	cmp	x19, #0x0
  408b10:	add	x4, x4, #0x100
  408b14:	csel	x19, x4, x19, eq  // eq = none
  408b18:	mov	x20, x3
  408b1c:	stp	x21, x22, [sp, #48]
  408b20:	mov	x21, x0
  408b24:	mov	x22, x1
  408b28:	str	x23, [sp, #64]
  408b2c:	mov	x23, x2
  408b30:	bl	4020e0 <__errno_location@plt>
  408b34:	ldp	x7, x8, [x19, #40]
  408b38:	mov	x3, x20
  408b3c:	mov	x20, x0
  408b40:	mov	x0, x21
  408b44:	ldp	w4, w5, [x19]
  408b48:	mov	x2, x23
  408b4c:	ldr	w21, [x20]
  408b50:	mov	x1, x22
  408b54:	str	x8, [sp]
  408b58:	add	x6, x19, #0x8
  408b5c:	bl	4077f8 <__fxstatat@plt+0x56b8>
  408b60:	ldp	x29, x30, [sp, #16]
  408b64:	ldr	x23, [sp, #64]
  408b68:	str	w21, [x20]
  408b6c:	ldp	x19, x20, [sp, #32]
  408b70:	ldp	x21, x22, [sp, #48]
  408b74:	add	sp, sp, #0x50
  408b78:	ret
  408b7c:	nop
  408b80:	sub	sp, sp, #0x70
  408b84:	adrp	x4, 422000 <__fxstatat@plt+0x1fec0>
  408b88:	add	x4, x4, #0x678
  408b8c:	cmp	x3, #0x0
  408b90:	add	x4, x4, #0x100
  408b94:	stp	x29, x30, [sp, #16]
  408b98:	add	x29, sp, #0x10
  408b9c:	stp	x19, x20, [sp, #32]
  408ba0:	csel	x19, x4, x3, eq  // eq = none
  408ba4:	mov	x20, x2
  408ba8:	stp	x21, x22, [sp, #48]
  408bac:	mov	x22, x0
  408bb0:	stp	x23, x24, [sp, #64]
  408bb4:	mov	x23, x1
  408bb8:	stp	x25, x26, [sp, #80]
  408bbc:	stp	x27, x28, [sp, #96]
  408bc0:	bl	4020e0 <__errno_location@plt>
  408bc4:	ldr	w28, [x0]
  408bc8:	ldp	w4, w5, [x19]
  408bcc:	mov	x21, x0
  408bd0:	ldp	x7, x0, [x19, #40]
  408bd4:	cmp	x20, #0x0
  408bd8:	cset	w24, eq  // eq = none
  408bdc:	add	x27, x19, #0x8
  408be0:	orr	w24, w24, w5
  408be4:	mov	x6, x27
  408be8:	mov	x3, x23
  408bec:	mov	x2, x22
  408bf0:	mov	w5, w24
  408bf4:	str	x0, [sp]
  408bf8:	mov	x1, #0x0                   	// #0
  408bfc:	mov	x0, #0x0                   	// #0
  408c00:	bl	4077f8 <__fxstatat@plt+0x56b8>
  408c04:	add	x26, x0, #0x1
  408c08:	mov	x25, x0
  408c0c:	mov	x0, x26
  408c10:	bl	409810 <__fxstatat@plt+0x76d0>
  408c14:	ldp	x7, x1, [x19, #40]
  408c18:	mov	w5, w24
  408c1c:	ldr	w4, [x19]
  408c20:	mov	x6, x27
  408c24:	str	x1, [sp]
  408c28:	mov	x3, x23
  408c2c:	mov	x2, x22
  408c30:	mov	x19, x0
  408c34:	mov	x1, x26
  408c38:	bl	4077f8 <__fxstatat@plt+0x56b8>
  408c3c:	str	w28, [x21]
  408c40:	cbz	x20, 408c48 <__fxstatat@plt+0x6b08>
  408c44:	str	x25, [x20]
  408c48:	mov	x0, x19
  408c4c:	ldp	x29, x30, [sp, #16]
  408c50:	ldp	x19, x20, [sp, #32]
  408c54:	ldp	x21, x22, [sp, #48]
  408c58:	ldp	x23, x24, [sp, #64]
  408c5c:	ldp	x25, x26, [sp, #80]
  408c60:	ldp	x27, x28, [sp, #96]
  408c64:	add	sp, sp, #0x70
  408c68:	ret
  408c6c:	nop
  408c70:	mov	x3, x2
  408c74:	mov	x2, #0x0                   	// #0
  408c78:	b	408b80 <__fxstatat@plt+0x6a40>
  408c7c:	nop
  408c80:	stp	x29, x30, [sp, #-64]!
  408c84:	mov	x29, sp
  408c88:	stp	x21, x22, [sp, #32]
  408c8c:	str	x23, [sp, #48]
  408c90:	adrp	x23, 422000 <__fxstatat@plt+0x1fec0>
  408c94:	add	x22, x23, #0x520
  408c98:	stp	x19, x20, [sp, #16]
  408c9c:	ldr	x21, [x23, #1312]
  408ca0:	ldr	w20, [x22, #8]
  408ca4:	cmp	w20, #0x1
  408ca8:	b.le	408cd0 <__fxstatat@plt+0x6b90>
  408cac:	sub	w0, w20, #0x2
  408cb0:	add	x20, x21, #0x28
  408cb4:	add	x19, x21, #0x18
  408cb8:	add	x20, x20, w0, uxtw #4
  408cbc:	nop
  408cc0:	ldr	x0, [x19], #16
  408cc4:	bl	401f60 <free@plt>
  408cc8:	cmp	x19, x20
  408ccc:	b.ne	408cc0 <__fxstatat@plt+0x6b80>  // b.any
  408cd0:	ldr	x0, [x21, #8]
  408cd4:	adrp	x19, 422000 <__fxstatat@plt+0x1fec0>
  408cd8:	add	x19, x19, #0x678
  408cdc:	cmp	x0, x19
  408ce0:	b.eq	408cf0 <__fxstatat@plt+0x6bb0>  // b.none
  408ce4:	bl	401f60 <free@plt>
  408ce8:	mov	x0, #0x100                 	// #256
  408cec:	stp	x0, x19, [x22, #16]
  408cf0:	add	x19, x22, #0x10
  408cf4:	cmp	x21, x19
  408cf8:	b.eq	408d08 <__fxstatat@plt+0x6bc8>  // b.none
  408cfc:	mov	x0, x21
  408d00:	bl	401f60 <free@plt>
  408d04:	str	x19, [x23, #1312]
  408d08:	mov	w0, #0x1                   	// #1
  408d0c:	str	w0, [x22, #8]
  408d10:	ldp	x19, x20, [sp, #16]
  408d14:	ldp	x21, x22, [sp, #32]
  408d18:	ldr	x23, [sp, #48]
  408d1c:	ldp	x29, x30, [sp], #64
  408d20:	ret
  408d24:	nop
  408d28:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408d2c:	add	x3, x3, #0x678
  408d30:	add	x3, x3, #0x100
  408d34:	mov	x2, #0xffffffffffffffff    	// #-1
  408d38:	b	408810 <__fxstatat@plt+0x66d0>
  408d3c:	nop
  408d40:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408d44:	add	x3, x3, #0x678
  408d48:	add	x3, x3, #0x100
  408d4c:	b	408810 <__fxstatat@plt+0x66d0>
  408d50:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408d54:	add	x3, x3, #0x678
  408d58:	mov	x1, x0
  408d5c:	add	x3, x3, #0x100
  408d60:	mov	x2, #0xffffffffffffffff    	// #-1
  408d64:	mov	w0, #0x0                   	// #0
  408d68:	b	408810 <__fxstatat@plt+0x66d0>
  408d6c:	nop
  408d70:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408d74:	add	x3, x3, #0x678
  408d78:	mov	x2, x1
  408d7c:	add	x3, x3, #0x100
  408d80:	mov	x1, x0
  408d84:	mov	w0, #0x0                   	// #0
  408d88:	b	408810 <__fxstatat@plt+0x66d0>
  408d8c:	nop
  408d90:	stp	x29, x30, [sp, #-96]!
  408d94:	add	x8, sp, #0x28
  408d98:	mov	x29, sp
  408d9c:	stp	x19, x20, [sp, #16]
  408da0:	mov	x20, x2
  408da4:	mov	w19, w0
  408da8:	mov	w0, w1
  408dac:	bl	407660 <__fxstatat@plt+0x5520>
  408db0:	add	x3, sp, #0x28
  408db4:	mov	x1, x20
  408db8:	mov	w0, w19
  408dbc:	mov	x2, #0xffffffffffffffff    	// #-1
  408dc0:	bl	408810 <__fxstatat@plt+0x66d0>
  408dc4:	ldp	x19, x20, [sp, #16]
  408dc8:	ldp	x29, x30, [sp], #96
  408dcc:	ret
  408dd0:	stp	x29, x30, [sp, #-112]!
  408dd4:	add	x8, sp, #0x38
  408dd8:	mov	x29, sp
  408ddc:	stp	x19, x20, [sp, #16]
  408de0:	mov	x20, x2
  408de4:	mov	w19, w0
  408de8:	mov	w0, w1
  408dec:	str	x21, [sp, #32]
  408df0:	mov	x21, x3
  408df4:	bl	407660 <__fxstatat@plt+0x5520>
  408df8:	add	x3, sp, #0x38
  408dfc:	mov	x2, x21
  408e00:	mov	x1, x20
  408e04:	mov	w0, w19
  408e08:	bl	408810 <__fxstatat@plt+0x66d0>
  408e0c:	ldp	x19, x20, [sp, #16]
  408e10:	ldr	x21, [sp, #32]
  408e14:	ldp	x29, x30, [sp], #112
  408e18:	ret
  408e1c:	nop
  408e20:	mov	x2, x1
  408e24:	mov	w1, w0
  408e28:	mov	w0, #0x0                   	// #0
  408e2c:	b	408d90 <__fxstatat@plt+0x6c50>
  408e30:	mov	x4, x1
  408e34:	mov	x3, x2
  408e38:	mov	w1, w0
  408e3c:	mov	x2, x4
  408e40:	mov	w0, #0x0                   	// #0
  408e44:	b	408dd0 <__fxstatat@plt+0x6c90>
  408e48:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  408e4c:	add	x3, x3, #0x678
  408e50:	stp	x29, x30, [sp, #-80]!
  408e54:	add	x5, x3, #0x100
  408e58:	ubfx	x7, x2, #5, #3
  408e5c:	mov	x29, sp
  408e60:	ldp	x8, x9, [x3, #256]
  408e64:	stp	x8, x9, [sp, #24]
  408e68:	add	x6, sp, #0x20
  408e6c:	and	w8, w2, #0x1f
  408e70:	add	x4, sp, #0x18
  408e74:	ldp	x2, x3, [x3, #272]
  408e78:	stp	x2, x3, [sp, #40]
  408e7c:	ldp	x2, x3, [x5, #32]
  408e80:	stp	x2, x3, [sp, #56]
  408e84:	mov	x2, x1
  408e88:	mov	x3, x4
  408e8c:	ldr	x1, [x5, #48]
  408e90:	str	x1, [sp, #72]
  408e94:	mov	x1, x0
  408e98:	mov	w0, #0x0                   	// #0
  408e9c:	ldr	w5, [x6, x7, lsl #2]
  408ea0:	lsr	w4, w5, w8
  408ea4:	mvn	w4, w4
  408ea8:	and	w4, w4, #0x1
  408eac:	lsl	w4, w4, w8
  408eb0:	eor	w4, w4, w5
  408eb4:	str	w4, [x6, x7, lsl #2]
  408eb8:	bl	408810 <__fxstatat@plt+0x66d0>
  408ebc:	ldp	x29, x30, [sp], #80
  408ec0:	ret
  408ec4:	nop
  408ec8:	mov	w2, w1
  408ecc:	mov	x1, #0xffffffffffffffff    	// #-1
  408ed0:	b	408e48 <__fxstatat@plt+0x6d08>
  408ed4:	nop
  408ed8:	mov	w2, #0x3a                  	// #58
  408edc:	mov	x1, #0xffffffffffffffff    	// #-1
  408ee0:	b	408e48 <__fxstatat@plt+0x6d08>
  408ee4:	nop
  408ee8:	mov	w2, #0x3a                  	// #58
  408eec:	b	408e48 <__fxstatat@plt+0x6d08>
  408ef0:	stp	x29, x30, [sp, #-160]!
  408ef4:	mov	x29, sp
  408ef8:	add	x8, sp, #0x20
  408efc:	stp	x19, x20, [sp, #16]
  408f00:	mov	x20, x2
  408f04:	mov	w19, w0
  408f08:	mov	w0, w1
  408f0c:	bl	407660 <__fxstatat@plt+0x5520>
  408f10:	ldp	x0, x1, [sp, #32]
  408f14:	stp	x0, x1, [sp, #104]
  408f18:	add	x3, sp, #0x68
  408f1c:	ldr	w2, [sp, #116]
  408f20:	mov	x1, x20
  408f24:	ldp	x6, x7, [sp, #48]
  408f28:	mvn	w4, w2
  408f2c:	ldp	x8, x9, [sp, #64]
  408f30:	and	w4, w4, #0x4000000
  408f34:	ldr	x5, [sp, #80]
  408f38:	eor	w4, w4, w2
  408f3c:	mov	w0, w19
  408f40:	mov	x2, #0xffffffffffffffff    	// #-1
  408f44:	str	w4, [sp, #116]
  408f48:	stp	x6, x7, [sp, #120]
  408f4c:	stp	x8, x9, [sp, #136]
  408f50:	str	x5, [sp, #152]
  408f54:	bl	408810 <__fxstatat@plt+0x66d0>
  408f58:	ldp	x19, x20, [sp, #16]
  408f5c:	ldp	x29, x30, [sp], #160
  408f60:	ret
  408f64:	nop
  408f68:	adrp	x5, 422000 <__fxstatat@plt+0x1fec0>
  408f6c:	add	x5, x5, #0x678
  408f70:	stp	x29, x30, [sp, #-80]!
  408f74:	mov	x6, x1
  408f78:	mov	w1, #0xa                   	// #10
  408f7c:	mov	x29, sp
  408f80:	ldp	x8, x9, [x5, #256]
  408f84:	stp	x8, x9, [sp, #24]
  408f88:	cmp	x6, #0x0
  408f8c:	str	w1, [sp, #24]
  408f90:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  408f94:	ldp	x10, x11, [x5, #272]
  408f98:	stp	x10, x11, [sp, #40]
  408f9c:	ldp	x8, x9, [x5, #288]
  408fa0:	stp	x8, x9, [sp, #56]
  408fa4:	ldr	x1, [x5, #304]
  408fa8:	str	x1, [sp, #72]
  408fac:	b.eq	408fd0 <__fxstatat@plt+0x6e90>  // b.none
  408fb0:	mov	x5, x2
  408fb4:	mov	x1, x3
  408fb8:	mov	x2, x4
  408fbc:	add	x3, sp, #0x18
  408fc0:	stp	x6, x5, [sp, #64]
  408fc4:	bl	408810 <__fxstatat@plt+0x66d0>
  408fc8:	ldp	x29, x30, [sp], #80
  408fcc:	ret
  408fd0:	bl	401e80 <abort@plt>
  408fd4:	nop
  408fd8:	mov	x4, #0xffffffffffffffff    	// #-1
  408fdc:	b	408f68 <__fxstatat@plt+0x6e28>
  408fe0:	mov	x4, x1
  408fe4:	mov	x3, x2
  408fe8:	mov	x1, x0
  408fec:	mov	x2, x4
  408ff0:	mov	w0, #0x0                   	// #0
  408ff4:	mov	x4, #0xffffffffffffffff    	// #-1
  408ff8:	b	408f68 <__fxstatat@plt+0x6e28>
  408ffc:	nop
  409000:	mov	x4, x1
  409004:	mov	x5, x2
  409008:	mov	x1, x0
  40900c:	mov	x2, x4
  409010:	mov	w0, #0x0                   	// #0
  409014:	mov	x4, x3
  409018:	mov	x3, x5
  40901c:	b	408f68 <__fxstatat@plt+0x6e28>
  409020:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  409024:	add	x3, x3, #0x520
  409028:	add	x3, x3, #0x20
  40902c:	b	408810 <__fxstatat@plt+0x66d0>
  409030:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  409034:	add	x3, x3, #0x520
  409038:	mov	x2, x1
  40903c:	add	x3, x3, #0x20
  409040:	mov	x1, x0
  409044:	mov	w0, #0x0                   	// #0
  409048:	b	408810 <__fxstatat@plt+0x66d0>
  40904c:	nop
  409050:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  409054:	add	x3, x3, #0x520
  409058:	add	x3, x3, #0x20
  40905c:	mov	x2, #0xffffffffffffffff    	// #-1
  409060:	b	408810 <__fxstatat@plt+0x66d0>
  409064:	nop
  409068:	adrp	x3, 422000 <__fxstatat@plt+0x1fec0>
  40906c:	add	x3, x3, #0x520
  409070:	mov	x1, x0
  409074:	add	x3, x3, #0x20
  409078:	mov	x2, #0xffffffffffffffff    	// #-1
  40907c:	mov	w0, #0x0                   	// #0
  409080:	b	408810 <__fxstatat@plt+0x66d0>
  409084:	nop
  409088:	stp	x29, x30, [sp, #-336]!
  40908c:	mov	x29, sp
  409090:	stp	x19, x20, [sp, #16]
  409094:	stp	x21, x22, [sp, #32]
  409098:	mov	x22, x3
  40909c:	stp	x23, x24, [sp, #48]
  4090a0:	mov	x23, x1
  4090a4:	mov	w24, w2
  4090a8:	str	x25, [sp, #64]
  4090ac:	mov	w25, w0
  4090b0:	mov	x0, x1
  4090b4:	bl	405368 <__fxstatat@plt+0x3228>
  4090b8:	mov	x19, x0
  4090bc:	mov	x0, x22
  4090c0:	bl	405368 <__fxstatat@plt+0x3228>
  4090c4:	mov	x20, x0
  4090c8:	mov	x0, x19
  4090cc:	bl	4053c0 <__fxstatat@plt+0x3280>
  4090d0:	mov	x21, x0
  4090d4:	mov	x0, x20
  4090d8:	bl	4053c0 <__fxstatat@plt+0x3280>
  4090dc:	cmp	x21, x0
  4090e0:	b.eq	409104 <__fxstatat@plt+0x6fc4>  // b.none
  4090e4:	mov	w19, #0x0                   	// #0
  4090e8:	mov	w0, w19
  4090ec:	ldp	x19, x20, [sp, #16]
  4090f0:	ldp	x21, x22, [sp, #32]
  4090f4:	ldp	x23, x24, [sp, #48]
  4090f8:	ldr	x25, [sp, #64]
  4090fc:	ldp	x29, x30, [sp], #336
  409100:	ret
  409104:	mov	x2, x21
  409108:	mov	x1, x20
  40910c:	mov	x0, x19
  409110:	bl	401ed0 <memcmp@plt>
  409114:	cbnz	w0, 4090e4 <__fxstatat@plt+0x6fa4>
  409118:	mov	x0, x23
  40911c:	bl	405288 <__fxstatat@plt+0x3148>
  409120:	mov	w1, w25
  409124:	mov	x19, x0
  409128:	mov	x2, x0
  40912c:	add	x3, sp, #0x50
  409130:	mov	w4, #0x100                 	// #256
  409134:	mov	w0, #0x0                   	// #0
  409138:	bl	402140 <__fxstatat@plt>
  40913c:	cbnz	w0, 4091dc <__fxstatat@plt+0x709c>
  409140:	mov	x0, x19
  409144:	bl	401f60 <free@plt>
  409148:	mov	x0, x22
  40914c:	bl	405288 <__fxstatat@plt+0x3148>
  409150:	mov	w1, w24
  409154:	mov	x20, x0
  409158:	mov	x2, x0
  40915c:	add	x3, sp, #0xd0
  409160:	mov	w4, #0x100                 	// #256
  409164:	mov	w0, #0x0                   	// #0
  409168:	bl	402140 <__fxstatat@plt>
  40916c:	cbnz	w0, 4091b8 <__fxstatat@plt+0x7078>
  409170:	ldr	x1, [sp, #88]
  409174:	mov	w19, #0x0                   	// #0
  409178:	ldr	x0, [sp, #216]
  40917c:	cmp	x1, x0
  409180:	b.ne	409194 <__fxstatat@plt+0x7054>  // b.any
  409184:	ldr	x1, [sp, #80]
  409188:	ldr	x0, [sp, #208]
  40918c:	cmp	x1, x0
  409190:	cset	w19, eq  // eq = none
  409194:	mov	x0, x20
  409198:	bl	401f60 <free@plt>
  40919c:	mov	w0, w19
  4091a0:	ldp	x19, x20, [sp, #16]
  4091a4:	ldp	x21, x22, [sp, #32]
  4091a8:	ldp	x23, x24, [sp, #48]
  4091ac:	ldr	x25, [sp, #64]
  4091b0:	ldp	x29, x30, [sp], #336
  4091b4:	ret
  4091b8:	bl	4020e0 <__errno_location@plt>
  4091bc:	mov	x1, x0
  4091c0:	mov	x3, x20
  4091c4:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  4091c8:	mov	w0, #0x1                   	// #1
  4091cc:	add	x2, x2, #0xe38
  4091d0:	ldr	w1, [x1]
  4091d4:	bl	401c70 <error@plt>
  4091d8:	b	409170 <__fxstatat@plt+0x7030>
  4091dc:	bl	4020e0 <__errno_location@plt>
  4091e0:	mov	x1, x0
  4091e4:	mov	x3, x19
  4091e8:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  4091ec:	mov	w0, #0x1                   	// #1
  4091f0:	add	x2, x2, #0xe38
  4091f4:	ldr	w1, [x1]
  4091f8:	bl	401c70 <error@plt>
  4091fc:	b	409140 <__fxstatat@plt+0x7000>
  409200:	mov	x3, x1
  409204:	mov	w2, #0xffffff9c            	// #-100
  409208:	mov	x1, x0
  40920c:	mov	w0, w2
  409210:	b	409088 <__fxstatat@plt+0x6f48>
  409214:	nop
  409218:	stp	x29, x30, [sp, #-32]!
  40921c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409220:	mov	x29, sp
  409224:	str	x19, [sp, #16]
  409228:	mov	x19, x0
  40922c:	add	x0, x1, #0x218
  409230:	mov	w1, #0x80000               	// #524288
  409234:	str	xzr, [x19, #8]
  409238:	bl	40b3a8 <__fxstatat@plt+0x9268>
  40923c:	str	w0, [x19]
  409240:	tbnz	w0, #31, 409254 <__fxstatat@plt+0x7114>
  409244:	mov	w0, #0x0                   	// #0
  409248:	ldr	x19, [sp, #16]
  40924c:	ldp	x29, x30, [sp], #32
  409250:	ret
  409254:	mov	x1, #0x0                   	// #0
  409258:	mov	x0, #0x0                   	// #0
  40925c:	bl	401c20 <getcwd@plt>
  409260:	str	x0, [x19, #8]
  409264:	cmp	x0, #0x0
  409268:	csetm	w0, eq  // eq = none
  40926c:	ldr	x19, [sp, #16]
  409270:	ldp	x29, x30, [sp], #32
  409274:	ret
  409278:	mov	x1, x0
  40927c:	ldr	w0, [x0]
  409280:	tbnz	w0, #31, 409288 <__fxstatat@plt+0x7148>
  409284:	b	401c80 <fchdir@plt>
  409288:	ldr	x0, [x1, #8]
  40928c:	b	40a1c8 <__fxstatat@plt+0x8088>
  409290:	stp	x29, x30, [sp, #-32]!
  409294:	mov	x29, sp
  409298:	str	x19, [sp, #16]
  40929c:	mov	x19, x0
  4092a0:	ldr	w0, [x0]
  4092a4:	tbnz	w0, #31, 4092ac <__fxstatat@plt+0x716c>
  4092a8:	bl	401e50 <close@plt>
  4092ac:	ldr	x0, [x19, #8]
  4092b0:	ldr	x19, [sp, #16]
  4092b4:	ldp	x29, x30, [sp], #32
  4092b8:	b	401f60 <free@plt>
  4092bc:	nop
  4092c0:	sub	sp, sp, #0x50
  4092c4:	stp	x29, x30, [sp, #32]
  4092c8:	add	x29, sp, #0x20
  4092cc:	stp	x19, x20, [sp, #48]
  4092d0:	mov	x19, x5
  4092d4:	mov	x20, x4
  4092d8:	str	x21, [sp, #64]
  4092dc:	mov	x5, x3
  4092e0:	mov	x21, x0
  4092e4:	cbz	x1, 4094c0 <__fxstatat@plt+0x7380>
  4092e8:	mov	x4, x2
  4092ec:	mov	x3, x1
  4092f0:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  4092f4:	mov	w1, #0x1                   	// #1
  4092f8:	add	x2, x2, #0x850
  4092fc:	bl	401f10 <__fprintf_chk@plt>
  409300:	mov	w2, #0x5                   	// #5
  409304:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409308:	mov	x0, #0x0                   	// #0
  40930c:	add	x1, x1, #0x868
  409310:	bl	402060 <dcgettext@plt>
  409314:	mov	x3, x0
  409318:	mov	w4, #0x7e3                 	// #2019
  40931c:	mov	w1, #0x1                   	// #1
  409320:	mov	x0, x21
  409324:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  409328:	add	x2, x2, #0xb60
  40932c:	bl	401f10 <__fprintf_chk@plt>
  409330:	mov	w2, #0x5                   	// #5
  409334:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409338:	mov	x0, #0x0                   	// #0
  40933c:	add	x1, x1, #0x870
  409340:	bl	402060 <dcgettext@plt>
  409344:	mov	x1, x21
  409348:	bl	402080 <fputs_unlocked@plt>
  40934c:	cmp	x19, #0x5
  409350:	b.eq	4094dc <__fxstatat@plt+0x739c>  // b.none
  409354:	b.hi	4093a8 <__fxstatat@plt+0x7268>  // b.pmore
  409358:	cmp	x19, #0x2
  40935c:	b.eq	40951c <__fxstatat@plt+0x73dc>  // b.none
  409360:	b.ls	40941c <__fxstatat@plt+0x72dc>  // b.plast
  409364:	cmp	x19, #0x3
  409368:	b.eq	40959c <__fxstatat@plt+0x745c>  // b.none
  40936c:	mov	w2, #0x5                   	// #5
  409370:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409374:	mov	x0, #0x0                   	// #0
  409378:	add	x1, x1, #0x988
  40937c:	bl	402060 <dcgettext@plt>
  409380:	mov	x2, x0
  409384:	ldp	x3, x4, [x20]
  409388:	mov	x0, x21
  40938c:	ldp	x5, x6, [x20, #16]
  409390:	mov	w1, #0x1                   	// #1
  409394:	ldp	x29, x30, [sp, #32]
  409398:	ldp	x19, x20, [sp, #48]
  40939c:	ldr	x21, [sp, #64]
  4093a0:	add	sp, sp, #0x50
  4093a4:	b	401f10 <__fprintf_chk@plt>
  4093a8:	cmp	x19, #0x8
  4093ac:	b.eq	4095d8 <__fxstatat@plt+0x7498>  // b.none
  4093b0:	b.ls	409460 <__fxstatat@plt+0x7320>  // b.plast
  4093b4:	cmp	x19, #0x9
  4093b8:	b.ne	40958c <__fxstatat@plt+0x744c>  // b.any
  4093bc:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4093c0:	add	x1, x1, #0xa58
  4093c4:	mov	w2, #0x5                   	// #5
  4093c8:	mov	x0, #0x0                   	// #0
  4093cc:	bl	402060 <dcgettext@plt>
  4093d0:	ldp	x7, x8, [x20, #32]
  4093d4:	mov	x2, x0
  4093d8:	ldp	x3, x4, [x20]
  4093dc:	mov	x0, x21
  4093e0:	ldp	x5, x6, [x20, #16]
  4093e4:	str	x8, [sp]
  4093e8:	mov	w1, #0x1                   	// #1
  4093ec:	ldr	x8, [x20, #48]
  4093f0:	str	x8, [sp, #8]
  4093f4:	ldr	x8, [x20, #56]
  4093f8:	str	x8, [sp, #16]
  4093fc:	ldr	x8, [x20, #64]
  409400:	str	x8, [sp, #24]
  409404:	bl	401f10 <__fprintf_chk@plt>
  409408:	ldp	x29, x30, [sp, #32]
  40940c:	ldp	x19, x20, [sp, #48]
  409410:	ldr	x21, [sp, #64]
  409414:	add	sp, sp, #0x50
  409418:	ret
  40941c:	cbz	x19, 4094ac <__fxstatat@plt+0x736c>
  409420:	cmp	x19, #0x1
  409424:	b.ne	40958c <__fxstatat@plt+0x744c>  // b.any
  409428:	mov	w2, #0x5                   	// #5
  40942c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409430:	mov	x0, #0x0                   	// #0
  409434:	add	x1, x1, #0x940
  409438:	bl	402060 <dcgettext@plt>
  40943c:	mov	x2, x0
  409440:	mov	w1, w19
  409444:	mov	x0, x21
  409448:	ldr	x3, [x20]
  40944c:	ldp	x29, x30, [sp, #32]
  409450:	ldp	x19, x20, [sp, #48]
  409454:	ldr	x21, [sp, #64]
  409458:	add	sp, sp, #0x50
  40945c:	b	401f10 <__fprintf_chk@plt>
  409460:	cmp	x19, #0x6
  409464:	b.eq	409554 <__fxstatat@plt+0x7414>  // b.none
  409468:	cmp	x19, #0x7
  40946c:	b.ne	40958c <__fxstatat@plt+0x744c>  // b.any
  409470:	mov	w2, #0x5                   	// #5
  409474:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409478:	mov	x0, #0x0                   	// #0
  40947c:	add	x1, x1, #0x9f8
  409480:	bl	402060 <dcgettext@plt>
  409484:	mov	x2, x0
  409488:	ldp	x7, x8, [x20, #32]
  40948c:	mov	x0, x21
  409490:	ldp	x3, x4, [x20]
  409494:	mov	w1, #0x1                   	// #1
  409498:	ldp	x5, x6, [x20, #16]
  40949c:	str	x8, [sp]
  4094a0:	ldr	x8, [x20, #48]
  4094a4:	str	x8, [sp, #8]
  4094a8:	bl	401f10 <__fprintf_chk@plt>
  4094ac:	ldp	x29, x30, [sp, #32]
  4094b0:	ldp	x19, x20, [sp, #48]
  4094b4:	ldr	x21, [sp, #64]
  4094b8:	add	sp, sp, #0x50
  4094bc:	ret
  4094c0:	mov	x4, x3
  4094c4:	mov	w1, #0x1                   	// #1
  4094c8:	mov	x3, x2
  4094cc:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  4094d0:	add	x2, x2, #0x860
  4094d4:	bl	401f10 <__fprintf_chk@plt>
  4094d8:	b	409300 <__fxstatat@plt+0x71c0>
  4094dc:	mov	w2, w19
  4094e0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4094e4:	mov	x0, #0x0                   	// #0
  4094e8:	add	x1, x1, #0x9a8
  4094ec:	bl	402060 <dcgettext@plt>
  4094f0:	mov	x2, x0
  4094f4:	ldp	x3, x4, [x20]
  4094f8:	mov	x0, x21
  4094fc:	ldp	x5, x6, [x20, #16]
  409500:	mov	w1, #0x1                   	// #1
  409504:	ldp	x29, x30, [sp, #32]
  409508:	ldr	x7, [x20, #32]
  40950c:	ldp	x19, x20, [sp, #48]
  409510:	ldr	x21, [sp, #64]
  409514:	add	sp, sp, #0x50
  409518:	b	401f10 <__fprintf_chk@plt>
  40951c:	mov	w2, #0x5                   	// #5
  409520:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409524:	mov	x0, #0x0                   	// #0
  409528:	add	x1, x1, #0x950
  40952c:	bl	402060 <dcgettext@plt>
  409530:	mov	x2, x0
  409534:	ldp	x3, x4, [x20]
  409538:	mov	x0, x21
  40953c:	ldp	x29, x30, [sp, #32]
  409540:	mov	w1, #0x1                   	// #1
  409544:	ldp	x19, x20, [sp, #48]
  409548:	ldr	x21, [sp, #64]
  40954c:	add	sp, sp, #0x50
  409550:	b	401f10 <__fprintf_chk@plt>
  409554:	mov	w2, #0x5                   	// #5
  409558:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40955c:	mov	x0, #0x0                   	// #0
  409560:	add	x1, x1, #0x9d0
  409564:	bl	402060 <dcgettext@plt>
  409568:	mov	x2, x0
  40956c:	ldp	x3, x4, [x20]
  409570:	mov	x0, x21
  409574:	ldp	x5, x6, [x20, #16]
  409578:	mov	w1, #0x1                   	// #1
  40957c:	ldp	x7, x8, [x20, #32]
  409580:	str	x8, [sp]
  409584:	bl	401f10 <__fprintf_chk@plt>
  409588:	b	4094ac <__fxstatat@plt+0x736c>
  40958c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409590:	mov	w2, #0x5                   	// #5
  409594:	add	x1, x1, #0xa90
  409598:	b	4093c8 <__fxstatat@plt+0x7288>
  40959c:	mov	w2, #0x5                   	// #5
  4095a0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4095a4:	mov	x0, #0x0                   	// #0
  4095a8:	add	x1, x1, #0x968
  4095ac:	bl	402060 <dcgettext@plt>
  4095b0:	mov	x2, x0
  4095b4:	ldp	x3, x4, [x20]
  4095b8:	mov	x0, x21
  4095bc:	ldr	x5, [x20, #16]
  4095c0:	mov	w1, #0x1                   	// #1
  4095c4:	ldp	x29, x30, [sp, #32]
  4095c8:	ldp	x19, x20, [sp, #48]
  4095cc:	ldr	x21, [sp, #64]
  4095d0:	add	sp, sp, #0x50
  4095d4:	b	401f10 <__fprintf_chk@plt>
  4095d8:	mov	w2, #0x5                   	// #5
  4095dc:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4095e0:	mov	x0, #0x0                   	// #0
  4095e4:	add	x1, x1, #0xa28
  4095e8:	bl	402060 <dcgettext@plt>
  4095ec:	mov	x2, x0
  4095f0:	ldp	x7, x8, [x20, #32]
  4095f4:	mov	x0, x21
  4095f8:	ldp	x3, x4, [x20]
  4095fc:	mov	w1, #0x1                   	// #1
  409600:	ldp	x5, x6, [x20, #16]
  409604:	str	x8, [sp]
  409608:	ldr	x8, [x20, #48]
  40960c:	str	x8, [sp, #8]
  409610:	ldr	x8, [x20, #56]
  409614:	str	x8, [sp, #16]
  409618:	bl	401f10 <__fprintf_chk@plt>
  40961c:	b	4094ac <__fxstatat@plt+0x736c>
  409620:	ldr	x5, [x4]
  409624:	cbz	x5, 409640 <__fxstatat@plt+0x7500>
  409628:	mov	x5, #0x0                   	// #0
  40962c:	nop
  409630:	add	x5, x5, #0x1
  409634:	ldr	x6, [x4, x5, lsl #3]
  409638:	cbnz	x6, 409630 <__fxstatat@plt+0x74f0>
  40963c:	b	4092c0 <__fxstatat@plt+0x7180>
  409640:	mov	x5, #0x0                   	// #0
  409644:	b	4092c0 <__fxstatat@plt+0x7180>
  409648:	stp	x29, x30, [sp, #-96]!
  40964c:	mov	x5, #0x0                   	// #0
  409650:	mov	x29, sp
  409654:	add	x8, sp, #0x10
  409658:	ldr	w7, [x4, #24]
  40965c:	ldp	x6, x11, [x4]
  409660:	b	409688 <__fxstatat@plt+0x7548>
  409664:	mov	x4, x6
  409668:	add	x8, x8, #0x8
  40966c:	and	x6, x10, #0xfffffffffffffff8
  409670:	ldr	x4, [x4]
  409674:	stur	x4, [x8, #-8]
  409678:	cbz	x4, 4096b8 <__fxstatat@plt+0x7578>
  40967c:	add	x5, x5, #0x1
  409680:	cmp	x5, #0xa
  409684:	b.eq	4096b8 <__fxstatat@plt+0x7578>  // b.none
  409688:	add	x10, x6, #0xf
  40968c:	add	w9, w7, #0x8
  409690:	tbz	w7, #31, 409664 <__fxstatat@plt+0x7524>
  409694:	add	x4, x11, w7, sxtw
  409698:	add	x10, x6, #0xf
  40969c:	mov	w7, w9
  4096a0:	cmp	w9, #0x0
  4096a4:	b.gt	409664 <__fxstatat@plt+0x7524>
  4096a8:	ldr	x4, [x4]
  4096ac:	str	x4, [x8]
  4096b0:	add	x8, x8, #0x8
  4096b4:	cbnz	x4, 40967c <__fxstatat@plt+0x753c>
  4096b8:	add	x4, sp, #0x10
  4096bc:	bl	4092c0 <__fxstatat@plt+0x7180>
  4096c0:	ldp	x29, x30, [sp], #96
  4096c4:	ret
  4096c8:	stp	x29, x30, [sp, #-288]!
  4096cc:	mov	w12, #0xffffffe0            	// #-32
  4096d0:	mov	w13, #0xffffff80            	// #-128
  4096d4:	mov	x29, sp
  4096d8:	add	x14, sp, #0x100
  4096dc:	add	x11, sp, #0x120
  4096e0:	add	x9, sp, #0x30
  4096e4:	mov	w8, w12
  4096e8:	mov	x10, #0x0                   	// #0
  4096ec:	stp	x11, x11, [sp, #16]
  4096f0:	str	x14, [sp, #32]
  4096f4:	stp	w12, w13, [sp, #40]
  4096f8:	str	q0, [sp, #128]
  4096fc:	str	q1, [sp, #144]
  409700:	str	q2, [sp, #160]
  409704:	str	q3, [sp, #176]
  409708:	str	q4, [sp, #192]
  40970c:	str	q5, [sp, #208]
  409710:	str	q6, [sp, #224]
  409714:	str	q7, [sp, #240]
  409718:	stp	x4, x5, [sp, #256]
  40971c:	stp	x6, x7, [sp, #272]
  409720:	b	409748 <__fxstatat@plt+0x7608>
  409724:	mov	x4, x11
  409728:	add	x9, x9, #0x8
  40972c:	add	x11, x11, #0x8
  409730:	ldr	x4, [x4]
  409734:	stur	x4, [x9, #-8]
  409738:	cbz	x4, 409774 <__fxstatat@plt+0x7634>
  40973c:	add	x10, x10, #0x1
  409740:	cmp	x10, #0xa
  409744:	b.eq	409774 <__fxstatat@plt+0x7634>  // b.none
  409748:	add	w5, w8, #0x8
  40974c:	tbz	w8, #31, 409724 <__fxstatat@plt+0x75e4>
  409750:	add	x4, sp, #0x120
  409754:	cmp	w5, #0x0
  409758:	add	x4, x4, w8, sxtw
  40975c:	mov	w8, w5
  409760:	b.gt	409724 <__fxstatat@plt+0x75e4>
  409764:	ldr	x4, [x4]
  409768:	str	x4, [x9]
  40976c:	add	x9, x9, #0x8
  409770:	cbnz	x4, 40973c <__fxstatat@plt+0x75fc>
  409774:	add	x4, sp, #0x30
  409778:	mov	x5, x10
  40977c:	bl	4092c0 <__fxstatat@plt+0x7180>
  409780:	ldp	x29, x30, [sp], #288
  409784:	ret
  409788:	stp	x29, x30, [sp, #-16]!
  40978c:	mov	w2, #0x5                   	// #5
  409790:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409794:	mov	x29, sp
  409798:	add	x1, x1, #0xad0
  40979c:	mov	x0, #0x0                   	// #0
  4097a0:	bl	402060 <dcgettext@plt>
  4097a4:	mov	x1, x0
  4097a8:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  4097ac:	mov	w0, #0x1                   	// #1
  4097b0:	add	x2, x2, #0xae8
  4097b4:	bl	401dd0 <__printf_chk@plt>
  4097b8:	mov	w2, #0x5                   	// #5
  4097bc:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4097c0:	mov	x0, #0x0                   	// #0
  4097c4:	add	x1, x1, #0xb00
  4097c8:	bl	402060 <dcgettext@plt>
  4097cc:	mov	x1, x0
  4097d0:	adrp	x3, 40d000 <__fxstatat@plt+0xaec0>
  4097d4:	add	x3, x3, #0xa38
  4097d8:	adrp	x2, 40d000 <__fxstatat@plt+0xaec0>
  4097dc:	mov	w0, #0x1                   	// #1
  4097e0:	add	x2, x2, #0xa60
  4097e4:	bl	401dd0 <__printf_chk@plt>
  4097e8:	mov	w2, #0x5                   	// #5
  4097ec:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  4097f0:	mov	x0, #0x0                   	// #0
  4097f4:	add	x1, x1, #0xb18
  4097f8:	bl	402060 <dcgettext@plt>
  4097fc:	ldp	x29, x30, [sp], #16
  409800:	adrp	x1, 422000 <__fxstatat@plt+0x1fec0>
  409804:	ldr	x1, [x1, #1448]
  409808:	b	402080 <fputs_unlocked@plt>
  40980c:	nop
  409810:	stp	x29, x30, [sp, #-32]!
  409814:	mov	x29, sp
  409818:	str	x19, [sp, #16]
  40981c:	mov	x19, x0
  409820:	bl	401d50 <malloc@plt>
  409824:	cmp	x0, #0x0
  409828:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40982c:	b.ne	40983c <__fxstatat@plt+0x76fc>  // b.any
  409830:	ldr	x19, [sp, #16]
  409834:	ldp	x29, x30, [sp], #32
  409838:	ret
  40983c:	bl	409a68 <__fxstatat@plt+0x7928>
  409840:	umulh	x2, x0, x1
  409844:	mul	x0, x0, x1
  409848:	cmp	x2, #0x0
  40984c:	cset	x1, ne  // ne = any
  409850:	tbnz	x0, #63, 40985c <__fxstatat@plt+0x771c>
  409854:	cbnz	x1, 40985c <__fxstatat@plt+0x771c>
  409858:	b	409810 <__fxstatat@plt+0x76d0>
  40985c:	stp	x29, x30, [sp, #-16]!
  409860:	mov	x29, sp
  409864:	bl	409a68 <__fxstatat@plt+0x7928>
  409868:	b	409810 <__fxstatat@plt+0x76d0>
  40986c:	nop
  409870:	stp	x29, x30, [sp, #-32]!
  409874:	cmp	x1, #0x0
  409878:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40987c:	mov	x29, sp
  409880:	b.ne	4098a8 <__fxstatat@plt+0x7768>  // b.any
  409884:	str	x19, [sp, #16]
  409888:	mov	x19, x1
  40988c:	bl	401e30 <realloc@plt>
  409890:	cmp	x0, #0x0
  409894:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409898:	b.ne	4098b8 <__fxstatat@plt+0x7778>  // b.any
  40989c:	ldr	x19, [sp, #16]
  4098a0:	ldp	x29, x30, [sp], #32
  4098a4:	ret
  4098a8:	bl	401f60 <free@plt>
  4098ac:	mov	x0, #0x0                   	// #0
  4098b0:	ldp	x29, x30, [sp], #32
  4098b4:	ret
  4098b8:	bl	409a68 <__fxstatat@plt+0x7928>
  4098bc:	nop
  4098c0:	umulh	x3, x1, x2
  4098c4:	mul	x1, x1, x2
  4098c8:	cmp	x3, #0x0
  4098cc:	cset	x2, ne  // ne = any
  4098d0:	tbnz	x1, #63, 4098dc <__fxstatat@plt+0x779c>
  4098d4:	cbnz	x2, 4098dc <__fxstatat@plt+0x779c>
  4098d8:	b	409870 <__fxstatat@plt+0x7730>
  4098dc:	stp	x29, x30, [sp, #-16]!
  4098e0:	mov	x29, sp
  4098e4:	bl	409a68 <__fxstatat@plt+0x7928>
  4098e8:	mov	x4, x1
  4098ec:	ldr	x3, [x1]
  4098f0:	cbz	x0, 40991c <__fxstatat@plt+0x77dc>
  4098f4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4098f8:	movk	x1, #0x5554
  4098fc:	udiv	x1, x1, x2
  409900:	cmp	x1, x3
  409904:	b.ls	409938 <__fxstatat@plt+0x77f8>  // b.plast
  409908:	add	x1, x3, #0x1
  40990c:	add	x3, x1, x3, lsr #1
  409910:	mul	x1, x3, x2
  409914:	str	x3, [x4]
  409918:	b	409870 <__fxstatat@plt+0x7730>
  40991c:	cbz	x3, 409944 <__fxstatat@plt+0x7804>
  409920:	umulh	x5, x3, x2
  409924:	mul	x1, x3, x2
  409928:	cmp	x5, #0x0
  40992c:	cset	x2, ne  // ne = any
  409930:	tbnz	x1, #63, 409938 <__fxstatat@plt+0x77f8>
  409934:	cbz	x2, 409914 <__fxstatat@plt+0x77d4>
  409938:	stp	x29, x30, [sp, #-16]!
  40993c:	mov	x29, sp
  409940:	bl	409a68 <__fxstatat@plt+0x7928>
  409944:	mov	x3, #0x80                  	// #128
  409948:	cmp	x2, x3
  40994c:	udiv	x3, x3, x2
  409950:	cinc	x3, x3, hi  // hi = pmore
  409954:	b	409920 <__fxstatat@plt+0x77e0>
  409958:	mov	x2, x1
  40995c:	ldr	x1, [x1]
  409960:	cbz	x0, 409984 <__fxstatat@plt+0x7844>
  409964:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  409968:	movk	x3, #0x5553
  40996c:	cmp	x1, x3
  409970:	b.hi	40999c <__fxstatat@plt+0x785c>  // b.pmore
  409974:	add	x3, x1, #0x1
  409978:	add	x1, x3, x1, lsr #1
  40997c:	str	x1, [x2]
  409980:	b	409870 <__fxstatat@plt+0x7730>
  409984:	cmp	x1, #0x0
  409988:	cbnz	x1, 409998 <__fxstatat@plt+0x7858>
  40998c:	mov	x1, #0x80                  	// #128
  409990:	str	x1, [x2]
  409994:	b	409870 <__fxstatat@plt+0x7730>
  409998:	b.ge	40997c <__fxstatat@plt+0x783c>  // b.tcont
  40999c:	stp	x29, x30, [sp, #-16]!
  4099a0:	mov	x29, sp
  4099a4:	bl	409a68 <__fxstatat@plt+0x7928>
  4099a8:	stp	x29, x30, [sp, #-32]!
  4099ac:	mov	x29, sp
  4099b0:	str	x19, [sp, #16]
  4099b4:	mov	x19, x0
  4099b8:	bl	409810 <__fxstatat@plt+0x76d0>
  4099bc:	mov	x2, x19
  4099c0:	mov	w1, #0x0                   	// #0
  4099c4:	ldr	x19, [sp, #16]
  4099c8:	ldp	x29, x30, [sp], #32
  4099cc:	b	401de0 <memset@plt>
  4099d0:	umulh	x4, x0, x1
  4099d4:	stp	x29, x30, [sp, #-16]!
  4099d8:	mul	x2, x0, x1
  4099dc:	cmp	x4, #0x0
  4099e0:	mov	x29, sp
  4099e4:	cset	x3, ne  // ne = any
  4099e8:	tbnz	x2, #63, 409a00 <__fxstatat@plt+0x78c0>
  4099ec:	cbnz	x3, 409a00 <__fxstatat@plt+0x78c0>
  4099f0:	bl	401e00 <calloc@plt>
  4099f4:	cbz	x0, 409a00 <__fxstatat@plt+0x78c0>
  4099f8:	ldp	x29, x30, [sp], #16
  4099fc:	ret
  409a00:	bl	409a68 <__fxstatat@plt+0x7928>
  409a04:	nop
  409a08:	stp	x29, x30, [sp, #-32]!
  409a0c:	mov	x29, sp
  409a10:	stp	x19, x20, [sp, #16]
  409a14:	mov	x19, x1
  409a18:	mov	x20, x0
  409a1c:	mov	x0, x1
  409a20:	bl	409810 <__fxstatat@plt+0x76d0>
  409a24:	mov	x2, x19
  409a28:	mov	x1, x20
  409a2c:	ldp	x19, x20, [sp, #16]
  409a30:	ldp	x29, x30, [sp], #32
  409a34:	b	401bf0 <memcpy@plt>
  409a38:	stp	x29, x30, [sp, #-32]!
  409a3c:	mov	x29, sp
  409a40:	str	x19, [sp, #16]
  409a44:	mov	x19, x0
  409a48:	bl	401c30 <strlen@plt>
  409a4c:	mov	x1, x0
  409a50:	mov	x0, x19
  409a54:	add	x1, x1, #0x1
  409a58:	ldr	x19, [sp, #16]
  409a5c:	ldp	x29, x30, [sp], #32
  409a60:	b	409a08 <__fxstatat@plt+0x78c8>
  409a64:	nop
  409a68:	stp	x29, x30, [sp, #-32]!
  409a6c:	adrp	x0, 422000 <__fxstatat@plt+0x1fec0>
  409a70:	mov	w2, #0x5                   	// #5
  409a74:	mov	x29, sp
  409a78:	str	x19, [sp, #16]
  409a7c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409a80:	ldr	w19, [x0, #1304]
  409a84:	add	x1, x1, #0xb90
  409a88:	mov	x0, #0x0                   	// #0
  409a8c:	bl	402060 <dcgettext@plt>
  409a90:	adrp	x2, 40e000 <__fxstatat@plt+0xbec0>
  409a94:	mov	x3, x0
  409a98:	add	x2, x2, #0xe38
  409a9c:	mov	w0, w19
  409aa0:	mov	w1, #0x0                   	// #0
  409aa4:	bl	401c70 <error@plt>
  409aa8:	bl	401e80 <abort@plt>
  409aac:	nop
  409ab0:	stp	x29, x30, [sp, #-32]!
  409ab4:	mov	x1, #0x0                   	// #0
  409ab8:	mov	x0, #0x0                   	// #0
  409abc:	mov	x29, sp
  409ac0:	str	x19, [sp, #16]
  409ac4:	bl	401c20 <getcwd@plt>
  409ac8:	mov	x19, x0
  409acc:	cbz	x0, 409ae0 <__fxstatat@plt+0x79a0>
  409ad0:	mov	x0, x19
  409ad4:	ldr	x19, [sp, #16]
  409ad8:	ldp	x29, x30, [sp], #32
  409adc:	ret
  409ae0:	bl	4020e0 <__errno_location@plt>
  409ae4:	ldr	w0, [x0]
  409ae8:	cmp	w0, #0xc
  409aec:	b.ne	409ad0 <__fxstatat@plt+0x7990>  // b.any
  409af0:	bl	409a68 <__fxstatat@plt+0x7928>
  409af4:	nop
  409af8:	stp	x29, x30, [sp, #-64]!
  409afc:	adrp	x5, 422000 <__fxstatat@plt+0x1fec0>
  409b00:	sub	w0, w0, #0x1
  409b04:	mov	x29, sp
  409b08:	stp	x21, x22, [sp, #32]
  409b0c:	cmp	w0, #0x3
  409b10:	ldr	w21, [x5, #1304]
  409b14:	stp	x19, x20, [sp, #16]
  409b18:	b.hi	409b70 <__fxstatat@plt+0x7a30>  // b.pmore
  409b1c:	mov	w6, w1
  409b20:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  409b24:	add	x1, x1, #0xc18
  409b28:	mov	x20, x4
  409b2c:	sxtw	x4, w6
  409b30:	ldr	x1, [x1, w0, uxtw #3]
  409b34:	tbnz	w6, #31, 409b74 <__fxstatat@plt+0x7a34>
  409b38:	lsl	x4, x4, #5
  409b3c:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  409b40:	add	x19, x19, #0xba8
  409b44:	ldr	x22, [x3, x4]
  409b48:	mov	w2, #0x5                   	// #5
  409b4c:	mov	x0, #0x0                   	// #0
  409b50:	bl	402060 <dcgettext@plt>
  409b54:	mov	x5, x20
  409b58:	mov	x2, x0
  409b5c:	mov	x4, x22
  409b60:	mov	x3, x19
  409b64:	mov	w0, w21
  409b68:	mov	w1, #0x0                   	// #0
  409b6c:	bl	401c70 <error@plt>
  409b70:	bl	401e80 <abort@plt>
  409b74:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  409b78:	add	x19, x19, #0xba8
  409b7c:	and	w2, w2, #0xff
  409b80:	sub	x19, x19, x4
  409b84:	add	x22, sp, #0x38
  409b88:	strb	w2, [sp, #56]
  409b8c:	strb	wzr, [sp, #57]
  409b90:	b	409b48 <__fxstatat@plt+0x7a08>
  409b94:	nop
  409b98:	stp	x29, x30, [sp, #-112]!
  409b9c:	cmp	w2, #0x24
  409ba0:	mov	x29, sp
  409ba4:	stp	x19, x20, [sp, #16]
  409ba8:	stp	x21, x22, [sp, #32]
  409bac:	stp	x23, x24, [sp, #48]
  409bb0:	b.hi	40a0c8 <__fxstatat@plt+0x7f88>  // b.pmore
  409bb4:	cmp	x1, #0x0
  409bb8:	mov	x19, x0
  409bbc:	add	x0, sp, #0x68
  409bc0:	mov	x21, x3
  409bc4:	csel	x24, x0, x1, eq  // eq = none
  409bc8:	mov	w22, w2
  409bcc:	mov	x23, x4
  409bd0:	stp	x27, x28, [sp, #80]
  409bd4:	bl	4020e0 <__errno_location@plt>
  409bd8:	str	wzr, [x0]
  409bdc:	mov	x20, x0
  409be0:	bl	401f30 <__ctype_b_loc@plt>
  409be4:	ldrb	w3, [x19]
  409be8:	mov	x5, x19
  409bec:	ldr	x1, [x0]
  409bf0:	b	409bf8 <__fxstatat@plt+0x7ab8>
  409bf4:	ldrb	w3, [x5, #1]!
  409bf8:	ubfiz	x4, x3, #1, #8
  409bfc:	ldrh	w4, [x1, x4]
  409c00:	tbnz	w4, #13, 409bf4 <__fxstatat@plt+0x7ab4>
  409c04:	cmp	w3, #0x2d
  409c08:	b.eq	409c90 <__fxstatat@plt+0x7b50>  // b.none
  409c0c:	mov	w2, w22
  409c10:	mov	x1, x24
  409c14:	mov	x0, x19
  409c18:	mov	w3, #0x0                   	// #0
  409c1c:	stp	x25, x26, [sp, #64]
  409c20:	bl	401df0 <__strtoul_internal@plt>
  409c24:	mov	x26, x0
  409c28:	ldr	x28, [x24]
  409c2c:	cmp	x28, x19
  409c30:	b.eq	409c80 <__fxstatat@plt+0x7b40>  // b.none
  409c34:	ldr	w0, [x20]
  409c38:	cbz	w0, 409c78 <__fxstatat@plt+0x7b38>
  409c3c:	cmp	w0, #0x22
  409c40:	mov	w27, #0x1                   	// #1
  409c44:	b.ne	409c8c <__fxstatat@plt+0x7b4c>  // b.any
  409c48:	cbz	x23, 409c54 <__fxstatat@plt+0x7b14>
  409c4c:	ldrb	w25, [x28]
  409c50:	cbnz	w25, 409f2c <__fxstatat@plt+0x7dec>
  409c54:	str	x26, [x21]
  409c58:	mov	w0, w27
  409c5c:	ldp	x19, x20, [sp, #16]
  409c60:	ldp	x21, x22, [sp, #32]
  409c64:	ldp	x23, x24, [sp, #48]
  409c68:	ldp	x25, x26, [sp, #64]
  409c6c:	ldp	x27, x28, [sp, #80]
  409c70:	ldp	x29, x30, [sp], #112
  409c74:	ret
  409c78:	mov	w27, #0x0                   	// #0
  409c7c:	b	409c48 <__fxstatat@plt+0x7b08>
  409c80:	cbz	x23, 409c8c <__fxstatat@plt+0x7b4c>
  409c84:	ldrb	w25, [x19]
  409c88:	cbnz	w25, 409cb0 <__fxstatat@plt+0x7b70>
  409c8c:	ldp	x25, x26, [sp, #64]
  409c90:	mov	w27, #0x4                   	// #4
  409c94:	mov	w0, w27
  409c98:	ldp	x19, x20, [sp, #16]
  409c9c:	ldp	x21, x22, [sp, #32]
  409ca0:	ldp	x23, x24, [sp, #48]
  409ca4:	ldp	x27, x28, [sp, #80]
  409ca8:	ldp	x29, x30, [sp], #112
  409cac:	ret
  409cb0:	mov	w1, w25
  409cb4:	mov	x0, x23
  409cb8:	mov	w27, #0x0                   	// #0
  409cbc:	mov	x26, #0x1                   	// #1
  409cc0:	bl	401fc0 <strchr@plt>
  409cc4:	cbz	x0, 409c8c <__fxstatat@plt+0x7b4c>
  409cc8:	sub	w2, w25, #0x45
  409ccc:	and	w2, w2, #0xff
  409cd0:	cmp	w2, #0x2f
  409cd4:	b.hi	409d5c <__fxstatat@plt+0x7c1c>  // b.pmore
  409cd8:	mov	x3, #0x8945                	// #35141
  409cdc:	mov	x19, #0x1                   	// #1
  409ce0:	movk	x3, #0x30, lsl #16
  409ce4:	lsl	x2, x19, x2
  409ce8:	movk	x3, #0x8144, lsl #32
  409cec:	mov	w22, w19
  409cf0:	tst	x2, x3
  409cf4:	mov	x20, #0x400                 	// #1024
  409cf8:	b.ne	409ec0 <__fxstatat@plt+0x7d80>  // b.any
  409cfc:	cmp	w25, #0x5a
  409d00:	b.eq	40a08c <__fxstatat@plt+0x7f4c>  // b.none
  409d04:	b.hi	409df4 <__fxstatat@plt+0x7cb4>  // b.pmore
  409d08:	cmp	w25, #0x4d
  409d0c:	b.eq	409e9c <__fxstatat@plt+0x7d5c>  // b.none
  409d10:	b.hi	409d8c <__fxstatat@plt+0x7c4c>  // b.pmore
  409d14:	cmp	w25, #0x45
  409d18:	b.eq	40a03c <__fxstatat@plt+0x7efc>  // b.none
  409d1c:	b.ls	409d68 <__fxstatat@plt+0x7c28>  // b.plast
  409d20:	cmp	w25, #0x47
  409d24:	b.eq	409e10 <__fxstatat@plt+0x7cd0>  // b.none
  409d28:	cmp	w25, #0x4b
  409d2c:	b.ne	409f3c <__fxstatat@plt+0x7dfc>  // b.any
  409d30:	sxtw	x19, w22
  409d34:	umulh	x0, x26, x20
  409d38:	cbnz	x0, 409eb4 <__fxstatat@plt+0x7d74>
  409d3c:	mul	x26, x26, x20
  409d40:	add	x0, x28, x19
  409d44:	str	x0, [x24]
  409d48:	orr	w0, w27, #0x2
  409d4c:	ldrb	w1, [x28, x19]
  409d50:	cmp	w1, #0x0
  409d54:	csel	w27, w0, w27, ne  // ne = any
  409d58:	b	409c54 <__fxstatat@plt+0x7b14>
  409d5c:	mov	w22, #0x1                   	// #1
  409d60:	mov	x20, #0x400                 	// #1024
  409d64:	b	409cfc <__fxstatat@plt+0x7bbc>
  409d68:	sxtw	x19, w22
  409d6c:	cmp	w25, #0x42
  409d70:	b.ne	409f3c <__fxstatat@plt+0x7dfc>  // b.any
  409d74:	lsr	x0, x26, #54
  409d78:	lsl	x26, x26, #10
  409d7c:	cmp	x0, #0x0
  409d80:	csinc	w27, w27, wzr, eq  // eq = none
  409d84:	csinv	x26, x26, xzr, eq  // eq = none
  409d88:	b	409d40 <__fxstatat@plt+0x7c00>
  409d8c:	cmp	w25, #0x54
  409d90:	b.eq	40a064 <__fxstatat@plt+0x7f24>  // b.none
  409d94:	sxtw	x19, w22
  409d98:	cmp	w25, #0x59
  409d9c:	b.ne	409dc4 <__fxstatat@plt+0x7c84>  // b.any
  409da0:	mov	w0, #0x8                   	// #8
  409da4:	mov	w2, #0x0                   	// #0
  409da8:	umulh	x1, x26, x20
  409dac:	cbnz	x1, 40a10c <__fxstatat@plt+0x7fcc>
  409db0:	mul	x26, x26, x20
  409db4:	subs	w0, w0, #0x1
  409db8:	b.ne	409da8 <__fxstatat@plt+0x7c68>  // b.any
  409dbc:	orr	w27, w27, w2
  409dc0:	b	409d40 <__fxstatat@plt+0x7c00>
  409dc4:	sxtw	x19, w22
  409dc8:	cmp	w25, #0x50
  409dcc:	b.ne	409f3c <__fxstatat@plt+0x7dfc>  // b.any
  409dd0:	mov	w0, #0x5                   	// #5
  409dd4:	mov	w2, #0x0                   	// #0
  409dd8:	umulh	x1, x26, x20
  409ddc:	cbnz	x1, 40a100 <__fxstatat@plt+0x7fc0>
  409de0:	mul	x26, x26, x20
  409de4:	subs	w0, w0, #0x1
  409de8:	b.ne	409dd8 <__fxstatat@plt+0x7c98>  // b.any
  409dec:	orr	w27, w27, w2
  409df0:	b	409d40 <__fxstatat@plt+0x7c00>
  409df4:	cmp	w25, #0x6b
  409df8:	b.eq	409d30 <__fxstatat@plt+0x7bf0>  // b.none
  409dfc:	b.hi	409e68 <__fxstatat@plt+0x7d28>  // b.pmore
  409e00:	cmp	w25, #0x63
  409e04:	b.eq	40a034 <__fxstatat@plt+0x7ef4>  // b.none
  409e08:	cmp	w25, #0x67
  409e0c:	b.ne	409e44 <__fxstatat@plt+0x7d04>  // b.any
  409e10:	sxtw	x19, w22
  409e14:	umulh	x0, x26, x20
  409e18:	cbnz	x0, 40a0f0 <__fxstatat@plt+0x7fb0>
  409e1c:	mul	x26, x26, x20
  409e20:	umulh	x0, x26, x20
  409e24:	cbnz	x0, 40a0f0 <__fxstatat@plt+0x7fb0>
  409e28:	mul	x26, x26, x20
  409e2c:	umulh	x0, x26, x20
  409e30:	cbnz	x0, 40a0f0 <__fxstatat@plt+0x7fb0>
  409e34:	mov	w0, #0x0                   	// #0
  409e38:	mul	x26, x26, x20
  409e3c:	orr	w27, w27, w0
  409e40:	b	409d40 <__fxstatat@plt+0x7c00>
  409e44:	sxtw	x19, w22
  409e48:	cmp	w25, #0x62
  409e4c:	b.ne	409f3c <__fxstatat@plt+0x7dfc>  // b.any
  409e50:	lsr	x0, x26, #55
  409e54:	lsl	x26, x26, #9
  409e58:	cmp	x0, #0x0
  409e5c:	csinc	w27, w27, wzr, eq  // eq = none
  409e60:	csinv	x26, x26, xzr, eq  // eq = none
  409e64:	b	409d40 <__fxstatat@plt+0x7c00>
  409e68:	cmp	w25, #0x74
  409e6c:	b.eq	40a064 <__fxstatat@plt+0x7f24>  // b.none
  409e70:	cmp	w25, #0x77
  409e74:	sxtw	x19, w22
  409e78:	b.ne	409e94 <__fxstatat@plt+0x7d54>  // b.any
  409e7c:	lsr	x0, x26, #63
  409e80:	lsl	x26, x26, #1
  409e84:	cmp	x0, #0x0
  409e88:	csinc	w27, w27, wzr, eq  // eq = none
  409e8c:	csinv	x26, x26, xzr, eq  // eq = none
  409e90:	b	409d40 <__fxstatat@plt+0x7c00>
  409e94:	cmp	w25, #0x6d
  409e98:	b.ne	409f3c <__fxstatat@plt+0x7dfc>  // b.any
  409e9c:	sxtw	x19, w22
  409ea0:	umulh	x0, x26, x20
  409ea4:	cbnz	x0, 409eb4 <__fxstatat@plt+0x7d74>
  409ea8:	mul	x26, x26, x20
  409eac:	umulh	x0, x26, x20
  409eb0:	cbz	x0, 409d3c <__fxstatat@plt+0x7bfc>
  409eb4:	mov	w27, #0x1                   	// #1
  409eb8:	mov	x26, #0xffffffffffffffff    	// #-1
  409ebc:	b	409d40 <__fxstatat@plt+0x7c00>
  409ec0:	mov	x0, x23
  409ec4:	mov	w1, #0x30                  	// #48
  409ec8:	bl	401fc0 <strchr@plt>
  409ecc:	cbz	x0, 409cfc <__fxstatat@plt+0x7bbc>
  409ed0:	ldrb	w0, [x28, #1]
  409ed4:	cmp	w0, #0x44
  409ed8:	b.eq	409f84 <__fxstatat@plt+0x7e44>  // b.none
  409edc:	cmp	w0, #0x69
  409ee0:	b.eq	409f44 <__fxstatat@plt+0x7e04>  // b.none
  409ee4:	cmp	w0, #0x42
  409ee8:	b.eq	409f84 <__fxstatat@plt+0x7e44>  // b.none
  409eec:	cmp	w25, #0x5a
  409ef0:	b.eq	409f58 <__fxstatat@plt+0x7e18>  // b.none
  409ef4:	b.hi	409fac <__fxstatat@plt+0x7e6c>  // b.pmore
  409ef8:	cmp	w25, #0x4d
  409efc:	b.eq	409fa4 <__fxstatat@plt+0x7e64>  // b.none
  409f00:	b.hi	409fd8 <__fxstatat@plt+0x7e98>  // b.pmore
  409f04:	cmp	w25, #0x45
  409f08:	b.eq	40a0b4 <__fxstatat@plt+0x7f74>  // b.none
  409f0c:	b.ls	409ff4 <__fxstatat@plt+0x7eb4>  // b.plast
  409f10:	cmp	w25, #0x47
  409f14:	b.eq	40a094 <__fxstatat@plt+0x7f54>  // b.none
  409f18:	cmp	w25, #0x4b
  409f1c:	b.ne	409f3c <__fxstatat@plt+0x7dfc>  // b.any
  409f20:	mov	x19, #0x1                   	// #1
  409f24:	mov	x20, #0x400                 	// #1024
  409f28:	b	409d34 <__fxstatat@plt+0x7bf4>
  409f2c:	mov	w1, w25
  409f30:	mov	x0, x23
  409f34:	bl	401fc0 <strchr@plt>
  409f38:	cbnz	x0, 409cc8 <__fxstatat@plt+0x7b88>
  409f3c:	orr	w27, w27, #0x2
  409f40:	b	409c54 <__fxstatat@plt+0x7b14>
  409f44:	ldrb	w1, [x28, #2]
  409f48:	mov	w0, #0x3                   	// #3
  409f4c:	cmp	w1, #0x42
  409f50:	csel	w22, w19, w0, ne  // ne = any
  409f54:	b	409cfc <__fxstatat@plt+0x7bbc>
  409f58:	mov	x20, #0x400                 	// #1024
  409f5c:	mov	w0, #0x7                   	// #7
  409f60:	mov	w2, #0x0                   	// #0
  409f64:	nop
  409f68:	umulh	x1, x26, x20
  409f6c:	cbnz	x1, 40a124 <__fxstatat@plt+0x7fe4>
  409f70:	mul	x26, x26, x20
  409f74:	subs	w0, w0, #0x1
  409f78:	b.ne	409f68 <__fxstatat@plt+0x7e28>  // b.any
  409f7c:	orr	w27, w27, w2
  409f80:	b	409d40 <__fxstatat@plt+0x7c00>
  409f84:	mov	w22, #0x2                   	// #2
  409f88:	mov	x20, #0x3e8                 	// #1000
  409f8c:	b	409cfc <__fxstatat@plt+0x7bbc>
  409f90:	cmp	w25, #0x6b
  409f94:	b.eq	409f20 <__fxstatat@plt+0x7de0>  // b.none
  409f98:	cmp	w25, #0x6d
  409f9c:	mov	x19, #0x1                   	// #1
  409fa0:	b.ne	409f3c <__fxstatat@plt+0x7dfc>  // b.any
  409fa4:	mov	x20, #0x400                 	// #1024
  409fa8:	b	409ea0 <__fxstatat@plt+0x7d60>
  409fac:	cmp	w25, #0x67
  409fb0:	b.eq	40a0c0 <__fxstatat@plt+0x7f80>  // b.none
  409fb4:	b.ls	40a008 <__fxstatat@plt+0x7ec8>  // b.plast
  409fb8:	cmp	w25, #0x74
  409fbc:	b.eq	40a0a8 <__fxstatat@plt+0x7f68>  // b.none
  409fc0:	b.ls	409f90 <__fxstatat@plt+0x7e50>  // b.plast
  409fc4:	cmp	w25, #0x77
  409fc8:	mov	x19, #0x1                   	// #1
  409fcc:	b.eq	409e7c <__fxstatat@plt+0x7d3c>  // b.none
  409fd0:	orr	w27, w27, #0x2
  409fd4:	b	409c54 <__fxstatat@plt+0x7b14>
  409fd8:	cmp	w25, #0x54
  409fdc:	b.eq	40a0a8 <__fxstatat@plt+0x7f68>  // b.none
  409fe0:	cmp	w25, #0x59
  409fe4:	b.ne	40a020 <__fxstatat@plt+0x7ee0>  // b.any
  409fe8:	mov	x19, #0x1                   	// #1
  409fec:	mov	x20, #0x400                 	// #1024
  409ff0:	b	409da0 <__fxstatat@plt+0x7c60>
  409ff4:	cmp	w25, #0x42
  409ff8:	mov	x19, #0x1                   	// #1
  409ffc:	b.eq	409d74 <__fxstatat@plt+0x7c34>  // b.none
  40a000:	orr	w27, w27, #0x2
  40a004:	b	409c54 <__fxstatat@plt+0x7b14>
  40a008:	cmp	w25, #0x62
  40a00c:	b.eq	40a0a0 <__fxstatat@plt+0x7f60>  // b.none
  40a010:	cmp	w25, #0x63
  40a014:	mov	x19, #0x1                   	// #1
  40a018:	b.eq	409d40 <__fxstatat@plt+0x7c00>  // b.none
  40a01c:	b	409f3c <__fxstatat@plt+0x7dfc>
  40a020:	cmp	w25, #0x50
  40a024:	b.ne	409f3c <__fxstatat@plt+0x7dfc>  // b.any
  40a028:	mov	x19, #0x1                   	// #1
  40a02c:	mov	x20, #0x400                 	// #1024
  40a030:	b	409dd0 <__fxstatat@plt+0x7c90>
  40a034:	sxtw	x19, w22
  40a038:	b	409d40 <__fxstatat@plt+0x7c00>
  40a03c:	sxtw	x19, w22
  40a040:	mov	w0, #0x6                   	// #6
  40a044:	mov	w2, #0x0                   	// #0
  40a048:	umulh	x1, x26, x20
  40a04c:	cbnz	x1, 40a118 <__fxstatat@plt+0x7fd8>
  40a050:	mul	x26, x26, x20
  40a054:	subs	w0, w0, #0x1
  40a058:	b.ne	40a048 <__fxstatat@plt+0x7f08>  // b.any
  40a05c:	orr	w27, w27, w2
  40a060:	b	409d40 <__fxstatat@plt+0x7c00>
  40a064:	sxtw	x19, w22
  40a068:	mov	w0, #0x4                   	// #4
  40a06c:	mov	w2, #0x0                   	// #0
  40a070:	umulh	x1, x26, x20
  40a074:	cbnz	x1, 40a130 <__fxstatat@plt+0x7ff0>
  40a078:	mul	x26, x26, x20
  40a07c:	subs	w0, w0, #0x1
  40a080:	b.ne	40a070 <__fxstatat@plt+0x7f30>  // b.any
  40a084:	orr	w27, w27, w2
  40a088:	b	409d40 <__fxstatat@plt+0x7c00>
  40a08c:	sxtw	x19, w22
  40a090:	b	409f5c <__fxstatat@plt+0x7e1c>
  40a094:	mov	x19, #0x1                   	// #1
  40a098:	mov	x20, #0x400                 	// #1024
  40a09c:	b	409e14 <__fxstatat@plt+0x7cd4>
  40a0a0:	mov	x19, #0x1                   	// #1
  40a0a4:	b	409e50 <__fxstatat@plt+0x7d10>
  40a0a8:	mov	x19, #0x1                   	// #1
  40a0ac:	mov	x20, #0x400                 	// #1024
  40a0b0:	b	40a068 <__fxstatat@plt+0x7f28>
  40a0b4:	mov	x19, #0x1                   	// #1
  40a0b8:	mov	x20, #0x400                 	// #1024
  40a0bc:	b	40a040 <__fxstatat@plt+0x7f00>
  40a0c0:	mov	x20, #0x400                 	// #1024
  40a0c4:	b	409e14 <__fxstatat@plt+0x7cd4>
  40a0c8:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a0cc:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a0d0:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a0d4:	add	x3, x3, #0xc70
  40a0d8:	add	x1, x1, #0xc38
  40a0dc:	add	x0, x0, #0xc48
  40a0e0:	mov	w2, #0x54                  	// #84
  40a0e4:	stp	x25, x26, [sp, #64]
  40a0e8:	stp	x27, x28, [sp, #80]
  40a0ec:	bl	4020d0 <__assert_fail@plt>
  40a0f0:	mov	w0, #0x1                   	// #1
  40a0f4:	mov	x26, #0xffffffffffffffff    	// #-1
  40a0f8:	orr	w27, w27, w0
  40a0fc:	b	409d40 <__fxstatat@plt+0x7c00>
  40a100:	mov	w2, #0x1                   	// #1
  40a104:	mov	x26, #0xffffffffffffffff    	// #-1
  40a108:	b	409de4 <__fxstatat@plt+0x7ca4>
  40a10c:	mov	w2, #0x1                   	// #1
  40a110:	mov	x26, #0xffffffffffffffff    	// #-1
  40a114:	b	409db4 <__fxstatat@plt+0x7c74>
  40a118:	mov	w2, #0x1                   	// #1
  40a11c:	mov	x26, #0xffffffffffffffff    	// #-1
  40a120:	b	40a054 <__fxstatat@plt+0x7f14>
  40a124:	mov	w2, #0x1                   	// #1
  40a128:	mov	x26, #0xffffffffffffffff    	// #-1
  40a12c:	b	409f74 <__fxstatat@plt+0x7e34>
  40a130:	mov	w2, #0x1                   	// #1
  40a134:	mov	x26, #0xffffffffffffffff    	// #-1
  40a138:	b	40a07c <__fxstatat@plt+0x7f3c>
  40a13c:	nop
  40a140:	tbz	w0, #31, 40a148 <__fxstatat@plt+0x8008>
  40a144:	ret
  40a148:	stp	x29, x30, [sp, #-16]!
  40a14c:	mov	x29, sp
  40a150:	bl	401e50 <close@plt>
  40a154:	cbnz	w0, 40a160 <__fxstatat@plt+0x8020>
  40a158:	ldp	x29, x30, [sp], #16
  40a15c:	ret
  40a160:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a164:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a168:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a16c:	add	x3, x3, #0xcf8
  40a170:	add	x1, x1, #0xc80
  40a174:	add	x0, x0, #0xc98
  40a178:	mov	w2, #0x40                  	// #64
  40a17c:	bl	4020d0 <__assert_fail@plt>
  40a180:	stp	x29, x30, [sp, #-32]!
  40a184:	mov	w2, #0x4900                	// #18688
  40a188:	mov	x29, sp
  40a18c:	stp	x19, x20, [sp, #16]
  40a190:	mov	x19, x0
  40a194:	ldr	w0, [x0]
  40a198:	bl	4020c0 <openat@plt>
  40a19c:	tbnz	w0, #31, 40a1c0 <__fxstatat@plt+0x8080>
  40a1a0:	mov	w20, w0
  40a1a4:	ldr	w0, [x19]
  40a1a8:	bl	40a140 <__fxstatat@plt+0x8000>
  40a1ac:	str	w20, [x19]
  40a1b0:	mov	w0, #0x0                   	// #0
  40a1b4:	ldp	x19, x20, [sp, #16]
  40a1b8:	ldp	x29, x30, [sp], #32
  40a1bc:	ret
  40a1c0:	mov	w0, #0xffffffff            	// #-1
  40a1c4:	b	40a1b4 <__fxstatat@plt+0x8074>
  40a1c8:	stp	x29, x30, [sp, #-80]!
  40a1cc:	mov	x29, sp
  40a1d0:	stp	x19, x20, [sp, #16]
  40a1d4:	stp	x23, x24, [sp, #48]
  40a1d8:	mov	x24, x0
  40a1dc:	bl	401f50 <chdir@plt>
  40a1e0:	mov	w19, w0
  40a1e4:	cbz	w0, 40a2e0 <__fxstatat@plt+0x81a0>
  40a1e8:	stp	x21, x22, [sp, #32]
  40a1ec:	bl	4020e0 <__errno_location@plt>
  40a1f0:	mov	x22, x0
  40a1f4:	ldr	w0, [x0]
  40a1f8:	cmp	w0, #0x24
  40a1fc:	b.ne	40a2f4 <__fxstatat@plt+0x81b4>  // b.any
  40a200:	mov	x0, x24
  40a204:	bl	401c30 <strlen@plt>
  40a208:	mov	w1, #0xffffff9c            	// #-100
  40a20c:	str	w1, [sp, #72]
  40a210:	mov	x23, x0
  40a214:	cbz	x0, 40a44c <__fxstatat@plt+0x830c>
  40a218:	cmp	x0, #0xfff
  40a21c:	b.ls	40a470 <__fxstatat@plt+0x8330>  // b.plast
  40a220:	adrp	x21, 40e000 <__fxstatat@plt+0xbec0>
  40a224:	add	x21, x21, #0x298
  40a228:	mov	x1, x21
  40a22c:	mov	x0, x24
  40a230:	bl	401fb0 <strspn@plt>
  40a234:	mov	x19, x0
  40a238:	cmp	x0, #0x2
  40a23c:	b.eq	40a378 <__fxstatat@plt+0x8238>  // b.none
  40a240:	mov	x20, x24
  40a244:	cbnz	x0, 40a30c <__fxstatat@plt+0x81cc>
  40a248:	ldrb	w0, [x20]
  40a24c:	cmp	w0, #0x2f
  40a250:	b.eq	40a404 <__fxstatat@plt+0x82c4>  // b.none
  40a254:	add	x23, x24, x23
  40a258:	cmp	x20, x23
  40a25c:	b.hi	40a428 <__fxstatat@plt+0x82e8>  // b.pmore
  40a260:	sub	x0, x23, x20
  40a264:	mov	w24, #0x2f                  	// #47
  40a268:	cmp	x0, #0xfff
  40a26c:	b.gt	40a2b8 <__fxstatat@plt+0x8178>
  40a270:	b	40a324 <__fxstatat@plt+0x81e4>
  40a274:	strb	wzr, [x0]
  40a278:	sub	x0, x0, x20
  40a27c:	cmp	x0, #0xfff
  40a280:	b.gt	40a3e0 <__fxstatat@plt+0x82a0>
  40a284:	mov	x1, x20
  40a288:	add	x0, sp, #0x48
  40a28c:	bl	40a180 <__fxstatat@plt+0x8040>
  40a290:	strb	w24, [x19]
  40a294:	cbnz	w0, 40a34c <__fxstatat@plt+0x820c>
  40a298:	add	x19, x19, #0x1
  40a29c:	mov	x1, x21
  40a2a0:	mov	x0, x19
  40a2a4:	bl	401fb0 <strspn@plt>
  40a2a8:	add	x20, x19, x0
  40a2ac:	sub	x0, x23, x20
  40a2b0:	cmp	x0, #0xfff
  40a2b4:	b.le	40a324 <__fxstatat@plt+0x81e4>
  40a2b8:	mov	x0, x20
  40a2bc:	mov	x2, #0x1000                	// #4096
  40a2c0:	mov	w1, #0x2f                  	// #47
  40a2c4:	bl	401fd0 <memrchr@plt>
  40a2c8:	mov	x19, x0
  40a2cc:	cbnz	x0, 40a274 <__fxstatat@plt+0x8134>
  40a2d0:	mov	w0, #0x24                  	// #36
  40a2d4:	str	w0, [x22]
  40a2d8:	ldp	x21, x22, [sp, #32]
  40a2dc:	mov	w19, #0xffffffff            	// #-1
  40a2e0:	mov	w0, w19
  40a2e4:	ldp	x19, x20, [sp, #16]
  40a2e8:	ldp	x23, x24, [sp, #48]
  40a2ec:	ldp	x29, x30, [sp], #80
  40a2f0:	ret
  40a2f4:	mov	w0, w19
  40a2f8:	ldp	x19, x20, [sp, #16]
  40a2fc:	ldp	x21, x22, [sp, #32]
  40a300:	ldp	x23, x24, [sp, #48]
  40a304:	ldp	x29, x30, [sp], #80
  40a308:	ret
  40a30c:	mov	x1, x21
  40a310:	add	x0, sp, #0x48
  40a314:	bl	40a180 <__fxstatat@plt+0x8040>
  40a318:	cbnz	w0, 40a34c <__fxstatat@plt+0x820c>
  40a31c:	add	x20, x24, x19
  40a320:	b	40a248 <__fxstatat@plt+0x8108>
  40a324:	cmp	x23, x20
  40a328:	b.ls	40a33c <__fxstatat@plt+0x81fc>  // b.plast
  40a32c:	mov	x1, x20
  40a330:	add	x0, sp, #0x48
  40a334:	bl	40a180 <__fxstatat@plt+0x8040>
  40a338:	cbnz	w0, 40a34c <__fxstatat@plt+0x820c>
  40a33c:	ldr	w0, [sp, #72]
  40a340:	bl	401c80 <fchdir@plt>
  40a344:	mov	w19, w0
  40a348:	cbz	w0, 40a3c4 <__fxstatat@plt+0x8284>
  40a34c:	ldr	w0, [sp, #72]
  40a350:	mov	w19, #0xffffffff            	// #-1
  40a354:	ldr	w20, [x22]
  40a358:	bl	40a140 <__fxstatat@plt+0x8000>
  40a35c:	str	w20, [x22]
  40a360:	mov	w0, w19
  40a364:	ldp	x19, x20, [sp, #16]
  40a368:	ldp	x21, x22, [sp, #32]
  40a36c:	ldp	x23, x24, [sp, #48]
  40a370:	ldp	x29, x30, [sp], #80
  40a374:	ret
  40a378:	sub	x2, x23, #0x3
  40a37c:	add	x0, x24, #0x3
  40a380:	mov	w1, #0x2f                  	// #47
  40a384:	bl	402020 <memchr@plt>
  40a388:	mov	x19, x0
  40a38c:	cbz	x0, 40a3d4 <__fxstatat@plt+0x8294>
  40a390:	strb	wzr, [x0]
  40a394:	mov	x1, x24
  40a398:	add	x0, sp, #0x48
  40a39c:	bl	40a180 <__fxstatat@plt+0x8040>
  40a3a0:	mov	w1, #0x2f                  	// #47
  40a3a4:	strb	w1, [x19]
  40a3a8:	cbnz	w0, 40a34c <__fxstatat@plt+0x820c>
  40a3ac:	add	x19, x19, #0x1
  40a3b0:	mov	x1, x21
  40a3b4:	mov	x0, x19
  40a3b8:	bl	401fb0 <strspn@plt>
  40a3bc:	add	x20, x19, x0
  40a3c0:	b	40a248 <__fxstatat@plt+0x8108>
  40a3c4:	ldr	w0, [sp, #72]
  40a3c8:	bl	40a140 <__fxstatat@plt+0x8000>
  40a3cc:	ldp	x21, x22, [sp, #32]
  40a3d0:	b	40a2e0 <__fxstatat@plt+0x81a0>
  40a3d4:	mov	w19, #0xffffffff            	// #-1
  40a3d8:	ldp	x21, x22, [sp, #32]
  40a3dc:	b	40a2e0 <__fxstatat@plt+0x81a0>
  40a3e0:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a3e4:	add	x3, x3, #0xcf8
  40a3e8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a3ec:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a3f0:	add	x3, x3, #0x10
  40a3f4:	add	x1, x1, #0xc80
  40a3f8:	add	x0, x0, #0xce0
  40a3fc:	mov	w2, #0xb3                  	// #179
  40a400:	bl	4020d0 <__assert_fail@plt>
  40a404:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a408:	add	x3, x3, #0xcf8
  40a40c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a410:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a414:	add	x3, x3, #0x10
  40a418:	add	x1, x1, #0xc80
  40a41c:	add	x0, x0, #0xcc0
  40a420:	mov	w2, #0xa2                  	// #162
  40a424:	bl	4020d0 <__assert_fail@plt>
  40a428:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a42c:	add	x3, x3, #0xcf8
  40a430:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a434:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a438:	add	x3, x3, #0x10
  40a43c:	add	x1, x1, #0xc80
  40a440:	add	x0, x0, #0xcd0
  40a444:	mov	w2, #0xa3                  	// #163
  40a448:	bl	4020d0 <__assert_fail@plt>
  40a44c:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a450:	add	x3, x3, #0xcf8
  40a454:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a458:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a45c:	add	x3, x3, #0x10
  40a460:	add	x1, x1, #0xc80
  40a464:	add	x0, x0, #0xca8
  40a468:	mov	w2, #0x7e                  	// #126
  40a46c:	bl	4020d0 <__assert_fail@plt>
  40a470:	adrp	x3, 40e000 <__fxstatat@plt+0xbec0>
  40a474:	add	x3, x3, #0xcf8
  40a478:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a47c:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a480:	add	x3, x3, #0x10
  40a484:	add	x1, x1, #0xc80
  40a488:	add	x0, x0, #0xcb0
  40a48c:	mov	w2, #0x7f                  	// #127
  40a490:	bl	4020d0 <__assert_fail@plt>
  40a494:	nop
  40a498:	stp	x29, x30, [sp, #-448]!
  40a49c:	mov	x29, sp
  40a4a0:	stp	x21, x22, [sp, #32]
  40a4a4:	adrp	x22, 422000 <__fxstatat@plt+0x1fec0>
  40a4a8:	add	x21, sp, #0x38
  40a4ac:	stp	x19, x20, [sp, #16]
  40a4b0:	mov	x20, x0
  40a4b4:	ldr	w0, [x22, #1400]
  40a4b8:	mov	x19, x2
  40a4bc:	cmp	w0, #0x0
  40a4c0:	b.lt	40a528 <__fxstatat@plt+0x83e8>  // b.tstop
  40a4c4:	b.eq	40a538 <__fxstatat@plt+0x83f8>  // b.none
  40a4c8:	mov	x1, x21
  40a4cc:	mov	x0, x20
  40a4d0:	bl	401e90 <statvfs@plt>
  40a4d4:	mov	w1, w0
  40a4d8:	mov	w0, #0xffffffff            	// #-1
  40a4dc:	tbnz	w1, #31, 40a518 <__fxstatat@plt+0x83d8>
  40a4e0:	ldp	x3, x2, [sp, #56]
  40a4e4:	mov	w0, #0x0                   	// #0
  40a4e8:	ldr	x1, [sp, #88]
  40a4ec:	ldp	x5, x4, [sp, #72]
  40a4f0:	stp	x4, x1, [x19, #16]
  40a4f4:	cmp	x2, #0x0
  40a4f8:	csel	x2, x3, x2, eq  // eq = none
  40a4fc:	stp	x2, x5, [x19]
  40a500:	lsr	x1, x1, #63
  40a504:	ldr	x3, [sp, #96]
  40a508:	strb	w1, [x19, #32]
  40a50c:	ldr	x2, [sp, #104]
  40a510:	str	x3, [x19, #40]
  40a514:	str	x2, [x19, #48]
  40a518:	ldp	x19, x20, [sp, #16]
  40a51c:	ldp	x21, x22, [sp, #32]
  40a520:	ldp	x29, x30, [sp], #448
  40a524:	ret
  40a528:	mov	x0, x21
  40a52c:	bl	4020f0 <uname@plt>
  40a530:	cbz	w0, 40a590 <__fxstatat@plt+0x8450>
  40a534:	str	wzr, [x22, #1400]
  40a538:	mov	x1, x21
  40a53c:	mov	x0, x20
  40a540:	bl	401cc0 <statfs@plt>
  40a544:	tbnz	w0, #31, 40a5b0 <__fxstatat@plt+0x8470>
  40a548:	ldp	x1, x3, [sp, #88]
  40a54c:	str	x1, [x19, #24]
  40a550:	ldr	x2, [sp, #72]
  40a554:	str	x2, [x19, #8]
  40a558:	ldr	x2, [sp, #80]
  40a55c:	str	x2, [x19, #16]
  40a560:	lsr	x4, x1, #63
  40a564:	strb	w4, [x19, #32]
  40a568:	ldr	x2, [sp, #104]
  40a56c:	str	x3, [x19, #40]
  40a570:	ldr	x1, [sp, #128]
  40a574:	str	x1, [x19]
  40a578:	str	x2, [x19, #48]
  40a57c:	mov	w0, #0x0                   	// #0
  40a580:	ldp	x19, x20, [sp, #16]
  40a584:	ldp	x21, x22, [sp, #32]
  40a588:	ldp	x29, x30, [sp], #448
  40a58c:	ret
  40a590:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a594:	add	x0, x21, #0x82
  40a598:	add	x1, x1, #0xd18
  40a59c:	bl	401dc0 <strverscmp@plt>
  40a5a0:	tbnz	w0, #31, 40a534 <__fxstatat@plt+0x83f4>
  40a5a4:	mov	w0, #0x1                   	// #1
  40a5a8:	str	w0, [x22, #1400]
  40a5ac:	b	40a4c8 <__fxstatat@plt+0x8388>
  40a5b0:	mov	w0, #0xffffffff            	// #-1
  40a5b4:	b	40a518 <__fxstatat@plt+0x83d8>
  40a5b8:	stp	x29, x30, [sp, #-64]!
  40a5bc:	cmp	x0, #0x0
  40a5c0:	add	x4, sp, #0x3c
  40a5c4:	mov	x29, sp
  40a5c8:	stp	x19, x20, [sp, #16]
  40a5cc:	csel	x19, x4, x0, eq  // eq = none
  40a5d0:	mov	x20, x2
  40a5d4:	mov	x0, x19
  40a5d8:	str	x21, [sp, #32]
  40a5dc:	mov	x21, x1
  40a5e0:	bl	401be0 <mbrtowc@plt>
  40a5e4:	cmp	x20, #0x0
  40a5e8:	mov	x20, x0
  40a5ec:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40a5f0:	b.hi	40a608 <__fxstatat@plt+0x84c8>  // b.pmore
  40a5f4:	mov	x0, x20
  40a5f8:	ldp	x19, x20, [sp, #16]
  40a5fc:	ldr	x21, [sp, #32]
  40a600:	ldp	x29, x30, [sp], #64
  40a604:	ret
  40a608:	mov	w0, #0x0                   	// #0
  40a60c:	bl	40b3f8 <__fxstatat@plt+0x92b8>
  40a610:	tst	w0, #0xff
  40a614:	b.ne	40a5f4 <__fxstatat@plt+0x84b4>  // b.any
  40a618:	ldrb	w0, [x21]
  40a61c:	mov	x20, #0x1                   	// #1
  40a620:	str	w0, [x19]
  40a624:	mov	x0, x20
  40a628:	ldp	x19, x20, [sp, #16]
  40a62c:	ldr	x21, [sp, #32]
  40a630:	ldp	x29, x30, [sp], #64
  40a634:	ret
  40a638:	stp	x29, x30, [sp, #-32]!
  40a63c:	mov	x29, sp
  40a640:	str	x19, [sp, #16]
  40a644:	mov	x19, x0
  40a648:	bl	401c30 <strlen@plt>
  40a64c:	add	x5, x0, #0x1
  40a650:	mov	x1, #0x0                   	// #0
  40a654:	mov	x4, x19
  40a658:	add	x2, x1, #0x1
  40a65c:	ldrb	w3, [x19, x1]
  40a660:	cmp	w3, #0x5c
  40a664:	b.eq	40a688 <__fxstatat@plt+0x8548>  // b.none
  40a668:	strb	w3, [x4], #1
  40a66c:	cmp	x5, x2
  40a670:	b.ls	40a6ec <__fxstatat@plt+0x85ac>  // b.plast
  40a674:	mov	x1, x2
  40a678:	ldrb	w3, [x19, x1]
  40a67c:	add	x2, x1, #0x1
  40a680:	cmp	w3, #0x5c
  40a684:	b.ne	40a668 <__fxstatat@plt+0x8528>  // b.any
  40a688:	add	x6, x1, #0x4
  40a68c:	cmp	x6, x5
  40a690:	b.cs	40a668 <__fxstatat@plt+0x8528>  // b.hs, b.nlast
  40a694:	ldrb	w0, [x19, x2]
  40a698:	sub	w0, w0, #0x30
  40a69c:	and	w7, w0, #0xff
  40a6a0:	cmp	w7, #0x3
  40a6a4:	b.hi	40a668 <__fxstatat@plt+0x8528>  // b.pmore
  40a6a8:	add	x1, x19, x1
  40a6ac:	ldrb	w7, [x1, #2]
  40a6b0:	sub	w7, w7, #0x30
  40a6b4:	and	w8, w7, #0xff
  40a6b8:	cmp	w8, #0x7
  40a6bc:	b.hi	40a668 <__fxstatat@plt+0x8528>  // b.pmore
  40a6c0:	ldrb	w1, [x1, #3]
  40a6c4:	sub	w1, w1, #0x30
  40a6c8:	and	w1, w1, #0xff
  40a6cc:	cmp	w1, #0x7
  40a6d0:	b.hi	40a668 <__fxstatat@plt+0x8528>  // b.pmore
  40a6d4:	add	w0, w7, w0, lsl #3
  40a6d8:	mov	x2, x6
  40a6dc:	add	w0, w1, w0, lsl #3
  40a6e0:	mov	x1, x2
  40a6e4:	strb	w0, [x4], #1
  40a6e8:	b	40a678 <__fxstatat@plt+0x8538>
  40a6ec:	ldr	x19, [sp, #16]
  40a6f0:	ldp	x29, x30, [sp], #32
  40a6f4:	ret
  40a6f8:	stp	x29, x30, [sp, #-32]!
  40a6fc:	mov	x29, sp
  40a700:	str	x19, [sp, #16]
  40a704:	mov	x19, x0
  40a708:	ldr	x0, [x0]
  40a70c:	bl	401f60 <free@plt>
  40a710:	ldr	x0, [x19, #8]
  40a714:	bl	401f60 <free@plt>
  40a718:	ldr	x0, [x19, #16]
  40a71c:	bl	401f60 <free@plt>
  40a720:	ldrb	w0, [x19, #40]
  40a724:	tbnz	w0, #2, 40a738 <__fxstatat@plt+0x85f8>
  40a728:	mov	x0, x19
  40a72c:	ldr	x19, [sp, #16]
  40a730:	ldp	x29, x30, [sp], #32
  40a734:	b	401f60 <free@plt>
  40a738:	ldr	x0, [x19, #24]
  40a73c:	bl	401f60 <free@plt>
  40a740:	mov	x0, x19
  40a744:	ldr	x19, [sp, #16]
  40a748:	ldp	x29, x30, [sp], #32
  40a74c:	b	401f60 <free@plt>
  40a750:	sub	sp, sp, #0xc0
  40a754:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40a758:	add	x0, x0, #0xd28
  40a75c:	stp	x29, x30, [sp, #16]
  40a760:	add	x29, sp, #0x10
  40a764:	stp	x19, x20, [sp, #32]
  40a768:	adrp	x19, 40e000 <__fxstatat@plt+0xbec0>
  40a76c:	add	x19, x19, #0xd20
  40a770:	mov	x1, x19
  40a774:	stp	x21, x22, [sp, #48]
  40a778:	stp	x23, x24, [sp, #64]
  40a77c:	bl	401d40 <fopen@plt>
  40a780:	cbz	x0, 40aaec <__fxstatat@plt+0x89ac>
  40a784:	mov	x22, x0
  40a788:	add	x21, sp, #0xa8
  40a78c:	stp	x25, x26, [sp, #80]
  40a790:	stp	xzr, xzr, [sp, #176]
  40a794:	nop
  40a798:	mov	x3, x22
  40a79c:	add	x1, sp, #0xb8
  40a7a0:	add	x0, sp, #0xb0
  40a7a4:	mov	w2, #0xa                   	// #10
  40a7a8:	bl	402120 <__getdelim@plt>
  40a7ac:	cmn	x0, #0x1
  40a7b0:	ldr	x0, [sp, #176]
  40a7b4:	b.eq	40a99c <__fxstatat@plt+0x885c>  // b.none
  40a7b8:	add	x19, sp, #0x7f
  40a7bc:	str	x19, [sp]
  40a7c0:	add	x7, sp, #0x8c
  40a7c4:	add	x6, sp, #0x88
  40a7c8:	add	x5, sp, #0xa4
  40a7cc:	add	x4, sp, #0xa0
  40a7d0:	add	x3, sp, #0x84
  40a7d4:	add	x2, sp, #0x80
  40a7d8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a7dc:	add	x1, x1, #0xd40
  40a7e0:	bl	402070 <__isoc99_sscanf@plt>
  40a7e4:	and	w0, w0, #0xfffffffb
  40a7e8:	cmp	w0, #0x3
  40a7ec:	b.ne	40a798 <__fxstatat@plt+0x8658>  // b.any
  40a7f0:	ldr	x2, [sp, #176]
  40a7f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a7f8:	ldrsw	x0, [sp, #140]
  40a7fc:	add	x1, x1, #0xd60
  40a800:	add	x0, x2, x0
  40a804:	bl	402050 <strstr@plt>
  40a808:	mov	x20, x0
  40a80c:	cbz	x0, 40a798 <__fxstatat@plt+0x8658>
  40a810:	mov	x6, x19
  40a814:	add	x5, sp, #0x9c
  40a818:	add	x4, sp, #0x98
  40a81c:	add	x3, sp, #0x94
  40a820:	add	x2, sp, #0x90
  40a824:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a828:	add	x1, x1, #0xd68
  40a82c:	bl	402070 <__isoc99_sscanf@plt>
  40a830:	and	w0, w0, #0xfffffffb
  40a834:	cmp	w0, #0x1
  40a838:	b.ne	40a798 <__fxstatat@plt+0x8658>  // b.any
  40a83c:	ldrsw	x1, [sp, #164]
  40a840:	mov	w23, w0
  40a844:	ldr	x0, [sp, #176]
  40a848:	strb	wzr, [x0, x1]
  40a84c:	ldrsw	x0, [sp, #140]
  40a850:	ldr	x1, [sp, #176]
  40a854:	strb	wzr, [x1, x0]
  40a858:	ldrsw	x0, [sp, #148]
  40a85c:	strb	wzr, [x20, x0]
  40a860:	ldrsw	x0, [sp, #156]
  40a864:	strb	wzr, [x20, x0]
  40a868:	ldrsw	x0, [sp, #152]
  40a86c:	add	x0, x20, x0
  40a870:	bl	40a638 <__fxstatat@plt+0x84f8>
  40a874:	ldr	x1, [sp, #176]
  40a878:	ldrsw	x0, [sp, #136]
  40a87c:	add	x0, x1, x0
  40a880:	bl	40a638 <__fxstatat@plt+0x84f8>
  40a884:	ldr	x1, [sp, #176]
  40a888:	ldrsw	x0, [sp, #160]
  40a88c:	add	x0, x1, x0
  40a890:	bl	40a638 <__fxstatat@plt+0x84f8>
  40a894:	mov	x0, #0x38                  	// #56
  40a898:	bl	409810 <__fxstatat@plt+0x76d0>
  40a89c:	ldrsw	x1, [sp, #152]
  40a8a0:	mov	x19, x0
  40a8a4:	add	x0, x20, x1
  40a8a8:	bl	409a38 <__fxstatat@plt+0x78f8>
  40a8ac:	str	x0, [x19]
  40a8b0:	ldrsw	x1, [sp, #136]
  40a8b4:	ldr	x2, [sp, #176]
  40a8b8:	add	x0, x2, x1
  40a8bc:	bl	409a38 <__fxstatat@plt+0x78f8>
  40a8c0:	str	x0, [x19, #8]
  40a8c4:	ldrsw	x1, [sp, #160]
  40a8c8:	ldr	x2, [sp, #176]
  40a8cc:	add	x0, x2, x1
  40a8d0:	bl	409a38 <__fxstatat@plt+0x78f8>
  40a8d4:	str	x0, [x19, #16]
  40a8d8:	ldrsw	x1, [sp, #144]
  40a8dc:	add	x0, x20, x1
  40a8e0:	bl	409a38 <__fxstatat@plt+0x78f8>
  40a8e4:	mov	x20, x0
  40a8e8:	ldp	w3, w2, [sp, #128]
  40a8ec:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a8f0:	ldrb	w4, [x19, #40]
  40a8f4:	add	x1, x1, #0xd80
  40a8f8:	and	x6, x2, #0xff
  40a8fc:	lsl	x5, x3, #32
  40a900:	ubfiz	x2, x2, #12, #32
  40a904:	and	x5, x5, #0xfffff00000000000
  40a908:	and	x2, x2, #0xffffff00000
  40a90c:	ubfiz	x3, x3, #8, #12
  40a910:	orr	x2, x2, x6
  40a914:	orr	x3, x3, x5
  40a918:	orr	w4, w4, #0x4
  40a91c:	orr	x2, x2, x3
  40a920:	stp	x0, x2, [x19, #24]
  40a924:	strb	w4, [x19, #40]
  40a928:	bl	401f20 <strcmp@plt>
  40a92c:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40a930:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a934:	mov	x0, x20
  40a938:	add	x1, x1, #0xd88
  40a93c:	bl	401f20 <strcmp@plt>
  40a940:	cbnz	w0, 40a9e0 <__fxstatat@plt+0x88a0>
  40a944:	ldrb	w2, [x19, #40]
  40a948:	mov	w1, #0x3a                  	// #58
  40a94c:	ldr	x24, [x19]
  40a950:	mov	w25, #0x1                   	// #1
  40a954:	bfxil	w2, w23, #0, #1
  40a958:	strb	w2, [x19, #40]
  40a95c:	mov	x0, x24
  40a960:	bl	401fc0 <strchr@plt>
  40a964:	cbz	x0, 40aac4 <__fxstatat@plt+0x8984>
  40a968:	ldrb	w0, [x19, #40]
  40a96c:	mov	x3, x22
  40a970:	add	x1, sp, #0xb8
  40a974:	mov	w2, #0xa                   	// #10
  40a978:	bfi	w0, w25, #1, #1
  40a97c:	strb	w0, [x19, #40]
  40a980:	str	x19, [x21]
  40a984:	add	x0, sp, #0xb0
  40a988:	add	x21, x19, #0x30
  40a98c:	bl	402120 <__getdelim@plt>
  40a990:	cmn	x0, #0x1
  40a994:	ldr	x0, [sp, #176]
  40a998:	b.ne	40a7b8 <__fxstatat@plt+0x8678>  // b.any
  40a99c:	bl	401f60 <free@plt>
  40a9a0:	ldr	w0, [x22]
  40a9a4:	tbnz	w0, #5, 40ad54 <__fxstatat@plt+0x8c14>
  40a9a8:	mov	x0, x22
  40a9ac:	bl	40b538 <__fxstatat@plt+0x93f8>
  40a9b0:	cmn	w0, #0x1
  40a9b4:	b.eq	40adec <__fxstatat@plt+0x8cac>  // b.none
  40a9b8:	ldp	x25, x26, [sp, #80]
  40a9bc:	str	xzr, [x21]
  40a9c0:	ldr	x22, [sp, #168]
  40a9c4:	mov	x0, x22
  40a9c8:	ldp	x29, x30, [sp, #16]
  40a9cc:	ldp	x19, x20, [sp, #32]
  40a9d0:	ldp	x21, x22, [sp, #48]
  40a9d4:	ldp	x23, x24, [sp, #64]
  40a9d8:	add	sp, sp, #0xc0
  40a9dc:	ret
  40a9e0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a9e4:	mov	x0, x20
  40a9e8:	add	x1, x1, #0xd90
  40a9ec:	bl	401f20 <strcmp@plt>
  40a9f0:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40a9f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40a9f8:	mov	x0, x20
  40a9fc:	add	x1, x1, #0xd98
  40aa00:	bl	401f20 <strcmp@plt>
  40aa04:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40aa08:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa0c:	mov	x0, x20
  40aa10:	add	x1, x1, #0xda0
  40aa14:	bl	401f20 <strcmp@plt>
  40aa18:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40aa1c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa20:	mov	x0, x20
  40aa24:	add	x1, x1, #0xda8
  40aa28:	bl	401f20 <strcmp@plt>
  40aa2c:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40aa30:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa34:	mov	x0, x20
  40aa38:	add	x1, x1, #0xdb0
  40aa3c:	bl	401f20 <strcmp@plt>
  40aa40:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40aa44:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa48:	mov	x0, x20
  40aa4c:	add	x1, x1, #0xdb8
  40aa50:	bl	401f20 <strcmp@plt>
  40aa54:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40aa58:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa5c:	mov	x0, x20
  40aa60:	add	x1, x1, #0xdc8
  40aa64:	bl	401f20 <strcmp@plt>
  40aa68:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40aa6c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa70:	mov	x0, x20
  40aa74:	add	x1, x1, #0xdd0
  40aa78:	bl	401f20 <strcmp@plt>
  40aa7c:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40aa80:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa84:	mov	x0, x20
  40aa88:	add	x1, x1, #0xdd8
  40aa8c:	bl	401f20 <strcmp@plt>
  40aa90:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40aa94:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aa98:	mov	x0, x20
  40aa9c:	add	x1, x1, #0xde0
  40aaa0:	bl	401f20 <strcmp@plt>
  40aaa4:	cbz	w0, 40a944 <__fxstatat@plt+0x8804>
  40aaa8:	mov	x0, x20
  40aaac:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40aab0:	add	x1, x1, #0xde8
  40aab4:	bl	401f20 <strcmp@plt>
  40aab8:	cmp	w0, #0x0
  40aabc:	cset	w23, eq  // eq = none
  40aac0:	b	40a944 <__fxstatat@plt+0x8804>
  40aac4:	ldrb	w0, [x24]
  40aac8:	cmp	w0, #0x2f
  40aacc:	b.eq	40ad1c <__fxstatat@plt+0x8bdc>  // b.none
  40aad0:	mov	x1, x24
  40aad4:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40aad8:	add	x0, x0, #0xe00
  40aadc:	bl	401f20 <strcmp@plt>
  40aae0:	cmp	w0, #0x0
  40aae4:	cset	w25, eq  // eq = none
  40aae8:	b	40a968 <__fxstatat@plt+0x8828>
  40aaec:	mov	x1, x19
  40aaf0:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40aaf4:	add	x0, x0, #0xe08
  40aaf8:	bl	401e10 <setmntent@plt>
  40aafc:	mov	x22, x0
  40ab00:	cbz	x0, 40a9c4 <__fxstatat@plt+0x8884>
  40ab04:	mov	x0, x22
  40ab08:	add	x21, sp, #0xa8
  40ab0c:	stp	x25, x26, [sp, #80]
  40ab10:	adrp	x26, 40e000 <__fxstatat@plt+0xbec0>
  40ab14:	adrp	x25, 40e000 <__fxstatat@plt+0xbec0>
  40ab18:	add	x26, x26, #0xe18
  40ab1c:	add	x25, x25, #0xd80
  40ab20:	str	x27, [sp, #96]
  40ab24:	bl	4020a0 <getmntent@plt>
  40ab28:	mov	x20, x0
  40ab2c:	cbz	x0, 40ace0 <__fxstatat@plt+0x8ba0>
  40ab30:	mov	x1, x26
  40ab34:	bl	401fa0 <hasmntopt@plt>
  40ab38:	mov	x23, x0
  40ab3c:	mov	x0, #0x38                  	// #56
  40ab40:	mov	w24, #0x1                   	// #1
  40ab44:	bl	409810 <__fxstatat@plt+0x76d0>
  40ab48:	mov	x19, x0
  40ab4c:	ldr	x0, [x20]
  40ab50:	bl	409a38 <__fxstatat@plt+0x78f8>
  40ab54:	mov	x1, x0
  40ab58:	ldr	x0, [x20, #8]
  40ab5c:	str	x1, [x19]
  40ab60:	bl	409a38 <__fxstatat@plt+0x78f8>
  40ab64:	mov	x1, x0
  40ab68:	ldr	x0, [x20, #16]
  40ab6c:	stp	x1, xzr, [x19, #8]
  40ab70:	bl	409a38 <__fxstatat@plt+0x78f8>
  40ab74:	str	x0, [x19, #24]
  40ab78:	ldrb	w2, [x19, #40]
  40ab7c:	mov	x20, x0
  40ab80:	mov	x1, x25
  40ab84:	orr	w2, w2, #0x4
  40ab88:	strb	w2, [x19, #40]
  40ab8c:	bl	401f20 <strcmp@plt>
  40ab90:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40ab94:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ab98:	mov	x0, x20
  40ab9c:	add	x1, x1, #0xd88
  40aba0:	bl	401f20 <strcmp@plt>
  40aba4:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40aba8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40abac:	mov	x0, x20
  40abb0:	add	x1, x1, #0xd90
  40abb4:	bl	401f20 <strcmp@plt>
  40abb8:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40abbc:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40abc0:	mov	x0, x20
  40abc4:	add	x1, x1, #0xd98
  40abc8:	bl	401f20 <strcmp@plt>
  40abcc:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40abd0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40abd4:	mov	x0, x20
  40abd8:	add	x1, x1, #0xda0
  40abdc:	bl	401f20 <strcmp@plt>
  40abe0:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40abe4:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40abe8:	mov	x0, x20
  40abec:	add	x1, x1, #0xda8
  40abf0:	bl	401f20 <strcmp@plt>
  40abf4:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40abf8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40abfc:	mov	x0, x20
  40ac00:	add	x1, x1, #0xdb0
  40ac04:	bl	401f20 <strcmp@plt>
  40ac08:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40ac0c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac10:	mov	x0, x20
  40ac14:	add	x1, x1, #0xdb8
  40ac18:	bl	401f20 <strcmp@plt>
  40ac1c:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40ac20:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac24:	mov	x0, x20
  40ac28:	add	x1, x1, #0xdc8
  40ac2c:	bl	401f20 <strcmp@plt>
  40ac30:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40ac34:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac38:	mov	x0, x20
  40ac3c:	add	x1, x1, #0xdd0
  40ac40:	bl	401f20 <strcmp@plt>
  40ac44:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40ac48:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac4c:	mov	x0, x20
  40ac50:	add	x1, x1, #0xdd8
  40ac54:	bl	401f20 <strcmp@plt>
  40ac58:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40ac5c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac60:	mov	x0, x20
  40ac64:	add	x1, x1, #0xde0
  40ac68:	bl	401f20 <strcmp@plt>
  40ac6c:	cbz	w0, 40ac90 <__fxstatat@plt+0x8b50>
  40ac70:	mov	x0, x20
  40ac74:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ac78:	add	x1, x1, #0xde8
  40ac7c:	bl	401f20 <strcmp@plt>
  40ac80:	cmp	x23, #0x0
  40ac84:	cset	w24, eq  // eq = none
  40ac88:	cmp	w0, #0x0
  40ac8c:	csel	w24, w24, wzr, eq  // eq = none
  40ac90:	ldrb	w2, [x19, #40]
  40ac94:	mov	w1, #0x3a                  	// #58
  40ac98:	ldr	x23, [x19]
  40ac9c:	mov	w27, #0x1                   	// #1
  40aca0:	bfxil	w2, w24, #0, #1
  40aca4:	strb	w2, [x19, #40]
  40aca8:	mov	x0, x23
  40acac:	bl	401fc0 <strchr@plt>
  40acb0:	cbz	x0, 40acf4 <__fxstatat@plt+0x8bb4>
  40acb4:	ldrb	w0, [x19, #40]
  40acb8:	mov	x1, #0xffffffffffffffff    	// #-1
  40acbc:	str	x1, [x19, #32]
  40acc0:	bfi	w0, w27, #1, #1
  40acc4:	strb	w0, [x19, #40]
  40acc8:	str	x19, [x21]
  40accc:	mov	x0, x22
  40acd0:	add	x21, x19, #0x30
  40acd4:	bl	4020a0 <getmntent@plt>
  40acd8:	mov	x20, x0
  40acdc:	cbnz	x0, 40ab30 <__fxstatat@plt+0x89f0>
  40ace0:	mov	x0, x22
  40ace4:	bl	401e20 <endmntent@plt>
  40ace8:	cbz	w0, 40adfc <__fxstatat@plt+0x8cbc>
  40acec:	ldr	x27, [sp, #96]
  40acf0:	b	40a9b8 <__fxstatat@plt+0x8878>
  40acf4:	ldrb	w0, [x23]
  40acf8:	cmp	w0, #0x2f
  40acfc:	b.eq	40adb4 <__fxstatat@plt+0x8c74>  // b.none
  40ad00:	mov	x1, x23
  40ad04:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40ad08:	add	x0, x0, #0xe00
  40ad0c:	bl	401f20 <strcmp@plt>
  40ad10:	cmp	w0, #0x0
  40ad14:	cset	w27, eq  // eq = none
  40ad18:	b	40acb4 <__fxstatat@plt+0x8b74>
  40ad1c:	ldrb	w0, [x24, #1]
  40ad20:	cmp	w0, #0x2f
  40ad24:	b.ne	40aad0 <__fxstatat@plt+0x8990>  // b.any
  40ad28:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ad2c:	mov	x0, x20
  40ad30:	add	x1, x1, #0xdf0
  40ad34:	bl	401f20 <strcmp@plt>
  40ad38:	cbz	w0, 40a968 <__fxstatat@plt+0x8828>
  40ad3c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40ad40:	mov	x0, x20
  40ad44:	add	x1, x1, #0xdf8
  40ad48:	bl	401f20 <strcmp@plt>
  40ad4c:	cbz	w0, 40a968 <__fxstatat@plt+0x8828>
  40ad50:	b	40aad0 <__fxstatat@plt+0x8990>
  40ad54:	bl	4020e0 <__errno_location@plt>
  40ad58:	mov	x20, x0
  40ad5c:	mov	x0, x22
  40ad60:	ldr	w23, [x20]
  40ad64:	bl	40b538 <__fxstatat@plt+0x93f8>
  40ad68:	str	w23, [x20]
  40ad6c:	str	xzr, [x21]
  40ad70:	ldr	x19, [sp, #168]
  40ad74:	cbz	x19, 40ad8c <__fxstatat@plt+0x8c4c>
  40ad78:	mov	x0, x19
  40ad7c:	ldr	x19, [x19, #48]
  40ad80:	bl	40a6f8 <__fxstatat@plt+0x85b8>
  40ad84:	str	x19, [sp, #168]
  40ad88:	cbnz	x19, 40ad78 <__fxstatat@plt+0x8c38>
  40ad8c:	ldp	x25, x26, [sp, #80]
  40ad90:	str	w23, [x20]
  40ad94:	mov	x22, #0x0                   	// #0
  40ad98:	mov	x0, x22
  40ad9c:	ldp	x29, x30, [sp, #16]
  40ada0:	ldp	x19, x20, [sp, #32]
  40ada4:	ldp	x21, x22, [sp, #48]
  40ada8:	ldp	x23, x24, [sp, #64]
  40adac:	add	sp, sp, #0xc0
  40adb0:	ret
  40adb4:	ldrb	w0, [x23, #1]
  40adb8:	cmp	w0, #0x2f
  40adbc:	b.ne	40ad00 <__fxstatat@plt+0x8bc0>  // b.any
  40adc0:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40adc4:	mov	x0, x20
  40adc8:	add	x1, x1, #0xdf0
  40adcc:	bl	401f20 <strcmp@plt>
  40add0:	cbz	w0, 40acb4 <__fxstatat@plt+0x8b74>
  40add4:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40add8:	mov	x0, x20
  40addc:	add	x1, x1, #0xdf8
  40ade0:	bl	401f20 <strcmp@plt>
  40ade4:	cbz	w0, 40acb4 <__fxstatat@plt+0x8b74>
  40ade8:	b	40ad00 <__fxstatat@plt+0x8bc0>
  40adec:	bl	4020e0 <__errno_location@plt>
  40adf0:	ldr	w23, [x0]
  40adf4:	mov	x20, x0
  40adf8:	b	40ad6c <__fxstatat@plt+0x8c2c>
  40adfc:	bl	4020e0 <__errno_location@plt>
  40ae00:	ldr	w23, [x0]
  40ae04:	mov	x20, x0
  40ae08:	ldr	x27, [sp, #96]
  40ae0c:	b	40ad6c <__fxstatat@plt+0x8c2c>
  40ae10:	stp	x29, x30, [sp, #-64]!
  40ae14:	cmp	x1, #0x401
  40ae18:	mov	x29, sp
  40ae1c:	stp	x19, x20, [sp, #16]
  40ae20:	mov	x19, #0x401                 	// #1025
  40ae24:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  40ae28:	stp	x21, x22, [sp, #32]
  40ae2c:	mov	x22, x0
  40ae30:	stp	x23, x24, [sp, #48]
  40ae34:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  40ae38:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  40ae3c:	nop
  40ae40:	mov	x0, x19
  40ae44:	bl	401d50 <malloc@plt>
  40ae48:	mov	x20, x0
  40ae4c:	mov	x2, x19
  40ae50:	mov	x0, x22
  40ae54:	mov	x1, x20
  40ae58:	cbz	x20, 40aea0 <__fxstatat@plt+0x8d60>
  40ae5c:	bl	401c90 <readlink@plt>
  40ae60:	mov	x21, x0
  40ae64:	tbnz	x0, #63, 40aeec <__fxstatat@plt+0x8dac>
  40ae68:	mov	x0, x20
  40ae6c:	cmp	x19, x21
  40ae70:	b.hi	40af20 <__fxstatat@plt+0x8de0>  // b.pmore
  40ae74:	bl	401f60 <free@plt>
  40ae78:	cmp	x19, x23
  40ae7c:	b.hi	40aeb8 <__fxstatat@plt+0x8d78>  // b.pmore
  40ae80:	lsl	x19, x19, #1
  40ae84:	mov	x0, x19
  40ae88:	bl	401d50 <malloc@plt>
  40ae8c:	mov	x20, x0
  40ae90:	mov	x2, x19
  40ae94:	mov	x0, x22
  40ae98:	mov	x1, x20
  40ae9c:	cbnz	x20, 40ae5c <__fxstatat@plt+0x8d1c>
  40aea0:	mov	x0, x20
  40aea4:	ldp	x19, x20, [sp, #16]
  40aea8:	ldp	x21, x22, [sp, #32]
  40aeac:	ldp	x23, x24, [sp, #48]
  40aeb0:	ldp	x29, x30, [sp], #64
  40aeb4:	ret
  40aeb8:	cmp	x19, x24
  40aebc:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  40aec0:	b.ls	40ae40 <__fxstatat@plt+0x8d00>  // b.plast
  40aec4:	bl	4020e0 <__errno_location@plt>
  40aec8:	mov	x20, #0x0                   	// #0
  40aecc:	mov	w1, #0xc                   	// #12
  40aed0:	str	w1, [x0]
  40aed4:	mov	x0, x20
  40aed8:	ldp	x19, x20, [sp, #16]
  40aedc:	ldp	x21, x22, [sp, #32]
  40aee0:	ldp	x23, x24, [sp, #48]
  40aee4:	ldp	x29, x30, [sp], #64
  40aee8:	ret
  40aeec:	bl	4020e0 <__errno_location@plt>
  40aef0:	ldr	w0, [x0]
  40aef4:	cmp	w0, #0x22
  40aef8:	b.eq	40ae68 <__fxstatat@plt+0x8d28>  // b.none
  40aefc:	mov	x0, x20
  40af00:	mov	x20, #0x0                   	// #0
  40af04:	bl	401f60 <free@plt>
  40af08:	mov	x0, x20
  40af0c:	ldp	x19, x20, [sp, #16]
  40af10:	ldp	x21, x22, [sp, #32]
  40af14:	ldp	x23, x24, [sp, #48]
  40af18:	ldp	x29, x30, [sp], #64
  40af1c:	ret
  40af20:	strb	wzr, [x20, x21]
  40af24:	mov	x0, x20
  40af28:	ldp	x19, x20, [sp, #16]
  40af2c:	ldp	x21, x22, [sp, #32]
  40af30:	ldp	x23, x24, [sp, #48]
  40af34:	ldp	x29, x30, [sp], #64
  40af38:	ret
  40af3c:	nop
  40af40:	mov	w0, #0x1                   	// #1
  40af44:	b	404380 <__fxstatat@plt+0x2240>
  40af48:	stp	x29, x30, [sp, #-96]!
  40af4c:	mov	x29, sp
  40af50:	stp	x23, x24, [sp, #48]
  40af54:	mov	x24, x1
  40af58:	stp	x21, x22, [sp, #32]
  40af5c:	mov	x21, x3
  40af60:	stp	x25, x26, [sp, #64]
  40af64:	mov	x26, x2
  40af68:	mov	x25, x0
  40af6c:	stp	x27, x28, [sp, #80]
  40af70:	bl	401c30 <strlen@plt>
  40af74:	ldr	x28, [x24]
  40af78:	cbz	x28, 40b068 <__fxstatat@plt+0x8f28>
  40af7c:	mov	x22, x0
  40af80:	mov	w27, #0x0                   	// #0
  40af84:	mov	x23, #0xffffffffffffffff    	// #-1
  40af88:	stp	x19, x20, [sp, #16]
  40af8c:	mov	x20, x26
  40af90:	mov	x19, #0x0                   	// #0
  40af94:	b	40afb8 <__fxstatat@plt+0x8e78>
  40af98:	cbz	x26, 40b03c <__fxstatat@plt+0x8efc>
  40af9c:	bl	401ed0 <memcmp@plt>
  40afa0:	cmp	w0, #0x0
  40afa4:	csinc	w27, w27, wzr, eq  // eq = none
  40afa8:	add	x19, x19, #0x1
  40afac:	add	x20, x20, x21
  40afb0:	ldr	x28, [x24, x19, lsl #3]
  40afb4:	cbz	x28, 40b010 <__fxstatat@plt+0x8ed0>
  40afb8:	mov	x1, x25
  40afbc:	mov	x2, x22
  40afc0:	mov	x0, x28
  40afc4:	bl	401d90 <strncmp@plt>
  40afc8:	mov	w1, w0
  40afcc:	mov	x0, x28
  40afd0:	cbnz	w1, 40afa8 <__fxstatat@plt+0x8e68>
  40afd4:	bl	401c30 <strlen@plt>
  40afd8:	mov	x3, x0
  40afdc:	mov	x2, x21
  40afe0:	madd	x0, x23, x21, x26
  40afe4:	mov	x1, x20
  40afe8:	cmp	x3, x22
  40afec:	b.eq	40b044 <__fxstatat@plt+0x8f04>  // b.none
  40aff0:	cmn	x23, #0x1
  40aff4:	b.ne	40af98 <__fxstatat@plt+0x8e58>  // b.any
  40aff8:	mov	x23, x19
  40affc:	add	x19, x19, #0x1
  40b000:	add	x20, x20, x21
  40b004:	ldr	x28, [x24, x19, lsl #3]
  40b008:	cbnz	x28, 40afb8 <__fxstatat@plt+0x8e78>
  40b00c:	nop
  40b010:	ldp	x19, x20, [sp, #16]
  40b014:	cmp	w27, #0x0
  40b018:	mov	x0, #0xfffffffffffffffe    	// #-2
  40b01c:	csel	x23, x23, x0, eq  // eq = none
  40b020:	mov	x0, x23
  40b024:	ldp	x21, x22, [sp, #32]
  40b028:	ldp	x23, x24, [sp, #48]
  40b02c:	ldp	x25, x26, [sp, #64]
  40b030:	ldp	x27, x28, [sp, #80]
  40b034:	ldp	x29, x30, [sp], #96
  40b038:	ret
  40b03c:	mov	w27, #0x1                   	// #1
  40b040:	b	40afa8 <__fxstatat@plt+0x8e68>
  40b044:	mov	x23, x19
  40b048:	mov	x0, x23
  40b04c:	ldp	x19, x20, [sp, #16]
  40b050:	ldp	x21, x22, [sp, #32]
  40b054:	ldp	x23, x24, [sp, #48]
  40b058:	ldp	x25, x26, [sp, #64]
  40b05c:	ldp	x27, x28, [sp, #80]
  40b060:	ldp	x29, x30, [sp], #96
  40b064:	ret
  40b068:	mov	x23, #0xffffffffffffffff    	// #-1
  40b06c:	b	40b020 <__fxstatat@plt+0x8ee0>
  40b070:	stp	x29, x30, [sp, #-48]!
  40b074:	cmn	x2, #0x1
  40b078:	mov	x29, sp
  40b07c:	stp	x19, x20, [sp, #16]
  40b080:	mov	x20, x0
  40b084:	str	x21, [sp, #32]
  40b088:	mov	x21, x1
  40b08c:	b.eq	40b0ec <__fxstatat@plt+0x8fac>  // b.none
  40b090:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40b094:	mov	w2, #0x5                   	// #5
  40b098:	add	x1, x1, #0xe40
  40b09c:	mov	x0, #0x0                   	// #0
  40b0a0:	bl	402060 <dcgettext@plt>
  40b0a4:	mov	x19, x0
  40b0a8:	mov	x2, x21
  40b0ac:	mov	w1, #0x8                   	// #8
  40b0b0:	mov	w0, #0x0                   	// #0
  40b0b4:	bl	408d90 <__fxstatat@plt+0x6c50>
  40b0b8:	mov	x1, x20
  40b0bc:	mov	x20, x0
  40b0c0:	mov	w0, #0x1                   	// #1
  40b0c4:	bl	409050 <__fxstatat@plt+0x6f10>
  40b0c8:	mov	x3, x20
  40b0cc:	mov	x2, x19
  40b0d0:	ldp	x19, x20, [sp, #16]
  40b0d4:	mov	x4, x0
  40b0d8:	ldr	x21, [sp, #32]
  40b0dc:	mov	w1, #0x0                   	// #0
  40b0e0:	ldp	x29, x30, [sp], #48
  40b0e4:	mov	w0, #0x0                   	// #0
  40b0e8:	b	401c70 <error@plt>
  40b0ec:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40b0f0:	mov	w2, #0x5                   	// #5
  40b0f4:	add	x1, x1, #0xe20
  40b0f8:	mov	x0, #0x0                   	// #0
  40b0fc:	bl	402060 <dcgettext@plt>
  40b100:	mov	x19, x0
  40b104:	b	40b0a8 <__fxstatat@plt+0x8f68>
  40b108:	stp	x29, x30, [sp, #-112]!
  40b10c:	mov	x29, sp
  40b110:	stp	x27, x28, [sp, #80]
  40b114:	adrp	x28, 422000 <__fxstatat@plt+0x1fec0>
  40b118:	stp	x19, x20, [sp, #16]
  40b11c:	mov	x20, x1
  40b120:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40b124:	add	x1, x1, #0xe60
  40b128:	stp	x21, x22, [sp, #32]
  40b12c:	mov	x22, x2
  40b130:	mov	w2, #0x5                   	// #5
  40b134:	stp	x23, x24, [sp, #48]
  40b138:	mov	x24, x0
  40b13c:	mov	x0, #0x0                   	// #0
  40b140:	bl	402060 <dcgettext@plt>
  40b144:	ldr	x1, [x28, #1424]
  40b148:	bl	402080 <fputs_unlocked@plt>
  40b14c:	ldr	x21, [x24]
  40b150:	cbz	x21, 40b1c8 <__fxstatat@plt+0x9088>
  40b154:	adrp	x27, 40e000 <__fxstatat@plt+0xbec0>
  40b158:	add	x27, x27, #0xe80
  40b15c:	stp	x25, x26, [sp, #64]
  40b160:	adrp	x26, 40e000 <__fxstatat@plt+0xbec0>
  40b164:	add	x25, x28, #0x590
  40b168:	add	x26, x26, #0xe78
  40b16c:	mov	x23, #0x0                   	// #0
  40b170:	mov	x19, #0x0                   	// #0
  40b174:	nop
  40b178:	cbz	x19, 40b190 <__fxstatat@plt+0x9050>
  40b17c:	mov	x2, x22
  40b180:	mov	x1, x20
  40b184:	mov	x0, x23
  40b188:	bl	401ed0 <memcmp@plt>
  40b18c:	cbz	w0, 40b200 <__fxstatat@plt+0x90c0>
  40b190:	ldr	x23, [x25]
  40b194:	mov	x0, x21
  40b198:	bl	409068 <__fxstatat@plt+0x6f28>
  40b19c:	mov	x3, x0
  40b1a0:	mov	x2, x26
  40b1a4:	mov	x0, x23
  40b1a8:	mov	w1, #0x1                   	// #1
  40b1ac:	mov	x23, x20
  40b1b0:	bl	401f10 <__fprintf_chk@plt>
  40b1b4:	add	x19, x19, #0x1
  40b1b8:	add	x20, x20, x22
  40b1bc:	ldr	x21, [x24, x19, lsl #3]
  40b1c0:	cbnz	x21, 40b178 <__fxstatat@plt+0x9038>
  40b1c4:	ldp	x25, x26, [sp, #64]
  40b1c8:	ldr	x0, [x28, #1424]
  40b1cc:	ldp	x1, x2, [x0, #40]
  40b1d0:	cmp	x1, x2
  40b1d4:	b.cs	40b22c <__fxstatat@plt+0x90ec>  // b.hs, b.nlast
  40b1d8:	add	x2, x1, #0x1
  40b1dc:	str	x2, [x0, #40]
  40b1e0:	mov	w0, #0xa                   	// #10
  40b1e4:	strb	w0, [x1]
  40b1e8:	ldp	x19, x20, [sp, #16]
  40b1ec:	ldp	x21, x22, [sp, #32]
  40b1f0:	ldp	x23, x24, [sp, #48]
  40b1f4:	ldp	x27, x28, [sp, #80]
  40b1f8:	ldp	x29, x30, [sp], #112
  40b1fc:	ret
  40b200:	ldr	x1, [x25]
  40b204:	mov	x0, x21
  40b208:	str	x1, [sp, #104]
  40b20c:	bl	409068 <__fxstatat@plt+0x6f28>
  40b210:	mov	x3, x0
  40b214:	ldr	x1, [sp, #104]
  40b218:	mov	x2, x27
  40b21c:	mov	x0, x1
  40b220:	mov	w1, #0x1                   	// #1
  40b224:	bl	401f10 <__fprintf_chk@plt>
  40b228:	b	40b1b4 <__fxstatat@plt+0x9074>
  40b22c:	ldp	x19, x20, [sp, #16]
  40b230:	mov	w1, #0xa                   	// #10
  40b234:	ldp	x21, x22, [sp, #32]
  40b238:	ldp	x23, x24, [sp, #48]
  40b23c:	ldp	x27, x28, [sp, #80]
  40b240:	ldp	x29, x30, [sp], #112
  40b244:	b	401eb0 <__overflow@plt>
  40b248:	stp	x29, x30, [sp, #-64]!
  40b24c:	mov	x29, sp
  40b250:	stp	x19, x20, [sp, #16]
  40b254:	mov	x19, x2
  40b258:	mov	x20, x3
  40b25c:	stp	x21, x22, [sp, #32]
  40b260:	mov	x22, x1
  40b264:	mov	x21, x4
  40b268:	mov	x3, x4
  40b26c:	mov	x2, x20
  40b270:	mov	x1, x19
  40b274:	stp	x23, x24, [sp, #48]
  40b278:	mov	x24, x0
  40b27c:	mov	x23, x5
  40b280:	mov	x0, x22
  40b284:	bl	40af48 <__fxstatat@plt+0x8e08>
  40b288:	tbnz	x0, #63, 40b2a0 <__fxstatat@plt+0x9160>
  40b28c:	ldp	x19, x20, [sp, #16]
  40b290:	ldp	x21, x22, [sp, #32]
  40b294:	ldp	x23, x24, [sp, #48]
  40b298:	ldp	x29, x30, [sp], #64
  40b29c:	ret
  40b2a0:	mov	x2, x0
  40b2a4:	mov	x1, x22
  40b2a8:	mov	x0, x24
  40b2ac:	bl	40b070 <__fxstatat@plt+0x8f30>
  40b2b0:	mov	x0, x19
  40b2b4:	mov	x2, x21
  40b2b8:	mov	x1, x20
  40b2bc:	bl	40b108 <__fxstatat@plt+0x8fc8>
  40b2c0:	blr	x23
  40b2c4:	mov	x0, #0xffffffffffffffff    	// #-1
  40b2c8:	b	40b28c <__fxstatat@plt+0x914c>
  40b2cc:	nop
  40b2d0:	stp	x29, x30, [sp, #-64]!
  40b2d4:	mov	x29, sp
  40b2d8:	stp	x21, x22, [sp, #32]
  40b2dc:	ldr	x22, [x1]
  40b2e0:	cbz	x22, 40b328 <__fxstatat@plt+0x91e8>
  40b2e4:	mov	x21, x3
  40b2e8:	stp	x19, x20, [sp, #16]
  40b2ec:	mov	x19, x2
  40b2f0:	add	x20, x1, #0x8
  40b2f4:	str	x23, [sp, #48]
  40b2f8:	mov	x23, x0
  40b2fc:	b	40b30c <__fxstatat@plt+0x91cc>
  40b300:	ldr	x22, [x20], #8
  40b304:	add	x19, x19, x21
  40b308:	cbz	x22, 40b320 <__fxstatat@plt+0x91e0>
  40b30c:	mov	x2, x21
  40b310:	mov	x1, x19
  40b314:	mov	x0, x23
  40b318:	bl	401ed0 <memcmp@plt>
  40b31c:	cbnz	w0, 40b300 <__fxstatat@plt+0x91c0>
  40b320:	ldp	x19, x20, [sp, #16]
  40b324:	ldr	x23, [sp, #48]
  40b328:	mov	x0, x22
  40b32c:	ldp	x21, x22, [sp, #32]
  40b330:	ldp	x29, x30, [sp], #64
  40b334:	ret
  40b338:	stp	x29, x30, [sp, #-32]!
  40b33c:	mov	x29, sp
  40b340:	stp	x19, x20, [sp, #16]
  40b344:	mov	x19, x0
  40b348:	bl	401ce0 <__fpending@plt>
  40b34c:	mov	x20, x0
  40b350:	mov	x0, x19
  40b354:	ldr	w19, [x19]
  40b358:	and	w19, w19, #0x20
  40b35c:	bl	40b538 <__fxstatat@plt+0x93f8>
  40b360:	cbnz	w19, 40b388 <__fxstatat@plt+0x9248>
  40b364:	cbz	w0, 40b37c <__fxstatat@plt+0x923c>
  40b368:	cbnz	x20, 40b3a0 <__fxstatat@plt+0x9260>
  40b36c:	bl	4020e0 <__errno_location@plt>
  40b370:	ldr	w0, [x0]
  40b374:	cmp	w0, #0x9
  40b378:	csetm	w0, ne  // ne = any
  40b37c:	ldp	x19, x20, [sp, #16]
  40b380:	ldp	x29, x30, [sp], #32
  40b384:	ret
  40b388:	cbnz	w0, 40b3a0 <__fxstatat@plt+0x9260>
  40b38c:	bl	4020e0 <__errno_location@plt>
  40b390:	mov	x1, x0
  40b394:	mov	w0, #0xffffffff            	// #-1
  40b398:	str	wzr, [x1]
  40b39c:	b	40b37c <__fxstatat@plt+0x923c>
  40b3a0:	mov	w0, #0xffffffff            	// #-1
  40b3a4:	b	40b37c <__fxstatat@plt+0x923c>
  40b3a8:	stp	x29, x30, [sp, #-64]!
  40b3ac:	mov	x29, sp
  40b3b0:	str	x2, [sp, #56]
  40b3b4:	mov	w2, #0x0                   	// #0
  40b3b8:	tbnz	w1, #6, 40b3cc <__fxstatat@plt+0x928c>
  40b3bc:	bl	401d70 <open@plt>
  40b3c0:	bl	40b4d0 <__fxstatat@plt+0x9390>
  40b3c4:	ldp	x29, x30, [sp], #64
  40b3c8:	ret
  40b3cc:	mov	w2, #0xfffffff8            	// #-8
  40b3d0:	stp	w2, wzr, [sp, #40]
  40b3d4:	ldr	w2, [sp, #56]
  40b3d8:	add	x3, sp, #0x30
  40b3dc:	add	x4, sp, #0x40
  40b3e0:	stp	x4, x4, [sp, #16]
  40b3e4:	str	x3, [sp, #32]
  40b3e8:	bl	401d70 <open@plt>
  40b3ec:	bl	40b4d0 <__fxstatat@plt+0x9390>
  40b3f0:	ldp	x29, x30, [sp], #64
  40b3f4:	ret
  40b3f8:	stp	x29, x30, [sp, #-16]!
  40b3fc:	mov	x1, #0x0                   	// #0
  40b400:	mov	x29, sp
  40b404:	bl	402130 <setlocale@plt>
  40b408:	mov	w1, #0x1                   	// #1
  40b40c:	cbz	x0, 40b430 <__fxstatat@plt+0x92f0>
  40b410:	ldrb	w1, [x0]
  40b414:	cmp	w1, #0x43
  40b418:	b.eq	40b43c <__fxstatat@plt+0x92fc>  // b.none
  40b41c:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40b420:	add	x1, x1, #0xe88
  40b424:	bl	401f20 <strcmp@plt>
  40b428:	cmp	w0, #0x0
  40b42c:	cset	w1, ne  // ne = any
  40b430:	mov	w0, w1
  40b434:	ldp	x29, x30, [sp], #16
  40b438:	ret
  40b43c:	ldrb	w2, [x0, #1]
  40b440:	mov	w1, #0x0                   	// #0
  40b444:	cbnz	w2, 40b41c <__fxstatat@plt+0x92dc>
  40b448:	mov	w0, w1
  40b44c:	ldp	x29, x30, [sp], #16
  40b450:	ret
  40b454:	nop
  40b458:	ldrb	w3, [x0]
  40b45c:	cbz	w3, 40b484 <__fxstatat@plt+0x9344>
  40b460:	mov	x2, #0x0                   	// #0
  40b464:	nop
  40b468:	ror	x2, x2, #55
  40b46c:	add	x2, x2, w3, uxtb
  40b470:	ldrb	w3, [x0, #1]!
  40b474:	cbnz	w3, 40b468 <__fxstatat@plt+0x9328>
  40b478:	udiv	x0, x2, x1
  40b47c:	msub	x0, x0, x1, x2
  40b480:	ret
  40b484:	mov	x0, #0x0                   	// #0
  40b488:	ret
  40b48c:	nop
  40b490:	stp	x29, x30, [sp, #-16]!
  40b494:	mov	w0, #0xe                   	// #14
  40b498:	mov	x29, sp
  40b49c:	bl	401d30 <nl_langinfo@plt>
  40b4a0:	cbz	x0, 40b4c0 <__fxstatat@plt+0x9380>
  40b4a4:	ldrb	w2, [x0]
  40b4a8:	adrp	x1, 40e000 <__fxstatat@plt+0xbec0>
  40b4ac:	add	x1, x1, #0xe90
  40b4b0:	cmp	w2, #0x0
  40b4b4:	csel	x0, x1, x0, eq  // eq = none
  40b4b8:	ldp	x29, x30, [sp], #16
  40b4bc:	ret
  40b4c0:	ldp	x29, x30, [sp], #16
  40b4c4:	adrp	x0, 40e000 <__fxstatat@plt+0xbec0>
  40b4c8:	add	x0, x0, #0xe90
  40b4cc:	ret
  40b4d0:	stp	x29, x30, [sp, #-48]!
  40b4d4:	cmp	w0, #0x2
  40b4d8:	mov	x29, sp
  40b4dc:	stp	x19, x20, [sp, #16]
  40b4e0:	mov	w19, w0
  40b4e4:	b.ls	40b4f8 <__fxstatat@plt+0x93b8>  // b.plast
  40b4e8:	mov	w0, w19
  40b4ec:	ldp	x19, x20, [sp, #16]
  40b4f0:	ldp	x29, x30, [sp], #48
  40b4f4:	ret
  40b4f8:	str	x21, [sp, #32]
  40b4fc:	bl	40b6a8 <__fxstatat@plt+0x9568>
  40b500:	mov	w21, w0
  40b504:	bl	4020e0 <__errno_location@plt>
  40b508:	mov	x20, x0
  40b50c:	mov	w0, w19
  40b510:	mov	w19, w21
  40b514:	ldr	w21, [x20]
  40b518:	bl	401e50 <close@plt>
  40b51c:	str	w21, [x20]
  40b520:	mov	w0, w19
  40b524:	ldp	x19, x20, [sp, #16]
  40b528:	ldr	x21, [sp, #32]
  40b52c:	ldp	x29, x30, [sp], #48
  40b530:	ret
  40b534:	nop
  40b538:	stp	x29, x30, [sp, #-32]!
  40b53c:	mov	x29, sp
  40b540:	stp	x19, x20, [sp, #16]
  40b544:	mov	x19, x0
  40b548:	bl	401d00 <fileno@plt>
  40b54c:	tbnz	w0, #31, 40b5a8 <__fxstatat@plt+0x9468>
  40b550:	mov	x0, x19
  40b554:	bl	402090 <__freading@plt>
  40b558:	cbnz	w0, 40b58c <__fxstatat@plt+0x944c>
  40b55c:	mov	x0, x19
  40b560:	bl	40b5c8 <__fxstatat@plt+0x9488>
  40b564:	cbz	w0, 40b5a8 <__fxstatat@plt+0x9468>
  40b568:	bl	4020e0 <__errno_location@plt>
  40b56c:	mov	x20, x0
  40b570:	mov	x0, x19
  40b574:	ldr	w19, [x20]
  40b578:	bl	401d20 <fclose@plt>
  40b57c:	cbnz	w19, 40b5b8 <__fxstatat@plt+0x9478>
  40b580:	ldp	x19, x20, [sp, #16]
  40b584:	ldp	x29, x30, [sp], #32
  40b588:	ret
  40b58c:	mov	x0, x19
  40b590:	bl	401d00 <fileno@plt>
  40b594:	mov	w2, #0x1                   	// #1
  40b598:	mov	x1, #0x0                   	// #0
  40b59c:	bl	401cd0 <lseek@plt>
  40b5a0:	cmn	x0, #0x1
  40b5a4:	b.ne	40b55c <__fxstatat@plt+0x941c>  // b.any
  40b5a8:	mov	x0, x19
  40b5ac:	ldp	x19, x20, [sp, #16]
  40b5b0:	ldp	x29, x30, [sp], #32
  40b5b4:	b	401d20 <fclose@plt>
  40b5b8:	mov	w0, #0xffffffff            	// #-1
  40b5bc:	str	w19, [x20]
  40b5c0:	b	40b580 <__fxstatat@plt+0x9440>
  40b5c4:	nop
  40b5c8:	stp	x29, x30, [sp, #-32]!
  40b5cc:	mov	x29, sp
  40b5d0:	str	x19, [sp, #16]
  40b5d4:	mov	x19, x0
  40b5d8:	cbz	x0, 40b5ec <__fxstatat@plt+0x94ac>
  40b5dc:	bl	402090 <__freading@plt>
  40b5e0:	cbz	w0, 40b5ec <__fxstatat@plt+0x94ac>
  40b5e4:	ldr	w0, [x19]
  40b5e8:	tbnz	w0, #8, 40b5fc <__fxstatat@plt+0x94bc>
  40b5ec:	mov	x0, x19
  40b5f0:	ldr	x19, [sp, #16]
  40b5f4:	ldp	x29, x30, [sp], #32
  40b5f8:	b	402000 <fflush@plt>
  40b5fc:	mov	x0, x19
  40b600:	mov	w2, #0x1                   	// #1
  40b604:	mov	x1, #0x0                   	// #0
  40b608:	bl	40b620 <__fxstatat@plt+0x94e0>
  40b60c:	mov	x0, x19
  40b610:	ldr	x19, [sp, #16]
  40b614:	ldp	x29, x30, [sp], #32
  40b618:	b	402000 <fflush@plt>
  40b61c:	nop
  40b620:	stp	x29, x30, [sp, #-48]!
  40b624:	mov	x29, sp
  40b628:	ldp	x3, x4, [x0, #8]
  40b62c:	str	x19, [sp, #16]
  40b630:	mov	x19, x0
  40b634:	cmp	x4, x3
  40b638:	b.eq	40b64c <__fxstatat@plt+0x950c>  // b.none
  40b63c:	mov	x0, x19
  40b640:	ldr	x19, [sp, #16]
  40b644:	ldp	x29, x30, [sp], #48
  40b648:	b	401f40 <fseeko@plt>
  40b64c:	ldp	x3, x4, [x0, #32]
  40b650:	cmp	x4, x3
  40b654:	b.ne	40b63c <__fxstatat@plt+0x94fc>  // b.any
  40b658:	ldr	x3, [x0, #72]
  40b65c:	cbnz	x3, 40b63c <__fxstatat@plt+0x94fc>
  40b660:	str	x1, [sp, #32]
  40b664:	str	w2, [sp, #44]
  40b668:	bl	401d00 <fileno@plt>
  40b66c:	ldr	w2, [sp, #44]
  40b670:	ldr	x1, [sp, #32]
  40b674:	bl	401cd0 <lseek@plt>
  40b678:	mov	x1, x0
  40b67c:	cmn	x0, #0x1
  40b680:	b.eq	40b698 <__fxstatat@plt+0x9558>  // b.none
  40b684:	ldr	w2, [x19]
  40b688:	mov	w0, #0x0                   	// #0
  40b68c:	str	x1, [x19, #144]
  40b690:	and	w1, w2, #0xffffffef
  40b694:	str	w1, [x19]
  40b698:	ldr	x19, [sp, #16]
  40b69c:	ldp	x29, x30, [sp], #48
  40b6a0:	ret
  40b6a4:	nop
  40b6a8:	mov	w2, #0x3                   	// #3
  40b6ac:	mov	w1, #0x0                   	// #0
  40b6b0:	b	40b6b8 <__fxstatat@plt+0x9578>
  40b6b4:	nop
  40b6b8:	stp	x29, x30, [sp, #-112]!
  40b6bc:	mov	w6, #0xffffffe0            	// #-32
  40b6c0:	mov	x29, sp
  40b6c4:	add	x7, sp, #0x50
  40b6c8:	stp	x19, x20, [sp, #16]
  40b6cc:	str	x7, [sp, #64]
  40b6d0:	stp	w6, wzr, [sp, #72]
  40b6d4:	stp	x2, x3, [sp, #80]
  40b6d8:	add	x2, sp, #0x70
  40b6dc:	stp	x2, x2, [sp, #48]
  40b6e0:	stp	x4, x5, [sp, #96]
  40b6e4:	cbz	w1, 40b7a4 <__fxstatat@plt+0x9664>
  40b6e8:	mov	w20, w0
  40b6ec:	mov	w3, w1
  40b6f0:	cmp	w1, #0x406
  40b6f4:	b.eq	40b7c0 <__fxstatat@plt+0x9680>  // b.none
  40b6f8:	cmp	w1, #0xb
  40b6fc:	b.gt	40b748 <__fxstatat@plt+0x9608>
  40b700:	cmp	w1, #0x0
  40b704:	b.le	40b774 <__fxstatat@plt+0x9634>
  40b708:	mov	x1, #0x1                   	// #1
  40b70c:	mov	x2, #0x514                 	// #1300
  40b710:	lsl	x1, x1, x3
  40b714:	tst	x1, x2
  40b718:	b.ne	40b83c <__fxstatat@plt+0x96fc>  // b.any
  40b71c:	mov	x2, #0xa0a                 	// #2570
  40b720:	tst	x1, x2
  40b724:	b.eq	40b774 <__fxstatat@plt+0x9634>  // b.none
  40b728:	mov	w1, w3
  40b72c:	mov	w0, w20
  40b730:	bl	401ff0 <fcntl@plt>
  40b734:	mov	w19, w0
  40b738:	mov	w0, w19
  40b73c:	ldp	x19, x20, [sp, #16]
  40b740:	ldp	x29, x30, [sp], #112
  40b744:	ret
  40b748:	sub	w0, w1, #0x400
  40b74c:	cmp	w0, #0xa
  40b750:	b.hi	40b774 <__fxstatat@plt+0x9634>  // b.pmore
  40b754:	mov	x1, #0x1                   	// #1
  40b758:	mov	x2, #0x2c5                 	// #709
  40b75c:	lsl	x1, x1, x0
  40b760:	tst	x1, x2
  40b764:	b.ne	40b83c <__fxstatat@plt+0x96fc>  // b.any
  40b768:	mov	x2, #0x502                 	// #1282
  40b76c:	tst	x1, x2
  40b770:	b.ne	40b728 <__fxstatat@plt+0x95e8>  // b.any
  40b774:	ldr	w0, [sp, #72]
  40b778:	ldr	x1, [sp, #48]
  40b77c:	tbnz	w0, #31, 40b8e8 <__fxstatat@plt+0x97a8>
  40b780:	ldr	x2, [x1]
  40b784:	mov	w0, w20
  40b788:	mov	w1, w3
  40b78c:	bl	401ff0 <fcntl@plt>
  40b790:	mov	w19, w0
  40b794:	mov	w0, w19
  40b798:	ldp	x19, x20, [sp, #16]
  40b79c:	ldp	x29, x30, [sp], #112
  40b7a0:	ret
  40b7a4:	ldr	w2, [sp, #80]
  40b7a8:	bl	401ff0 <fcntl@plt>
  40b7ac:	mov	w19, w0
  40b7b0:	mov	w0, w19
  40b7b4:	ldp	x19, x20, [sp, #16]
  40b7b8:	ldp	x29, x30, [sp], #112
  40b7bc:	ret
  40b7c0:	stp	x21, x22, [sp, #32]
  40b7c4:	adrp	x21, 422000 <__fxstatat@plt+0x1fec0>
  40b7c8:	mov	w2, #0xffffffe8            	// #-24
  40b7cc:	str	w2, [sp, #72]
  40b7d0:	ldr	w2, [x21, #1968]
  40b7d4:	ldr	w22, [sp, #80]
  40b7d8:	tbnz	w2, #31, 40b808 <__fxstatat@plt+0x96c8>
  40b7dc:	mov	w2, w22
  40b7e0:	bl	401ff0 <fcntl@plt>
  40b7e4:	mov	w19, w0
  40b7e8:	tbnz	w0, #31, 40b86c <__fxstatat@plt+0x972c>
  40b7ec:	mov	w0, #0x1                   	// #1
  40b7f0:	str	w0, [x21, #1968]
  40b7f4:	mov	w0, w19
  40b7f8:	ldp	x19, x20, [sp, #16]
  40b7fc:	ldp	x21, x22, [sp, #32]
  40b800:	ldp	x29, x30, [sp], #112
  40b804:	ret
  40b808:	mov	w2, w22
  40b80c:	mov	w1, #0x0                   	// #0
  40b810:	bl	401ff0 <fcntl@plt>
  40b814:	mov	w19, w0
  40b818:	tbnz	w0, #31, 40b828 <__fxstatat@plt+0x96e8>
  40b81c:	ldr	w0, [x21, #1968]
  40b820:	cmn	w0, #0x1
  40b824:	b.eq	40b89c <__fxstatat@plt+0x975c>  // b.none
  40b828:	mov	w0, w19
  40b82c:	ldp	x19, x20, [sp, #16]
  40b830:	ldp	x21, x22, [sp, #32]
  40b834:	ldp	x29, x30, [sp], #112
  40b838:	ret
  40b83c:	ldr	w0, [sp, #72]
  40b840:	ldr	x1, [sp, #48]
  40b844:	tbnz	w0, #31, 40b8fc <__fxstatat@plt+0x97bc>
  40b848:	ldr	w2, [x1]
  40b84c:	mov	w0, w20
  40b850:	mov	w1, w3
  40b854:	bl	401ff0 <fcntl@plt>
  40b858:	mov	w19, w0
  40b85c:	mov	w0, w19
  40b860:	ldp	x19, x20, [sp, #16]
  40b864:	ldp	x29, x30, [sp], #112
  40b868:	ret
  40b86c:	bl	4020e0 <__errno_location@plt>
  40b870:	ldr	w0, [x0]
  40b874:	cmp	w0, #0x16
  40b878:	b.ne	40b7ec <__fxstatat@plt+0x96ac>  // b.any
  40b87c:	mov	w2, w22
  40b880:	mov	w0, w20
  40b884:	mov	w1, #0x0                   	// #0
  40b888:	bl	401ff0 <fcntl@plt>
  40b88c:	mov	w19, w0
  40b890:	tbnz	w0, #31, 40b828 <__fxstatat@plt+0x96e8>
  40b894:	mov	w0, #0xffffffff            	// #-1
  40b898:	str	w0, [x21, #1968]
  40b89c:	mov	w0, w19
  40b8a0:	mov	w1, #0x1                   	// #1
  40b8a4:	bl	401ff0 <fcntl@plt>
  40b8a8:	tbnz	w0, #31, 40b8c4 <__fxstatat@plt+0x9784>
  40b8ac:	orr	w2, w0, #0x1
  40b8b0:	mov	w1, #0x2                   	// #2
  40b8b4:	mov	w0, w19
  40b8b8:	bl	401ff0 <fcntl@plt>
  40b8bc:	cmn	w0, #0x1
  40b8c0:	b.ne	40b828 <__fxstatat@plt+0x96e8>  // b.any
  40b8c4:	bl	4020e0 <__errno_location@plt>
  40b8c8:	mov	x20, x0
  40b8cc:	mov	w0, w19
  40b8d0:	mov	w19, #0xffffffff            	// #-1
  40b8d4:	ldr	w21, [x20]
  40b8d8:	bl	401e50 <close@plt>
  40b8dc:	str	w21, [x20]
  40b8e0:	ldp	x21, x22, [sp, #32]
  40b8e4:	b	40b738 <__fxstatat@plt+0x95f8>
  40b8e8:	cmn	w0, #0x7
  40b8ec:	b.ge	40b780 <__fxstatat@plt+0x9640>  // b.tcont
  40b8f0:	ldr	x1, [sp, #56]
  40b8f4:	add	x1, x1, w0, sxtw
  40b8f8:	b	40b780 <__fxstatat@plt+0x9640>
  40b8fc:	cmn	w0, #0x7
  40b900:	b.ge	40b848 <__fxstatat@plt+0x9708>  // b.tcont
  40b904:	ldr	x1, [sp, #56]
  40b908:	add	x1, x1, w0, sxtw
  40b90c:	b	40b848 <__fxstatat@plt+0x9708>
  40b910:	stp	x29, x30, [sp, #-48]!
  40b914:	mov	x29, sp
  40b918:	str	q0, [sp, #16]
  40b91c:	str	q1, [sp, #32]
  40b920:	ldp	x2, x0, [sp, #16]
  40b924:	ldp	x5, x3, [sp, #32]
  40b928:	mrs	x10, fpcr
  40b92c:	lsr	x1, x0, #63
  40b930:	ubfx	x6, x0, #0, #48
  40b934:	and	w13, w1, #0xff
  40b938:	mov	x14, x1
  40b93c:	ubfx	x7, x0, #48, #15
  40b940:	cbz	w7, 40bd60 <__fxstatat@plt+0x9c20>
  40b944:	mov	w4, #0x7fff                	// #32767
  40b948:	cmp	w7, w4
  40b94c:	b.eq	40bda8 <__fxstatat@plt+0x9c68>  // b.none
  40b950:	and	x7, x7, #0xffff
  40b954:	extr	x6, x6, x2, #61
  40b958:	mov	x15, #0xffffffffffffc001    	// #-16383
  40b95c:	orr	x4, x6, #0x8000000000000
  40b960:	add	x7, x7, x15
  40b964:	lsl	x2, x2, #3
  40b968:	mov	x1, #0x0                   	// #0
  40b96c:	mov	x16, #0x0                   	// #0
  40b970:	mov	w0, #0x0                   	// #0
  40b974:	lsr	x8, x3, #63
  40b978:	ubfx	x6, x3, #0, #48
  40b97c:	and	w15, w8, #0xff
  40b980:	ubfx	x9, x3, #48, #15
  40b984:	cbz	w9, 40bd1c <__fxstatat@plt+0x9bdc>
  40b988:	mov	w11, #0x7fff                	// #32767
  40b98c:	cmp	w9, w11
  40b990:	b.eq	40ba54 <__fxstatat@plt+0x9914>  // b.none
  40b994:	and	x9, x9, #0xffff
  40b998:	extr	x6, x6, x5, #61
  40b99c:	mov	x12, #0xffffffffffffc001    	// #-16383
  40b9a0:	orr	x6, x6, #0x8000000000000
  40b9a4:	add	x9, x9, x12
  40b9a8:	lsl	x5, x5, #3
  40b9ac:	sub	x7, x7, x9
  40b9b0:	mov	x9, #0x0                   	// #0
  40b9b4:	eor	w11, w13, w15
  40b9b8:	cmp	x1, #0x9
  40b9bc:	and	x3, x11, #0xff
  40b9c0:	mov	x12, x3
  40b9c4:	b.gt	40bcf4 <__fxstatat@plt+0x9bb4>
  40b9c8:	cmp	x1, #0x7
  40b9cc:	b.gt	40beb4 <__fxstatat@plt+0x9d74>
  40b9d0:	cmp	x1, #0x3
  40b9d4:	b.eq	40b9f0 <__fxstatat@plt+0x98b0>  // b.none
  40b9d8:	b.le	40bcc4 <__fxstatat@plt+0x9b84>
  40b9dc:	cmp	x1, #0x5
  40b9e0:	b.eq	40bd04 <__fxstatat@plt+0x9bc4>  // b.none
  40b9e4:	b.le	40bae8 <__fxstatat@plt+0x99a8>
  40b9e8:	cmp	x1, #0x6
  40b9ec:	b.eq	40bab8 <__fxstatat@plt+0x9978>  // b.none
  40b9f0:	cmp	x9, #0x1
  40b9f4:	b.eq	40be38 <__fxstatat@plt+0x9cf8>  // b.none
  40b9f8:	cbz	x9, 40ba0c <__fxstatat@plt+0x98cc>
  40b9fc:	cmp	x9, #0x2
  40ba00:	b.eq	40c03c <__fxstatat@plt+0x9efc>  // b.none
  40ba04:	cmp	x9, #0x3
  40ba08:	b.eq	40c024 <__fxstatat@plt+0x9ee4>  // b.none
  40ba0c:	mov	x1, #0x3fff                	// #16383
  40ba10:	mov	x12, x8
  40ba14:	add	x3, x7, x1
  40ba18:	cmp	x3, #0x0
  40ba1c:	b.le	40bef8 <__fxstatat@plt+0x9db8>
  40ba20:	tst	x5, #0x7
  40ba24:	b.ne	40be68 <__fxstatat@plt+0x9d28>  // b.any
  40ba28:	and	w11, w12, #0x1
  40ba2c:	tbz	x6, #52, 40ba38 <__fxstatat@plt+0x98f8>
  40ba30:	and	x6, x6, #0xffefffffffffffff
  40ba34:	add	x3, x7, #0x4, lsl #12
  40ba38:	mov	x1, #0x7ffe                	// #32766
  40ba3c:	cmp	x3, x1
  40ba40:	b.gt	40bfe0 <__fxstatat@plt+0x9ea0>
  40ba44:	and	w1, w3, #0x7fff
  40ba48:	extr	x2, x6, x5, #3
  40ba4c:	ubfx	x6, x6, #3, #48
  40ba50:	b	40bac4 <__fxstatat@plt+0x9984>
  40ba54:	mov	x9, #0xffffffffffff8001    	// #-32767
  40ba58:	orr	x3, x6, x5
  40ba5c:	add	x7, x7, x9
  40ba60:	cbz	x3, 40bddc <__fxstatat@plt+0x9c9c>
  40ba64:	tst	x6, #0x800000000000
  40ba68:	orr	x1, x1, #0x3
  40ba6c:	csinc	w0, w0, wzr, ne  // ne = any
  40ba70:	mov	x9, #0x3                   	// #3
  40ba74:	eor	w11, w13, w15
  40ba78:	cmp	x1, #0x9
  40ba7c:	and	x3, x11, #0xff
  40ba80:	mov	x12, x3
  40ba84:	b.le	40b9c8 <__fxstatat@plt+0x9888>
  40ba88:	cmp	x1, #0xf
  40ba8c:	b.ne	40bcf4 <__fxstatat@plt+0x9bb4>  // b.any
  40ba90:	tbz	x4, #47, 40bea0 <__fxstatat@plt+0x9d60>
  40ba94:	tbnz	x6, #47, 40bea0 <__fxstatat@plt+0x9d60>
  40ba98:	orr	x6, x6, #0x800000000000
  40ba9c:	mov	w11, w15
  40baa0:	and	x6, x6, #0xffffffffffff
  40baa4:	mov	x2, x5
  40baa8:	mov	w1, #0x7fff                	// #32767
  40baac:	b	40bac4 <__fxstatat@plt+0x9984>
  40bab0:	cmp	x1, #0x2
  40bab4:	b.ne	40baf0 <__fxstatat@plt+0x99b0>  // b.any
  40bab8:	mov	w1, #0x0                   	// #0
  40babc:	mov	x6, #0x0                   	// #0
  40bac0:	mov	x2, #0x0                   	// #0
  40bac4:	mov	x5, #0x0                   	// #0
  40bac8:	orr	w1, w1, w11, lsl #15
  40bacc:	bfxil	x5, x6, #0, #48
  40bad0:	fmov	d0, x2
  40bad4:	bfi	x5, x1, #48, #16
  40bad8:	fmov	v0.d[1], x5
  40badc:	cbnz	w0, 40bce4 <__fxstatat@plt+0x9ba4>
  40bae0:	ldp	x29, x30, [sp], #48
  40bae4:	ret
  40bae8:	cmp	x1, #0x4
  40baec:	b.eq	40bab8 <__fxstatat@plt+0x9978>  // b.none
  40baf0:	cmp	x4, x6
  40baf4:	b.ls	40be4c <__fxstatat@plt+0x9d0c>  // b.plast
  40baf8:	lsr	x3, x4, #1
  40bafc:	extr	x8, x4, x2, #1
  40bb00:	lsl	x2, x2, #63
  40bb04:	ubfx	x14, x6, #20, #32
  40bb08:	extr	x9, x6, x5, #52
  40bb0c:	lsl	x13, x5, #12
  40bb10:	and	x15, x9, #0xffffffff
  40bb14:	udiv	x5, x3, x14
  40bb18:	msub	x3, x5, x14, x3
  40bb1c:	mul	x1, x15, x5
  40bb20:	extr	x3, x3, x8, #32
  40bb24:	cmp	x1, x3
  40bb28:	b.ls	40bb3c <__fxstatat@plt+0x99fc>  // b.plast
  40bb2c:	adds	x3, x9, x3
  40bb30:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40bb34:	b.hi	40c11c <__fxstatat@plt+0x9fdc>  // b.pmore
  40bb38:	sub	x5, x5, #0x1
  40bb3c:	sub	x3, x3, x1
  40bb40:	mov	x4, x8
  40bb44:	udiv	x1, x3, x14
  40bb48:	msub	x3, x1, x14, x3
  40bb4c:	mul	x6, x15, x1
  40bb50:	bfi	x4, x3, #32, #32
  40bb54:	cmp	x6, x4
  40bb58:	b.ls	40bb6c <__fxstatat@plt+0x9a2c>  // b.plast
  40bb5c:	adds	x4, x9, x4
  40bb60:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40bb64:	b.hi	40c110 <__fxstatat@plt+0x9fd0>  // b.pmore
  40bb68:	sub	x1, x1, #0x1
  40bb6c:	orr	x8, x1, x5, lsl #32
  40bb70:	and	x17, x13, #0xffffffff
  40bb74:	and	x1, x8, #0xffffffff
  40bb78:	lsr	x16, x13, #32
  40bb7c:	lsr	x5, x8, #32
  40bb80:	sub	x4, x4, x6
  40bb84:	mov	x18, #0x100000000           	// #4294967296
  40bb88:	mul	x3, x1, x17
  40bb8c:	mul	x30, x5, x17
  40bb90:	madd	x6, x16, x1, x30
  40bb94:	and	x1, x3, #0xffffffff
  40bb98:	mul	x5, x5, x16
  40bb9c:	add	x3, x6, x3, lsr #32
  40bba0:	add	x6, x5, x18
  40bba4:	cmp	x30, x3
  40bba8:	csel	x5, x6, x5, hi  // hi = pmore
  40bbac:	add	x1, x1, x3, lsl #32
  40bbb0:	add	x5, x5, x3, lsr #32
  40bbb4:	cmp	x4, x5
  40bbb8:	b.cc	40bec4 <__fxstatat@plt+0x9d84>  // b.lo, b.ul, b.last
  40bbbc:	ccmp	x2, x1, #0x2, eq  // eq = none
  40bbc0:	mov	x6, x8
  40bbc4:	b.cc	40bec4 <__fxstatat@plt+0x9d84>  // b.lo, b.ul, b.last
  40bbc8:	subs	x8, x2, x1
  40bbcc:	mov	x3, #0x3fff                	// #16383
  40bbd0:	cmp	x2, x1
  40bbd4:	add	x3, x7, x3
  40bbd8:	sbc	x4, x4, x5
  40bbdc:	cmp	x9, x4
  40bbe0:	b.eq	40c128 <__fxstatat@plt+0x9fe8>  // b.none
  40bbe4:	udiv	x5, x4, x14
  40bbe8:	msub	x4, x5, x14, x4
  40bbec:	mul	x2, x15, x5
  40bbf0:	extr	x1, x4, x8, #32
  40bbf4:	cmp	x2, x1
  40bbf8:	b.ls	40bc0c <__fxstatat@plt+0x9acc>  // b.plast
  40bbfc:	adds	x1, x9, x1
  40bc00:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40bc04:	b.hi	40c1e0 <__fxstatat@plt+0xa0a0>  // b.pmore
  40bc08:	sub	x5, x5, #0x1
  40bc0c:	sub	x1, x1, x2
  40bc10:	udiv	x2, x1, x14
  40bc14:	msub	x1, x2, x14, x1
  40bc18:	mul	x15, x15, x2
  40bc1c:	bfi	x8, x1, #32, #32
  40bc20:	mov	x1, x8
  40bc24:	cmp	x15, x8
  40bc28:	b.ls	40bc3c <__fxstatat@plt+0x9afc>  // b.plast
  40bc2c:	adds	x1, x9, x8
  40bc30:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40bc34:	b.hi	40c1ec <__fxstatat@plt+0xa0ac>  // b.pmore
  40bc38:	sub	x2, x2, #0x1
  40bc3c:	orr	x5, x2, x5, lsl #32
  40bc40:	mov	x11, #0x100000000           	// #4294967296
  40bc44:	and	x4, x5, #0xffffffff
  40bc48:	sub	x1, x1, x15
  40bc4c:	lsr	x14, x5, #32
  40bc50:	mul	x2, x17, x4
  40bc54:	mul	x17, x14, x17
  40bc58:	madd	x4, x16, x4, x17
  40bc5c:	and	x8, x2, #0xffffffff
  40bc60:	mul	x16, x16, x14
  40bc64:	add	x2, x4, x2, lsr #32
  40bc68:	add	x4, x16, x11
  40bc6c:	cmp	x17, x2
  40bc70:	csel	x16, x4, x16, hi  // hi = pmore
  40bc74:	add	x4, x8, x2, lsl #32
  40bc78:	add	x16, x16, x2, lsr #32
  40bc7c:	cmp	x1, x16
  40bc80:	b.cs	40c060 <__fxstatat@plt+0x9f20>  // b.hs, b.nlast
  40bc84:	adds	x2, x9, x1
  40bc88:	sub	x8, x5, #0x1
  40bc8c:	mov	x1, x2
  40bc90:	b.cs	40bca4 <__fxstatat@plt+0x9b64>  // b.hs, b.nlast
  40bc94:	cmp	x2, x16
  40bc98:	b.cc	40c160 <__fxstatat@plt+0xa020>  // b.lo, b.ul, b.last
  40bc9c:	ccmp	x13, x4, #0x2, eq  // eq = none
  40bca0:	b.cc	40c160 <__fxstatat@plt+0xa020>  // b.lo, b.ul, b.last
  40bca4:	cmp	x13, x4
  40bca8:	mov	x5, x8
  40bcac:	cset	w2, ne  // ne = any
  40bcb0:	cmp	w2, #0x0
  40bcb4:	orr	x2, x5, #0x1
  40bcb8:	ccmp	x1, x16, #0x0, eq  // eq = none
  40bcbc:	csel	x5, x2, x5, ne  // ne = any
  40bcc0:	b	40ba18 <__fxstatat@plt+0x98d8>
  40bcc4:	cmp	x1, #0x1
  40bcc8:	b.ne	40bab0 <__fxstatat@plt+0x9970>  // b.any
  40bccc:	mov	x4, #0x0                   	// #0
  40bcd0:	fmov	d0, x4
  40bcd4:	lsl	x3, x3, #63
  40bcd8:	orr	w0, w0, #0x2
  40bcdc:	orr	x5, x3, #0x7fff000000000000
  40bce0:	fmov	v0.d[1], x5
  40bce4:	str	q0, [sp, #16]
  40bce8:	bl	40ce88 <__fxstatat@plt+0xad48>
  40bcec:	ldr	q0, [sp, #16]
  40bcf0:	b	40bae0 <__fxstatat@plt+0x99a0>
  40bcf4:	cmp	x1, #0xb
  40bcf8:	b.gt	40bdc8 <__fxstatat@plt+0x9c88>
  40bcfc:	cmp	x1, #0xa
  40bd00:	b.ne	40b9f0 <__fxstatat@plt+0x98b0>  // b.any
  40bd04:	mov	w11, #0x0                   	// #0
  40bd08:	mov	x6, #0xffffffffffff        	// #281474976710655
  40bd0c:	mov	x2, #0xffffffffffffffff    	// #-1
  40bd10:	mov	w0, #0x1                   	// #1
  40bd14:	mov	w1, #0x7fff                	// #32767
  40bd18:	b	40bac4 <__fxstatat@plt+0x9984>
  40bd1c:	orr	x3, x6, x5
  40bd20:	cbz	x3, 40be08 <__fxstatat@plt+0x9cc8>
  40bd24:	cbz	x6, 40bfbc <__fxstatat@plt+0x9e7c>
  40bd28:	clz	x3, x6
  40bd2c:	sub	x9, x3, #0xf
  40bd30:	add	w12, w9, #0x3
  40bd34:	mov	w11, #0x3d                  	// #61
  40bd38:	sub	w9, w11, w9
  40bd3c:	lsl	x6, x6, x12
  40bd40:	lsr	x9, x5, x9
  40bd44:	orr	x6, x9, x6
  40bd48:	lsl	x5, x5, x12
  40bd4c:	add	x7, x3, x7
  40bd50:	mov	x11, #0x3fef                	// #16367
  40bd54:	mov	x9, #0x0                   	// #0
  40bd58:	add	x7, x7, x11
  40bd5c:	b	40b9b4 <__fxstatat@plt+0x9874>
  40bd60:	orr	x4, x6, x2
  40bd64:	cbz	x4, 40bdf0 <__fxstatat@plt+0x9cb0>
  40bd68:	cbz	x6, 40bf98 <__fxstatat@plt+0x9e58>
  40bd6c:	clz	x0, x6
  40bd70:	sub	x4, x0, #0xf
  40bd74:	add	w7, w4, #0x3
  40bd78:	mov	w1, #0x3d                  	// #61
  40bd7c:	sub	w4, w1, w4
  40bd80:	lsl	x6, x6, x7
  40bd84:	lsr	x4, x2, x4
  40bd88:	orr	x4, x4, x6
  40bd8c:	lsl	x2, x2, x7
  40bd90:	mov	x7, #0xffffffffffffc011    	// #-16367
  40bd94:	mov	x1, #0x0                   	// #0
  40bd98:	sub	x7, x7, x0
  40bd9c:	mov	x16, #0x0                   	// #0
  40bda0:	mov	w0, #0x0                   	// #0
  40bda4:	b	40b974 <__fxstatat@plt+0x9834>
  40bda8:	orr	x4, x6, x2
  40bdac:	cbnz	x4, 40be1c <__fxstatat@plt+0x9cdc>
  40bdb0:	mov	x2, #0x0                   	// #0
  40bdb4:	mov	x1, #0x8                   	// #8
  40bdb8:	mov	x7, #0x7fff                	// #32767
  40bdbc:	mov	x16, #0x2                   	// #2
  40bdc0:	mov	w0, #0x0                   	// #0
  40bdc4:	b	40b974 <__fxstatat@plt+0x9834>
  40bdc8:	mov	x6, x4
  40bdcc:	mov	x5, x2
  40bdd0:	mov	x8, x14
  40bdd4:	mov	x9, x16
  40bdd8:	b	40b9f0 <__fxstatat@plt+0x98b0>
  40bddc:	orr	x1, x1, #0x2
  40bde0:	mov	x6, #0x0                   	// #0
  40bde4:	mov	x5, #0x0                   	// #0
  40bde8:	mov	x9, #0x2                   	// #2
  40bdec:	b	40ba74 <__fxstatat@plt+0x9934>
  40bdf0:	mov	x2, #0x0                   	// #0
  40bdf4:	mov	x1, #0x4                   	// #4
  40bdf8:	mov	x7, #0x0                   	// #0
  40bdfc:	mov	x16, #0x1                   	// #1
  40be00:	mov	w0, #0x0                   	// #0
  40be04:	b	40b974 <__fxstatat@plt+0x9834>
  40be08:	orr	x1, x1, #0x1
  40be0c:	mov	x6, #0x0                   	// #0
  40be10:	mov	x5, #0x0                   	// #0
  40be14:	mov	x9, #0x1                   	// #1
  40be18:	b	40b9b4 <__fxstatat@plt+0x9874>
  40be1c:	lsr	x0, x6, #47
  40be20:	mov	x4, x6
  40be24:	eor	w0, w0, #0x1
  40be28:	mov	x1, #0xc                   	// #12
  40be2c:	mov	x7, #0x7fff                	// #32767
  40be30:	mov	x16, #0x3                   	// #3
  40be34:	b	40b974 <__fxstatat@plt+0x9834>
  40be38:	mov	w11, w8
  40be3c:	mov	w1, #0x0                   	// #0
  40be40:	mov	x6, #0x0                   	// #0
  40be44:	mov	x2, #0x0                   	// #0
  40be48:	b	40bac4 <__fxstatat@plt+0x9984>
  40be4c:	ccmp	x5, x2, #0x2, eq  // eq = none
  40be50:	b.ls	40baf8 <__fxstatat@plt+0x99b8>  // b.plast
  40be54:	mov	x8, x2
  40be58:	sub	x7, x7, #0x1
  40be5c:	mov	x3, x4
  40be60:	mov	x2, #0x0                   	// #0
  40be64:	b	40bb04 <__fxstatat@plt+0x99c4>
  40be68:	and	x1, x10, #0xc00000
  40be6c:	orr	w0, w0, #0x10
  40be70:	cmp	x1, #0x400, lsl #12
  40be74:	b.eq	40c1c8 <__fxstatat@plt+0xa088>  // b.none
  40be78:	cmp	x1, #0x800, lsl #12
  40be7c:	b.eq	40c0dc <__fxstatat@plt+0x9f9c>  // b.none
  40be80:	cbnz	x1, 40ba28 <__fxstatat@plt+0x98e8>
  40be84:	and	x1, x5, #0xf
  40be88:	and	w11, w12, #0x1
  40be8c:	cmp	x1, #0x4
  40be90:	b.eq	40ba2c <__fxstatat@plt+0x98ec>  // b.none
  40be94:	adds	x5, x5, #0x4
  40be98:	cinc	x6, x6, cs  // cs = hs, nlast
  40be9c:	b	40ba2c <__fxstatat@plt+0x98ec>
  40bea0:	orr	x6, x4, #0x800000000000
  40bea4:	mov	w11, w13
  40bea8:	and	x6, x6, #0xffffffffffff
  40beac:	mov	w1, #0x7fff                	// #32767
  40beb0:	b	40bac4 <__fxstatat@plt+0x9984>
  40beb4:	mov	w1, #0x7fff                	// #32767
  40beb8:	mov	x6, #0x0                   	// #0
  40bebc:	mov	x2, #0x0                   	// #0
  40bec0:	b	40bac4 <__fxstatat@plt+0x9984>
  40bec4:	adds	x3, x2, x13
  40bec8:	sub	x6, x8, #0x1
  40becc:	adc	x4, x4, x9
  40bed0:	cset	x18, cs  // cs = hs, nlast
  40bed4:	mov	x2, x3
  40bed8:	cmp	x9, x4
  40bedc:	b.cs	40c050 <__fxstatat@plt+0x9f10>  // b.hs, b.nlast
  40bee0:	cmp	x5, x4
  40bee4:	b.ls	40c078 <__fxstatat@plt+0x9f38>  // b.plast
  40bee8:	adds	x2, x13, x3
  40beec:	sub	x6, x8, #0x2
  40bef0:	adc	x4, x4, x9
  40bef4:	b	40bbc8 <__fxstatat@plt+0x9a88>
  40bef8:	mov	x1, #0x1                   	// #1
  40befc:	sub	x1, x1, x3
  40bf00:	cmp	x1, #0x74
  40bf04:	and	w11, w12, #0x1
  40bf08:	b.le	40bf24 <__fxstatat@plt+0x9de4>
  40bf0c:	orr	x2, x5, x6
  40bf10:	cbnz	x2, 40c144 <__fxstatat@plt+0xa004>
  40bf14:	orr	w0, w0, #0x8
  40bf18:	mov	w1, #0x0                   	// #0
  40bf1c:	mov	x6, #0x0                   	// #0
  40bf20:	b	40c008 <__fxstatat@plt+0x9ec8>
  40bf24:	cmp	x1, #0x3f
  40bf28:	b.le	40c084 <__fxstatat@plt+0x9f44>
  40bf2c:	mov	w2, #0x80                  	// #128
  40bf30:	sub	w2, w2, w1
  40bf34:	cmp	x1, #0x40
  40bf38:	sub	w1, w1, #0x40
  40bf3c:	lsl	x2, x6, x2
  40bf40:	orr	x2, x5, x2
  40bf44:	csel	x5, x2, x5, ne  // ne = any
  40bf48:	lsr	x6, x6, x1
  40bf4c:	cmp	x5, #0x0
  40bf50:	cset	x2, ne  // ne = any
  40bf54:	orr	x2, x2, x6
  40bf58:	ands	x6, x2, #0x7
  40bf5c:	b.eq	40c0b8 <__fxstatat@plt+0x9f78>  // b.none
  40bf60:	mov	x6, #0x0                   	// #0
  40bf64:	and	x10, x10, #0xc00000
  40bf68:	orr	w0, w0, #0x10
  40bf6c:	cmp	x10, #0x400, lsl #12
  40bf70:	b.eq	40c204 <__fxstatat@plt+0xa0c4>  // b.none
  40bf74:	cmp	x10, #0x800, lsl #12
  40bf78:	b.eq	40c218 <__fxstatat@plt+0xa0d8>  // b.none
  40bf7c:	cbz	x10, 40c180 <__fxstatat@plt+0xa040>
  40bf80:	tbnz	x6, #51, 40c198 <__fxstatat@plt+0xa058>
  40bf84:	orr	w0, w0, #0x8
  40bf88:	extr	x2, x6, x2, #3
  40bf8c:	mov	w1, #0x0                   	// #0
  40bf90:	ubfx	x6, x6, #3, #48
  40bf94:	b	40c008 <__fxstatat@plt+0x9ec8>
  40bf98:	clz	x7, x2
  40bf9c:	add	x4, x7, #0x31
  40bfa0:	add	x0, x7, #0x40
  40bfa4:	cmp	x4, #0x3c
  40bfa8:	b.le	40bd74 <__fxstatat@plt+0x9c34>
  40bfac:	sub	w4, w4, #0x3d
  40bfb0:	lsl	x4, x2, x4
  40bfb4:	mov	x2, #0x0                   	// #0
  40bfb8:	b	40bd90 <__fxstatat@plt+0x9c50>
  40bfbc:	clz	x3, x5
  40bfc0:	add	x9, x3, #0x31
  40bfc4:	add	x3, x3, #0x40
  40bfc8:	cmp	x9, #0x3c
  40bfcc:	b.le	40bd30 <__fxstatat@plt+0x9bf0>
  40bfd0:	sub	w6, w9, #0x3d
  40bfd4:	lsl	x6, x5, x6
  40bfd8:	mov	x5, #0x0                   	// #0
  40bfdc:	b	40bd4c <__fxstatat@plt+0x9c0c>
  40bfe0:	and	x2, x10, #0xc00000
  40bfe4:	cmp	x2, #0x400, lsl #12
  40bfe8:	b.eq	40c1ac <__fxstatat@plt+0xa06c>  // b.none
  40bfec:	cmp	x2, #0x800, lsl #12
  40bff0:	b.eq	40c0f4 <__fxstatat@plt+0x9fb4>  // b.none
  40bff4:	cbz	x2, 40c0d0 <__fxstatat@plt+0x9f90>
  40bff8:	mov	x6, #0xffffffffffff        	// #281474976710655
  40bffc:	mov	x2, #0xffffffffffffffff    	// #-1
  40c000:	mov	w3, #0x14                  	// #20
  40c004:	orr	w0, w0, w3
  40c008:	mov	x5, #0x0                   	// #0
  40c00c:	orr	w1, w1, w11, lsl #15
  40c010:	bfxil	x5, x6, #0, #48
  40c014:	fmov	d0, x2
  40c018:	bfi	x5, x1, #48, #16
  40c01c:	fmov	v0.d[1], x5
  40c020:	b	40bce4 <__fxstatat@plt+0x9ba4>
  40c024:	orr	x6, x6, #0x800000000000
  40c028:	mov	w11, w8
  40c02c:	and	x6, x6, #0xffffffffffff
  40c030:	mov	x2, x5
  40c034:	mov	w1, #0x7fff                	// #32767
  40c038:	b	40bac4 <__fxstatat@plt+0x9984>
  40c03c:	mov	w11, w8
  40c040:	mov	w1, #0x7fff                	// #32767
  40c044:	mov	x6, #0x0                   	// #0
  40c048:	mov	x2, #0x0                   	// #0
  40c04c:	b	40bac4 <__fxstatat@plt+0x9984>
  40c050:	cmp	x18, #0x0
  40c054:	ccmp	x9, x4, #0x0, eq  // eq = none
  40c058:	b.ne	40bbc8 <__fxstatat@plt+0x9a88>  // b.any
  40c05c:	b	40bee0 <__fxstatat@plt+0x9da0>
  40c060:	cmp	x4, #0x0
  40c064:	cset	w2, ne  // ne = any
  40c068:	cmp	w2, #0x0
  40c06c:	ccmp	x1, x16, #0x0, ne  // ne = any
  40c070:	b.ne	40bcb0 <__fxstatat@plt+0x9b70>  // b.any
  40c074:	b	40bc84 <__fxstatat@plt+0x9b44>
  40c078:	ccmp	x1, x3, #0x0, eq  // eq = none
  40c07c:	b.ls	40bbc8 <__fxstatat@plt+0x9a88>  // b.plast
  40c080:	b	40bee8 <__fxstatat@plt+0x9da8>
  40c084:	mov	w2, #0x40                  	// #64
  40c088:	sub	w2, w2, w1
  40c08c:	lsr	x4, x5, x1
  40c090:	lsl	x5, x5, x2
  40c094:	cmp	x5, #0x0
  40c098:	cset	x3, ne  // ne = any
  40c09c:	lsl	x2, x6, x2
  40c0a0:	orr	x2, x2, x4
  40c0a4:	lsr	x6, x6, x1
  40c0a8:	orr	x2, x2, x3
  40c0ac:	tst	x2, #0x7
  40c0b0:	b.ne	40bf64 <__fxstatat@plt+0x9e24>  // b.any
  40c0b4:	tbnz	x6, #51, 40c224 <__fxstatat@plt+0xa0e4>
  40c0b8:	mov	w1, #0x0                   	// #0
  40c0bc:	extr	x2, x6, x2, #3
  40c0c0:	ubfx	x6, x6, #3, #48
  40c0c4:	tbz	w10, #11, 40bac4 <__fxstatat@plt+0x9984>
  40c0c8:	orr	w0, w0, #0x8
  40c0cc:	b	40c008 <__fxstatat@plt+0x9ec8>
  40c0d0:	mov	w1, #0x7fff                	// #32767
  40c0d4:	mov	x6, #0x0                   	// #0
  40c0d8:	b	40c000 <__fxstatat@plt+0x9ec0>
  40c0dc:	mov	w11, #0x0                   	// #0
  40c0e0:	cbz	x12, 40ba2c <__fxstatat@plt+0x98ec>
  40c0e4:	adds	x5, x5, #0x8
  40c0e8:	mov	w11, #0x1                   	// #1
  40c0ec:	cinc	x6, x6, cs  // cs = hs, nlast
  40c0f0:	b	40ba2c <__fxstatat@plt+0x98ec>
  40c0f4:	cmp	x12, #0x0
  40c0f8:	mov	w2, #0x7fff                	// #32767
  40c0fc:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c100:	csel	w1, w1, w2, eq  // eq = none
  40c104:	csel	x6, x6, xzr, eq  // eq = none
  40c108:	csetm	x2, eq  // eq = none
  40c10c:	b	40c000 <__fxstatat@plt+0x9ec0>
  40c110:	sub	x1, x1, #0x2
  40c114:	add	x4, x4, x9
  40c118:	b	40bb6c <__fxstatat@plt+0x9a2c>
  40c11c:	sub	x5, x5, #0x2
  40c120:	add	x3, x3, x9
  40c124:	b	40bb3c <__fxstatat@plt+0x99fc>
  40c128:	cmp	x3, #0x0
  40c12c:	mov	x5, #0xffffffffffffffff    	// #-1
  40c130:	b.gt	40be68 <__fxstatat@plt+0x9d28>
  40c134:	mov	x1, #0x1                   	// #1
  40c138:	sub	x1, x1, x3
  40c13c:	cmp	x1, #0x74
  40c140:	b.le	40bf24 <__fxstatat@plt+0x9de4>
  40c144:	and	x10, x10, #0xc00000
  40c148:	orr	w0, w0, #0x10
  40c14c:	cmp	x10, #0x400, lsl #12
  40c150:	b.eq	40c1f8 <__fxstatat@plt+0xa0b8>  // b.none
  40c154:	cmp	x10, #0x800, lsl #12
  40c158:	csel	x2, x12, xzr, eq  // eq = none
  40c15c:	b	40bf14 <__fxstatat@plt+0x9dd4>
  40c160:	lsl	x8, x13, #1
  40c164:	sub	x5, x5, #0x2
  40c168:	cmp	x13, x8
  40c16c:	cinc	x1, x9, hi  // hi = pmore
  40c170:	cmp	x4, x8
  40c174:	add	x1, x2, x1
  40c178:	cset	w2, ne  // ne = any
  40c17c:	b	40bcb0 <__fxstatat@plt+0x9b70>
  40c180:	and	x1, x2, #0xf
  40c184:	cmp	x1, #0x4
  40c188:	b.eq	40c194 <__fxstatat@plt+0xa054>  // b.none
  40c18c:	adds	x2, x2, #0x4
  40c190:	cinc	x6, x6, cs  // cs = hs, nlast
  40c194:	tbz	x6, #51, 40bf84 <__fxstatat@plt+0x9e44>
  40c198:	orr	w0, w0, #0x8
  40c19c:	mov	w1, #0x1                   	// #1
  40c1a0:	mov	x6, #0x0                   	// #0
  40c1a4:	mov	x2, #0x0                   	// #0
  40c1a8:	b	40c008 <__fxstatat@plt+0x9ec8>
  40c1ac:	cmp	x12, #0x0
  40c1b0:	mov	w2, #0x7fff                	// #32767
  40c1b4:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c1b8:	csel	w1, w1, w2, ne  // ne = any
  40c1bc:	csel	x6, x6, xzr, ne  // ne = any
  40c1c0:	csetm	x2, ne  // ne = any
  40c1c4:	b	40c000 <__fxstatat@plt+0x9ec0>
  40c1c8:	mov	w11, #0x1                   	// #1
  40c1cc:	cbnz	x12, 40ba2c <__fxstatat@plt+0x98ec>
  40c1d0:	adds	x5, x5, #0x8
  40c1d4:	mov	w11, #0x0                   	// #0
  40c1d8:	cinc	x6, x6, cs  // cs = hs, nlast
  40c1dc:	b	40ba2c <__fxstatat@plt+0x98ec>
  40c1e0:	sub	x5, x5, #0x2
  40c1e4:	add	x1, x1, x9
  40c1e8:	b	40bc0c <__fxstatat@plt+0x9acc>
  40c1ec:	sub	x2, x2, #0x2
  40c1f0:	add	x1, x1, x9
  40c1f4:	b	40bc3c <__fxstatat@plt+0x9afc>
  40c1f8:	mov	x2, #0x1                   	// #1
  40c1fc:	sub	x2, x2, x12
  40c200:	b	40bf14 <__fxstatat@plt+0x9dd4>
  40c204:	cbnz	x12, 40c194 <__fxstatat@plt+0xa054>
  40c208:	adds	x2, x2, #0x8
  40c20c:	cinc	x6, x6, cs  // cs = hs, nlast
  40c210:	tbnz	x6, #51, 40c198 <__fxstatat@plt+0xa058>
  40c214:	b	40bf84 <__fxstatat@plt+0x9e44>
  40c218:	cbnz	x12, 40c208 <__fxstatat@plt+0xa0c8>
  40c21c:	tbnz	x6, #51, 40c198 <__fxstatat@plt+0xa058>
  40c220:	b	40bf84 <__fxstatat@plt+0x9e44>
  40c224:	orr	w0, w0, #0x10
  40c228:	b	40c198 <__fxstatat@plt+0xa058>
  40c22c:	nop
  40c230:	stp	x29, x30, [sp, #-48]!
  40c234:	mov	x29, sp
  40c238:	str	q0, [sp, #16]
  40c23c:	str	q1, [sp, #32]
  40c240:	ldp	x6, x1, [sp, #16]
  40c244:	ldp	x7, x0, [sp, #32]
  40c248:	mrs	x2, fpcr
  40c24c:	ubfx	x4, x1, #48, #15
  40c250:	lsr	x2, x1, #63
  40c254:	lsr	x3, x0, #63
  40c258:	ubfx	x9, x0, #0, #48
  40c25c:	mov	x5, #0x7fff                	// #32767
  40c260:	mov	x10, x6
  40c264:	cmp	x4, x5
  40c268:	and	w2, w2, #0xff
  40c26c:	ubfx	x1, x1, #0, #48
  40c270:	and	w3, w3, #0xff
  40c274:	ubfx	x0, x0, #48, #15
  40c278:	b.eq	40c2ac <__fxstatat@plt+0xa16c>  // b.none
  40c27c:	cmp	x0, x5
  40c280:	b.eq	40c298 <__fxstatat@plt+0xa158>  // b.none
  40c284:	cmp	x4, x0
  40c288:	mov	w0, #0x1                   	// #1
  40c28c:	b.eq	40c2c4 <__fxstatat@plt+0xa184>  // b.none
  40c290:	ldp	x29, x30, [sp], #48
  40c294:	ret
  40c298:	orr	x8, x9, x7
  40c29c:	cbnz	x8, 40c328 <__fxstatat@plt+0xa1e8>
  40c2a0:	mov	w0, #0x1                   	// #1
  40c2a4:	ldp	x29, x30, [sp], #48
  40c2a8:	ret
  40c2ac:	orr	x5, x1, x6
  40c2b0:	cbnz	x5, 40c2f8 <__fxstatat@plt+0xa1b8>
  40c2b4:	cmp	x0, x4
  40c2b8:	b.ne	40c2a0 <__fxstatat@plt+0xa160>  // b.any
  40c2bc:	orr	x8, x9, x7
  40c2c0:	cbnz	x8, 40c328 <__fxstatat@plt+0xa1e8>
  40c2c4:	cmp	x1, x9
  40c2c8:	mov	w0, #0x1                   	// #1
  40c2cc:	ccmp	x6, x7, #0x0, eq  // eq = none
  40c2d0:	b.ne	40c290 <__fxstatat@plt+0xa150>  // b.any
  40c2d4:	cmp	w2, w3
  40c2d8:	mov	w0, #0x0                   	// #0
  40c2dc:	b.eq	40c290 <__fxstatat@plt+0xa150>  // b.none
  40c2e0:	mov	w0, #0x1                   	// #1
  40c2e4:	cbnz	x4, 40c290 <__fxstatat@plt+0xa150>
  40c2e8:	orr	x1, x1, x10
  40c2ec:	cmp	x1, #0x0
  40c2f0:	cset	w0, ne  // ne = any
  40c2f4:	b	40c290 <__fxstatat@plt+0xa150>
  40c2f8:	tst	x1, #0x800000000000
  40c2fc:	b.ne	40c314 <__fxstatat@plt+0xa1d4>  // b.any
  40c300:	mov	w0, #0x1                   	// #1
  40c304:	bl	40ce88 <__fxstatat@plt+0xad48>
  40c308:	mov	w0, #0x1                   	// #1
  40c30c:	ldp	x29, x30, [sp], #48
  40c310:	ret
  40c314:	cmp	x0, x4
  40c318:	mov	w0, #0x1                   	// #1
  40c31c:	b.ne	40c290 <__fxstatat@plt+0xa150>  // b.any
  40c320:	orr	x8, x9, x7
  40c324:	cbz	x8, 40c290 <__fxstatat@plt+0xa150>
  40c328:	tst	x9, #0x800000000000
  40c32c:	b.eq	40c300 <__fxstatat@plt+0xa1c0>  // b.none
  40c330:	b	40c2a0 <__fxstatat@plt+0xa160>
  40c334:	nop
  40c338:	stp	x29, x30, [sp, #-48]!
  40c33c:	mov	x29, sp
  40c340:	str	q0, [sp, #16]
  40c344:	str	q1, [sp, #32]
  40c348:	ldp	x8, x1, [sp, #16]
  40c34c:	ldp	x9, x0, [sp, #32]
  40c350:	mrs	x2, fpcr
  40c354:	ubfx	x4, x1, #48, #15
  40c358:	ubfx	x10, x1, #0, #48
  40c35c:	lsr	x2, x1, #63
  40c360:	mov	x5, #0x7fff                	// #32767
  40c364:	mov	x6, x8
  40c368:	cmp	x4, x5
  40c36c:	ubfx	x11, x0, #0, #48
  40c370:	ubfx	x7, x0, #48, #15
  40c374:	lsr	x1, x0, #63
  40c378:	mov	x3, x9
  40c37c:	b.eq	40c3b4 <__fxstatat@plt+0xa274>  // b.none
  40c380:	cmp	x7, x5
  40c384:	b.eq	40c3c4 <__fxstatat@plt+0xa284>  // b.none
  40c388:	cbnz	x4, 40c3f0 <__fxstatat@plt+0xa2b0>
  40c38c:	orr	x6, x10, x8
  40c390:	cmp	x6, #0x0
  40c394:	cset	w0, eq  // eq = none
  40c398:	cbnz	x7, 40c3dc <__fxstatat@plt+0xa29c>
  40c39c:	orr	x3, x11, x9
  40c3a0:	cbnz	x3, 40c3dc <__fxstatat@plt+0xa29c>
  40c3a4:	mov	w0, #0x0                   	// #0
  40c3a8:	cbnz	x6, 40c404 <__fxstatat@plt+0xa2c4>
  40c3ac:	ldp	x29, x30, [sp], #48
  40c3b0:	ret
  40c3b4:	orr	x0, x10, x8
  40c3b8:	cbnz	x0, 40c418 <__fxstatat@plt+0xa2d8>
  40c3bc:	cmp	x7, x4
  40c3c0:	b.ne	40c3f0 <__fxstatat@plt+0xa2b0>  // b.any
  40c3c4:	orr	x3, x11, x3
  40c3c8:	cbnz	x3, 40c418 <__fxstatat@plt+0xa2d8>
  40c3cc:	cbnz	x4, 40c3fc <__fxstatat@plt+0xa2bc>
  40c3d0:	orr	x6, x10, x6
  40c3d4:	cmp	x6, #0x0
  40c3d8:	cset	w0, eq  // eq = none
  40c3dc:	cbz	w0, 40c3fc <__fxstatat@plt+0xa2bc>
  40c3e0:	cmp	x1, #0x0
  40c3e4:	csinv	w0, w0, wzr, ne  // ne = any
  40c3e8:	ldp	x29, x30, [sp], #48
  40c3ec:	ret
  40c3f0:	cbnz	x7, 40c3fc <__fxstatat@plt+0xa2bc>
  40c3f4:	orr	x3, x11, x3
  40c3f8:	cbz	x3, 40c404 <__fxstatat@plt+0xa2c4>
  40c3fc:	cmp	x2, x1
  40c400:	b.eq	40c42c <__fxstatat@plt+0xa2ec>  // b.none
  40c404:	cmp	x2, #0x0
  40c408:	mov	w0, #0xffffffff            	// #-1
  40c40c:	cneg	w0, w0, eq  // eq = none
  40c410:	ldp	x29, x30, [sp], #48
  40c414:	ret
  40c418:	mov	w0, #0x1                   	// #1
  40c41c:	bl	40ce88 <__fxstatat@plt+0xad48>
  40c420:	mov	w0, #0x2                   	// #2
  40c424:	ldp	x29, x30, [sp], #48
  40c428:	ret
  40c42c:	cmp	x4, x7
  40c430:	b.gt	40c404 <__fxstatat@plt+0xa2c4>
  40c434:	b.lt	40c468 <__fxstatat@plt+0xa328>  // b.tstop
  40c438:	cmp	x10, x11
  40c43c:	b.hi	40c404 <__fxstatat@plt+0xa2c4>  // b.pmore
  40c440:	cset	w0, eq  // eq = none
  40c444:	cmp	w0, #0x0
  40c448:	ccmp	x8, x9, #0x0, ne  // ne = any
  40c44c:	b.hi	40c404 <__fxstatat@plt+0xa2c4>  // b.pmore
  40c450:	cmp	x10, x11
  40c454:	b.cc	40c468 <__fxstatat@plt+0xa328>  // b.lo, b.ul, b.last
  40c458:	cmp	w0, #0x0
  40c45c:	mov	w0, #0x0                   	// #0
  40c460:	ccmp	x8, x9, #0x2, ne  // ne = any
  40c464:	b.cs	40c3ac <__fxstatat@plt+0xa26c>  // b.hs, b.nlast
  40c468:	cmp	x2, #0x0
  40c46c:	mov	w0, #0x1                   	// #1
  40c470:	cneg	w0, w0, eq  // eq = none
  40c474:	b	40c3ac <__fxstatat@plt+0xa26c>
  40c478:	stp	x29, x30, [sp, #-80]!
  40c47c:	mov	x29, sp
  40c480:	str	q0, [sp, #48]
  40c484:	str	q1, [sp, #64]
  40c488:	ldp	x1, x0, [sp, #48]
  40c48c:	ldp	x6, x2, [sp, #64]
  40c490:	mrs	x11, fpcr
  40c494:	lsr	x3, x0, #63
  40c498:	ubfx	x7, x0, #0, #48
  40c49c:	and	w12, w3, #0xff
  40c4a0:	mov	x14, x3
  40c4a4:	ubfx	x3, x0, #48, #15
  40c4a8:	cbz	w3, 40c850 <__fxstatat@plt+0xa710>
  40c4ac:	mov	w4, #0x7fff                	// #32767
  40c4b0:	cmp	w3, w4
  40c4b4:	b.eq	40c8f4 <__fxstatat@plt+0xa7b4>  // b.none
  40c4b8:	and	x3, x3, #0xffff
  40c4bc:	extr	x4, x7, x1, #61
  40c4c0:	mov	x18, #0xffffffffffffc001    	// #-16383
  40c4c4:	orr	x7, x4, #0x8000000000000
  40c4c8:	add	x3, x3, x18
  40c4cc:	lsl	x5, x1, #3
  40c4d0:	mov	x16, #0x0                   	// #0
  40c4d4:	mov	x1, #0x0                   	// #0
  40c4d8:	mov	w0, #0x0                   	// #0
  40c4dc:	lsr	x8, x2, #63
  40c4e0:	ubfx	x4, x2, #0, #48
  40c4e4:	and	w15, w8, #0xff
  40c4e8:	mov	x13, x8
  40c4ec:	ubfx	x9, x2, #48, #15
  40c4f0:	cbz	w9, 40c8b0 <__fxstatat@plt+0xa770>
  40c4f4:	mov	w8, #0x7fff                	// #32767
  40c4f8:	cmp	w9, w8
  40c4fc:	b.eq	40c580 <__fxstatat@plt+0xa440>  // b.none
  40c500:	and	x9, x9, #0xffff
  40c504:	mov	x17, #0xffffffffffffc001    	// #-16383
  40c508:	add	x9, x9, x17
  40c50c:	extr	x2, x4, x6, #61
  40c510:	add	x9, x9, x3
  40c514:	lsl	x6, x6, #3
  40c518:	orr	x4, x2, #0x8000000000000
  40c51c:	mov	x2, #0x0                   	// #0
  40c520:	eor	w8, w12, w15
  40c524:	cmp	x1, #0xa
  40c528:	and	w10, w8, #0xff
  40c52c:	add	x3, x9, #0x1
  40c530:	and	x8, x8, #0xff
  40c534:	b.le	40c5b8 <__fxstatat@plt+0xa478>
  40c538:	cmp	x1, #0xb
  40c53c:	b.eq	40cc50 <__fxstatat@plt+0xab10>  // b.none
  40c540:	mov	w15, w12
  40c544:	mov	x13, x14
  40c548:	mov	w10, w15
  40c54c:	cmp	x16, #0x2
  40c550:	b.eq	40c914 <__fxstatat@plt+0xa7d4>  // b.none
  40c554:	mov	x4, x7
  40c558:	mov	x6, x5
  40c55c:	mov	x2, x16
  40c560:	mov	x8, x13
  40c564:	cmp	x2, #0x3
  40c568:	b.ne	40c5d4 <__fxstatat@plt+0xa494>  // b.any
  40c56c:	orr	x4, x4, #0x800000000000
  40c570:	mov	x5, x6
  40c574:	and	x4, x4, #0xffffffffffff
  40c578:	mov	w1, #0x7fff                	// #32767
  40c57c:	b	40c5e8 <__fxstatat@plt+0xa4a8>
  40c580:	mov	x8, #0x7fff                	// #32767
  40c584:	orr	x2, x4, x6
  40c588:	add	x9, x3, x8
  40c58c:	cbnz	x2, 40c60c <__fxstatat@plt+0xa4cc>
  40c590:	eor	w8, w12, w15
  40c594:	orr	x1, x1, #0x2
  40c598:	and	w10, w8, #0xff
  40c59c:	cmp	x1, #0xa
  40c5a0:	add	x3, x3, #0x8, lsl #12
  40c5a4:	and	x8, x8, #0xff
  40c5a8:	mov	x6, #0x0                   	// #0
  40c5ac:	b.gt	40cbc4 <__fxstatat@plt+0xaa84>
  40c5b0:	mov	x4, #0x0                   	// #0
  40c5b4:	mov	x2, #0x2                   	// #2
  40c5b8:	cmp	x1, #0x2
  40c5bc:	b.gt	40c634 <__fxstatat@plt+0xa4f4>
  40c5c0:	sub	x1, x1, #0x1
  40c5c4:	cmp	x1, #0x1
  40c5c8:	b.hi	40c670 <__fxstatat@plt+0xa530>  // b.pmore
  40c5cc:	cmp	x2, #0x2
  40c5d0:	b.eq	40c914 <__fxstatat@plt+0xa7d4>  // b.none
  40c5d4:	cmp	x2, #0x1
  40c5d8:	b.ne	40c7d0 <__fxstatat@plt+0xa690>  // b.any
  40c5dc:	mov	w1, #0x0                   	// #0
  40c5e0:	mov	x4, #0x0                   	// #0
  40c5e4:	mov	x5, #0x0                   	// #0
  40c5e8:	mov	x3, #0x0                   	// #0
  40c5ec:	orr	w1, w1, w10, lsl #15
  40c5f0:	bfxil	x3, x4, #0, #48
  40c5f4:	fmov	d0, x5
  40c5f8:	bfi	x3, x1, #48, #16
  40c5fc:	fmov	v0.d[1], x3
  40c600:	cbnz	w0, 40ca40 <__fxstatat@plt+0xa900>
  40c604:	ldp	x29, x30, [sp], #80
  40c608:	ret
  40c60c:	tst	x4, #0x800000000000
  40c610:	eor	w8, w12, w15
  40c614:	orr	x1, x1, #0x3
  40c618:	csinc	w0, w0, wzr, ne  // ne = any
  40c61c:	and	w10, w8, #0xff
  40c620:	add	x3, x3, #0x8, lsl #12
  40c624:	cmp	x1, #0xa
  40c628:	and	x8, x8, #0xff
  40c62c:	mov	x2, #0x3                   	// #3
  40c630:	b.gt	40cc44 <__fxstatat@plt+0xab04>
  40c634:	mov	x12, #0x1                   	// #1
  40c638:	mov	x14, #0x530                 	// #1328
  40c63c:	lsl	x1, x12, x1
  40c640:	tst	x1, x14
  40c644:	b.ne	40c844 <__fxstatat@plt+0xa704>  // b.any
  40c648:	mov	x14, #0x240                 	// #576
  40c64c:	tst	x1, x14
  40c650:	b.ne	40c82c <__fxstatat@plt+0xa6ec>  // b.any
  40c654:	mov	x12, #0x88                  	// #136
  40c658:	tst	x1, x12
  40c65c:	b.eq	40c670 <__fxstatat@plt+0xa530>  // b.none
  40c660:	mov	x7, x4
  40c664:	mov	x5, x6
  40c668:	mov	x16, x2
  40c66c:	b	40c548 <__fxstatat@plt+0xa408>
  40c670:	lsr	x13, x5, #32
  40c674:	and	x12, x6, #0xffffffff
  40c678:	and	x15, x5, #0xffffffff
  40c67c:	lsr	x6, x6, #32
  40c680:	and	x18, x4, #0xffffffff
  40c684:	lsr	x2, x4, #32
  40c688:	mul	x4, x13, x12
  40c68c:	stp	x21, x22, [sp, #32]
  40c690:	lsr	x22, x7, #32
  40c694:	and	x5, x7, #0xffffffff
  40c698:	mul	x16, x12, x15
  40c69c:	madd	x7, x6, x15, x4
  40c6a0:	stp	x19, x20, [sp, #16]
  40c6a4:	mul	x1, x13, x18
  40c6a8:	mul	x17, x15, x18
  40c6ac:	and	x30, x16, #0xffffffff
  40c6b0:	madd	x15, x2, x15, x1
  40c6b4:	add	x16, x7, x16, lsr #32
  40c6b8:	mul	x21, x22, x12
  40c6bc:	cmp	x4, x16
  40c6c0:	mul	x20, x22, x18
  40c6c4:	mov	x14, #0x100000000           	// #4294967296
  40c6c8:	mul	x19, x13, x6
  40c6cc:	add	x15, x15, x17, lsr #32
  40c6d0:	mul	x12, x12, x5
  40c6d4:	and	x17, x17, #0xffffffff
  40c6d8:	mul	x18, x5, x18
  40c6dc:	add	x4, x19, x14
  40c6e0:	madd	x7, x6, x5, x21
  40c6e4:	csel	x19, x4, x19, hi  // hi = pmore
  40c6e8:	madd	x5, x2, x5, x20
  40c6ec:	cmp	x1, x15
  40c6f0:	mul	x13, x13, x2
  40c6f4:	add	x17, x17, x15, lsl #32
  40c6f8:	mul	x6, x6, x22
  40c6fc:	add	x7, x7, x12, lsr #32
  40c700:	add	x5, x5, x18, lsr #32
  40c704:	add	x4, x13, x14
  40c708:	mul	x2, x2, x22
  40c70c:	csel	x13, x4, x13, hi  // hi = pmore
  40c710:	and	x1, x18, #0xffffffff
  40c714:	cmp	x21, x7
  40c718:	add	x4, x6, x14
  40c71c:	add	x30, x30, x16, lsl #32
  40c720:	csel	x6, x4, x6, hi  // hi = pmore
  40c724:	add	x13, x13, x15, lsr #32
  40c728:	cmp	x20, x5
  40c72c:	add	x1, x1, x5, lsl #32
  40c730:	add	x16, x17, x16, lsr #32
  40c734:	add	x14, x2, x14
  40c738:	csel	x2, x14, x2, hi  // hi = pmore
  40c73c:	add	x16, x19, x16
  40c740:	adds	x1, x1, x13
  40c744:	and	x12, x12, #0xffffffff
  40c748:	cset	x13, cs  // cs = hs, nlast
  40c74c:	cmp	x16, x17
  40c750:	cset	x4, cc  // cc = lo, ul, last
  40c754:	add	x12, x12, x7, lsl #32
  40c758:	adds	x1, x1, x4
  40c75c:	lsr	x5, x5, #32
  40c760:	cset	x4, cs  // cs = hs, nlast
  40c764:	cmp	x13, #0x0
  40c768:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40c76c:	add	x7, x6, x7, lsr #32
  40c770:	cinc	x5, x5, ne  // ne = any
  40c774:	adds	x6, x16, x12
  40c778:	cset	x4, cs  // cs = hs, nlast
  40c77c:	adds	x1, x1, x7
  40c780:	cset	x7, cs  // cs = hs, nlast
  40c784:	adds	x4, x1, x4
  40c788:	cset	x1, cs  // cs = hs, nlast
  40c78c:	cmp	x7, #0x0
  40c790:	orr	x30, x30, x6, lsl #13
  40c794:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40c798:	cinc	x1, x2, ne  // ne = any
  40c79c:	cmp	x30, #0x0
  40c7a0:	add	x1, x1, x5
  40c7a4:	cset	x2, ne  // ne = any
  40c7a8:	orr	x6, x2, x6, lsr #51
  40c7ac:	orr	x6, x6, x4, lsl #13
  40c7b0:	extr	x4, x1, x4, #51
  40c7b4:	tbz	x1, #39, 40cac8 <__fxstatat@plt+0xa988>
  40c7b8:	ldp	x19, x20, [sp, #16]
  40c7bc:	and	x1, x6, #0x1
  40c7c0:	ldp	x21, x22, [sp, #32]
  40c7c4:	orr	x6, x1, x6, lsr #1
  40c7c8:	orr	x6, x6, x4, lsl #63
  40c7cc:	lsr	x4, x4, #1
  40c7d0:	mov	x1, #0x3fff                	// #16383
  40c7d4:	add	x2, x3, x1
  40c7d8:	cmp	x2, #0x0
  40c7dc:	b.le	40c974 <__fxstatat@plt+0xa834>
  40c7e0:	tst	x6, #0x7
  40c7e4:	b.eq	40c804 <__fxstatat@plt+0xa6c4>  // b.none
  40c7e8:	and	x1, x11, #0xc00000
  40c7ec:	orr	w0, w0, #0x10
  40c7f0:	cmp	x1, #0x400, lsl #12
  40c7f4:	b.eq	40cbbc <__fxstatat@plt+0xaa7c>  // b.none
  40c7f8:	cmp	x1, #0x800, lsl #12
  40c7fc:	b.eq	40cb64 <__fxstatat@plt+0xaa24>  // b.none
  40c800:	cbz	x1, 40cb4c <__fxstatat@plt+0xaa0c>
  40c804:	tbz	x4, #52, 40c810 <__fxstatat@plt+0xa6d0>
  40c808:	and	x4, x4, #0xffefffffffffffff
  40c80c:	add	x2, x3, #0x4, lsl #12
  40c810:	mov	x1, #0x7ffe                	// #32766
  40c814:	cmp	x2, x1
  40c818:	b.gt	40ca9c <__fxstatat@plt+0xa95c>
  40c81c:	and	w1, w2, #0x7fff
  40c820:	extr	x5, x4, x6, #3
  40c824:	ubfx	x4, x4, #3, #48
  40c828:	b	40c5e8 <__fxstatat@plt+0xa4a8>
  40c82c:	mov	w0, w12
  40c830:	mov	w10, #0x0                   	// #0
  40c834:	mov	x4, #0xffffffffffff        	// #281474976710655
  40c838:	mov	x5, #0xffffffffffffffff    	// #-1
  40c83c:	mov	w1, #0x7fff                	// #32767
  40c840:	b	40c5e8 <__fxstatat@plt+0xa4a8>
  40c844:	mov	w15, w10
  40c848:	mov	x13, x8
  40c84c:	b	40c548 <__fxstatat@plt+0xa408>
  40c850:	orr	x5, x7, x1
  40c854:	cbz	x5, 40c95c <__fxstatat@plt+0xa81c>
  40c858:	cbz	x7, 40ca78 <__fxstatat@plt+0xa938>
  40c85c:	clz	x0, x7
  40c860:	sub	x4, x0, #0xf
  40c864:	add	w5, w4, #0x3
  40c868:	mov	w3, #0x3d                  	// #61
  40c86c:	sub	w3, w3, w4
  40c870:	lsl	x4, x7, x5
  40c874:	lsr	x3, x1, x3
  40c878:	orr	x7, x3, x4
  40c87c:	lsl	x5, x1, x5
  40c880:	lsr	x8, x2, #63
  40c884:	mov	x3, #0xffffffffffffc011    	// #-16367
  40c888:	ubfx	x4, x2, #0, #48
  40c88c:	sub	x3, x3, x0
  40c890:	and	w15, w8, #0xff
  40c894:	mov	x13, x8
  40c898:	ubfx	x9, x2, #48, #15
  40c89c:	mov	x1, #0x0                   	// #0
  40c8a0:	mov	x16, #0x0                   	// #0
  40c8a4:	mov	w0, #0x0                   	// #0
  40c8a8:	cbnz	w9, 40c4f4 <__fxstatat@plt+0xa3b4>
  40c8ac:	nop
  40c8b0:	orr	x2, x4, x6
  40c8b4:	cbz	x2, 40c924 <__fxstatat@plt+0xa7e4>
  40c8b8:	cbz	x4, 40ca54 <__fxstatat@plt+0xa914>
  40c8bc:	clz	x9, x4
  40c8c0:	sub	x2, x9, #0xf
  40c8c4:	add	w10, w2, #0x3
  40c8c8:	mov	w8, #0x3d                  	// #61
  40c8cc:	sub	w8, w8, w2
  40c8d0:	lsl	x2, x4, x10
  40c8d4:	lsr	x8, x6, x8
  40c8d8:	orr	x4, x8, x2
  40c8dc:	lsl	x6, x6, x10
  40c8e0:	sub	x9, x3, x9
  40c8e4:	mov	x10, #0xffffffffffffc011    	// #-16367
  40c8e8:	mov	x2, #0x0                   	// #0
  40c8ec:	add	x9, x9, x10
  40c8f0:	b	40c520 <__fxstatat@plt+0xa3e0>
  40c8f4:	orr	x5, x7, x1
  40c8f8:	cbnz	x5, 40c93c <__fxstatat@plt+0xa7fc>
  40c8fc:	mov	x7, #0x0                   	// #0
  40c900:	mov	x1, #0x8                   	// #8
  40c904:	mov	x3, #0x7fff                	// #32767
  40c908:	mov	x16, #0x2                   	// #2
  40c90c:	mov	w0, #0x0                   	// #0
  40c910:	b	40c4dc <__fxstatat@plt+0xa39c>
  40c914:	mov	w1, #0x7fff                	// #32767
  40c918:	mov	x4, #0x0                   	// #0
  40c91c:	mov	x5, #0x0                   	// #0
  40c920:	b	40c5e8 <__fxstatat@plt+0xa4a8>
  40c924:	orr	x1, x1, #0x1
  40c928:	mov	x9, x3
  40c92c:	mov	x4, #0x0                   	// #0
  40c930:	mov	x6, #0x0                   	// #0
  40c934:	mov	x2, #0x1                   	// #1
  40c938:	b	40c520 <__fxstatat@plt+0xa3e0>
  40c93c:	lsr	x0, x7, #47
  40c940:	mov	x5, x1
  40c944:	eor	x0, x0, #0x1
  40c948:	mov	x1, #0xc                   	// #12
  40c94c:	and	w0, w0, #0x1
  40c950:	mov	x3, #0x7fff                	// #32767
  40c954:	mov	x16, #0x3                   	// #3
  40c958:	b	40c4dc <__fxstatat@plt+0xa39c>
  40c95c:	mov	x7, #0x0                   	// #0
  40c960:	mov	x1, #0x4                   	// #4
  40c964:	mov	x3, #0x0                   	// #0
  40c968:	mov	x16, #0x1                   	// #1
  40c96c:	mov	w0, #0x0                   	// #0
  40c970:	b	40c4dc <__fxstatat@plt+0xa39c>
  40c974:	mov	x1, #0x1                   	// #1
  40c978:	sub	x2, x1, x2
  40c97c:	cmp	x2, #0x74
  40c980:	b.gt	40c9f8 <__fxstatat@plt+0xa8b8>
  40c984:	cmp	x2, #0x3f
  40c988:	b.le	40cad8 <__fxstatat@plt+0xa998>
  40c98c:	mov	w1, #0x80                  	// #128
  40c990:	sub	w1, w1, w2
  40c994:	cmp	x2, #0x40
  40c998:	sub	w2, w2, #0x40
  40c99c:	lsl	x1, x4, x1
  40c9a0:	orr	x1, x6, x1
  40c9a4:	csel	x6, x1, x6, ne  // ne = any
  40c9a8:	lsr	x2, x4, x2
  40c9ac:	cmp	x6, #0x0
  40c9b0:	cset	x5, ne  // ne = any
  40c9b4:	orr	x5, x5, x2
  40c9b8:	ands	x2, x5, #0x7
  40c9bc:	b.eq	40cb0c <__fxstatat@plt+0xa9cc>  // b.none
  40c9c0:	mov	x2, #0x0                   	// #0
  40c9c4:	and	x11, x11, #0xc00000
  40c9c8:	orr	w0, w0, #0x10
  40c9cc:	cmp	x11, #0x400, lsl #12
  40c9d0:	b.eq	40cc1c <__fxstatat@plt+0xaadc>  // b.none
  40c9d4:	cmp	x11, #0x800, lsl #12
  40c9d8:	b.eq	40cc30 <__fxstatat@plt+0xaaf0>  // b.none
  40c9dc:	cbz	x11, 40cb74 <__fxstatat@plt+0xaa34>
  40c9e0:	tbnz	x2, #51, 40cb8c <__fxstatat@plt+0xaa4c>
  40c9e4:	ubfx	x4, x2, #3, #48
  40c9e8:	extr	x5, x2, x5, #3
  40c9ec:	orr	w0, w0, #0x8
  40c9f0:	mov	w1, #0x0                   	// #0
  40c9f4:	b	40ca28 <__fxstatat@plt+0xa8e8>
  40c9f8:	orr	x5, x6, x4
  40c9fc:	cbz	x5, 40ca1c <__fxstatat@plt+0xa8dc>
  40ca00:	and	x11, x11, #0xc00000
  40ca04:	orr	w0, w0, #0x10
  40ca08:	cmp	x11, #0x400, lsl #12
  40ca0c:	sub	x5, x1, x8
  40ca10:	b.eq	40ca1c <__fxstatat@plt+0xa8dc>  // b.none
  40ca14:	cmp	x11, #0x800, lsl #12
  40ca18:	csel	x5, x8, xzr, eq  // eq = none
  40ca1c:	orr	w0, w0, #0x8
  40ca20:	mov	w1, #0x0                   	// #0
  40ca24:	mov	x4, #0x0                   	// #0
  40ca28:	mov	x3, #0x0                   	// #0
  40ca2c:	fmov	d0, x5
  40ca30:	bfxil	x3, x4, #0, #48
  40ca34:	bfi	x3, x1, #48, #15
  40ca38:	bfi	x3, x10, #63, #1
  40ca3c:	fmov	v0.d[1], x3
  40ca40:	str	q0, [sp, #48]
  40ca44:	bl	40ce88 <__fxstatat@plt+0xad48>
  40ca48:	ldr	q0, [sp, #48]
  40ca4c:	ldp	x29, x30, [sp], #80
  40ca50:	ret
  40ca54:	clz	x9, x6
  40ca58:	add	x2, x9, #0x31
  40ca5c:	add	x9, x9, #0x40
  40ca60:	cmp	x2, #0x3c
  40ca64:	b.le	40c8c4 <__fxstatat@plt+0xa784>
  40ca68:	sub	w2, w2, #0x3d
  40ca6c:	lsl	x4, x6, x2
  40ca70:	mov	x6, #0x0                   	// #0
  40ca74:	b	40c8e0 <__fxstatat@plt+0xa7a0>
  40ca78:	clz	x3, x1
  40ca7c:	add	x4, x3, #0x31
  40ca80:	add	x0, x3, #0x40
  40ca84:	cmp	x4, #0x3c
  40ca88:	b.le	40c864 <__fxstatat@plt+0xa724>
  40ca8c:	sub	w4, w4, #0x3d
  40ca90:	mov	x5, #0x0                   	// #0
  40ca94:	lsl	x7, x1, x4
  40ca98:	b	40c880 <__fxstatat@plt+0xa740>
  40ca9c:	and	x5, x11, #0xc00000
  40caa0:	cmp	x5, #0x400, lsl #12
  40caa4:	b.eq	40cba0 <__fxstatat@plt+0xaa60>  // b.none
  40caa8:	cmp	x5, #0x800, lsl #12
  40caac:	b.eq	40cb30 <__fxstatat@plt+0xa9f0>  // b.none
  40cab0:	cbz	x5, 40cb24 <__fxstatat@plt+0xa9e4>
  40cab4:	mov	x4, #0xffffffffffff        	// #281474976710655
  40cab8:	mov	x5, #0xffffffffffffffff    	// #-1
  40cabc:	mov	w2, #0x14                  	// #20
  40cac0:	orr	w0, w0, w2
  40cac4:	b	40ca28 <__fxstatat@plt+0xa8e8>
  40cac8:	mov	x3, x9
  40cacc:	ldp	x19, x20, [sp, #16]
  40cad0:	ldp	x21, x22, [sp, #32]
  40cad4:	b	40c7d0 <__fxstatat@plt+0xa690>
  40cad8:	mov	w1, #0x40                  	// #64
  40cadc:	sub	w1, w1, w2
  40cae0:	lsr	x3, x6, x2
  40cae4:	lsl	x6, x6, x1
  40cae8:	cmp	x6, #0x0
  40caec:	lsl	x5, x4, x1
  40caf0:	cset	x1, ne  // ne = any
  40caf4:	orr	x5, x5, x3
  40caf8:	lsr	x2, x4, x2
  40cafc:	orr	x5, x5, x1
  40cb00:	tst	x5, #0x7
  40cb04:	b.ne	40c9c4 <__fxstatat@plt+0xa884>  // b.any
  40cb08:	tbnz	x2, #51, 40cc3c <__fxstatat@plt+0xaafc>
  40cb0c:	ubfx	x4, x2, #3, #48
  40cb10:	extr	x5, x2, x5, #3
  40cb14:	mov	w1, #0x0                   	// #0
  40cb18:	tbz	w11, #11, 40c5e8 <__fxstatat@plt+0xa4a8>
  40cb1c:	orr	w0, w0, #0x8
  40cb20:	b	40ca28 <__fxstatat@plt+0xa8e8>
  40cb24:	mov	w1, #0x7fff                	// #32767
  40cb28:	mov	x4, #0x0                   	// #0
  40cb2c:	b	40cabc <__fxstatat@plt+0xa97c>
  40cb30:	cmp	x8, #0x0
  40cb34:	mov	w2, #0x7fff                	// #32767
  40cb38:	mov	x4, #0xffffffffffff        	// #281474976710655
  40cb3c:	csel	w1, w1, w2, eq  // eq = none
  40cb40:	csel	x4, x4, xzr, eq  // eq = none
  40cb44:	csetm	x5, eq  // eq = none
  40cb48:	b	40cabc <__fxstatat@plt+0xa97c>
  40cb4c:	and	x1, x6, #0xf
  40cb50:	cmp	x1, #0x4
  40cb54:	b.eq	40c804 <__fxstatat@plt+0xa6c4>  // b.none
  40cb58:	adds	x6, x6, #0x4
  40cb5c:	cinc	x4, x4, cs  // cs = hs, nlast
  40cb60:	b	40c804 <__fxstatat@plt+0xa6c4>
  40cb64:	cbz	x8, 40c804 <__fxstatat@plt+0xa6c4>
  40cb68:	adds	x6, x6, #0x8
  40cb6c:	cinc	x4, x4, cs  // cs = hs, nlast
  40cb70:	b	40c804 <__fxstatat@plt+0xa6c4>
  40cb74:	and	x1, x5, #0xf
  40cb78:	cmp	x1, #0x4
  40cb7c:	b.eq	40cb88 <__fxstatat@plt+0xaa48>  // b.none
  40cb80:	adds	x5, x5, #0x4
  40cb84:	cinc	x2, x2, cs  // cs = hs, nlast
  40cb88:	tbz	x2, #51, 40c9e4 <__fxstatat@plt+0xa8a4>
  40cb8c:	orr	w0, w0, #0x8
  40cb90:	mov	w1, #0x1                   	// #1
  40cb94:	mov	x4, #0x0                   	// #0
  40cb98:	mov	x5, #0x0                   	// #0
  40cb9c:	b	40ca28 <__fxstatat@plt+0xa8e8>
  40cba0:	cmp	x8, #0x0
  40cba4:	mov	w2, #0x7fff                	// #32767
  40cba8:	mov	x4, #0xffffffffffff        	// #281474976710655
  40cbac:	csel	w1, w1, w2, ne  // ne = any
  40cbb0:	csel	x4, x4, xzr, ne  // ne = any
  40cbb4:	csetm	x5, ne  // ne = any
  40cbb8:	b	40cabc <__fxstatat@plt+0xa97c>
  40cbbc:	cbnz	x8, 40c804 <__fxstatat@plt+0xa6c4>
  40cbc0:	b	40cb68 <__fxstatat@plt+0xaa28>
  40cbc4:	mov	x4, #0x2                   	// #2
  40cbc8:	cmp	x1, #0xf
  40cbcc:	b.ne	40cbf0 <__fxstatat@plt+0xaab0>  // b.any
  40cbd0:	tbz	x7, #47, 40cc08 <__fxstatat@plt+0xaac8>
  40cbd4:	tbnz	x2, #47, 40cc08 <__fxstatat@plt+0xaac8>
  40cbd8:	orr	x4, x2, #0x800000000000
  40cbdc:	mov	w10, w15
  40cbe0:	and	x4, x4, #0xffffffffffff
  40cbe4:	mov	x5, x6
  40cbe8:	mov	w1, #0x7fff                	// #32767
  40cbec:	b	40c5e8 <__fxstatat@plt+0xa4a8>
  40cbf0:	cmp	x1, #0xb
  40cbf4:	b.ne	40c540 <__fxstatat@plt+0xa400>  // b.any
  40cbf8:	mov	x7, x2
  40cbfc:	mov	x5, x6
  40cc00:	mov	x16, x4
  40cc04:	b	40c548 <__fxstatat@plt+0xa408>
  40cc08:	orr	x4, x7, #0x800000000000
  40cc0c:	mov	w10, w12
  40cc10:	and	x4, x4, #0xffffffffffff
  40cc14:	mov	w1, #0x7fff                	// #32767
  40cc18:	b	40c5e8 <__fxstatat@plt+0xa4a8>
  40cc1c:	cbnz	x8, 40cb88 <__fxstatat@plt+0xaa48>
  40cc20:	adds	x5, x5, #0x8
  40cc24:	cinc	x2, x2, cs  // cs = hs, nlast
  40cc28:	tbnz	x2, #51, 40cb8c <__fxstatat@plt+0xaa4c>
  40cc2c:	b	40c9e4 <__fxstatat@plt+0xa8a4>
  40cc30:	cbnz	x8, 40cc20 <__fxstatat@plt+0xaae0>
  40cc34:	tbnz	x2, #51, 40cb8c <__fxstatat@plt+0xaa4c>
  40cc38:	b	40c9e4 <__fxstatat@plt+0xa8a4>
  40cc3c:	orr	w0, w0, #0x10
  40cc40:	b	40cb8c <__fxstatat@plt+0xaa4c>
  40cc44:	mov	x2, x4
  40cc48:	mov	x4, #0x3                   	// #3
  40cc4c:	b	40cbc8 <__fxstatat@plt+0xaa88>
  40cc50:	mov	w10, w15
  40cc54:	mov	x8, x13
  40cc58:	b	40c564 <__fxstatat@plt+0xa424>
  40cc5c:	nop
  40cc60:	cbz	w0, 40cca4 <__fxstatat@plt+0xab64>
  40cc64:	mov	w0, w0
  40cc68:	mov	w1, #0x403e                	// #16446
  40cc6c:	clz	x3, x0
  40cc70:	mov	w2, #0x402f                	// #16431
  40cc74:	sub	w1, w1, w3
  40cc78:	mov	x3, #0x0                   	// #0
  40cc7c:	sub	w2, w2, w1
  40cc80:	and	w1, w1, #0x7fff
  40cc84:	lsl	x0, x0, x2
  40cc88:	and	x0, x0, #0xffffffffffff
  40cc8c:	mov	x2, #0x0                   	// #0
  40cc90:	fmov	d0, x2
  40cc94:	bfxil	x3, x0, #0, #48
  40cc98:	bfi	x3, x1, #48, #16
  40cc9c:	fmov	v0.d[1], x3
  40cca0:	ret
  40cca4:	mov	x0, #0x0                   	// #0
  40cca8:	mov	x3, #0x0                   	// #0
  40ccac:	bfxil	x3, x0, #0, #48
  40ccb0:	mov	x2, #0x0                   	// #0
  40ccb4:	fmov	d0, x2
  40ccb8:	mov	w1, #0x0                   	// #0
  40ccbc:	bfi	x3, x1, #48, #16
  40ccc0:	fmov	v0.d[1], x3
  40ccc4:	ret
  40ccc8:	stp	x29, x30, [sp, #-48]!
  40cccc:	mov	x29, sp
  40ccd0:	str	x19, [sp, #16]
  40ccd4:	str	q0, [sp, #32]
  40ccd8:	ldr	x19, [sp, #32]
  40ccdc:	ldr	x1, [sp, #40]
  40cce0:	mrs	x0, fpcr
  40cce4:	ubfx	x3, x1, #48, #15
  40cce8:	mov	x2, x19
  40ccec:	mov	x4, #0x3ffe                	// #16382
  40ccf0:	ubfx	x19, x1, #0, #48
  40ccf4:	cmp	x3, x4
  40ccf8:	b.gt	40cd24 <__fxstatat@plt+0xabe4>
  40ccfc:	cbnz	x3, 40cd08 <__fxstatat@plt+0xabc8>
  40cd00:	orr	x19, x2, x19
  40cd04:	cbz	x19, 40cd14 <__fxstatat@plt+0xabd4>
  40cd08:	mov	w0, #0x10                  	// #16
  40cd0c:	mov	x19, #0x0                   	// #0
  40cd10:	bl	40ce88 <__fxstatat@plt+0xad48>
  40cd14:	mov	x0, x19
  40cd18:	ldr	x19, [sp, #16]
  40cd1c:	ldp	x29, x30, [sp], #48
  40cd20:	ret
  40cd24:	lsr	x0, x1, #63
  40cd28:	mov	x4, #0x403f                	// #16447
  40cd2c:	and	w0, w0, #0xff
  40cd30:	and	x5, x0, #0xff
  40cd34:	sub	x4, x4, x5
  40cd38:	cmp	x4, x3
  40cd3c:	b.le	40cd90 <__fxstatat@plt+0xac50>
  40cd40:	cbnz	x5, 40cda4 <__fxstatat@plt+0xac64>
  40cd44:	mov	x1, x3
  40cd48:	mov	x0, #0x406f                	// #16495
  40cd4c:	sub	x3, x0, x3
  40cd50:	orr	x4, x19, #0x1000000000000
  40cd54:	cmp	x3, #0x3f
  40cd58:	b.gt	40cdb4 <__fxstatat@plt+0xac74>
  40cd5c:	mov	w3, #0xffffbfd1            	// #-16431
  40cd60:	add	w3, w1, w3
  40cd64:	sub	w1, w0, w1
  40cd68:	lsl	x0, x2, x3
  40cd6c:	cmp	x0, #0x0
  40cd70:	lsr	x19, x2, x1
  40cd74:	cset	w0, ne  // ne = any
  40cd78:	lsl	x4, x4, x3
  40cd7c:	orr	x19, x19, x4
  40cd80:	cbz	w0, 40cd14 <__fxstatat@plt+0xabd4>
  40cd84:	mov	w0, #0x10                  	// #16
  40cd88:	bl	40ce88 <__fxstatat@plt+0xad48>
  40cd8c:	b	40cd14 <__fxstatat@plt+0xabd4>
  40cd90:	eor	w19, w0, #0x1
  40cd94:	mov	w0, #0x1                   	// #1
  40cd98:	sbfx	x19, x19, #0, #1
  40cd9c:	bl	40ce88 <__fxstatat@plt+0xad48>
  40cda0:	b	40cd14 <__fxstatat@plt+0xabd4>
  40cda4:	mov	w0, #0x1                   	// #1
  40cda8:	mov	x19, #0x0                   	// #0
  40cdac:	bl	40ce88 <__fxstatat@plt+0xad48>
  40cdb0:	b	40cd14 <__fxstatat@plt+0xabd4>
  40cdb4:	mov	w0, #0xffffc011            	// #-16367
  40cdb8:	add	w5, w1, w0
  40cdbc:	mov	w0, #0x402f                	// #16431
  40cdc0:	cmp	x3, #0x40
  40cdc4:	sub	w1, w0, w1
  40cdc8:	lsl	x0, x4, x5
  40cdcc:	orr	x0, x2, x0
  40cdd0:	csel	x2, x0, x2, ne  // ne = any
  40cdd4:	lsr	x19, x4, x1
  40cdd8:	cmp	x2, #0x0
  40cddc:	cset	w0, ne  // ne = any
  40cde0:	b	40cd80 <__fxstatat@plt+0xac40>
  40cde4:	nop
  40cde8:	cbz	x0, 40ce3c <__fxstatat@plt+0xacfc>
  40cdec:	clz	x2, x0
  40cdf0:	mov	w1, #0x403e                	// #16446
  40cdf4:	sub	w1, w1, w2
  40cdf8:	mov	x2, #0x406f                	// #16495
  40cdfc:	and	w4, w1, #0x7fff
  40ce00:	sub	x3, x2, w1, sxtw
  40ce04:	cmp	x3, #0x3f
  40ce08:	b.gt	40ce5c <__fxstatat@plt+0xad1c>
  40ce0c:	sub	w2, w2, w1
  40ce10:	mov	w3, #0xffffbfd1            	// #-16431
  40ce14:	add	w1, w1, w3
  40ce18:	mov	x3, #0x0                   	// #0
  40ce1c:	lsr	x1, x0, x1
  40ce20:	and	x1, x1, #0xffffffffffff
  40ce24:	lsl	x0, x0, x2
  40ce28:	fmov	d0, x0
  40ce2c:	bfxil	x3, x1, #0, #48
  40ce30:	bfi	x3, x4, #48, #16
  40ce34:	fmov	v0.d[1], x3
  40ce38:	ret
  40ce3c:	mov	x1, #0x0                   	// #0
  40ce40:	mov	x3, #0x0                   	// #0
  40ce44:	bfxil	x3, x1, #0, #48
  40ce48:	fmov	d0, x0
  40ce4c:	mov	w4, #0x0                   	// #0
  40ce50:	bfi	x3, x4, #48, #16
  40ce54:	fmov	v0.d[1], x3
  40ce58:	ret
  40ce5c:	mov	w2, #0x402f                	// #16431
  40ce60:	sub	w1, w2, w1
  40ce64:	mov	x3, #0x0                   	// #0
  40ce68:	lsl	x1, x0, x1
  40ce6c:	and	x1, x1, #0xffffffffffff
  40ce70:	mov	x0, #0x0                   	// #0
  40ce74:	fmov	d0, x0
  40ce78:	bfxil	x3, x1, #0, #48
  40ce7c:	bfi	x3, x4, #48, #16
  40ce80:	fmov	v0.d[1], x3
  40ce84:	ret
  40ce88:	tbz	w0, #0, 40ce98 <__fxstatat@plt+0xad58>
  40ce8c:	movi	v1.2s, #0x0
  40ce90:	fdiv	s0, s1, s1
  40ce94:	mrs	x1, fpsr
  40ce98:	tbz	w0, #1, 40ceac <__fxstatat@plt+0xad6c>
  40ce9c:	fmov	s1, #1.000000000000000000e+00
  40cea0:	movi	v2.2s, #0x0
  40cea4:	fdiv	s0, s1, s2
  40cea8:	mrs	x1, fpsr
  40ceac:	tbz	w0, #2, 40cecc <__fxstatat@plt+0xad8c>
  40ceb0:	mov	w2, #0xc5ae                	// #50606
  40ceb4:	mov	w1, #0x7f7fffff            	// #2139095039
  40ceb8:	movk	w2, #0x749d, lsl #16
  40cebc:	fmov	s1, w1
  40cec0:	fmov	s2, w2
  40cec4:	fadd	s0, s1, s2
  40cec8:	mrs	x1, fpsr
  40cecc:	tbz	w0, #3, 40cedc <__fxstatat@plt+0xad9c>
  40ced0:	movi	v1.2s, #0x80, lsl #16
  40ced4:	fmul	s0, s1, s1
  40ced8:	mrs	x1, fpsr
  40cedc:	tbz	w0, #4, 40cef4 <__fxstatat@plt+0xadb4>
  40cee0:	mov	w0, #0x7f7fffff            	// #2139095039
  40cee4:	fmov	s2, #1.000000000000000000e+00
  40cee8:	fmov	s1, w0
  40ceec:	fsub	s0, s1, s2
  40cef0:	mrs	x0, fpsr
  40cef4:	ret
  40cef8:	stp	x29, x30, [sp, #-64]!
  40cefc:	mov	x29, sp
  40cf00:	stp	x19, x20, [sp, #16]
  40cf04:	adrp	x20, 421000 <__fxstatat@plt+0x1eec0>
  40cf08:	add	x20, x20, #0xdf0
  40cf0c:	stp	x21, x22, [sp, #32]
  40cf10:	adrp	x21, 421000 <__fxstatat@plt+0x1eec0>
  40cf14:	add	x21, x21, #0xde8
  40cf18:	sub	x20, x20, x21
  40cf1c:	mov	w22, w0
  40cf20:	stp	x23, x24, [sp, #48]
  40cf24:	mov	x23, x1
  40cf28:	mov	x24, x2
  40cf2c:	bl	401ba8 <mbrtowc@plt-0x38>
  40cf30:	cmp	xzr, x20, asr #3
  40cf34:	b.eq	40cf60 <__fxstatat@plt+0xae20>  // b.none
  40cf38:	asr	x20, x20, #3
  40cf3c:	mov	x19, #0x0                   	// #0
  40cf40:	ldr	x3, [x21, x19, lsl #3]
  40cf44:	mov	x2, x24
  40cf48:	add	x19, x19, #0x1
  40cf4c:	mov	x1, x23
  40cf50:	mov	w0, w22
  40cf54:	blr	x3
  40cf58:	cmp	x20, x19
  40cf5c:	b.ne	40cf40 <__fxstatat@plt+0xae00>  // b.any
  40cf60:	ldp	x19, x20, [sp, #16]
  40cf64:	ldp	x21, x22, [sp, #32]
  40cf68:	ldp	x23, x24, [sp, #48]
  40cf6c:	ldp	x29, x30, [sp], #64
  40cf70:	ret
  40cf74:	nop
  40cf78:	ret
  40cf7c:	nop
  40cf80:	adrp	x2, 422000 <__fxstatat@plt+0x1fec0>
  40cf84:	mov	x1, #0x0                   	// #0
  40cf88:	ldr	x2, [x2, #704]
  40cf8c:	b	401ca0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040cf90 <.fini>:
  40cf90:	stp	x29, x30, [sp, #-16]!
  40cf94:	mov	x29, sp
  40cf98:	ldp	x29, x30, [sp], #16
  40cf9c:	ret
