# -------------------------------------------------------------------------- #
#
# Copyright (C) 2016  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
# Date created = 23:40:07  March 27, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		pwm-test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY PWMTest
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:40:07  MARCH 27, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_91 -to clock

set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name VHDL_FILE PWMTest.vhd
set_global_assignment -name VHDL_FILE PWMOutput.vhd
set_global_assignment -name SDC_FILE test.sdc
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clock
set_global_assignment -name VHDL_FILE PWMOutputTestbench.vhd
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH PWMOutputTestbench -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME PWMOutputTestbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id PWMOutputTestbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME PWMOutputTestbench -section_id PWMOutputTestbench
set_global_assignment -name EDA_TEST_BENCH_FILE PWMOutputTestbench.vhd -section_id PWMOutputTestbench
set_location_assignment PIN_39 -to led[1]
set_location_assignment PIN_31 -to led[2]
set_location_assignment PIN_3 -to led[3]
set_location_assignment PIN_2 -to led[4]
set_location_assignment PIN_1 -to led[5]
set_location_assignment PIN_144 -to led[6]
set_location_assignment PIN_143 -to led[7]
set_location_assignment PIN_142 -to led[8]
set_location_assignment PIN_128 -to j3[4]
set_location_assignment PIN_126 -to j3[3]
set_location_assignment PIN_124 -to j3[2]
set_location_assignment PIN_120 -to j3[1]
set_location_assignment PIN_115 -to j3[0]
set_location_assignment PIN_85 -to j4[9]
set_location_assignment PIN_83 -to j4[8]
set_location_assignment PIN_77 -to j4[7]
set_location_assignment PIN_75 -to j4[6]
set_location_assignment PIN_73 -to j4[5]
set_location_assignment PIN_71 -to j4[4]
set_location_assignment PIN_69 -to j4[3]
set_location_assignment PIN_67 -to j4[2]
set_location_assignment PIN_65 -to j4[1]
set_location_assignment PIN_60 -to j4[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j3[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j3[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j3[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j3[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j3[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to j4[9]

set_location_assignment PIN_137 -to spiClock
set_location_assignment PIN_135 -to spiCs
set_location_assignment PIN_132 -to spiMosi

set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to spiClock
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to spiCs
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to spiMosi
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name ENABLE_STRICT_PRESERVATION OFF -to clock -section_id Blinker1Hz
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top