<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICH_VTR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICH_VTR, Interrupt Controller VGIC Type Register</h1><p>The ICH_VTR characteristics are:</p><h2>Purpose</h2>
          <p>Reports supported GIC virtualisartion features.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The Virtualization registers functional group.</li><li>The GIC host interface control registers functional group.</li></ul><h2>Configuration</h2><p>AArch32 System register ICH_VTR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a>.
          </p>
          <p>If EL2 is not implemented, all bits in this register are <span class="arm-defined-word">RES0</span> from EL3, except for nV4, which is <span class="arm-defined-word">RES1</span> from EL3.</p>
        <h2>Attributes</h2>
          <p>ICH_VTR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICH_VTR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"><a href="#PRIbits">PRIbits</a></td><td class="lr" colspan="3"><a href="#PREbits">PREbits</a></td><td class="lr" colspan="3"><a href="#IDbits">IDbits</a></td><td class="lr" colspan="1"><a href="#SEIS">SEIS</a></td><td class="lr" colspan="1"><a href="#A3V">A3V</a></td><td class="lr" colspan="1"><a href="#nV4">nV4</a></td><td class="lr" colspan="1"><a href="#TDS">TDS</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5"><a href="#ListRegs">ListRegs</a></td></tr></tbody></table><h4 id="PRIbits">PRIbits, bits [31:29]
                  </h4>
              <p>Priority bits. The number of virtual priority bits implemented, minus one.</p>
            
              <p>An implementation must implement at least 32 levels of virtual priority (5 priority bits).</p>
            
              <p>This field is an alias of <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>.PRIbits.</p>
            <h4 id="PREbits">PREbits, bits [28:26]
                  </h4>
              <p>The number of virtual preemption bits implemented, minus one.</p>
            
              <p>An implementation must implement at least 32 levels of virtual preemption priority (5 preemption bits).</p>
            
              <p>The value of this field must be less than or equal to the value of ICH_VTR.PRIbits.</p>
            <h4 id="IDbits">IDbits, bits [25:23]
                  </h4>
              <p>The number of virtual interrupt identifier bits supported:</p>
            <table class="valuetable"><tr><th>IDbits</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>16 bits.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>24 bits.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>This field is an alias of <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>.IDbits.</p>
            <h4 id="SEIS">SEIS, bit [22]
              </h4>
              <p>SEI Support. Indicates whether the virtual CPU interface supports generation of SEIs:</p>
            <table class="valuetable"><tr><th>SEIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The virtual CPU interface logic does not support generation of SEIs.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The virtual CPU interface logic supports generation of SEIs.</p>
                </td></tr></table>
              <p>This bit is an alias of <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>.SEIS.</p>
            <h4 id="A3V">A3V, bit [21]
              </h4>
              <p>Affinity 3 Valid. Possible values are:</p>
            <table class="valuetable"><tr><th>A3V</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The virtual CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers.</p>
                </td></tr></table>
              <p>This bit is an alias of <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>.A3V.</p>
            <h4 id="nV4">nV4, bit [20]
              </h4>
              <p>Direct injection of virtual interrupts not supported. Possible values are:</p>
            <table class="valuetable"><tr><th>nV4</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The CPU interface logic supports direct injection of virtual interrupts.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The CPU interface logic does not support direct injection of virtual interrupts.</p>
                </td></tr></table>
              <p>In GICv3 this bit is <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="TDS">TDS, bit [19]
              </h4>
              <p>Separate trapping of Non-secure EL1 writes to <a href="AArch32-icv_dir.html">ICV_DIR</a> supported.</p>
            <table class="valuetable"><tr><th>TDS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Implementation does not support <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TDIR.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Implementation supports <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TDIR.</p>
                </td></tr></table><h4 id="0">
                Bits [18:5]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="ListRegs">ListRegs, bits [4:0]
                  </h4>
              <p>The number of implemented List registers, minus one. For example, a value of <span class="binarynumber">0b01111</span> indicates that the maximum of 16 List registers are implemented.</p>
            <div class="access_mechanisms"><h2>Accessing the ICH_VTR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c12, c11, 1</td><td>100</td><td>001</td><td>1100</td><td>1111</td><td>1011</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="2">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-icc_hsre.html">ICC_HSRE</a>.SRE==0, read accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-icc_msre.html">ICC_MSRE</a>.SRE==0, Non-secure read accesses to this register from EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
