{
  "module_name": "sif_rtr_ctrl_3_regs.h",
  "hash_id": "9a1a06add9f9bf8c72577f82e10478e11d83fec038ded9a76ab35ccb830bf6a0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/sif_rtr_ctrl_3_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SIF_RTR_CTRL_3_REGS_H_\n#define ASIC_REG_SIF_RTR_CTRL_3_REGS_H_\n\n \n\n#define mmSIF_RTR_CTRL_3_PERM_SEL                                    0x336108\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_0                               0x336114\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_1                               0x336118\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_2                               0x33611C\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_3                               0x336120\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_4                               0x336124\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_5                               0x336128\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_6                               0x33612C\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_7                               0x336130\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_8                               0x336134\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_9                               0x336138\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_10                              0x33613C\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_11                              0x336140\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_12                              0x336144\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_13                              0x336148\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_14                              0x33614C\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_15                              0x336150\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_16                              0x336154\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_17                              0x336158\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_18                              0x33615C\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_19                              0x336160\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_20                              0x336164\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_21                              0x336168\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_22                              0x33616C\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_23                              0x336170\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_24                              0x336174\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_25                              0x336178\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_26                              0x33617C\n\n#define mmSIF_RTR_CTRL_3_HBM_POLY_H3_27                              0x336180\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_0                              0x336184\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_1                              0x336188\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_2                              0x33618C\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_3                              0x336190\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_4                              0x336194\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_5                              0x336198\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_6                              0x33619C\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_7                              0x3361A0\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_8                              0x3361A4\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_9                              0x3361A8\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_10                             0x3361AC\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_11                             0x3361B0\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_12                             0x3361B4\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_13                             0x3361B8\n\n#define mmSIF_RTR_CTRL_3_SRAM_POLY_H3_14                             0x3361BC\n\n#define mmSIF_RTR_CTRL_3_SCRAM_SRAM_EN                               0x33626C\n\n#define mmSIF_RTR_CTRL_3_RL_HBM_EN                                   0x336274\n\n#define mmSIF_RTR_CTRL_3_RL_HBM_SAT                                  0x336278\n\n#define mmSIF_RTR_CTRL_3_RL_HBM_RST                                  0x33627C\n\n#define mmSIF_RTR_CTRL_3_RL_HBM_TIMEOUT                              0x336280\n\n#define mmSIF_RTR_CTRL_3_SCRAM_HBM_EN                                0x336284\n\n#define mmSIF_RTR_CTRL_3_RL_PCI_EN                                   0x336288\n\n#define mmSIF_RTR_CTRL_3_RL_PCI_SAT                                  0x33628C\n\n#define mmSIF_RTR_CTRL_3_RL_PCI_RST                                  0x336290\n\n#define mmSIF_RTR_CTRL_3_RL_PCI_TIMEOUT                              0x336294\n\n#define mmSIF_RTR_CTRL_3_RL_SRAM_EN                                  0x33629C\n\n#define mmSIF_RTR_CTRL_3_RL_SRAM_SAT                                 0x3362A0\n\n#define mmSIF_RTR_CTRL_3_RL_SRAM_RST                                 0x3362A4\n\n#define mmSIF_RTR_CTRL_3_RL_SRAM_TIMEOUT                             0x3362AC\n\n#define mmSIF_RTR_CTRL_3_RL_SRAM_RED                                 0x3362B4\n\n#define mmSIF_RTR_CTRL_3_E2E_HBM_EN                                  0x3362EC\n\n#define mmSIF_RTR_CTRL_3_E2E_PCI_EN                                  0x3362F0\n\n#define mmSIF_RTR_CTRL_3_E2E_HBM_WR_SIZE                             0x3362F4\n\n#define mmSIF_RTR_CTRL_3_E2E_PCI_WR_SIZE                             0x3362F8\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_PCI_CTR_SET_EN                       0x336404\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_PCI_CTR_SET                          0x336408\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_PCI_CTR_WRAP                         0x33640C\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_PCI_CTR_CNT                          0x336410\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM_CTR_SET_EN                       0x336414\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM_CTR_SET                          0x336418\n\n#define mmSIF_RTR_CTRL_3_E2E_HBM_RD_SIZE                             0x33641C\n\n#define mmSIF_RTR_CTRL_3_E2E_PCI_RD_SIZE                             0x336420\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_PCI_CTR_SET_EN                       0x336424\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_PCI_CTR_SET                          0x336428\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_PCI_CTR_WRAP                         0x33642C\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_PCI_CTR_CNT                          0x336430\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM_CTR_SET_EN                       0x336434\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM_CTR_SET                          0x336438\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_SEL_0                                0x336450\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_SEL_1                                0x336454\n\n#define mmSIF_RTR_CTRL_3_NON_LIN_EN                                  0x336480\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_BANK_0                              0x336500\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_BANK_1                              0x336504\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_BANK_2                              0x336508\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_BANK_3                              0x33650C\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_BANK_4                              0x336510\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_0                            0x336514\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_1                            0x336520\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_2                            0x336524\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_3                            0x336528\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_4                            0x33652C\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_5                            0x336530\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_6                            0x336534\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_7                            0x336538\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_8                            0x33653C\n\n#define mmSIF_RTR_CTRL_3_NL_SRAM_OFFSET_9                            0x336540\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_0                             0x336550\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_1                             0x336554\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_2                             0x336558\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_3                             0x33655C\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_4                             0x336560\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_5                             0x336564\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_6                             0x336568\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_7                             0x33656C\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_8                             0x336570\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_9                             0x336574\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_10                            0x336578\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_11                            0x33657C\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_12                            0x336580\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_13                            0x336584\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_14                            0x336588\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_15                            0x33658C\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_16                            0x336590\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_17                            0x336594\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_OFFSET_18                            0x336598\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_0                     0x3365E4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_1                     0x3365E8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_2                     0x3365EC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_3                     0x3365F0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_4                     0x3365F4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_5                     0x3365F8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_6                     0x3365FC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_7                     0x336600\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_8                     0x336604\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_9                     0x336608\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_10                    0x33660C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_11                    0x336610\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_12                    0x336614\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_13                    0x336618\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_14                    0x33661C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AW_15                    0x336620\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_0                    0x336624\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_1                    0x336628\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_2                    0x33662C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_3                    0x336630\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_4                    0x336634\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_5                    0x336638\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_6                    0x33663C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_7                    0x336640\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_8                    0x336644\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_9                    0x336648\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_10                   0x33664C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_11                   0x336650\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_12                   0x336654\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_13                   0x336658\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_14                   0x33665C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AW_15                   0x336660\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_0                     0x336664\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_1                     0x336668\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_2                     0x33666C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_3                     0x336670\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_4                     0x336674\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_5                     0x336678\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_6                     0x33667C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_7                     0x336680\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_8                     0x336684\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_9                     0x336688\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_10                    0x33668C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_11                    0x336690\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_12                    0x336694\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_13                    0x336698\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_14                    0x33669C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AW_15                    0x3366A0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_0                    0x3366A4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_1                    0x3366A8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_2                    0x3366AC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_3                    0x3366B0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_4                    0x3366B4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_5                    0x3366B8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_6                    0x3366BC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_7                    0x3366C0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_8                    0x3366C4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_9                    0x3366C8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_10                   0x3366CC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_11                   0x3366D0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_12                   0x3366D4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_13                   0x3366D8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_14                   0x3366DC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AW_15                   0x3366E0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_0                    0x3366E4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_1                    0x3366E8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_2                    0x3366EC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_3                    0x3366F0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_4                    0x3366F4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_5                    0x3366F8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_6                    0x3366FC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_7                    0x336700\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_8                    0x336704\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_9                    0x336708\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_10                   0x33670C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_11                   0x336710\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_12                   0x336714\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_13                   0x336718\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_14                   0x33671C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AW_15                   0x336720\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_0                   0x336724\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_1                   0x336728\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_2                   0x33672C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_3                   0x336730\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_4                   0x336734\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_5                   0x336738\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_6                   0x33673C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_7                   0x336740\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_8                   0x336744\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_9                   0x336748\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_10                  0x33674C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_11                  0x336750\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_12                  0x336754\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_13                  0x336758\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_14                  0x33675C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AW_15                  0x336760\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_0                    0x336764\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_1                    0x336768\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_2                    0x33676C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_3                    0x336770\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_4                    0x336774\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_5                    0x336778\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_6                    0x33677C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_7                    0x336780\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_8                    0x336784\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_9                    0x336788\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_10                   0x33678C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_11                   0x336790\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_12                   0x336794\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_13                   0x336798\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_14                   0x33679C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AW_15                   0x3367A0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_0                   0x3367A4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_1                   0x3367A8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_2                   0x3367AC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_3                   0x3367B0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_4                   0x3367B4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_5                   0x3367B8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_6                   0x3367BC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_7                   0x3367C0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_8                   0x3367C4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_9                   0x3367C8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_10                  0x3367CC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_11                  0x3367D0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_12                  0x3367D4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_13                  0x3367D8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_14                  0x3367DC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AW_15                  0x3367E0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_0                     0x336824\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_1                     0x336828\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_2                     0x33682C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_3                     0x336830\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_4                     0x336834\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_5                     0x336838\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_6                     0x33683C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_7                     0x336840\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_8                     0x336844\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_9                     0x336848\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_10                    0x33684C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_11                    0x336850\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_12                    0x336854\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_13                    0x336858\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_14                    0x33685C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_LOW_AR_15                    0x336860\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_0                    0x336864\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_1                    0x336868\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_2                    0x33686C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_3                    0x336870\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_4                    0x336874\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_5                    0x336878\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_6                    0x33687C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_7                    0x336880\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_8                    0x336884\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_9                    0x336888\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_10                   0x33688C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_11                   0x336890\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_12                   0x336894\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_13                   0x336898\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_14                   0x33689C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_BASE_HIGH_AR_15                   0x3368A0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_0                     0x3368A4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_1                     0x3368A8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_2                     0x3368AC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_3                     0x3368B0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_4                     0x3368B4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_5                     0x3368B8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_6                     0x3368BC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_7                     0x3368C0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_8                     0x3368C4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_9                     0x3368C8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_10                    0x3368CC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_11                    0x3368D0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_12                    0x3368D4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_13                    0x3368D8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_14                    0x3368DC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_LOW_AR_15                    0x3368E0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_0                    0x3368E4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_1                    0x3368E8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_2                    0x3368EC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_3                    0x3368F0\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_4                    0x3368F4\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_5                    0x3368F8\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_6                    0x3368FC\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_7                    0x336900\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_8                    0x336904\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_9                    0x336908\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_10                   0x33690C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_11                   0x336910\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_12                   0x336914\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_13                   0x336918\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_14                   0x33691C\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_MASK_HIGH_AR_15                   0x336920\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_0                    0x336924\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_1                    0x336928\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_2                    0x33692C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_3                    0x336930\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_4                    0x336934\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_5                    0x336938\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_6                    0x33693C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_7                    0x336940\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_8                    0x336944\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_9                    0x336948\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_10                   0x33694C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_11                   0x336950\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_12                   0x336954\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_13                   0x336958\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_14                   0x33695C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_LOW_AR_15                   0x336960\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_0                   0x336964\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_1                   0x336968\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_2                   0x33696C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_3                   0x336970\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_4                   0x336974\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_5                   0x336978\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_6                   0x33697C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_7                   0x336980\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_8                   0x336984\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_9                   0x336988\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_10                  0x33698C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_11                  0x336990\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_12                  0x336994\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_13                  0x336998\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_14                  0x33699C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_BASE_HIGH_AR_15                  0x3369A0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_0                    0x3369A4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_1                    0x3369A8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_2                    0x3369AC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_3                    0x3369B0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_4                    0x3369B4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_5                    0x3369B8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_6                    0x3369BC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_7                    0x3369C0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_8                    0x3369C4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_9                    0x3369C8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_10                   0x3369CC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_11                   0x3369D0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_12                   0x3369D4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_13                   0x3369D8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_14                   0x3369DC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_LOW_AR_15                   0x3369E0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_0                   0x3369E4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_1                   0x3369E8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_2                   0x3369EC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_3                   0x3369F0\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_4                   0x3369F4\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_5                   0x3369F8\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_6                   0x3369FC\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_7                   0x336A00\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_8                   0x336A04\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_9                   0x336A08\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_10                  0x336A0C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_11                  0x336A10\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_12                  0x336A14\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_13                  0x336A18\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_14                  0x336A1C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_MASK_HIGH_AR_15                  0x336A20\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_HIT_AW                            0x336A64\n\n#define mmSIF_RTR_CTRL_3_RANGE_SEC_HIT_AR                            0x336A68\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_HIT_AW                           0x336A6C\n\n#define mmSIF_RTR_CTRL_3_RANGE_PRIV_HIT_AR                           0x336A70\n\n#define mmSIF_RTR_CTRL_3_RGL_CFG                                     0x336B64\n\n#define mmSIF_RTR_CTRL_3_RGL_SHIFT                                   0x336B68\n\n#define mmSIF_RTR_CTRL_3_RGL_EXPECTED_LAT_0                          0x336B6C\n\n#define mmSIF_RTR_CTRL_3_RGL_EXPECTED_LAT_1                          0x336B70\n\n#define mmSIF_RTR_CTRL_3_RGL_EXPECTED_LAT_2                          0x336B74\n\n#define mmSIF_RTR_CTRL_3_RGL_EXPECTED_LAT_3                          0x336B78\n\n#define mmSIF_RTR_CTRL_3_RGL_EXPECTED_LAT_4                          0x336B7C\n\n#define mmSIF_RTR_CTRL_3_RGL_EXPECTED_LAT_5                          0x336B80\n\n#define mmSIF_RTR_CTRL_3_RGL_EXPECTED_LAT_6                          0x336B84\n\n#define mmSIF_RTR_CTRL_3_RGL_EXPECTED_LAT_7                          0x336B88\n\n#define mmSIF_RTR_CTRL_3_RGL_TOKEN_0                                 0x336BAC\n\n#define mmSIF_RTR_CTRL_3_RGL_TOKEN_1                                 0x336BB0\n\n#define mmSIF_RTR_CTRL_3_RGL_TOKEN_2                                 0x336BB4\n\n#define mmSIF_RTR_CTRL_3_RGL_TOKEN_3                                 0x336BB8\n\n#define mmSIF_RTR_CTRL_3_RGL_TOKEN_4                                 0x336BBC\n\n#define mmSIF_RTR_CTRL_3_RGL_TOKEN_5                                 0x336BC0\n\n#define mmSIF_RTR_CTRL_3_RGL_TOKEN_6                                 0x336BC4\n\n#define mmSIF_RTR_CTRL_3_RGL_TOKEN_7                                 0x336BC8\n\n#define mmSIF_RTR_CTRL_3_RGL_BANK_ID_0                               0x336BEC\n\n#define mmSIF_RTR_CTRL_3_RGL_BANK_ID_1                               0x336BF0\n\n#define mmSIF_RTR_CTRL_3_RGL_BANK_ID_2                               0x336BF4\n\n#define mmSIF_RTR_CTRL_3_RGL_BANK_ID_3                               0x336BF8\n\n#define mmSIF_RTR_CTRL_3_RGL_BANK_ID_4                               0x336BFC\n\n#define mmSIF_RTR_CTRL_3_RGL_BANK_ID_5                               0x336C00\n\n#define mmSIF_RTR_CTRL_3_RGL_BANK_ID_6                               0x336C04\n\n#define mmSIF_RTR_CTRL_3_RGL_BANK_ID_7                               0x336C08\n\n#define mmSIF_RTR_CTRL_3_RGL_WDT                                     0x336C2C\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM0_CH0_CTR_WRAP                    0x336C30\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM0_CH1_CTR_WRAP                    0x336C34\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM1_CH0_CTR_WRAP                    0x336C38\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM1_CH1_CTR_WRAP                    0x336C3C\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM2_CH0_CTR_WRAP                    0x336C40\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM2_CH1_CTR_WRAP                    0x336C44\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM3_CH0_CTR_WRAP                    0x336C48\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM3_CH1_CTR_WRAP                    0x336C4C\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM0_CH0_CTR_CNT                     0x336C50\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM0_CH1_CTR_CNT                     0x336C54\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM1_CH0_CTR_CNT                     0x336C58\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM1_CH1_CTR_CNT                     0x336C5C\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM2_CH0_CTR_CNT                     0x336C60\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM2_CH1_CTR_CNT                     0x336C64\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM3_CH0_CTR_CNT                     0x336C68\n\n#define mmSIF_RTR_CTRL_3_E2E_AR_HBM3_CH1_CTR_CNT                     0x336C6C\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM0_CH0_CTR_WRAP                    0x336C70\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM0_CH1_CTR_WRAP                    0x336C74\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM1_CH0_CTR_WRAP                    0x336C78\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM1_CH1_CTR_WRAP                    0x336C7C\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM2_CH0_CTR_WRAP                    0x336C80\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM2_CH1_CTR_WRAP                    0x336C84\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM3_CH0_CTR_WRAP                    0x336C88\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM3_CH1_CTR_WRAP                    0x336C8C\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM0_CH0_CTR_CNT                     0x336C90\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM0_CH1_CTR_CNT                     0x336C94\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM1_CH0_CTR_CNT                     0x336C98\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM1_CH1_CTR_CNT                     0x336C9C\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM2_CH0_CTR_CNT                     0x336CA0\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM2_CH1_CTR_CNT                     0x336CA4\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM3_CH0_CTR_CNT                     0x336CA8\n\n#define mmSIF_RTR_CTRL_3_E2E_AW_HBM3_CH1_CTR_CNT                     0x336CAC\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_PC_SEL_0                             0x336CB0\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_PC_SEL_1                             0x336CB4\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_PC_SEL_2                             0x336CB8\n\n#define mmSIF_RTR_CTRL_3_NL_HBM_PC_SEL_3                             0x336CBC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}