$date
	Fri Oct 08 17:30:23 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testclock01b $end
$var wire 1 ! p2 $end
$upscope $end
$scope module testclock01b $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#12
1"
#16
0"
#20
1"
#24
1!
0"
#28
0!
#32
1!
#36
1"
0!
#40
0"
#44
1"
#48
1!
0"
#52
0!
#56
1!
#60
1"
0!
#64
0"
#68
1"
#72
1!
0"
#76
0!
#80
1!
#84
1"
0!
#88
0"
#92
1"
#96
1!
0"
#100
0!
#104
1!
#108
1"
0!
#112
0"
#116
1"
#120
1!
0"
#124
0!
#128
1!
#132
1"
0!
#136
0"
#140
1"
#144
1!
0"
#148
0!
#152
1!
#156
1"
0!
#160
0"
#164
1"
#168
1!
0"
#172
0!
#176
1!
#180
1"
0!
#184
0"
#188
1"
#192
1!
0"
#196
0!
#200
1!
#204
1"
0!
#208
0"
#212
1"
#216
1!
0"
#220
0!
#224
1!
#228
1"
0!
#232
0"
#236
1"
#240
1!
0"
#244
0!
#248
1!
#252
1"
0!
#256
0"
#260
1"
#264
1!
0"
#268
0!
#272
1!
#276
1"
0!
#280
0"
#284
1"
#288
1!
0"
#292
0!
#296
1!
#300
1"
0!
#304
0"
#308
1"
#312
1!
0"
#316
0!
#320
1!
#324
1"
0!
#328
0"
#332
1"
#336
1!
0"
#340
0!
#344
1!
#348
1"
0!
#352
0"
#356
1"
#360
1!
0"
#364
0!
#368
1!
#372
1"
0!
#376
0"
