vendor_name = ModelSim
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ShiftRightNBits_tb.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ShiftRightNBits.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ShiftLeftNBits_tb.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ShiftLeftNBits.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Shift1Bit.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/full_adder.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/tb.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/full_substractor.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/n_bit_adder.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/n_bit_substractor.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/ALU.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/seven_seg_decoder.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/n_bit_and.sv
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/n_bit_multiplier.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/db/lpm_divide_2go.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/db/abs_divider_8ag.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/db/alt_u_div_0te.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/db/lpm_abs_kn9.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/db/lpm_abs_on9.tdf
source_file = 1, C:/Users/eboli/Documents/Github/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/db/lpm_divide_vno.tdf
design_name = ALU
instance = comp, \segs1[0]~output , segs1[0]~output, ALU, 1
instance = comp, \segs1[1]~output , segs1[1]~output, ALU, 1
instance = comp, \segs1[2]~output , segs1[2]~output, ALU, 1
instance = comp, \segs1[3]~output , segs1[3]~output, ALU, 1
instance = comp, \segs1[4]~output , segs1[4]~output, ALU, 1
instance = comp, \segs1[5]~output , segs1[5]~output, ALU, 1
instance = comp, \segs1[6]~output , segs1[6]~output, ALU, 1
instance = comp, \segs2[0]~output , segs2[0]~output, ALU, 1
instance = comp, \segs2[1]~output , segs2[1]~output, ALU, 1
instance = comp, \segs2[2]~output , segs2[2]~output, ALU, 1
instance = comp, \segs2[3]~output , segs2[3]~output, ALU, 1
instance = comp, \segs2[4]~output , segs2[4]~output, ALU, 1
instance = comp, \segs2[5]~output , segs2[5]~output, ALU, 1
instance = comp, \segs2[6]~output , segs2[6]~output, ALU, 1
instance = comp, \segs3[0]~output , segs3[0]~output, ALU, 1
instance = comp, \segs3[1]~output , segs3[1]~output, ALU, 1
instance = comp, \segs3[2]~output , segs3[2]~output, ALU, 1
instance = comp, \segs3[3]~output , segs3[3]~output, ALU, 1
instance = comp, \segs3[4]~output , segs3[4]~output, ALU, 1
instance = comp, \segs3[5]~output , segs3[5]~output, ALU, 1
instance = comp, \segs3[6]~output , segs3[6]~output, ALU, 1
instance = comp, \flags[0]~output , flags[0]~output, ALU, 1
instance = comp, \flags[1]~output , flags[1]~output, ALU, 1
instance = comp, \flags[2]~output , flags[2]~output, ALU, 1
instance = comp, \flags[3]~output , flags[3]~output, ALU, 1
instance = comp, \clk~input , clk~input, ALU, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, ALU, 1
instance = comp, \number[3]~input , number[3]~input, ALU, 1
instance = comp, \rst~input , rst~input, ALU, 1
instance = comp, \load1~input , load1~input, ALU, 1
instance = comp, \load2~input , load2~input, ALU, 1
instance = comp, \second_number[1]~0 , second_number[1]~0, ALU, 1
instance = comp, \second_number[3] , second_number[3], ALU, 1
instance = comp, \first_number[3] , first_number[3], ALU, 1
instance = comp, \mux2~input , mux2~input, ALU, 1
instance = comp, \mux1~input , mux1~input, ALU, 1
instance = comp, \mux4~input , mux4~input, ALU, 1
instance = comp, \mux3~input , mux3~input, ALU, 1
instance = comp, \equal~input , equal~input, ALU, 1
instance = comp, \show~0 , show~0, ALU, 1
instance = comp, \current_number[7]~8 , current_number[7]~8, ALU, 1
instance = comp, \number[1]~input , number[1]~input, ALU, 1
instance = comp, \first_number[1] , first_number[1], ALU, 1
instance = comp, \multiplier|rows[3][4] , multiplier|rows[3][4], ALU, 1
instance = comp, \number[2]~input , number[2]~input, ALU, 1
instance = comp, \first_number[2] , first_number[2], ALU, 1
instance = comp, \multiplier|rows[3][5] , multiplier|rows[3][5], ALU, 1
instance = comp, \second_number[2] , second_number[2], ALU, 1
instance = comp, \second_number[1] , second_number[1], ALU, 1
instance = comp, \number[0]~input , number[0]~input, ALU, 1
instance = comp, \first_number[0] , first_number[0], ALU, 1
instance = comp, \second_number[0] , second_number[0], ALU, 1
instance = comp, \multiplier|loop3[0].adder1|adder[4].u1|and1~0 , multiplier|loop3[0].adder1|adder[4].u1|and1~0, ALU, 1
instance = comp, \multiplier|loop3[1].adder1|adder[5].u1|S~0 , multiplier|loop3[1].adder1|adder[5].u1|S~0, ALU, 1
instance = comp, \multiplier|loop3[0].adder1|adder[2].u1|S~0 , multiplier|loop3[0].adder1|adder[2].u1|S~0, ALU, 1
instance = comp, \multiplier|loop3[0].adder1|adder[3].u1|S~0 , multiplier|loop3[0].adder1|adder[3].u1|S~0, ALU, 1
instance = comp, \multiplier|loop3[2].adder1|adder[3].u1|and3~0 , multiplier|loop3[2].adder1|adder[3].u1|and3~0, ALU, 1
instance = comp, \multiplier|loop3[0].adder1|adder[4].u1|S~0 , multiplier|loop3[0].adder1|adder[4].u1|S~0, ALU, 1
instance = comp, \multiplier|loop3[1].adder1|adder[2].u1|and3~0 , multiplier|loop3[1].adder1|adder[2].u1|and3~0, ALU, 1
instance = comp, \multiplier|loop3[1].adder1|adder[4].u1|Cout~0 , multiplier|loop3[1].adder1|adder[4].u1|Cout~0, ALU, 1
instance = comp, \multiplier|loop3[1].adder1|adder[4].u1|S~0 , multiplier|loop3[1].adder1|adder[4].u1|S~0, ALU, 1
instance = comp, \multiplier|loop3[2].adder1|adder[5].u1|Cout~0 , multiplier|loop3[2].adder1|adder[5].u1|Cout~0, ALU, 1
instance = comp, \multiplier|loop3[1].adder1|adder[5].u1|Cout~0 , multiplier|loop3[1].adder1|adder[5].u1|Cout~0, ALU, 1
instance = comp, \current_number~10 , current_number~10, ALU, 1
instance = comp, \current_number[7]~2 , current_number[7]~2, ALU, 1
instance = comp, \current_number[7]~0 , current_number[7]~0, ALU, 1
instance = comp, \current_number[7]~7 , current_number[7]~7, ALU, 1
instance = comp, \current_number[7] , current_number[7], ALU, 1
instance = comp, \current_number~9 , current_number~9, ALU, 1
instance = comp, \current_number[6] , current_number[6], ALU, 1
instance = comp, \multiplier|loop3[2].adder1|adder[5].u1|S~0 , multiplier|loop3[2].adder1|adder[5].u1|S~0, ALU, 1
instance = comp, \current_number~6 , current_number~6, ALU, 1
instance = comp, \current_number[5] , current_number[5], ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 , displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 , displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 , displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 , displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 , displays|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[19]~15 , displays|Mod0|auto_generated|divider|divider|StageOut[19]~15, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[19]~16 , displays|Mod0|auto_generated|divider|divider|StageOut[19]~16, ALU, 1
instance = comp, \adder|adder[1].u1|Cout~0 , adder|adder[1].u1|Cout~0, ALU, 1
instance = comp, \current_number~11 , current_number~11, ALU, 1
instance = comp, \current_number~12 , current_number~12, ALU, 1
instance = comp, \current_number~13 , current_number~13, ALU, 1
instance = comp, \current_number[4] , current_number[4], ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_5~26 , displays|Mod0|auto_generated|divider|divider|op_5~26, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_5~21 , displays|Mod0|auto_generated|divider|divider|op_5~21, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_5~5 , displays|Mod0|auto_generated|divider|divider|op_5~5, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_5~9 , displays|Mod0|auto_generated|divider|divider|op_5~9, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_5~13 , displays|Mod0|auto_generated|divider|divider|op_5~13, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_5~17 , displays|Mod0|auto_generated|divider|divider|op_5~17, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_5~1 , displays|Mod0|auto_generated|divider|divider|op_5~1, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[20]~21 , displays|Mod0|auto_generated|divider|divider|StageOut[20]~21, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[20]~22 , displays|Mod0|auto_generated|divider|divider|StageOut[20]~22, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[19]~17 , displays|Mod0|auto_generated|divider|divider|StageOut[19]~17, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[18]~9 , displays|Mod0|auto_generated|divider|divider|StageOut[18]~9, ALU, 1
instance = comp, \adder|adder[3].u1|S~0 , adder|adder[3].u1|S~0, ALU, 1
instance = comp, \substractor|substractor[1].u1|Bout~0 , substractor|substractor[1].u1|Bout~0, ALU, 1
instance = comp, \substractor|substractor[3].u1|D , substractor|substractor[3].u1|D, ALU, 1
instance = comp, \multiplier|loop3[2].adder1|adder[3].u1|S~0 , multiplier|loop3[2].adder1|adder[3].u1|S~0, ALU, 1
instance = comp, \Mux4~1 , Mux4~1, ALU, 1
instance = comp, \Mux4~0 , Mux4~0, ALU, 1
instance = comp, \Mux4~2 , Mux4~2, ALU, 1
instance = comp, \current_number~5 , current_number~5, ALU, 1
instance = comp, \current_number[3] , current_number[3], ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_6~14 , displays|Mod0|auto_generated|divider|divider|op_6~14, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_6~5 , displays|Mod0|auto_generated|divider|divider|op_6~5, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_6~29 , displays|Mod0|auto_generated|divider|divider|op_6~29, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_6~17 , displays|Mod0|auto_generated|divider|divider|op_6~17, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_6~21 , displays|Mod0|auto_generated|divider|divider|op_6~21, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_6~25 , displays|Mod0|auto_generated|divider|divider|op_6~25, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_6~10 , displays|Mod0|auto_generated|divider|divider|op_6~10, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_6~1 , displays|Mod0|auto_generated|divider|divider|op_6~1, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[33]~13 , displays|Mod0|auto_generated|divider|divider|StageOut[33]~13, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[27]~20 , displays|Mod0|auto_generated|divider|divider|StageOut[27]~20, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[27]~23 , displays|Mod0|auto_generated|divider|divider|StageOut[27]~23, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[26]~14 , displays|Mod0|auto_generated|divider|divider|StageOut[26]~14, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[26]~18 , displays|Mod0|auto_generated|divider|divider|StageOut[26]~18, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[25]~10 , displays|Mod0|auto_generated|divider|divider|StageOut[25]~10, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[24]~25 , displays|Mod0|auto_generated|divider|divider|StageOut[24]~25, ALU, 1
instance = comp, \Mux5~0 , Mux5~0, ALU, 1
instance = comp, \multiplier|loop3[1].adder1|adder[2].u1|S~0 , multiplier|loop3[1].adder1|adder[2].u1|S~0, ALU, 1
instance = comp, \Mux5~2 , Mux5~2, ALU, 1
instance = comp, \Mux5~1 , Mux5~1, ALU, 1
instance = comp, \current_number~4 , current_number~4, ALU, 1
instance = comp, \current_number[2] , current_number[2], ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_7~18 , displays|Mod0|auto_generated|divider|divider|op_7~18, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_7~5 , displays|Mod0|auto_generated|divider|divider|op_7~5, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_7~9 , displays|Mod0|auto_generated|divider|divider|op_7~9, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_7~29 , displays|Mod0|auto_generated|divider|divider|op_7~29, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_7~21 , displays|Mod0|auto_generated|divider|divider|op_7~21, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_7~25 , displays|Mod0|auto_generated|divider|divider|op_7~25, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_7~14 , displays|Mod0|auto_generated|divider|divider|op_7~14, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_7~1 , displays|Mod0|auto_generated|divider|divider|op_7~1, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[33]~19 , displays|Mod0|auto_generated|divider|divider|StageOut[33]~19, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[32]~8 , displays|Mod0|auto_generated|divider|divider|StageOut[32]~8, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[32]~11 , displays|Mod0|auto_generated|divider|divider|StageOut[32]~11, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[31]~26 , displays|Mod0|auto_generated|divider|divider|StageOut[31]~26, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[30]~4 , displays|Mod0|auto_generated|divider|divider|StageOut[30]~4, ALU, 1
instance = comp, \Mux6~0 , Mux6~0, ALU, 1
instance = comp, \Mux6~1 , Mux6~1, ALU, 1
instance = comp, \Mux6~2 , Mux6~2, ALU, 1
instance = comp, \current_number~3 , current_number~3, ALU, 1
instance = comp, \current_number[1] , current_number[1], ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_8~22 , displays|Mod0|auto_generated|divider|divider|op_8~22, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_8~5 , displays|Mod0|auto_generated|divider|divider|op_8~5, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_8~9 , displays|Mod0|auto_generated|divider|divider|op_8~9, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_8~13 , displays|Mod0|auto_generated|divider|divider|op_8~13, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_8~29 , displays|Mod0|auto_generated|divider|divider|op_8~29, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_8~25 , displays|Mod0|auto_generated|divider|divider|op_8~25, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_8~18 , displays|Mod0|auto_generated|divider|divider|op_8~18, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_8~1 , displays|Mod0|auto_generated|divider|divider|op_8~1, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[37]~5 , displays|Mod0|auto_generated|divider|divider|StageOut[37]~5, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[36]~2 , displays|Mod0|auto_generated|divider|divider|StageOut[36]~2, ALU, 1
instance = comp, \Mux7~0 , Mux7~0, ALU, 1
instance = comp, \Mux7~1 , Mux7~1, ALU, 1
instance = comp, \Mux7~2 , Mux7~2, ALU, 1
instance = comp, \current_number~1 , current_number~1, ALU, 1
instance = comp, \current_number[0] , current_number[0], ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_9~26 , displays|Mod0|auto_generated|divider|divider|op_9~26, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_9~5 , displays|Mod0|auto_generated|divider|divider|op_9~5, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_9~9 , displays|Mod0|auto_generated|divider|divider|op_9~9, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_9~13 , displays|Mod0|auto_generated|divider|divider|op_9~13, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_9~17 , displays|Mod0|auto_generated|divider|divider|op_9~17, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[39]~7 , displays|Mod0|auto_generated|divider|divider|StageOut[39]~7, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[39]~12 , displays|Mod0|auto_generated|divider|divider|StageOut[39]~12, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[38]~24 , displays|Mod0|auto_generated|divider|divider|StageOut[38]~24, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[38]~27 , displays|Mod0|auto_generated|divider|divider|StageOut[38]~27, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_9~30 , displays|Mod0|auto_generated|divider|divider|op_9~30, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_9~22 , displays|Mod0|auto_generated|divider|divider|op_9~22, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|op_9~1 , displays|Mod0|auto_generated|divider|divider|op_9~1, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[51]~6 , displays|Mod0|auto_generated|divider|divider|StageOut[51]~6, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[48]~0 , displays|Mod0|auto_generated|divider|divider|StageOut[48]~0, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[49]~1 , displays|Mod0|auto_generated|divider|divider|StageOut[49]~1, ALU, 1
instance = comp, \displays|Mod0|auto_generated|divider|divider|StageOut[50]~3 , displays|Mod0|auto_generated|divider|divider|StageOut[50]~3, ALU, 1
instance = comp, \displays|WideOr6~0 , displays|WideOr6~0, ALU, 1
instance = comp, \displays|WideOr5~0 , displays|WideOr5~0, ALU, 1
instance = comp, \displays|WideOr4~0 , displays|WideOr4~0, ALU, 1
instance = comp, \displays|WideOr3~0 , displays|WideOr3~0, ALU, 1
instance = comp, \displays|WideOr2~0 , displays|WideOr2~0, ALU, 1
instance = comp, \displays|WideOr1~0 , displays|WideOr1~0, ALU, 1
instance = comp, \displays|WideOr0~0 , displays|WideOr0~0, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 , displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 , displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 , displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 , displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 , displays|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[19]~19 , displays|Div0|auto_generated|divider|divider|StageOut[19]~19, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[19]~20 , displays|Div0|auto_generated|divider|divider|StageOut[19]~20, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_5~26 , displays|Div0|auto_generated|divider|divider|op_5~26, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_5~21 , displays|Div0|auto_generated|divider|divider|op_5~21, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_5~5 , displays|Div0|auto_generated|divider|divider|op_5~5, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_5~9 , displays|Div0|auto_generated|divider|divider|op_5~9, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_5~13 , displays|Div0|auto_generated|divider|divider|op_5~13, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_5~17 , displays|Div0|auto_generated|divider|divider|op_5~17, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_5~1 , displays|Div0|auto_generated|divider|divider|op_5~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21 , displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~5 , displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~5, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~9 , displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~9, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~13 , displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~13, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~17 , displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~17, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1 , displays|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[20]~12 , displays|Div0|auto_generated|divider|divider|StageOut[20]~12, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[20]~13 , displays|Div0|auto_generated|divider|divider|StageOut[20]~13, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[19]~8 , displays|Div0|auto_generated|divider|divider|StageOut[19]~8, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[18]~2 , displays|Div0|auto_generated|divider|divider|StageOut[18]~2, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_6~30 , displays|Div0|auto_generated|divider|divider|op_6~30, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_6~25 , displays|Div0|auto_generated|divider|divider|op_6~25, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_6~21 , displays|Div0|auto_generated|divider|divider|op_6~21, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_6~9 , displays|Div0|auto_generated|divider|divider|op_6~9, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_6~13 , displays|Div0|auto_generated|divider|divider|op_6~13, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_6~17 , displays|Div0|auto_generated|divider|divider|op_6~17, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_6~6 , displays|Div0|auto_generated|divider|divider|op_6~6, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_6~1 , displays|Div0|auto_generated|divider|divider|op_6~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_6~14 , displays|Mod1|auto_generated|divider|divider|op_6~14, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_6~5 , displays|Mod1|auto_generated|divider|divider|op_6~5, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_6~29 , displays|Mod1|auto_generated|divider|divider|op_6~29, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_6~17 , displays|Mod1|auto_generated|divider|divider|op_6~17, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_6~21 , displays|Mod1|auto_generated|divider|divider|op_6~21, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_6~25 , displays|Mod1|auto_generated|divider|divider|op_6~25, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_6~10 , displays|Mod1|auto_generated|divider|divider|op_6~10, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_6~1 , displays|Mod1|auto_generated|divider|divider|op_6~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[33]~12 , displays|Mod1|auto_generated|divider|divider|StageOut[33]~12, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[25]~9 , displays|Mod1|auto_generated|divider|divider|StageOut[25]~9, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[24]~15 , displays|Mod1|auto_generated|divider|divider|StageOut[24]~15, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[27]~11 , displays|Div0|auto_generated|divider|divider|StageOut[27]~11, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[27]~14 , displays|Div0|auto_generated|divider|divider|StageOut[27]~14, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[26]~7 , displays|Div0|auto_generated|divider|divider|StageOut[26]~7, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[26]~9 , displays|Div0|auto_generated|divider|divider|StageOut[26]~9, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[25]~3 , displays|Div0|auto_generated|divider|divider|StageOut[25]~3, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[24]~16 , displays|Div0|auto_generated|divider|divider|StageOut[24]~16, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_7~30 , displays|Div0|auto_generated|divider|divider|op_7~30, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_7~25 , displays|Div0|auto_generated|divider|divider|op_7~25, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_7~21 , displays|Div0|auto_generated|divider|divider|op_7~21, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_7~17 , displays|Div0|auto_generated|divider|divider|op_7~17, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_7~9 , displays|Div0|auto_generated|divider|divider|op_7~9, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_7~13 , displays|Div0|auto_generated|divider|divider|op_7~13, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_7~6 , displays|Div0|auto_generated|divider|divider|op_7~6, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_7~1 , displays|Div0|auto_generated|divider|divider|op_7~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_7~18 , displays|Mod1|auto_generated|divider|divider|op_7~18, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_7~5 , displays|Mod1|auto_generated|divider|divider|op_7~5, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_7~9 , displays|Mod1|auto_generated|divider|divider|op_7~9, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_7~29 , displays|Mod1|auto_generated|divider|divider|op_7~29, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_7~21 , displays|Mod1|auto_generated|divider|divider|op_7~21, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_7~25 , displays|Mod1|auto_generated|divider|divider|op_7~25, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_7~14 , displays|Mod1|auto_generated|divider|divider|op_7~14, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_7~1 , displays|Mod1|auto_generated|divider|divider|op_7~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[33]~13 , displays|Mod1|auto_generated|divider|divider|StageOut[33]~13, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[32]~8 , displays|Mod1|auto_generated|divider|divider|StageOut[32]~8, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[32]~10 , displays|Mod1|auto_generated|divider|divider|StageOut[32]~10, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[31]~16 , displays|Mod1|auto_generated|divider|divider|StageOut[31]~16, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[30]~4 , displays|Mod1|auto_generated|divider|divider|StageOut[30]~4, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[33]~6 , displays|Div0|auto_generated|divider|divider|StageOut[33]~6, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[33]~10 , displays|Div0|auto_generated|divider|divider|StageOut[33]~10, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[32]~1 , displays|Div0|auto_generated|divider|divider|StageOut[32]~1, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[32]~4 , displays|Div0|auto_generated|divider|divider|StageOut[32]~4, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[31]~17 , displays|Div0|auto_generated|divider|divider|StageOut[31]~17, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[30]~21 , displays|Div0|auto_generated|divider|divider|StageOut[30]~21, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_8~30 , displays|Div0|auto_generated|divider|divider|op_8~30, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_8~25 , displays|Div0|auto_generated|divider|divider|op_8~25, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_8~21 , displays|Div0|auto_generated|divider|divider|op_8~21, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_8~17 , displays|Div0|auto_generated|divider|divider|op_8~17, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_8~13 , displays|Div0|auto_generated|divider|divider|op_8~13, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_8~9 , displays|Div0|auto_generated|divider|divider|op_8~9, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_8~6 , displays|Div0|auto_generated|divider|divider|op_8~6, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_8~1 , displays|Div0|auto_generated|divider|divider|op_8~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_8~22 , displays|Mod1|auto_generated|divider|divider|op_8~22, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_8~5 , displays|Mod1|auto_generated|divider|divider|op_8~5, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_8~9 , displays|Mod1|auto_generated|divider|divider|op_8~9, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_8~13 , displays|Mod1|auto_generated|divider|divider|op_8~13, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_8~29 , displays|Mod1|auto_generated|divider|divider|op_8~29, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_8~25 , displays|Mod1|auto_generated|divider|divider|op_8~25, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_8~18 , displays|Mod1|auto_generated|divider|divider|op_8~18, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_8~1 , displays|Mod1|auto_generated|divider|divider|op_8~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[39]~7 , displays|Mod1|auto_generated|divider|divider|StageOut[39]~7, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[39]~11 , displays|Mod1|auto_generated|divider|divider|StageOut[39]~11, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[38]~14 , displays|Mod1|auto_generated|divider|divider|StageOut[38]~14, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[38]~17 , displays|Mod1|auto_generated|divider|divider|StageOut[38]~17, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[37]~5 , displays|Mod1|auto_generated|divider|divider|StageOut[37]~5, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[36]~2 , displays|Mod1|auto_generated|divider|divider|StageOut[36]~2, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[39]~0 , displays|Div0|auto_generated|divider|divider|StageOut[39]~0, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[39]~5 , displays|Div0|auto_generated|divider|divider|StageOut[39]~5, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[38]~15 , displays|Div0|auto_generated|divider|divider|StageOut[38]~15, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[38]~18 , displays|Div0|auto_generated|divider|divider|StageOut[38]~18, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[37]~22 , displays|Div0|auto_generated|divider|divider|StageOut[37]~22, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|StageOut[36]~23 , displays|Div0|auto_generated|divider|divider|StageOut[36]~23, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_9~30 , displays|Div0|auto_generated|divider|divider|op_9~30, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_9~26 , displays|Div0|auto_generated|divider|divider|op_9~26, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_9~22 , displays|Div0|auto_generated|divider|divider|op_9~22, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_9~18 , displays|Div0|auto_generated|divider|divider|op_9~18, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_9~14 , displays|Div0|auto_generated|divider|divider|op_9~14, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_9~10 , displays|Div0|auto_generated|divider|divider|op_9~10, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_9~6 , displays|Div0|auto_generated|divider|divider|op_9~6, ALU, 1
instance = comp, \displays|Div0|auto_generated|divider|divider|op_9~1 , displays|Div0|auto_generated|divider|divider|op_9~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_9~26 , displays|Mod1|auto_generated|divider|divider|op_9~26, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_9~5 , displays|Mod1|auto_generated|divider|divider|op_9~5, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_9~9 , displays|Mod1|auto_generated|divider|divider|op_9~9, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_9~13 , displays|Mod1|auto_generated|divider|divider|op_9~13, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_9~17 , displays|Mod1|auto_generated|divider|divider|op_9~17, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_9~30 , displays|Mod1|auto_generated|divider|divider|op_9~30, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_9~22 , displays|Mod1|auto_generated|divider|divider|op_9~22, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|op_9~1 , displays|Mod1|auto_generated|divider|divider|op_9~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[51]~6 , displays|Mod1|auto_generated|divider|divider|StageOut[51]~6, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[49]~1 , displays|Mod1|auto_generated|divider|divider|StageOut[49]~1, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[50]~3 , displays|Mod1|auto_generated|divider|divider|StageOut[50]~3, ALU, 1
instance = comp, \displays|Mod1|auto_generated|divider|divider|StageOut[48]~0 , displays|Mod1|auto_generated|divider|divider|StageOut[48]~0, ALU, 1
instance = comp, \displays|WideOr13~0 , displays|WideOr13~0, ALU, 1
instance = comp, \displays|WideOr12~0 , displays|WideOr12~0, ALU, 1
instance = comp, \displays|WideOr11~0 , displays|WideOr11~0, ALU, 1
instance = comp, \displays|WideOr10~0 , displays|WideOr10~0, ALU, 1
instance = comp, \displays|WideOr9~0 , displays|WideOr9~0, ALU, 1
instance = comp, \displays|WideOr8~0 , displays|WideOr8~0, ALU, 1
instance = comp, \displays|WideOr7~0 , displays|WideOr7~0, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~21 , displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~21, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~5 , displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~5, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~9 , displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~9, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~13 , displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~13, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~17 , displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~17, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~1 , displays|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~1, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_6~30 , displays|Div1|auto_generated|divider|divider|op_6~30, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_6~25 , displays|Div1|auto_generated|divider|divider|op_6~25, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_6~21 , displays|Div1|auto_generated|divider|divider|op_6~21, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_6~9 , displays|Div1|auto_generated|divider|divider|op_6~9, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_6~13 , displays|Div1|auto_generated|divider|divider|op_6~13, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_6~17 , displays|Div1|auto_generated|divider|divider|op_6~17, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_6~6 , displays|Div1|auto_generated|divider|divider|op_6~6, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_6~1 , displays|Div1|auto_generated|divider|divider|op_6~1, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_6~5 , displays|Mod2|auto_generated|divider|divider|op_6~5, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_6~21 , displays|Mod2|auto_generated|divider|divider|op_6~21, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_6~13 , displays|Mod2|auto_generated|divider|divider|op_6~13, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_6~17 , displays|Mod2|auto_generated|divider|divider|op_6~17, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_6~9 , displays|Mod2|auto_generated|divider|divider|op_6~9, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_6~1 , displays|Mod2|auto_generated|divider|divider|op_6~1, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[31]~12 , displays|Mod2|auto_generated|divider|divider|StageOut[31]~12, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[31]~13 , displays|Mod2|auto_generated|divider|divider|StageOut[31]~13, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[25]~2 , displays|Div1|auto_generated|divider|divider|StageOut[25]~2, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[24]~8 , displays|Div1|auto_generated|divider|divider|StageOut[24]~8, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_7~30 , displays|Div1|auto_generated|divider|divider|op_7~30, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_7~25 , displays|Div1|auto_generated|divider|divider|op_7~25, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_7~21 , displays|Div1|auto_generated|divider|divider|op_7~21, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_7~17 , displays|Div1|auto_generated|divider|divider|op_7~17, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_7~9 , displays|Div1|auto_generated|divider|divider|op_7~9, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_7~13 , displays|Div1|auto_generated|divider|divider|op_7~13, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_7~6 , displays|Div1|auto_generated|divider|divider|op_7~6, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_7~1 , displays|Div1|auto_generated|divider|divider|op_7~1, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_7~18 , displays|Mod2|auto_generated|divider|divider|op_7~18, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_7~5 , displays|Mod2|auto_generated|divider|divider|op_7~5, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_7~9 , displays|Mod2|auto_generated|divider|divider|op_7~9, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_7~29 , displays|Mod2|auto_generated|divider|divider|op_7~29, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_7~21 , displays|Mod2|auto_generated|divider|divider|op_7~21, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_7~25 , displays|Mod2|auto_generated|divider|divider|op_7~25, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_7~14 , displays|Mod2|auto_generated|divider|divider|op_7~14, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_7~1 , displays|Mod2|auto_generated|divider|divider|op_7~1, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[31]~10 , displays|Mod2|auto_generated|divider|divider|StageOut[31]~10, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[30]~4 , displays|Mod2|auto_generated|divider|divider|StageOut[30]~4, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[33]~5 , displays|Div1|auto_generated|divider|divider|StageOut[33]~5, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[33]~6 , displays|Div1|auto_generated|divider|divider|StageOut[33]~6, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[32]~1 , displays|Div1|auto_generated|divider|divider|StageOut[32]~1, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[32]~3 , displays|Div1|auto_generated|divider|divider|StageOut[32]~3, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[31]~9 , displays|Div1|auto_generated|divider|divider|StageOut[31]~9, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[30]~11 , displays|Div1|auto_generated|divider|divider|StageOut[30]~11, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_8~30 , displays|Div1|auto_generated|divider|divider|op_8~30, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_8~25 , displays|Div1|auto_generated|divider|divider|op_8~25, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_8~21 , displays|Div1|auto_generated|divider|divider|op_8~21, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_8~17 , displays|Div1|auto_generated|divider|divider|op_8~17, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_8~13 , displays|Div1|auto_generated|divider|divider|op_8~13, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_8~9 , displays|Div1|auto_generated|divider|divider|op_8~9, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_8~6 , displays|Div1|auto_generated|divider|divider|op_8~6, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_8~1 , displays|Div1|auto_generated|divider|divider|op_8~1, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_8~22 , displays|Mod2|auto_generated|divider|divider|op_8~22, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_8~5 , displays|Mod2|auto_generated|divider|divider|op_8~5, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_8~9 , displays|Mod2|auto_generated|divider|divider|op_8~9, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_8~13 , displays|Mod2|auto_generated|divider|divider|op_8~13, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_8~29 , displays|Mod2|auto_generated|divider|divider|op_8~29, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_8~25 , displays|Mod2|auto_generated|divider|divider|op_8~25, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_8~18 , displays|Mod2|auto_generated|divider|divider|op_8~18, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_8~1 , displays|Mod2|auto_generated|divider|divider|op_8~1, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[39]~7 , displays|Mod2|auto_generated|divider|divider|StageOut[39]~7, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[39]~8 , displays|Mod2|auto_generated|divider|divider|StageOut[39]~8, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[38]~9 , displays|Mod2|auto_generated|divider|divider|StageOut[38]~9, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[38]~11 , displays|Mod2|auto_generated|divider|divider|StageOut[38]~11, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[37]~5 , displays|Mod2|auto_generated|divider|divider|StageOut[37]~5, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[36]~2 , displays|Mod2|auto_generated|divider|divider|StageOut[36]~2, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[39]~0 , displays|Div1|auto_generated|divider|divider|StageOut[39]~0, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[39]~4 , displays|Div1|auto_generated|divider|divider|StageOut[39]~4, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[38]~7 , displays|Div1|auto_generated|divider|divider|StageOut[38]~7, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[38]~10 , displays|Div1|auto_generated|divider|divider|StageOut[38]~10, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[37]~12 , displays|Div1|auto_generated|divider|divider|StageOut[37]~12, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|StageOut[36]~13 , displays|Div1|auto_generated|divider|divider|StageOut[36]~13, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_9~30 , displays|Div1|auto_generated|divider|divider|op_9~30, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_9~26 , displays|Div1|auto_generated|divider|divider|op_9~26, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_9~22 , displays|Div1|auto_generated|divider|divider|op_9~22, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_9~18 , displays|Div1|auto_generated|divider|divider|op_9~18, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_9~14 , displays|Div1|auto_generated|divider|divider|op_9~14, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_9~10 , displays|Div1|auto_generated|divider|divider|op_9~10, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_9~6 , displays|Div1|auto_generated|divider|divider|op_9~6, ALU, 1
instance = comp, \displays|Div1|auto_generated|divider|divider|op_9~1 , displays|Div1|auto_generated|divider|divider|op_9~1, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_9~26 , displays|Mod2|auto_generated|divider|divider|op_9~26, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_9~5 , displays|Mod2|auto_generated|divider|divider|op_9~5, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_9~9 , displays|Mod2|auto_generated|divider|divider|op_9~9, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_9~13 , displays|Mod2|auto_generated|divider|divider|op_9~13, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_9~17 , displays|Mod2|auto_generated|divider|divider|op_9~17, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_9~30 , displays|Mod2|auto_generated|divider|divider|op_9~30, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_9~22 , displays|Mod2|auto_generated|divider|divider|op_9~22, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|op_9~1 , displays|Mod2|auto_generated|divider|divider|op_9~1, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[50]~3 , displays|Mod2|auto_generated|divider|divider|StageOut[50]~3, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[51]~6 , displays|Mod2|auto_generated|divider|divider|StageOut[51]~6, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[49]~1 , displays|Mod2|auto_generated|divider|divider|StageOut[49]~1, ALU, 1
instance = comp, \displays|Mod2|auto_generated|divider|divider|StageOut[48]~0 , displays|Mod2|auto_generated|divider|divider|StageOut[48]~0, ALU, 1
instance = comp, \displays|WideOr20~0 , displays|WideOr20~0, ALU, 1
instance = comp, \displays|WideOr19~0 , displays|WideOr19~0, ALU, 1
instance = comp, \displays|WideOr18~0 , displays|WideOr18~0, ALU, 1
instance = comp, \displays|WideOr17~0 , displays|WideOr17~0, ALU, 1
instance = comp, \displays|WideOr16~0 , displays|WideOr16~0, ALU, 1
instance = comp, \displays|WideOr15~0 , displays|WideOr15~0, ALU, 1
instance = comp, \displays|WideOr14~0 , displays|WideOr14~0, ALU, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU, 1
