{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 300.0000"
  ],
  "cts__clock__skew__hold": 3.1672,
  "cts__clock__skew__hold__post_repair": 2.8251,
  "cts__clock__skew__hold__pre_repair": 2.8251,
  "cts__clock__skew__setup": 3.1672,
  "cts__clock__skew__setup__post_repair": 2.8251,
  "cts__clock__skew__setup__pre_repair": 2.8251,
  "cts__design__instance__area": 82.4645,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 80.8024,
  "cts__design__instance__area__pre_repair": 80.8024,
  "cts__design__instance__area__stdcell": 82.4645,
  "cts__design__instance__area__stdcell__post_repair": 80.8024,
  "cts__design__instance__area__stdcell__pre_repair": 80.8024,
  "cts__design__instance__count": 771,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 750,
  "cts__design__instance__count__pre_repair": 750,
  "cts__design__instance__count__setup_buffer": 21.0,
  "cts__design__instance__count__stdcell": 771,
  "cts__design__instance__count__stdcell__post_repair": 750,
  "cts__design__instance__count__stdcell__pre_repair": 750,
  "cts__design__instance__displacement__max": 2.477,
  "cts__design__instance__displacement__mean": 0.038,
  "cts__design__instance__displacement__total": 29.55,
  "cts__design__instance__utilization": 0.3731,
  "cts__design__instance__utilization__post_repair": 0.3656,
  "cts__design__instance__utilization__pre_repair": 0.3656,
  "cts__design__instance__utilization__stdcell": 0.3731,
  "cts__design__instance__utilization__stdcell__post_repair": 0.3656,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.3656,
  "cts__design__io": 44,
  "cts__design__io__post_repair": 44,
  "cts__design__io__pre_repair": 44,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0005,
  "cts__power__internal__total__post_repair": 0.0005,
  "cts__power__internal__total__pre_repair": 0.0005,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0003,
  "cts__power__switching__total__post_repair": 0.0003,
  "cts__power__switching__total__pre_repair": 0.0003,
  "cts__power__total": 0.0008,
  "cts__power__total__post_repair": 0.0008,
  "cts__power__total__pre_repair": 0.0008,
  "cts__route__wirelength__estimated": 1262.521,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.6376,
  "cts__timing__drv__max_cap_limit__post_repair": 0.417,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.417,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.6727,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3889,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3889,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -898.55,
  "cts__timing__setup__tns__post_repair": -3571.51,
  "cts__timing__setup__tns__pre_repair": -3571.51,
  "cts__timing__setup__ws": -30.17,
  "cts__timing__setup__ws__post_repair": -109.49,
  "cts__timing__setup__ws__pre_repair": -109.49,
  "detailedplace__cpu__total": 1.03,
  "detailedplace__design__instance__area": 76.4721,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 76.4721,
  "detailedplace__design__instance__count": 663,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 663,
  "detailedplace__design__instance__displacement__max": 1.734,
  "detailedplace__design__instance__displacement__mean": 0.3,
  "detailedplace__design__instance__displacement__total": 199.064,
  "detailedplace__design__instance__utilization": 0.346,
  "detailedplace__design__instance__utilization__stdcell": 0.346,
  "detailedplace__design__io": 44,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 187228.0,
  "detailedplace__power__internal__total": 0.0004,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0002,
  "detailedplace__power__total": 0.0006,
  "detailedplace__route__wirelength__estimated": 1142.064,
  "detailedplace__runtime__total": "0:01.06",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.417,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3889,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -4356.0,
  "detailedplace__timing__setup__ws": -123.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 490,
  "detailedroute__route__drc_errors__iter:2": 175,
  "detailedroute__route__drc_errors__iter:3": 158,
  "detailedroute__route__drc_errors__iter:4": 10,
  "detailedroute__route__drc_errors__iter:5": 1,
  "detailedroute__route__drc_errors__iter:6": 0,
  "detailedroute__route__net": 723,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 5452,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 5452,
  "detailedroute__route__wirelength": 1539,
  "detailedroute__route__wirelength__iter:1": 1578,
  "detailedroute__route__wirelength__iter:2": 1550,
  "detailedroute__route__wirelength__iter:3": 1539,
  "detailedroute__route__wirelength__iter:4": 1539,
  "detailedroute__route__wirelength__iter:5": 1539,
  "detailedroute__route__wirelength__iter:6": 1539,
  "finish__clock__skew__hold": 3.8185,
  "finish__clock__skew__setup": 3.9844,
  "finish__cpu__total": 2.16,
  "finish__design__instance__area": 82.4645,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 82.4645,
  "finish__design__instance__count": 771,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 771,
  "finish__design__instance__utilization": 0.3731,
  "finish__design__instance__utilization__stdcell": 0.3731,
  "finish__design__io": 44,
  "finish__mem__peak": 273836.0,
  "finish__power__internal__total": 0.0005,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0003,
  "finish__power__total": 0.0008,
  "finish__runtime__total": "0:02.23",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.6153,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.7251,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -60.26,
  "finish__timing__setup__ws": -16.23,
  "finish__timing__wns_percent_delay": -4.316745,
  "floorplan__cpu__total": 0.85,
  "floorplan__design__instance__area": 67.1701,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 67.1701,
  "floorplan__design__instance__count": 510,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 510,
  "floorplan__design__instance__utilization": 0.3039,
  "floorplan__design__instance__utilization__stdcell": 0.3039,
  "floorplan__design__io": 44,
  "floorplan__mem__peak": 182684.0,
  "floorplan__power__internal__total": 0.0004,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0001,
  "floorplan__power__total": 0.0006,
  "floorplan__runtime__total": "0:00.89",
  "floorplan__timing__setup__tns": -2555.5601,
  "floorplan__timing__setup__ws": -80.82,
  "globalplace__design__instance__area": 70.3777,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 70.3777,
  "globalplace__design__instance__count": 620,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 620,
  "globalplace__design__instance__utilization": 0.3185,
  "globalplace__design__instance__utilization__stdcell": 0.3185,
  "globalplace__design__io": 44,
  "globalplace__power__internal__total": 0.0004,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0002,
  "globalplace__power__total": 0.0006,
  "globalplace__timing__setup__tns": -4874.8799,
  "globalplace__timing__setup__ws": -108.99,
  "globalroute__clock__skew__hold": 4.3829,
  "globalroute__clock__skew__setup": 4.3829,
  "globalroute__design__instance__area": 82.4645,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 82.4645,
  "globalroute__design__instance__count": 771,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 771,
  "globalroute__design__instance__utilization": 0.3731,
  "globalroute__design__instance__utilization__stdcell": 0.3731,
  "globalroute__design__io": 44,
  "globalroute__power__internal__total": 0.0005,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0003,
  "globalroute__power__total": 0.0009,
  "globalroute__timing__clock__slack": -41.685,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.6377,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.6523,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -1423.25,
  "globalroute__timing__setup__ws": -41.68,
  "placeopt__cpu__total": 1.16,
  "placeopt__design__instance__area": 76.4721,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 70.3777,
  "placeopt__design__instance__area__stdcell": 76.4721,
  "placeopt__design__instance__area__stdcell__pre_opt": 70.3777,
  "placeopt__design__instance__count": 663,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 620,
  "placeopt__design__instance__count__stdcell": 663,
  "placeopt__design__instance__count__stdcell__pre_opt": 620,
  "placeopt__design__instance__utilization": 0.346,
  "placeopt__design__instance__utilization__pre_opt": 0.3185,
  "placeopt__design__instance__utilization__stdcell": 0.346,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3185,
  "placeopt__design__io": 44,
  "placeopt__design__io__pre_opt": 44,
  "placeopt__mem__peak": 195288.0,
  "placeopt__power__internal__total": 0.0004,
  "placeopt__power__internal__total__pre_opt": 0.0004,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0002,
  "placeopt__power__switching__total__pre_opt": 0.0002,
  "placeopt__power__total": 0.0006,
  "placeopt__power__total__pre_opt": 0.0006,
  "placeopt__runtime__total": "0:01.19",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.4198,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3915,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -4209.1699,
  "placeopt__timing__setup__tns__pre_opt": -4874.8799,
  "placeopt__timing__setup__ws": -122.8,
  "placeopt__timing__setup__ws__pre_opt": -108.99,
  "run__flow__design": "uart",
  "run__flow__generate_date": "2022-11-07 15:04",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "35f7ef618ef7cde8db2d25912028d236e0991c4a",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "6e3a49239d33a0dc8139d4f0293a3bee376345d6",
  "run__flow__scripts_commit": "6e3a49239d33a0dc8139d4f0293a3bee376345d6",
  "run__flow__uuid": "1e9f51a9-e1a0-4299-91d0-51e501c39aab",
  "run__flow__variant": "base",
  "synth__cpu__total": 2.61,
  "synth__design__instance__area__stdcell": 69.67782,
  "synth__design__instance__count__stdcell": 542.0,
  "synth__mem__peak": 138512.0,
  "synth__runtime__total": "0:02.70",
  "total_time": "0:00:08.070000"
}