static int T_1 F_1 ( void T_2 * V_1 , int V_2 )\r\n{\r\nF_2 ( F_3 ( V_2 ) , V_1 + V_3 ) ;\r\nwhile ( F_4 ( V_1 + V_3 ) != 0 )\r\n;\r\nreturn 0 ;\r\n}\r\nstatic int F_5 ( void T_2 * V_1 , int V_2 )\r\n{\r\nF_2 ( 3 , V_1 + F_6 ( V_2 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_7 ( void T_2 * V_1 , int V_2 )\r\n{\r\nint V_4 ;\r\nfor ( V_4 = 0 ; V_4 < 1000 ; V_4 ++ ) {\r\nif ( ( ( F_4 ( V_1 + V_5 ) >> ( V_2 * 4 ) ) & 0x03 ) == 3 )\r\nreturn 1 ;\r\nF_8 ( 1 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( int V_6 , int (* F_10)( void T_2 * V_1 , int V_6 ) )\r\n{\r\nvoid T_2 * V_1 = V_7 [ V_6 ] . V_8 ;\r\nreturn V_1 ? F_10 ( V_1 , V_7 [ V_6 ] . V_2 ) : - V_9 ;\r\n}\r\nstatic void F_11 ( struct V_10 * V_11 , int V_6 , int V_2 )\r\n{\r\nif ( ( V_6 >= F_12 ( V_7 ) ) || V_7 [ V_6 ] . V_8 )\r\nreturn;\r\nV_7 [ V_6 ] . V_8 = F_13 ( V_11 -> V_12 , F_14 ( V_11 ) ) ;\r\nV_7 [ V_6 ] . V_2 = V_2 ;\r\nF_15 ( L_1 , V_6 , V_2 , V_11 ) ;\r\n}\r\nstatic void F_16 ( void (* F_10)( struct V_10 * V_11 , int V_6 , int V_2 ) ,\r\nstruct V_13 * V_14 , int V_15 )\r\n{\r\nT_3 V_16 ;\r\nint V_4 ;\r\nint V_2 , V_17 ;\r\nbool V_18 ;\r\nfor ( V_4 = 0 ; V_4 < V_15 ; V_4 ++ ) {\r\nV_18 = false ;\r\nfor ( V_2 = 0 ; V_2 < F_12 ( V_14 [ V_4 ] . V_19 ) ; V_2 ++ ) {\r\nV_16 = V_14 [ V_4 ] . V_19 [ V_2 ] ;\r\nif ( V_16 >= 0 ) {\r\nif ( V_16 == F_17 ( 0 ) )\r\nV_18 = true ;\r\n}\r\n}\r\nif ( ! V_18 )\r\ncontinue;\r\nfor ( V_2 = 0 ; V_2 < F_12 ( V_14 [ V_4 ] . V_19 ) ; V_2 ++ ) {\r\nV_16 = V_14 [ V_4 ] . V_19 [ V_2 ] ;\r\nif ( V_16 >= 0 ) {\r\nV_17 = F_18 ( V_16 ) ;\r\nif ( V_17 >= 0 )\r\nF_10 ( & V_14 [ V_4 ] . V_8 , V_17 , V_2 ) ;\r\n}\r\n}\r\n}\r\n}\r\nvoid T_4 F_19 ( unsigned int V_20 ,\r\nstruct V_13 * V_14 ,\r\nint V_15 )\r\n{\r\nV_21 = F_20 ( V_22 ) ;\r\nV_23 = V_24 ;\r\nF_16 ( F_11 , V_14 , V_15 ) ;\r\n}\r\nint F_21 ( unsigned int V_6 , struct V_25 * V_26 )\r\n{\r\nF_22 ( V_6 , F_20 ( V_27 ) , 0 ) ;\r\nreturn F_9 ( V_6 , F_1 ) ;\r\n}\r\nstatic inline void F_23 ( void )\r\n{\r\nunsigned int V_28 ;\r\nasm volatile(\r\n" mrc p15, 0, %0, c1, c0, 0\n"\r\n" bic %0, %0, %1\n"\r\n" mcr p15, 0, %0, c1, c0, 0\n"\r\n: "=&r" (v)\r\n: "Ir" (CR_C)\r\n: "cc");\r\nF_24 () ;\r\nasm volatile(\r\n" mrc p15, 0, %0, c1, c0, 1\n"\r\n" bic %0, %0, %1\n"\r\n" mcr p15, 0, %0, c1, c0, 1\n"\r\n: "=&r" (v)\r\n: "Ir" (0x40)\r\n: "cc");\r\nF_25 () ;\r\nF_26 () ;\r\n}\r\nvoid F_27 ( unsigned int V_6 )\r\n{\r\nF_9 ( V_6 , F_5 ) ;\r\nF_23 () ;\r\n}\r\nstatic inline void F_28 ( void )\r\n{\r\nunsigned int V_28 ;\r\nasm volatile("mrc p15, 0, %0, c1, c0, 0\n"\r\n" orr %0, %0, %1\n"\r\n" mcr p15, 0, %0, c1, c0, 0\n"\r\n" mrc p15, 0, %0, c1, c0, 1\n"\r\n" orr %0, %0, %2\n"\r\n" mcr p15, 0, %0, c1, c0, 1\n"\r\n: "=&r" (v)\r\n: "Ir" (CR_C), "Ir" (0x40)\r\n: "cc");\r\n}\r\nvoid F_29 ( unsigned int V_6 )\r\n{\r\nF_22 ( V_6 , 0 , 0 ) ;\r\nF_27 ( V_6 ) ;\r\nF_30 () ;\r\n}\r\nint F_31 ( unsigned int V_6 )\r\n{\r\nreturn F_9 ( V_6 , F_7 ) ;\r\n}\r\nstatic int F_32 ( unsigned long V_6 )\r\n{\r\nF_22 ( V_6 , F_20 ( V_29 ) , 0 ) ;\r\nF_27 ( V_6 ) ;\r\nF_33 () ;\r\nreturn 1 ;\r\n}\r\nstatic int F_34 ( T_5 V_30 )\r\n{\r\nF_35 ( F_36 () , F_32 ) ;\r\nF_28 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_37 ( void )\r\n{\r\nV_31 . V_32 = F_34 ;\r\n}
