// Seed: 4244692970
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3
);
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input tri id_5,
    output supply1 id_6,
    input wor id_7,
    output wor id_8
);
  id_10 :
  assert property (@(posedge {1'b0, -1} + 1 - id_3) 1 & id_0)
  else $clog2(14);
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8
  );
  assign modCall_1.id_3 = 0;
  logic id_11;
  ;
  assign id_10 = -1;
  assign id_10 = ~id_11;
  wire id_12;
  wire id_13;
endmodule
