==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Analyzing design file '../hlsSources/srcs/fireWall64.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:02:29 ; elapsed = 00:01:46 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12437 ; free virtual = 58450
@I [HLS-111] Finished Linking Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12437 ; free virtual = 58450
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:02:30 ; elapsed = 00:01:47 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12434 ; free virtual = 58446
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'reverseEndian64' into 'fireWall64' (../hlsSources/srcs/fireWall64.cpp:76) automatically.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:02:30 ; elapsed = 00:01:47 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12436 ; free virtual = 58448
@I [XFORM-102] Automatically partitioning small array 'header.V' (../hlsSources/srcs/fireWall64.cpp:46) completely based on array size.
@I [XFORM-101] Partitioning array 'header.V' (../hlsSources/srcs/fireWall64.cpp:46) in dimension 1 completely.
@I [XFORM-602] Inlining function 'reverseEndian64' into 'fireWall64' (../hlsSources/srcs/fireWall64.cpp:76) automatically.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:02:31 ; elapsed = 00:01:48 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12413 ; free virtual = 58425
@W [XFORM-561] 'Loop-1' (../hlsSources/srcs/fireWall64.cpp:65:14) in function 'fireWall64' is an infinite loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:02:31 ; elapsed = 00:01:48 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12410 ; free virtual = 58423
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fireWall64' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'fireWall64' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 33.28 seconds; current allocated memory: 155.895 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 156.143 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fireWall64' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fireWall64/eth_address_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'fireWall64/stream_in_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64/stream_in_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64/stream_out_V_data_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64/stream_out_V_dest_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64/stream_out_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'fireWall64/observedAddress_out_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'fireWall64/dest_out_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'fireWall64/match_out_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'fireWall64' to 'ap_ctrl_none'.
@W [RTGEN-101] Port 'fireWall64/observedAddress_out_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'fireWall64'.
@I [HLS-111]  Elapsed time: 0.05 seconds; current allocated memory: 156.779 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:02:32 ; elapsed = 00:01:49 . Memory (MB): peak = 518.777 ; gain = 204.582 ; free physical = 12410 ; free virtual = 58423
@I [SYSC-301] Generating SystemC RTL for fireWall64.
@I [VHDL-304] Generating VHDL RTL for fireWall64.
@I [VLOG-307] Generating Verilog RTL for fireWall64.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-10] Opening project '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/fireWall64_2'.
@I [HLS-10] Adding design file '../hlsSources/srcs/fireWall64_2.cpp' to the project
@I [HLS-10] Opening solution '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/fireWall64_2/solution1'.
