// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

// SPDX-FileCopyrightText: 2022 yuzu Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

#include <atomic>
#include <cstdlib>
#include <unordered_map>

#include "common/assert.h"
#include "common/logging.h"
#include "common/settings.h"
#include "core/core.h"
#include "video_core/nx2_profile.h"
#include "video_core/control/channel_state.h"
#include "video_core/dma_pusher.h"
#include "video_core/engines/fermi_2d.h"
#include "video_core/engines/kepler_compute.h"
#include "video_core/engines/kepler_memory.h"
#include "video_core/engines/maxwell_3d.h"
#include "video_core/engines/maxwell_dma.h"
#include "video_core/engines/puller.h"
#include "video_core/gpu.h"
#include "video_core/gpu_split.h"
#include "video_core/memory_manager.h"
#include "video_core/nx2.h"
#include "video_core/nx2_fast_draw.h"
#include "video_core/rasterizer_interface.h"

namespace Tegra::Engines {

namespace {

constexpr u32 Gf100BindClassMask = 0xffff;
constexpr u32 Gf100BindValidMask =  0x1f0000 | Gf100BindClassMask;

// Reads a semaphore word, flushing a GPU-written copy out of the buffer cache first.
u32 ReadSemaphoreWord(DmaPusher& dma_pusher, GPUVAddr address) {
    if (const auto device = dma_pusher.memory_manager.GpuToCpuAddress(address);
        device && dma_pusher.rasterizer->MustFlushRegion(*device, sizeof(u32),
                                                          VideoCommon::CacheType::BufferCache)) {
        dma_pusher.rasterizer->FlushRegion(*device, sizeof(u32),
                                           VideoCommon::CacheType::BufferCache);
    }
    return dma_pusher.memory_manager.Read<u32>(address);
}

// Whether an acquire may be answered from the guest's own copy of the word before the split's
// back is drained (EDEN_NX2_ACQUIRE_DRAIN_FIRST=1: always drain first). The back writes a
// release's value straight into guest memory, so a word that already meets the acquire is final
// for a counter that only grows; one that does not takes the drained path below as before. At
// Mario Kart World's title screen the unconditional drain was 39% of the front thread's time.
bool AcquireChecksRawWordFirst() {
    static const bool drain_first = [] {
        const char* value = std::getenv("EDEN_NX2_ACQUIRE_DRAIN_FIRST");
        return value != nullptr && value[0] == '1';
    }();
    return !drain_first;
}

// With the GPU thread split (gpu_split.h) the rasterizer belongs to the back thread: work that
// only feeds it runs there in order; reads of what it wrote first wait for it (DrainBack).
template <typename Func>
void OnBack(const Func& func) {
    if (auto& split = VideoCommon::GpuSplit::Get(); split.Active()) {
        split.Defer(func);
    } else {
        func();
    }
}

void DrainBack() {
    VideoCommon::GpuSplit::Get().Drain();
}

// A semaphore acquire: what the CPU (or another channel) wrote before the release it waits for
// can change what the next draws resolve to (texture handles, headers), so they don't take the
// fast draw delta path. With the split the break runs on the back in order (an empty deferred
// call ends the chain there): a break on the front could land before the back noted a draw sent
// before the acquire, and the chain would run across it.
void BreakFastDrawAtAcquire() {
    if (!VideoCommon::Nx2FastDraw::Enabled()) {
        return;
    }
    if (auto& split = VideoCommon::GpuSplit::Get(); split.Active()) {
        split.Defer([] {});
    } else {
        VideoCommon::Nx2FastDraw::Break(VideoCommon::Nx2FastDraw::Reason::Fence);
    }
}

// Where the last release of each semaphore word was queued for the back (every channel's puller
// runs on the front, so one table without a lock). An acquire whose word is not met yet waits
// for the back only up to that release instead of everything queued: at Mario Kart World's
// title 63% of acquires waited for a queued release (28% of the front thread's wall time).
// It measured no frame rate gain at that title, so it is opt-in: EDEN_NX2_ACQUIRE_DRAIN_TO_RELEASE=1.
std::unordered_map<GPUVAddr, u64> g_release_positions;

// Semaphores by address space and GPU address (GpuSplit::NoteRelease).
u64 ReleaseKey(const DmaPusher& dma_pusher, GPUVAddr address) {
    return (u64{dma_pusher.memory_manager.GetID()} << 48) | address;
}

// A release sent to the split's back: an acquire it meets need not wait for the back to run it
// (MetByPendingRelease), and one it does not meet waits only up to it (DrainBackToRelease).
void NoteRelease(const DmaPusher& dma_pusher, GPUVAddr address, u32 payload) {
    if (auto& split = VideoCommon::GpuSplit::Get(); split.Active()) {
        g_release_positions[address & ~GPUVAddr{3}] = split.WritePosition();
        split.NoteRelease(ReleaseKey(dma_pusher, address), payload);
    }
}

// Whether a release the split's back has not run yet meets an acquire: the back runs it before
// whatever the front sends after the acquire, so the acquire needs no Drain (and no wait for the
// host GPU to reach a fenced release). Never for the CPU's releases: those the front can't see.
// `geq`: a "greater or equal" acquire, which the QMD adds and "max" releases the back has not
// run yet can also meet: the word ends at least at the bound PendingLowerBound gives.
template <typename Met>
bool MetByPendingRelease(const DmaPusher& dma_pusher, GPUVAddr address, const Met& met, bool geq = false) {
    auto& split = VideoCommon::GpuSplit::Get();
    if (!split.Active()) {
        return false;
    }
    const u64 key = ReleaseKey(dma_pusher, address);
    const auto value = split.PendingRelease(key);
    if (!value || !met(*value)) {
        if (!geq) {
            return false;
        }
        const auto bound = split.PendingLowerBound(key, dma_pusher.memory_manager.Read<u32>(address));
        if (!bound || !met(*bound)) {
            return false;
        }
    }
    VideoCommon::Nx2Profile::Add(VideoCommon::Nx2Profile::Counter::AcquirePending, 1);
    return true;
}

// Split GPU thread: a release to the semaphore whose value the front cannot know (a QMD's,
// GpuSplit::NotePending) is on its way: wait for the back to run just that far, then read the
// word, instead of waiting for it to run everything sent (DrainBack).
template <typename Met>
bool MetAfterPendingRelease(const DmaPusher& dma_pusher, GPUVAddr address, const Met& met) {
    auto& split = VideoCommon::GpuSplit::Get();
    if (!split.Active()) {
        return false;
    }
    const auto position = split.PendingPosition(ReleaseKey(dma_pusher, address));
    if (!position) {
        return false;
    }
    split.DrainTo(*position);
    if (!met(dma_pusher.memory_manager.Read<u32>(address))) {
        return false;
    }
    VideoCommon::Nx2Profile::Add(VideoCommon::Nx2Profile::Counter::AcquirePending, 1);
    return true;
}

void DrainBackToRelease(GPUVAddr address) {
    static const bool to_release = [] {
        const char* value = std::getenv("EDEN_NX2_ACQUIRE_DRAIN_TO_RELEASE");
        return value != nullptr && value[0] == '1';
    }();
    auto& split = VideoCommon::GpuSplit::Get();
    if (!to_release || !split.Active()) {
        DrainBack();
        return;
    }
    const auto it = g_release_positions.find(address & ~GPUVAddr{3});
    if (it == g_release_positions.end()) {
        DrainBack();
        return;
    }
    split.DrainTo(it->second);
}

} // Anonymous namespace

bool Puller::PendingAcquire::Matches(u32 current) const {
    switch (static_cast<GpuSemaphoreOperation>(operation)) {
    case GpuSemaphoreOperation::AcquireEqual:
        return current == value;
    case GpuSemaphoreOperation::AcquireGequal:
        return current >= value;
    case GpuSemaphoreOperation::AcquireMask:
        return (current & value) != 0;
    default:
        return true;
    }
}

bool Puller::CanResumeAcquire(DmaPusher& dma_pusher) {
    if (!pending_acquire) {
        return true;
    }
    const auto matches = [this](u32 value) { return pending_acquire->Matches(value); };
    if (MetByPendingRelease(dma_pusher, pending_acquire->address, matches,
                            pending_acquire->operation ==
                                static_cast<u32>(GpuSemaphoreOperation::AcquireGequal)) ||
        MetAfterPendingRelease(dma_pusher, pending_acquire->address, matches)) {
        return true;
    }
    // The release may still be queued for the split GPU thread's back half (and the caches
    // ReadSemaphoreWord asks are its state).
    if (AcquireChecksRawWordFirst() &&
        pending_acquire->Matches(dma_pusher.memory_manager.Read<u32>(pending_acquire->address))) {
        return true;
    }
    if (VideoCommon::GpuSplit::Get().Active()) {
        if (Nx2SemaphoreWaiters::Get().Latched(this)) {
            return true;
        }
        // The full check below drains the back; the scheduler polls a suspended channel
        // thousands of times a second (about 2,000 drains a second in races), so make it at
        // most every 2 ms.
        const auto now = std::chrono::steady_clock::now();
        if (now - pending_acquire->checked < std::chrono::milliseconds{2}) {
            return false;
        }
        pending_acquire->checked = now;
    }
    DrainBackToRelease(pending_acquire->address);
    const u32 current = ReadSemaphoreWord(dma_pusher, pending_acquire->address);
    if (Nx2SemaphoreWaiters::Get().Latched(this)) {
        if (static std::atomic<u32> rescued{};
            !pending_acquire->Matches(current) && rescued.fetch_add(1) < 64) {
            LOG_INFO(HW_GPU, "Channel {} met semaphore {:#x} value {:#x} at its release (now {:#x})",
                     dma_pusher.channel_state.bind_id, pending_acquire->address,
                     pending_acquire->value, current);
        }
        return true;
    }
    if (pending_acquire->Matches(current)) {
        return true;
    }
    // A release the GPU already processed may only wait for the host GPU to write it (accurate
    // GPU mode): work after this acquire runs after the work before that release on the host.
    if (const auto device = dma_pusher.memory_manager.GpuToCpuAddress(pending_acquire->address)) {
        if (const auto pending = dma_pusher.rasterizer->PendingSemaphoreRelease(*device);
            pending && pending_acquire->Matches(*pending)) {
            return true;
        }
    }
    if (!pending_acquire->reported &&
        std::chrono::steady_clock::now() - pending_acquire->since > std::chrono::seconds{2}) {
        pending_acquire->reported = true;
        const auto device = dma_pusher.memory_manager.GpuToCpuAddress(pending_acquire->address);
        LOG_WARNING(HW_GPU, "Channel {} waits on semaphore {:#x} (op {}, {:#x}, now {:#x}) for 2 s; "
                    "device {:#x}, buffer cache holds GPU data: {}, words {:08x} {:08x} {:08x} {:08x}",
                    dma_pusher.channel_state.bind_id, pending_acquire->address,
                    pending_acquire->operation, pending_acquire->value, current, device.value_or(0),
                    device && dma_pusher.rasterizer->MustFlushRegion(*device, 16, VideoCommon::CacheType::All),
                    dma_pusher.memory_manager.Read<u32>(pending_acquire->address & ~GPUVAddr{0xf}),
                    dma_pusher.memory_manager.Read<u32>((pending_acquire->address & ~GPUVAddr{0xf}) + 4),
                    dma_pusher.memory_manager.Read<u32>((pending_acquire->address & ~GPUVAddr{0xf}) + 8),
                    dma_pusher.memory_manager.Read<u32>((pending_acquire->address & ~GPUVAddr{0xf}) + 12));
    }
    return false;
}

bool Puller::ResumeAcquire(DmaPusher& dma_pusher) {
    if (!CanResumeAcquire(dma_pusher)) {
        return false;
    }
    pending_acquire.reset();
    Nx2SemaphoreWaiters::Get().Remove(this);
    return true;
}

void Puller::ProcessBindMethod(DmaPusher& dma_pusher, const MethodCall& method_call) {
    LOG_DEBUG(HW_GPU, "Binding subchannel {} to engine {:#x}", method_call.subchannel, method_call.argument);
    u32 engine = method_call.argument;
    if ((engine & ~Gf100BindClassMask) != 0 && (engine & ~Gf100BindValidMask) == 0) {
        engine &= Gf100BindClassMask;
    }
    // Switch 2 binds Ampere classes; run them on the Maxwell engines (same method layout for
    // most state). Class 0 unbinds the subchannel.
    switch (engine & 0xFFFF) {
    case 0xC797: // AMPERE_B
        engine = static_cast<u32>(EngineID::MAXWELL_B);
        break;
    case 0xC7C0: // AMPERE_COMPUTE_B
        engine = static_cast<u32>(EngineID::KEPLER_COMPUTE_B);
        break;
    case 0xC7B5: // AMPERE_DMA_COPY_B
        engine = static_cast<u32>(EngineID::MAXWELL_DMA_COPY_A);
        break;
    case 0x0:
        if (g_nx2_ampere) {
            LOG_DEBUG(HW_GPU, "Switch 2 unbinds subchannel {}", method_call.subchannel);
            return;
        }
        break;
    default:
        break;
    }

    const auto engine_id = static_cast<EngineID>(engine);
    bound_engines[method_call.subchannel] = engine_id;
    switch (engine_id) {
    case EngineID::FERMI_TWOD_A:
        dma_pusher.BindSubchannel(&dma_pusher.channel_state.payload->fermi_2d, method_call.subchannel, EngineTypes::Fermi2D);
        break;
    case EngineID::MAXWELL_B:
        dma_pusher.BindSubchannel(&dma_pusher.channel_state.payload->maxwell_3d, method_call.subchannel, EngineTypes::Maxwell3D);
        break;
    case EngineID::KEPLER_COMPUTE_B:
        dma_pusher.BindSubchannel(&dma_pusher.channel_state.payload->kepler_compute, method_call.subchannel, EngineTypes::KeplerCompute);
        break;
    case EngineID::MAXWELL_DMA_COPY_A:
        dma_pusher.BindSubchannel(&dma_pusher.channel_state.payload->maxwell_dma, method_call.subchannel, EngineTypes::MaxwellDMA);
        break;
    case EngineID::KEPLER_INLINE_TO_MEMORY_B:
        dma_pusher.BindSubchannel(&dma_pusher.channel_state.payload->kepler_memory, method_call.subchannel, EngineTypes::KeplerMemory);
        break;
    case EngineID::NV01_TIMER:
        dma_pusher.BindSubchannel(&dma_pusher.channel_state.payload->nv01_timer, method_call.subchannel, EngineTypes::Nv01Timer);
        break;
    default:
        UNIMPLEMENTED_MSG("Unimplemented engine {:04X}", engine_id);
        break;
    }
}

void Puller::ProcessFenceActionMethod(DmaPusher& dma_pusher) {
    switch (regs.fence_action.op) {
    case Puller::FenceOperation::Acquire:
        // UNIMPLEMENTED_MSG("Channel Scheduling pending.");
        // WaitFence(regs.fence_action.syncpoint_id, regs.fence_value);
        OnBack([rasterizer = dma_pusher.rasterizer] { rasterizer->ReleaseFences(); });
        break;
    case Puller::FenceOperation::Increment:
        OnBack([rasterizer = dma_pusher.rasterizer, id = static_cast<u32>(regs.fence_action.syncpoint_id.Value())] {
            rasterizer->SignalSyncPoint(id);
        });
        break;
    default:
        UNIMPLEMENTED_MSG("Unimplemented operation {}", regs.fence_action.op.Value());
        break;
    }
}

void Puller::ProcessSemaphoreTriggerMethod(DmaPusher& dma_pusher) {
    const auto semaphoreOperationMask = 0xF;
    const auto op = GpuSemaphoreOperation(regs.semaphore_trigger & semaphoreOperationMask);
    // EDEN_NX2_SEM_WATCH=<gpu address>: log every release/acquire on the 16 bytes there.
    static const GPUVAddr watch = [] {
        const char* value = std::getenv("EDEN_NX2_SEM_WATCH");
        return value ? GPUVAddr{std::strtoull(value, nullptr, 16)} : GPUVAddr{};
    }();
    if (watch != 0 && (regs.semaphore_address.SemaphoreAddress() & ~GPUVAddr{0xf}) == watch) {
        LOG_INFO(HW_GPU, "Semaphore watch: channel {} as {} device {:#x} op {} {:#x} value {:#x} (now {:#x})",
                 dma_pusher.channel_state.bind_id, dma_pusher.memory_manager.GetID(),
                 dma_pusher.memory_manager.GpuToCpuAddress(regs.semaphore_address.SemaphoreAddress()).value_or(0),
                 static_cast<u32>(op),
                 regs.semaphore_address.SemaphoreAddress(), regs.semaphore_sequence,
                 dma_pusher.memory_manager.Read<u32>(regs.semaphore_address.SemaphoreAddress()));
    }
    if (op == GpuSemaphoreOperation::WriteLong) {
        const GPUVAddr sequence_address{regs.semaphore_address.SemaphoreAddress()};
        const u32 payload = regs.semaphore_sequence;
        // RELEASE_SIZE (bit 24) set means a 4-byte release without the timestamp; writing 16
        // bytes there clobbers the words next to it (Switch 2 packs semaphores tightly).
        const auto properties = g_nx2_ampere && (regs.semaphore_trigger & (1U << 24)) != 0
                                    ? VideoCommon::QueryPropertiesFlags::IsAFence
                                    : VideoCommon::QueryPropertiesFlags::HasTimeout;
        OnBack([rasterizer = dma_pusher.rasterizer, sequence_address, properties, payload] {
            rasterizer->Query(sequence_address, VideoCommon::QueryType::Payload, properties, payload, 0);
        });
        NoteRelease(dma_pusher, sequence_address, payload);
        return;
    }
    BreakFastDrawAtAcquire();
    if (g_nx2_ampere) {
        // Switch 2 waits on semaphores the CPU (or another channel) releases, e.g. once it has
        // written the commands this channel runs next: suspend the channel until the value is
        // met instead of reading ahead (approach from changes.patch).
        PendingAcquire acquire{
            .address = regs.semaphore_address.SemaphoreAddress(),
            .value = regs.semaphore_sequence,
            .operation = static_cast<u32>(op),
            .since = {},
            .reported = false,
        };
        if (op != GpuSemaphoreOperation::AcquireEqual && op != GpuSemaphoreOperation::AcquireGequal &&
            op != GpuSemaphoreOperation::AcquireMask) {
            LOG_ERROR(HW_GPU, "Invalid semaphore operation {}", static_cast<u32>(op));
            return;
        }
        VideoCommon::Nx2Profile::Add(VideoCommon::Nx2Profile::Counter::AcquireChecks, 1);
        // Where acquires end (logged per 4,000): met by the guest's word, met once the back was
        // drained (a release was queued there), or left pending for the GPU.
        struct AcquireStats {
            u64 checks{}, raw{}, queued{}, drained_waits{}, drained_met{}, pending{};
        };
        static AcquireStats acquire_stats;
        ++acquire_stats.checks;
        if (AcquireChecksRawWordFirst() &&
            acquire.Matches(dma_pusher.memory_manager.Read<u32>(acquire.address))) {
            ++acquire_stats.raw;
            return;
        }
        // Met by a release the front sent and the back has not run yet (or, for a QMD's, once
        // the back ran up to it): no full drain.
        if (MetByPendingRelease(dma_pusher, acquire.address,
                                [&acquire](u32 value) { return acquire.Matches(value); },
                                op == GpuSemaphoreOperation::AcquireGequal) ||
            MetAfterPendingRelease(dma_pusher, acquire.address,
                                   [&acquire](u32 value) { return acquire.Matches(value); })) {
            ++acquire_stats.queued;
            return;
        }
        {
            auto& split = VideoCommon::GpuSplit::Get();
            if (split.Active() && split.ConsumedPosition() < split.WritePosition()) {
                ++acquire_stats.drained_waits;
            }
        }
        DrainBackToRelease(acquire.address);
        if (acquire_stats.checks % 4000 == 0) {
            LOG_INFO(HW_GPU, "Semaphore acquires: {} checked, {} met by the guest word, {} by a queued "
                     "release, {} waited for the back, {} met after it, {} left pending for the GPU",
                     acquire_stats.checks, acquire_stats.raw, acquire_stats.queued, acquire_stats.drained_waits,
                     acquire_stats.drained_met, acquire_stats.pending);
        }
        if (acquire.Matches(ReadSemaphoreWord(dma_pusher, acquire.address))) {
            ++acquire_stats.drained_met;
            return;
        }
        ++acquire_stats.pending;
        // The clock is only for the delayed-wait warning. Already-satisfied
        // acquires must not pay for a host clock query on every GPU command.
        acquire.since = std::chrono::steady_clock::now();
        // Registered before the fences run, so a release among them that meets the value counts
        // even if a later one overwrites it.
        auto& waiters = Nx2SemaphoreWaiters::Get();
        if (const auto device = dma_pusher.memory_manager.GpuToCpuAddress(acquire.address)) {
            waiters.Add(this, *device, acquire.value, acquire.operation);
        }
        dma_pusher.rasterizer->ReleaseFences();
        if (!waiters.Latched(this) && !acquire.Matches(ReadSemaphoreWord(dma_pusher, acquire.address))) {
            pending_acquire = acquire;
            VideoCommon::Nx2Profile::Add(VideoCommon::Nx2Profile::Counter::AcquireWaits, 1);
        } else {
            waiters.Remove(this);
        }
    } else {
        DrainBack();
        do {
            u32 word = dma_pusher.memory_manager.Read<u32>(regs.semaphore_address.SemaphoreAddress());
            regs.acquire_source = true;
            regs.acquire_value = regs.semaphore_sequence;
            // A release the GPU already processed may only wait for the host GPU to write it
            // (accurate GPU mode). Work after this acquire runs after the work before that
            // release on the host anyway: no need to wait for the host GPU.
            if (const auto device = dma_pusher.memory_manager.GpuToCpuAddress(
                    regs.semaphore_address.SemaphoreAddress())) {
                if (const auto pending = dma_pusher.rasterizer->PendingSemaphoreRelease(*device)) {
                    const bool satisfies =
                        op == GpuSemaphoreOperation::AcquireEqual
                            ? *pending == regs.semaphore_sequence
                        : op == GpuSemaphoreOperation::AcquireGequal
                            ? *pending >= regs.semaphore_sequence
                            : false;
                    if (satisfies) {
                        word = *pending;
                    }
                }
            }
            if (op == GpuSemaphoreOperation::AcquireEqual) {
                regs.acquire_active = true;
                regs.acquire_mode = false;
                if (word != regs.acquire_value) {
                    dma_pusher.rasterizer->ReleaseFences();
                    continue;
                }
            } else if (op == GpuSemaphoreOperation::AcquireGequal) {
                regs.acquire_active = true;
                regs.acquire_mode = true;
                if (word < regs.acquire_value) {
                    dma_pusher.rasterizer->ReleaseFences();
                    continue;
                }
            } else if (op == GpuSemaphoreOperation::AcquireMask) {
                if (word && regs.semaphore_sequence == 0) {
                    dma_pusher.rasterizer->ReleaseFences();
                    continue;
                }
            } else {
                LOG_ERROR(HW_GPU, "Invalid semaphore operation");
            }
        } while (false);
    }
}

void Puller::ProcessSemaphoreRelease(DmaPusher& dma_pusher) {
    const GPUVAddr sequence_address{regs.semaphore_address.SemaphoreAddress()};
    const u32 payload = regs.semaphore_release;
    OnBack([rasterizer = dma_pusher.rasterizer, sequence_address, payload] {
        rasterizer->Query(sequence_address, VideoCommon::QueryType::Payload,
                          VideoCommon::QueryPropertiesFlags::IsAFence, payload, 0);
    });
    NoteRelease(dma_pusher, sequence_address, payload);
}

void Puller::ProcessSemaphoreAcquire(DmaPusher& dma_pusher) {
    BreakFastDrawAtAcquire();
    DrainBack();
    u32 word = dma_pusher.memory_manager.Read<u32>(regs.semaphore_address.SemaphoreAddress());
    const auto value = regs.semaphore_acquire;
    while (word != value) {
        regs.acquire_active = true;
        regs.acquire_value = value;
        dma_pusher.rasterizer->ReleaseFences();
        word = dma_pusher.memory_manager.Read<u32>(regs.semaphore_address.SemaphoreAddress());
        // TODO(kemathe73) figure out how to do the acquire_timeout
        regs.acquire_mode = false;
        regs.acquire_source = false;
    }
}

// Ampere SEM_EXECUTE (method 0x1B): operation in bits 2:0 on the semaphore at
// SEM_ADDR_HI:SEM_ADDR_LO (methods 0x18/0x17) with payload SEM_PAYLOAD_LO (0x19).
void Puller::ProcessSemaphoreExecute(DmaPusher& dma_pusher, u32 argument) {
    const GPUVAddr address = (GPUVAddr{regs.reg_array[0x18] & 0x1FFFFFF} << 32) |
                             (regs.reg_array[0x17] & ~3U);
    const u32 payload = regs.reg_array[0x19];
    const u32 operation = argument & 7;
    if (operation == 1) { // RELEASE
        OnBack([rasterizer = dma_pusher.rasterizer, address, payload] {
            rasterizer->Query(address, VideoCommon::QueryType::Payload,
                              VideoCommon::QueryPropertiesFlags::IsAFence, payload, 0);
        });
        NoteRelease(dma_pusher, address, payload);
        return;
    }
    BreakFastDrawAtAcquire();
    const auto met = [operation, payload](u32 word) {
        return operation == 0   ? word == payload
               : operation == 2 ? word >= payload
               : operation == 3 ? static_cast<s32>(word - payload) >= 0
               : operation == 4 ? (word & payload) != 0
               : operation == 5 ? (word & payload) == 0
                                : true;
    };
    if (MetByPendingRelease(dma_pusher, address, met, operation == 2 || operation == 3) ||
        MetAfterPendingRelease(dma_pusher, address, met)) {
        return;
    }
    // Acquires: check once after flushing pending fences; never block the GPU thread on them.
    DrainBack();
    dma_pusher.rasterizer->ReleaseFences();
    const u32 word = dma_pusher.memory_manager.Read<u32>(address);
    const bool ready = met(word);
    if (!ready) {
        static std::atomic<u32> reported{};
        if (reported.fetch_add(1) < 8) {
            LOG_WARNING(HW_GPU, "SEM_EXECUTE op {} at {:#x}: {:#x} vs {:#x} not met, continuing",
                        operation, address, word, payload);
        }
    }
}

/// Calls a GPU puller method.
void Puller::CallPullerMethod(DmaPusher& dma_pusher, const MethodCall& method_call) {
    static const bool nx2_trace = std::getenv("EDEN_NX2_PULLER_TRACE") != nullptr;
    if (nx2_trace) {
        LOG_INFO(HW_GPU, "nx2 puller sub={} method={:#x} arg={:#x}", method_call.subchannel,
                 method_call.method, method_call.argument);
    }
    regs.reg_array[method_call.method] = method_call.argument;
    const auto method = static_cast<BufferMethods>(method_call.method);

    switch (method) {
    case BufferMethods::BindObject: {
        ProcessBindMethod(dma_pusher, method_call);
        break;
    }
    case BufferMethods::Nop:
    case BufferMethods::SemaphoreAddressHigh:
    case BufferMethods::SemaphoreAddressLow:
    case BufferMethods::SemaphoreSequencePayload:
    case BufferMethods::SyncpointPayload:
    case BufferMethods::WrcacheFlush:
        break;
    case BufferMethods::RefCnt:
        OnBack([rasterizer = dma_pusher.rasterizer] { rasterizer->SignalReference(); });
        break;
    case BufferMethods::SyncpointOperation:
        ProcessFenceActionMethod(dma_pusher);
        break;
    case BufferMethods::WaitForIdle:
        OnBack([rasterizer = dma_pusher.rasterizer] { rasterizer->WaitForIdle(); });
        VideoCommon::GpuSplit::Get().NoteSync();
        break;
    case BufferMethods::SemaphoreOperation: {
        ProcessSemaphoreTriggerMethod(dma_pusher);
        break;
    }
    case BufferMethods::NonStallInterrupt: {
        LOG_ERROR(HW_GPU, "Special puller engine method NonStallInterrupt not implemented");
        break;
    }
    case BufferMethods::MemOpA: {
        LOG_TRACE(HW_GPU, "Memory Operation A");
        break;
    }
    case BufferMethods::MemOpB: {
        // Implement this better.
        OnBack([rasterizer = dma_pusher.rasterizer] { rasterizer->InvalidateGPUCache(); });
        break;
    }
    case BufferMethods::MemOpC:
    case BufferMethods::MemOpD: {
        LOG_TRACE(HW_GPU, "Memory Operation C,D");
        break;
    }
    case BufferMethods::SemaphoreAcquire: {
        // On Ampere host classes 0x17..0x1A are SEM_ADDR_LO/HI and SEM_PAYLOAD_LO/HI.
        if (!g_nx2_ampere) {
            ProcessSemaphoreAcquire(dma_pusher);
        }
        break;
    }
    case BufferMethods::SemaphoreRelease: {
        if (g_nx2_ampere) {
            ProcessSemaphoreExecute(dma_pusher, method_call.argument);
        } else {
            ProcessSemaphoreRelease(dma_pusher);
        }
        break;
    }
    case BufferMethods::Yield: {
        // TODO(Kmather73): Research and implement this method.
        LOG_ERROR(HW_GPU, "Special puller engine method Yield not implemented");
        break;
    }
    default:
        LOG_ERROR(HW_GPU, "Special puller engine method {:X} not implemented", method);
        if (static bool dumped = false; g_nx2_ampere && !dumped) {
            dumped = true;
            GpfifoCapture::Flush("unknown-host-method");
            dma_pusher.DumpCurrentEntry("unknown host method");
        }
        break;
    }
}

/// Calls a GPU engine method.
static bool Nx2MethodTrace() {
    static const bool trace = std::getenv("EDEN_NX2_METHOD_TRACE") != nullptr;
    return trace;
}

void Puller::CallEngineMethod(DmaPusher& dma_pusher, const MethodCall& method_call) {
    const EngineID engine = bound_engines[method_call.subchannel];
    if (Nx2MethodTrace()) {
        LOG_INFO(HW_GPU, "nx2 method sub={} engine={:04X} method={:#x} arg={:#x}",
                 method_call.subchannel, static_cast<u32>(engine), method_call.method,
                 method_call.argument);
    }
    switch (engine) {
    case EngineID::FERMI_TWOD_A:
        dma_pusher.channel_state.payload->fermi_2d.CallMethod(dma_pusher.system, method_call.method, method_call.argument, method_call.IsLastCall());
        break;
    case EngineID::MAXWELL_B:
        dma_pusher.channel_state.payload->maxwell_3d.CallMethod(dma_pusher.system, method_call.method, method_call.argument, method_call.IsLastCall());
        break;
    case EngineID::KEPLER_COMPUTE_B:
        dma_pusher.channel_state.payload->kepler_compute.CallMethod(dma_pusher.system, method_call.method, method_call.argument, method_call.IsLastCall());
        break;
    case EngineID::MAXWELL_DMA_COPY_A:
        dma_pusher.channel_state.payload->maxwell_dma.CallMethod(dma_pusher.system, method_call.method, method_call.argument, method_call.IsLastCall());
        break;
    case EngineID::KEPLER_INLINE_TO_MEMORY_B:
        dma_pusher.channel_state.payload->kepler_memory.CallMethod(dma_pusher.system, method_call.method, method_call.argument, method_call.IsLastCall());
        break;
    case EngineID::NV01_TIMER:
        dma_pusher.channel_state.payload->nv01_timer.CallMethod(dma_pusher.system, method_call.method, method_call.argument, method_call.IsLastCall());
        break;
    default:
        UNIMPLEMENTED_MSG("Unimplemented engine");
        break;
    }
}

/// Calls a GPU engine multivalue method.
void Puller::CallEngineMultiMethod(DmaPusher& dma_pusher, u32 method, u32 subchannel, const u32* base_start, u32 amount, u32 methods_pending) {
    const EngineID engine = bound_engines[subchannel];
    if (Nx2MethodTrace()) {
        LOG_INFO(HW_GPU, "nx2 multimethod sub={} engine={:04X} method={:#x} amount={} first={:#x}",
                 subchannel, static_cast<u32>(engine), method, amount, base_start[0]);
    }
    switch (engine) {
    case EngineID::FERMI_TWOD_A:
        dma_pusher.channel_state.payload->fermi_2d.CallMultiMethod(dma_pusher.system, method, base_start, amount, methods_pending);
        break;
    case EngineID::MAXWELL_B:
        dma_pusher.channel_state.payload->maxwell_3d.CallMultiMethod(dma_pusher.system, method, base_start, amount, methods_pending);
        break;
    case EngineID::KEPLER_COMPUTE_B:
        dma_pusher.channel_state.payload->kepler_compute.CallMultiMethod(dma_pusher.system, method, base_start, amount, methods_pending);
        break;
    case EngineID::MAXWELL_DMA_COPY_A:
        dma_pusher.channel_state.payload->maxwell_dma.CallMultiMethod(dma_pusher.system, method, base_start, amount, methods_pending);
        break;
    case EngineID::KEPLER_INLINE_TO_MEMORY_B:
        dma_pusher.channel_state.payload->kepler_memory.CallMultiMethod(dma_pusher.system, method, base_start, amount, methods_pending);
        break;
    case EngineID::NV01_TIMER:
        dma_pusher.channel_state.payload->nv01_timer.CallMultiMethod(dma_pusher.system, method, base_start, amount, methods_pending);
        break;
    default:
        UNIMPLEMENTED_MSG("Unimplemented engine");
        break;
    }
}

/// Calls a GPU method.
void Puller::CallMethod(DmaPusher& dma_pusher, const MethodCall& method_call) {
    LOG_TRACE(HW_GPU, "Processing method {:08X} on subchannel {}", method_call.method, method_call.subchannel);
    ASSERT(method_call.subchannel < bound_engines.size());

    if (ExecuteMethodOnEngine(dma_pusher, method_call.method)) {
        CallEngineMethod(dma_pusher, method_call);
    } else {
        CallPullerMethod(dma_pusher, method_call);
    }
}

/// Calls a GPU multivalue method.
void Puller::CallMultiMethod(DmaPusher& dma_pusher, u32 method, u32 subchannel, const u32* base_start, u32 amount, u32 methods_pending) {
    LOG_TRACE(HW_GPU, "Processing method {:08X} on subchannel {}", method, subchannel);
    ASSERT(subchannel < bound_engines.size());
    if (ExecuteMethodOnEngine(dma_pusher, method)) {
        CallEngineMultiMethod(dma_pusher, method, subchannel, base_start, amount, methods_pending);
    } else {
        for (u32 i = 0; i < amount; i++) {
            CallPullerMethod(dma_pusher, MethodCall{
                method,
                base_start[i],
                subchannel,
                methods_pending - i,
            });
        }
    }
}

/// Determines where the method should be executed.
[[nodiscard]] bool Puller::ExecuteMethodOnEngine(DmaPusher& dma_pusher, u32 method) {
    const auto buffer_method = BufferMethods(method);
    return buffer_method >= BufferMethods::NonPullerMethods;
}

} // namespace Tegra::Engines
