Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 13:50:59 2024
| Host         : eecs-digital-40 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 display_enigma/letter_letter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_enigma/letter_sprite/image_addr_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 3.940ns (49.595%)  route 4.004ns (50.405%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 11.465 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.480ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=157, routed)         1.575    -2.461    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=487, routed)         1.556    -2.480    display_enigma/clk_pixel
    SLICE_X9Y20          FDRE                                         r  display_enigma/letter_letter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456    -2.024 r  display_enigma/letter_letter_reg[0]/Q
                         net (fo=5, routed)           0.977    -1.046    display_enigma/letter_sprite/blue_out[7]_i_6[0]
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.152    -0.894 r  display_enigma/letter_sprite/g0_b3/O
                         net (fo=30, routed)          1.147     0.253    display_enigma/letter_sprite/out[3]
    SLICE_X12Y26         LUT5 (Prop_lut5_I2_O)        0.332     0.585 r  display_enigma/letter_sprite/image_addr3__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     0.585    display_enigma/letter_sprite/image_addr3__0_carry_i_6__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.228 r  display_enigma/letter_sprite/image_addr3__0_carry/O[3]
                         net (fo=1, routed)           0.432     1.660    display_enigma/letter_sprite/image_addr3__0_carry_n_4
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.307     1.967 r  display_enigma/letter_sprite/i___8_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     1.967    display_enigma/letter_sprite/i___8_carry__0_i_8__0_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.517 r  display_enigma/letter_sprite/i___8_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.517    display_enigma/letter_sprite/i___8_carry__0_i_1__0_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.851 r  display_enigma/letter_sprite/i___8_carry__1_i_1__0/O[1]
                         net (fo=2, routed)           0.705     3.555    display_enigma/letter_sprite/PCOUT[9]
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.303     3.858 r  display_enigma/letter_sprite/i___8_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.858    display_enigma/letter_sprite/i___8_carry__1_i_4__0_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  display_enigma/letter_sprite/image_addr2_inferred__0/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.417    display_enigma/letter_sprite/image_addr2_inferred__0/i___8_carry__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.730 r  display_enigma/letter_sprite/image_addr2_inferred__0/i___8_carry__2/O[3]
                         net (fo=1, routed)           0.734     5.465    display_enigma/letter_sprite/image_addr2_inferred__0/i___8_carry__2_n_4
    DSP48_X0Y9           DSP48E1                                      r  display_enigma/letter_sprite/image_addr_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=157, routed)         1.457    11.396    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=487, routed)         1.526    11.465    display_enigma/letter_sprite/clk_pixel
    DSP48_X0Y9           DSP48E1                                      r  display_enigma/letter_sprite/image_addr_reg/CLK
                         clock pessimism             -0.427    11.038    
                         clock uncertainty           -0.210    10.828    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.904     6.924    display_enigma/letter_sprite/image_addr_reg
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  1.459    




