// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "06/30/2013 00:18:22"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 us/ 1 ps

module pipeline (
	Clk,
	PC_in,
	PC_out,
	PCSrc,
	flash_ID,
	flash_EX,
	OperandA_ID,
	OperandB_ID,
	Rs_ID,
	Rt_ID,
	Rd_ID,
	Rd_EX,
	Rd_Mem,
	Immediate32_ID,
	MemDataSrc_ID,
	ALUSrcA_ID,
	ALUSrcB_ID,
	Jump_ID,
	ALUOp_ID,
	Rd_Write_Byte_en_Mem,
	MemWriteEn,
	RdWriteEn,
	IR_IF,
	Shifter_out,
	Rd_in,
	MemData_EX,
	Data_out,
	WBData_EX,
	ShiftAmount,
	Rs_EX_Forward,
	Rt_EX_Forward,
	Immediate32_IF,
	ALU_OpA,
	ALU_OpB,
	ALU_out,
	RegShift);
input 	Clk;
output 	[31:0] PC_in;
output 	[31:0] PC_out;
output 	[2:0] PCSrc;
output 	flash_ID;
output 	flash_EX;
output 	[31:0] OperandA_ID;
output 	[31:0] OperandB_ID;
output 	[4:0] Rs_ID;
output 	[4:0] Rt_ID;
output 	[4:0] Rd_ID;
output 	[4:0] Rd_EX;
output 	[4:0] Rd_Mem;
output 	[31:0] Immediate32_ID;
output 	[2:0] MemDataSrc_ID;
output 	ALUSrcA_ID;
output 	ALUSrcB_ID;
output 	Jump_ID;
output 	[3:0] ALUOp_ID;
output 	[3:0] Rd_Write_Byte_en_Mem;
output 	[3:0] MemWriteEn;
output 	[3:0] RdWriteEn;
output 	[31:0] IR_IF;
output 	[31:0] Shifter_out;
output 	[31:0] Rd_in;
output 	[31:0] MemData_EX;
output 	[31:0] Data_out;
output 	[31:0] WBData_EX;
output 	[4:0] ShiftAmount;
output 	[1:0] Rs_EX_Forward;
output 	[1:0] Rt_EX_Forward;
output 	[31:0] Immediate32_IF;
output 	[31:0] ALU_OpA;
output 	[31:0] ALU_OpB;
output 	[31:0] ALU_out;
output 	[31:0] RegShift;

// Design Ports Information
// PC_in[0]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[1]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[2]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[3]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[4]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[5]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[6]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[7]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[8]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[9]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[10]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[11]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[12]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[13]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[14]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[15]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[16]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[17]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[18]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[19]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[20]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[21]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[22]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[23]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[24]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[25]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[26]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[27]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[28]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[29]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[30]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_in[31]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[0]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[1]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[2]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[3]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[4]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[5]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[6]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[7]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[8]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[10]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[12]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[13]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[14]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[15]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[16]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[17]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[18]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[19]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[20]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[21]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[22]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[23]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[24]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[25]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[26]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[27]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[28]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[29]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[30]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_out[31]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCSrc[0]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCSrc[1]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCSrc[2]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// flash_ID	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// flash_EX	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[0]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[1]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[2]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[3]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[4]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[5]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[6]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[7]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[8]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[9]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[10]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[11]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[12]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[13]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[14]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[15]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[16]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[17]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[18]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[19]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[20]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[21]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[22]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[23]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[24]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[25]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[26]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[27]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[28]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[29]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[30]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandA_ID[31]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[1]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[2]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[3]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[4]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[5]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[7]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[8]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[9]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[10]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[11]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[12]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[13]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[14]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[15]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[16]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[17]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[18]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[19]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[20]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[21]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[22]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[23]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[24]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[25]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[26]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[27]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[28]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[29]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[30]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OperandB_ID[31]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rs_ID[0]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rs_ID[1]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rs_ID[2]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rs_ID[3]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rs_ID[4]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rt_ID[0]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rt_ID[1]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rt_ID[2]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rt_ID[3]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rt_ID[4]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_ID[0]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_ID[1]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_ID[2]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_ID[3]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_ID[4]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_EX[0]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_EX[1]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_EX[2]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_EX[3]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_EX[4]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_Mem[0]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_Mem[1]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_Mem[2]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_Mem[3]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_Mem[4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[0]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[2]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[3]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[4]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[5]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[6]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[7]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[8]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[9]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[10]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[12]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[13]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[14]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[15]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[16]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[17]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[18]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[19]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[20]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[21]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[22]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[23]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[24]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[25]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[26]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[27]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[28]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[29]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[30]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_ID[31]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemDataSrc_ID[0]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemDataSrc_ID[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemDataSrc_ID[2]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUSrcA_ID	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUSrcB_ID	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Jump_ID	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[0]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[1]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[2]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[3]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_Write_Byte_en_Mem[0]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_Write_Byte_en_Mem[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_Write_Byte_en_Mem[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_Write_Byte_en_Mem[3]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWriteEn[0]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWriteEn[1]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWriteEn[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWriteEn[3]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RdWriteEn[0]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RdWriteEn[1]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RdWriteEn[2]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RdWriteEn[3]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[0]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[1]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[2]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[3]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[4]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[6]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[7]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[8]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[9]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[10]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[11]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[12]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[13]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[14]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[15]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[16]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[17]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[18]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[19]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[20]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[21]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[22]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[23]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[24]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[25]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[26]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[28]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[29]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[30]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_IF[31]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[0]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[1]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[3]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[4]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[5]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[7]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[8]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[9]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[10]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[11]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[12]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[13]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[14]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[15]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[16]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[17]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[18]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[19]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[20]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[21]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[22]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[23]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[24]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[25]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[26]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[28]	=>  Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[29]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[30]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Shifter_out[31]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[0]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[1]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[2]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[3]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[4]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[5]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[6]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[7]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[8]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[9]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[10]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[11]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[12]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[13]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[14]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[15]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[16]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[17]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[18]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[19]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[20]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[21]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[22]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[23]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[24]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[25]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[26]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[27]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[28]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[29]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[30]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rd_in[31]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[0]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[1]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[2]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[4]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[5]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[6]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[8]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[9]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[10]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[11]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[12]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[13]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[14]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[15]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[16]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[17]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[18]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[19]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[20]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[21]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[22]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[23]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[24]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[25]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[26]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[27]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[28]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[29]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[30]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemData_EX[31]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[0]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[1]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[2]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[3]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[4]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[5]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[6]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[7]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[8]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[9]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[10]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[11]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[12]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[13]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[14]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[15]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[16]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[17]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[18]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[19]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[20]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[21]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[22]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[23]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[24]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[25]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[26]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[27]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[28]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[29]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[30]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Data_out[31]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[0]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[2]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[3]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[4]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[5]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[6]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[7]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[8]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[9]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[10]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[11]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[12]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[13]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[15]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[16]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[17]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[18]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[19]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[20]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[21]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[22]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[23]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[24]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[25]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[26]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[27]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[28]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[29]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[30]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WBData_EX[31]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ShiftAmount[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ShiftAmount[1]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ShiftAmount[2]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ShiftAmount[3]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ShiftAmount[4]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rs_EX_Forward[0]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rs_EX_Forward[1]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rt_EX_Forward[0]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Rt_EX_Forward[1]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[1]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[2]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[3]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[4]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[5]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[6]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[7]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[8]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[9]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[10]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[11]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[12]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[13]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[14]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[15]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[16]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[17]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[18]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[19]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[20]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[21]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[22]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[23]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[24]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[25]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[26]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[27]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[28]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[29]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[30]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Immediate32_IF[31]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[0]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[1]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[2]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[4]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[5]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[6]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[7]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[8]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[9]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[10]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[11]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[12]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[13]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[14]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[15]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[16]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[17]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[18]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[19]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[20]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[21]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[22]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[23]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[24]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[25]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[26]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[27]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[28]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[29]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[30]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpA[31]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[0]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[1]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[2]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[3]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[4]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[6]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[7]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[8]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[9]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[10]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[11]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[12]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[13]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[14]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[15]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[16]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[17]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[18]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[19]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[20]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[21]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[22]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[23]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[24]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[25]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[26]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[27]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[28]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[29]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[30]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OpB[31]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[0]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[1]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[2]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[3]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[4]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[5]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[6]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[7]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[8]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[9]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[10]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[11]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[12]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[13]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[15]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[16]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[17]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[18]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[19]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[20]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[21]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[22]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[23]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[24]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[25]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[26]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[27]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[28]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[29]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[30]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_out[31]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[0]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[1]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[2]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[3]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[4]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[5]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[6]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[7]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[8]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[9]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[10]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[11]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[12]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[13]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[14]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[15]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[16]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[17]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[18]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[19]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[20]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[21]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[22]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[23]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[24]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[25]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[26]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[27]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[28]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[29]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[30]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegShift[31]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pipeline_v.sdo");
// synopsys translate_on

wire \alu|adder|Add0~16_combout ;
wire \alu|adder|Add0~32_combout ;
wire \alu|adder|Add0~38_combout ;
wire \alu|adder|Add0~44_combout ;
wire \alu|adder|Add0~62_combout ;
wire \seg2|Branch_out~regout ;
wire \seg3|Branch_addr_out[3]~33_combout ;
wire \Seg1|PC_Add_out[3]~29_combout ;
wire \Seg1|PC_Add_out[4]~31_combout ;
wire \seg3|Branch_addr_out[7]~41_combout ;
wire \Seg1|PC_Add_out[7]~37_combout ;
wire \seg3|Branch_addr_out[8]~43_combout ;
wire \seg3|Branch_addr_out[9]~45_combout ;
wire \Seg1|PC_Add_out[9]~41_combout ;
wire \seg3|Branch_addr_out[10]~47_combout ;
wire \Seg1|PC_Add_out[10]~43_combout ;
wire \seg3|Branch_addr_out[13]~53_combout ;
wire \seg3|Branch_addr_out[14]~55_combout ;
wire \seg3|Branch_addr_out[19]~65_combout ;
wire \seg3|Branch_addr_out[20]~67_combout ;
wire \Seg1|PC_Add_out[21]~65_combout ;
wire \seg3|Branch_addr_out[24]~75_combout ;
wire \seg3|Branch_addr_out[25]~77_combout ;
wire \seg3|Branch_addr_out[26]~79_combout ;
wire \Seg1|PC_Add_out[27]~77_combout ;
wire \seg3|Branch_addr_out[28]~83_combout ;
wire \seg3|Branch_addr_out[29]~85_combout ;
wire \Seg1|PC_Add_out[30]~83_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a8 ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a5 ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a4 ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a13 ;
wire \Add2~12_combout ;
wire \Add2~15_combout ;
wire \Add2~18_combout ;
wire \Add2~48_combout ;
wire \Add2~54_combout ;
wire \Add2~57_combout ;
wire \Add2~60_combout ;
wire \Add2~85 ;
wire \Add2~87_combout ;
wire \seg3|Less_out~regout ;
wire \PC_selcet|Data[3]~62_combout ;
wire \PC_selcet|Data[7]~66_combout ;
wire \PC_selcet|Data[9]~68_combout ;
wire \PC_selcet|Data[10]~69_combout ;
wire \PC_selcet|Data[20]~79_combout ;
wire \hazard|LoadUse~0_combout ;
wire \hazard|LoadUse~1_combout ;
wire \hazard|LoadUse~2_combout ;
wire \controller|Selector17~5_combout ;
wire \controller|Decoder0~3_combout ;
wire \controller|Selector17~6_combout ;
wire \controller|WideOr14~0_combout ;
wire \controller|Selector17~7_combout ;
wire \controller|Selector17~8_combout ;
wire \controller|Selector17~9_combout ;
wire \controller|Selector17~10_combout ;
wire \controller|Selector17~11_combout ;
wire \controller|Selector17~12_combout ;
wire \hazard|LoadUse~3_combout ;
wire \controller|Selector18~0_combout ;
wire \instruct|ram~17_combout ;
wire \instruct|ram~27_combout ;
wire \instruct|ram~49_combout ;
wire \instruct|ram~50_combout ;
wire \instruct|ram~53_combout ;
wire \instruct|ram~54_combout ;
wire \instruct|ram~60_combout ;
wire \instruct|ram~61_combout ;
wire \instruct|ram~62_combout ;
wire \instruct|ram~67_combout ;
wire \instruct|ram~72_combout ;
wire \instruct|ram~95_combout ;
wire \instruct|ram~96_combout ;
wire \forward|Rt_EX_Forward[1]~1_combout ;
wire \forward|Rt_EX_Forward[1]~2_combout ;
wire \forward|Rt_EX_Forward[0]~3_combout ;
wire \forward|Rs_EX_Forward[1]~6_combout ;
wire \shifter|Mux2|Data[5]~15_combout ;
wire \shifter|Mux2|Data[5]~16_combout ;
wire \shifter|Mux2|Data[31]~58_combout ;
wire \shifter|Mux2|Data[31]~59_combout ;
wire \shifter|Mux3|Data[4]~34_combout ;
wire \shifter|Mux3|Data[31]~56_combout ;
wire \shifter|Mux4|Data[26]~32_combout ;
wire \shifter|Mux4|Data[27]~36_combout ;
wire \ALU_OpA~27_combout ;
wire \ALU_OpA~47_combout ;
wire \ALU_OpA~50_combout ;
wire \alu|comb~2_combout ;
wire \alu|comb~3_combout ;
wire \alu|comb~5_combout ;
wire \alu|comb~9_combout ;
wire \alu|comb~13_combout ;
wire \alu|comb~15_combout ;
wire \alu|comb~16_combout ;
wire \alu|comb~17_combout ;
wire \alu|comb~19_combout ;
wire \alu|comb~21_combout ;
wire \alu|comb~22_combout ;
wire \alu|comb~23_combout ;
wire \alu|comb~24_combout ;
wire \alu|comb~26_combout ;
wire \alu|comb~27_combout ;
wire \alu|comb~30_combout ;
wire \alu|Cmp[31]~0_combout ;
wire \ALU_OpA~73_combout ;
wire \ALU_OpA~76_combout ;
wire \alu|Judge|Num~22_combout ;
wire \alu|XorOut_Count[16]~4_combout ;
wire \alu|XorOut_Count[14]~6_combout ;
wire \alu|XorOut_Count[11]~7_combout ;
wire \alu|XorOut_Count[10]~8_combout ;
wire \alu|XorOut_Count[8]~9_combout ;
wire \alu|Judge|Num~38_combout ;
wire \alu|Judge|Num~42_combout ;
wire \alu|Judge|Num~44_combout ;
wire \alu|Judge|Num~52_combout ;
wire \alu|MUX|ALU_out~2_combout ;
wire \alu|WideNor0~1_combout ;
wire \alu|WideNor0~3_combout ;
wire \alu|WideNor0~8_combout ;
wire \alu|WideNor0~10_combout ;
wire \alu|WideNor0~15_combout ;
wire \alu|MUX|ALU_out[1]~13_combout ;
wire \alu|MUX|ALU_out[1]~14_combout ;
wire \alu|MUX|ALU_out[5]~30_combout ;
wire \alu|MUX|ALU_out[7]~39_combout ;
wire \alu|MUX|ALU_out[8]~47_combout ;
wire \alu|MUX|ALU_out[9]~51_combout ;
wire \alu|MUX|ALU_out[13]~69_combout ;
wire \alu|MUX|ALU_out[13]~70_combout ;
wire \alu|MUX|ALU_out[14]~71_combout ;
wire \alu|MUX|ALU_out[15]~75_combout ;
wire \alu|MUX|ALU_out[15]~76_combout ;
wire \alu|MUX|ALU_out[19]~91_combout ;
wire \alu|MUX|ALU_out[21]~99_combout ;
wire \alu|MUX|ALU_out[23]~107_combout ;
wire \alu|MUX|ALU_out[23]~108_combout ;
wire \alu|MUX|ALU_out[24]~111_combout ;
wire \alu|MUX|ALU_out[25]~115_combout ;
wire \alu|MUX|ALU_out[29]~131_combout ;
wire \regshift|mux8_1_2|out~5_combout ;
wire \condition_check|sl1|out~17_combout ;
wire \regshift|mux8_1_2|out~9_combout ;
wire \condition_check|sl1|out~25_combout ;
wire \regshift|mux8_1_2|out~35_combout ;
wire \condition_check|sl1|out~32_combout ;
wire \regshift|mux8_1_0|out[2]~12_combout ;
wire \regshift|mux8_1_0|out[3]~17_combout ;
wire \regshift|mux8_1_0|out[5]~27_combout ;
wire \regshift|mux8_1_0|out[6]~32_combout ;
wire \seg3|Condition_out~0_combout ;
wire \alu|adder|Equal0~3_combout ;
wire \alu|adder|Equal0~5_combout ;
wire \seg3|Less_out~0_combout ;
wire \forward|Rs_LoudUse_Forward~0_combout ;
wire \mipsregister|register~672_regout ;
wire \mipsregister|register~736_regout ;
wire \mipsregister|register~992_regout ;
wire \mipsregister|register~352_regout ;
wire \mipsregister|register~448_regout ;
wire \mipsregister|register~480_regout ;
wire \forward|Rt_LoudUse_Forward~0_combout ;
wire \mipsregister|register~673_regout ;
wire \mipsregister|register~801_regout ;
wire \mipsregister|register~545_regout ;
wire \mipsregister|register~1044_combout ;
wire \mipsregister|register~929_regout ;
wire \mipsregister|register~1045_combout ;
wire \mipsregister|register~993_regout ;
wire \mipsregister|register~225_regout ;
wire \mipsregister|register~289_regout ;
wire \mipsregister|register~97_regout ;
wire \mipsregister|register~417_regout ;
wire \mipsregister|register~930_regout ;
wire \mipsregister|register~770_regout ;
wire \mipsregister|register~866_regout ;
wire \mipsregister|register~738_regout ;
wire \mipsregister|register~610_regout ;
wire \mipsregister|register~1071_combout ;
wire \mipsregister|register~994_regout ;
wire \mipsregister|register~1072_combout ;
wire \mipsregister|register~322_regout ;
wire \mipsregister|register~34_regout ;
wire \mipsregister|register~2_regout ;
wire \mipsregister|register~1078_combout ;
wire \mipsregister|register~418_regout ;
wire \mipsregister|register~450_regout ;
wire \mipsregister|register~386_regout ;
wire \mipsregister|register~1081_combout ;
wire \mipsregister|register~482_regout ;
wire \mipsregister|register~1082_combout ;
wire \mipsregister|register~675_regout ;
wire \mipsregister|register~803_regout ;
wire \mipsregister|register~547_regout ;
wire \mipsregister|register~1084_combout ;
wire \mipsregister|register~931_regout ;
wire \mipsregister|register~1085_combout ;
wire \mipsregister|register~835_regout ;
wire \mipsregister|register~707_regout ;
wire \mipsregister|register~579_regout ;
wire \mipsregister|register~1086_combout ;
wire \mipsregister|register~963_regout ;
wire \mipsregister|register~1087_combout ;
wire \mipsregister|register~867_regout ;
wire \mipsregister|register~995_regout ;
wire \mipsregister|register~195_regout ;
wire \mipsregister|register~163_regout ;
wire \mipsregister|register~131_regout ;
wire \mipsregister|register~1094_combout ;
wire \mipsregister|register~227_regout ;
wire \mipsregister|register~1095_combout ;
wire \mipsregister|register~355_regout ;
wire \mipsregister|register~419_regout ;
wire \mipsregister|register~387_regout ;
wire \mipsregister|register~1101_combout ;
wire \mipsregister|register~708_regout ;
wire \mipsregister|register~836_regout ;
wire \mipsregister|register~580_regout ;
wire \mipsregister|register~1104_combout ;
wire \mipsregister|register~964_regout ;
wire \mipsregister|register~1105_combout ;
wire \mipsregister|register~676_regout ;
wire \mipsregister|register~292_regout ;
wire \mipsregister|register~260_regout ;
wire \mipsregister|register~1114_combout ;
wire \mipsregister|register~196_regout ;
wire \mipsregister|register~228_regout ;
wire \mipsregister|register~36_regout ;
wire \mipsregister|register~4_regout ;
wire \mipsregister|register~1118_combout ;
wire \mipsregister|register~805_regout ;
wire \mipsregister|register~837_regout ;
wire \mipsregister|register~709_regout ;
wire \mipsregister|register~581_regout ;
wire \mipsregister|register~1126_combout ;
wire \mipsregister|register~965_regout ;
wire \mipsregister|register~1127_combout ;
wire \mipsregister|register~773_regout ;
wire \mipsregister|register~645_regout ;
wire \mipsregister|register~517_regout ;
wire \mipsregister|register~1128_combout ;
wire \mipsregister|register~901_regout ;
wire \mipsregister|register~1129_combout ;
wire \mipsregister|register~1130_combout ;
wire \mipsregister|register~997_regout ;
wire \mipsregister|register~197_regout ;
wire \mipsregister|register~165_regout ;
wire \mipsregister|register~133_regout ;
wire \mipsregister|register~1134_combout ;
wire \mipsregister|register~229_regout ;
wire \mipsregister|register~1135_combout ;
wire \mipsregister|register~37_regout ;
wire \mipsregister|register~69_regout ;
wire \mipsregister|register~710_regout ;
wire \mipsregister|register~838_regout ;
wire \mipsregister|register~582_regout ;
wire \mipsregister|register~1144_combout ;
wire \mipsregister|register~966_regout ;
wire \mipsregister|register~1145_combout ;
wire \mipsregister|register~678_regout ;
wire \mipsregister|register~934_regout ;
wire \mipsregister|register~646_regout ;
wire \mipsregister|register~774_regout ;
wire \mipsregister|register~742_regout ;
wire \mipsregister|register~998_regout ;
wire \mipsregister|register~70_regout ;
wire \mipsregister|register~422_regout ;
wire \mipsregister|register~454_regout ;
wire \mipsregister|register~390_regout ;
wire \mipsregister|register~1161_combout ;
wire \mipsregister|register~486_regout ;
wire \mipsregister|register~1162_combout ;
wire \mipsregister|register~679_regout ;
wire \mipsregister|register~807_regout ;
wire \mipsregister|register~839_regout ;
wire \mipsregister|register~711_regout ;
wire \mipsregister|register~583_regout ;
wire \mipsregister|register~1166_combout ;
wire \mipsregister|register~967_regout ;
wire \mipsregister|register~1167_combout ;
wire \mipsregister|register~647_regout ;
wire \mipsregister|register~519_regout ;
wire \mipsregister|register~1168_combout ;
wire \mipsregister|register~999_regout ;
wire \mipsregister|register~199_regout ;
wire \mipsregister|register~167_regout ;
wire \mipsregister|register~135_regout ;
wire \mipsregister|register~1174_combout ;
wire \mipsregister|register~231_regout ;
wire \mipsregister|register~1175_combout ;
wire \mipsregister|register~39_regout ;
wire \mipsregister|register~71_regout ;
wire \mipsregister|register~423_regout ;
wire \mipsregister|register~648_regout ;
wire \mipsregister|register~776_regout ;
wire \mipsregister|register~744_regout ;
wire \mipsregister|register~616_regout ;
wire \mipsregister|register~1191_combout ;
wire \mipsregister|register~328_regout ;
wire \mipsregister|register~168_regout ;
wire \mipsregister|register~200_regout ;
wire \mipsregister|register~40_regout ;
wire \mipsregister|register~104_regout ;
wire \mipsregister|register~424_regout ;
wire \mipsregister|register~456_regout ;
wire \mipsregister|register~392_regout ;
wire \mipsregister|register~1201_combout ;
wire \mipsregister|register~488_regout ;
wire \mipsregister|register~1202_combout ;
wire \mipsregister|register~873_regout ;
wire \mipsregister|register~1001_regout ;
wire \mipsregister|register~201_regout ;
wire \mipsregister|register~297_regout ;
wire \mipsregister|register~73_regout ;
wire \mipsregister|register~9_regout ;
wire \mipsregister|register~1218_combout ;
wire \mipsregister|register~714_regout ;
wire \mipsregister|register~842_regout ;
wire \mipsregister|register~586_regout ;
wire \mipsregister|register~1224_combout ;
wire \mipsregister|register~970_regout ;
wire \mipsregister|register~1225_combout ;
wire \mipsregister|register~810_regout ;
wire \mipsregister|register~682_regout ;
wire \mipsregister|register~554_regout ;
wire \mipsregister|register~1226_combout ;
wire \mipsregister|register~938_regout ;
wire \mipsregister|register~1227_combout ;
wire \mipsregister|register~1002_regout ;
wire \mipsregister|register~202_regout ;
wire \mipsregister|register~426_regout ;
wire \mipsregister|register~458_regout ;
wire \mipsregister|register~394_regout ;
wire \mipsregister|register~1241_combout ;
wire \mipsregister|register~490_regout ;
wire \mipsregister|register~1242_combout ;
wire \mipsregister|register~683_regout ;
wire \mipsregister|register~811_regout ;
wire \mipsregister|register~555_regout ;
wire \mipsregister|register~1244_combout ;
wire \mipsregister|register~939_regout ;
wire \mipsregister|register~1245_combout ;
wire \mipsregister|register~715_regout ;
wire \mipsregister|register~587_regout ;
wire \mipsregister|register~1246_combout ;
wire \mipsregister|register~779_regout ;
wire \mipsregister|register~651_regout ;
wire \mipsregister|register~523_regout ;
wire \mipsregister|register~1248_combout ;
wire \mipsregister|register~907_regout ;
wire \mipsregister|register~1249_combout ;
wire \mipsregister|register~875_regout ;
wire \mipsregister|register~619_regout ;
wire \mipsregister|register~1251_combout ;
wire \mipsregister|register~171_regout ;
wire \mipsregister|register~235_regout ;
wire \mipsregister|register~299_regout ;
wire \mipsregister|register~107_regout ;
wire \mipsregister|register~459_regout ;
wire \mipsregister|register~427_regout ;
wire \mipsregister|register~395_regout ;
wire \mipsregister|register~1261_combout ;
wire \mipsregister|register~491_regout ;
wire \mipsregister|register~1262_combout ;
wire \mipsregister|register~716_regout ;
wire \mipsregister|register~844_regout ;
wire \mipsregister|register~588_regout ;
wire \mipsregister|register~1264_combout ;
wire \mipsregister|register~972_regout ;
wire \mipsregister|register~1265_combout ;
wire \mipsregister|register~684_regout ;
wire \mipsregister|register~556_regout ;
wire \mipsregister|register~1266_combout ;
wire \mipsregister|register~780_regout ;
wire \mipsregister|register~524_regout ;
wire \mipsregister|register~1268_combout ;
wire \mipsregister|register~1004_regout ;
wire \mipsregister|register~300_regout ;
wire \mipsregister|register~364_regout ;
wire \mipsregister|register~172_regout ;
wire \mipsregister|register~204_regout ;
wire \mipsregister|register~140_regout ;
wire \mipsregister|register~1276_combout ;
wire \mipsregister|register~236_regout ;
wire \mipsregister|register~1277_combout ;
wire \mipsregister|register~44_regout ;
wire \mipsregister|register~12_regout ;
wire \mipsregister|register~1278_combout ;
wire \mipsregister|register~428_regout ;
wire \mipsregister|register~460_regout ;
wire \mipsregister|register~396_regout ;
wire \mipsregister|register~1281_combout ;
wire \mipsregister|register~492_regout ;
wire \mipsregister|register~1282_combout ;
wire \mipsregister|register~685_regout ;
wire \mipsregister|register~717_regout ;
wire \mipsregister|register~973_regout ;
wire \mipsregister|register~877_regout ;
wire \mipsregister|register~621_regout ;
wire \mipsregister|register~1291_combout ;
wire \mipsregister|register~173_regout ;
wire \mipsregister|register~237_regout ;
wire \mipsregister|register~365_regout ;
wire \mipsregister|register~45_regout ;
wire \mipsregister|register~397_regout ;
wire \mipsregister|register~814_regout ;
wire \mipsregister|register~654_regout ;
wire \mipsregister|register~782_regout ;
wire \mipsregister|register~526_regout ;
wire \mipsregister|register~1308_combout ;
wire \mipsregister|register~910_regout ;
wire \mipsregister|register~1309_combout ;
wire \mipsregister|register~750_regout ;
wire \mipsregister|register~622_regout ;
wire \mipsregister|register~1311_combout ;
wire \mipsregister|register~302_regout ;
wire \mipsregister|register~270_regout ;
wire \mipsregister|register~1314_combout ;
wire \mipsregister|register~174_regout ;
wire \mipsregister|register~110_regout ;
wire \mipsregister|register~719_regout ;
wire \mipsregister|register~975_regout ;
wire \mipsregister|register~751_regout ;
wire \mipsregister|register~879_regout ;
wire \mipsregister|register~623_regout ;
wire \mipsregister|register~1331_combout ;
wire \mipsregister|register~1007_regout ;
wire \mipsregister|register~1332_combout ;
wire \mipsregister|register~175_regout ;
wire \mipsregister|register~143_regout ;
wire \mipsregister|register~1334_combout ;
wire \mipsregister|register~335_regout ;
wire \mipsregister|register~111_regout ;
wire \mipsregister|register~463_regout ;
wire \mipsregister|register~431_regout ;
wire \mipsregister|register~399_regout ;
wire \mipsregister|register~1341_combout ;
wire \mipsregister|register~495_regout ;
wire \mipsregister|register~1342_combout ;
wire \mipsregister|register~720_regout ;
wire \mipsregister|register~848_regout ;
wire \mipsregister|register~592_regout ;
wire \mipsregister|register~1344_combout ;
wire \mipsregister|register~976_regout ;
wire \mipsregister|register~1345_combout ;
wire \mipsregister|register~688_regout ;
wire \mipsregister|register~560_regout ;
wire \mipsregister|register~1346_combout ;
wire \mipsregister|register~912_regout ;
wire \mipsregister|register~1008_regout ;
wire \mipsregister|register~304_regout ;
wire \mipsregister|register~176_regout ;
wire \mipsregister|register~432_regout ;
wire \mipsregister|register~464_regout ;
wire \mipsregister|register~400_regout ;
wire \mipsregister|register~1361_combout ;
wire \mipsregister|register~496_regout ;
wire \mipsregister|register~1362_combout ;
wire \mipsregister|register~689_regout ;
wire \mipsregister|register~721_regout ;
wire \mipsregister|register~977_regout ;
wire \mipsregister|register~785_regout ;
wire \mipsregister|register~657_regout ;
wire \mipsregister|register~529_regout ;
wire \mipsregister|register~1368_combout ;
wire \mipsregister|register~913_regout ;
wire \mipsregister|register~1369_combout ;
wire \mipsregister|register~753_regout ;
wire \mipsregister|register~881_regout ;
wire \mipsregister|register~625_regout ;
wire \mipsregister|register~1371_combout ;
wire \mipsregister|register~1009_regout ;
wire \mipsregister|register~1372_combout ;
wire \mipsregister|register~209_regout ;
wire \mipsregister|register~337_regout ;
wire \mipsregister|register~369_regout ;
wire \mipsregister|register~81_regout ;
wire \mipsregister|register~17_regout ;
wire \mipsregister|register~1378_combout ;
wire \mipsregister|register~433_regout ;
wire \mipsregister|register~401_regout ;
wire \mipsregister|register~1381_combout ;
wire \mipsregister|register~978_regout ;
wire \mipsregister|register~786_regout ;
wire \mipsregister|register~914_regout ;
wire \mipsregister|register~338_regout ;
wire \mipsregister|register~306_regout ;
wire \mipsregister|register~274_regout ;
wire \mipsregister|register~1394_combout ;
wire \mipsregister|register~370_regout ;
wire \mipsregister|register~1395_combout ;
wire \mipsregister|register~114_regout ;
wire \mipsregister|register~691_regout ;
wire \mipsregister|register~723_regout ;
wire \mipsregister|register~979_regout ;
wire \mipsregister|register~915_regout ;
wire \mipsregister|register~883_regout ;
wire \mipsregister|register~211_regout ;
wire \mipsregister|register~371_regout ;
wire \mipsregister|register~115_regout ;
wire \mipsregister|register~852_regout ;
wire \mipsregister|register~596_regout ;
wire \mipsregister|register~1424_combout ;
wire \mipsregister|register~1012_regout ;
wire \mipsregister|register~180_regout ;
wire \mipsregister|register~116_regout ;
wire \mipsregister|register~436_regout ;
wire \mipsregister|register~468_regout ;
wire \mipsregister|register~404_regout ;
wire \mipsregister|register~1441_combout ;
wire \mipsregister|register~500_regout ;
wire \mipsregister|register~1442_combout ;
wire \mipsregister|register~821_regout ;
wire \mipsregister|register~725_regout ;
wire \mipsregister|register~885_regout ;
wire \mipsregister|register~629_regout ;
wire \mipsregister|register~1451_combout ;
wire \mipsregister|register~213_regout ;
wire \mipsregister|register~181_regout ;
wire \mipsregister|register~309_regout ;
wire \mipsregister|register~469_regout ;
wire \mipsregister|register~437_regout ;
wire \mipsregister|register~405_regout ;
wire \mipsregister|register~1461_combout ;
wire \mipsregister|register~501_regout ;
wire \mipsregister|register~1462_combout ;
wire \mipsregister|register~726_regout ;
wire \mipsregister|register~854_regout ;
wire \mipsregister|register~598_regout ;
wire \mipsregister|register~1464_combout ;
wire \mipsregister|register~982_regout ;
wire \mipsregister|register~1465_combout ;
wire \mipsregister|register~822_regout ;
wire \mipsregister|register~790_regout ;
wire \mipsregister|register~534_regout ;
wire \mipsregister|register~1468_combout ;
wire \mipsregister|register~310_regout ;
wire \mipsregister|register~278_regout ;
wire \mipsregister|register~1474_combout ;
wire \mipsregister|register~182_regout ;
wire \mipsregister|register~118_regout ;
wire \mipsregister|register~438_regout ;
wire \mipsregister|register~470_regout ;
wire \mipsregister|register~406_regout ;
wire \mipsregister|register~1481_combout ;
wire \mipsregister|register~502_regout ;
wire \mipsregister|register~1482_combout ;
wire \mipsregister|register~951_regout ;
wire \mipsregister|register~727_regout ;
wire \mipsregister|register~919_regout ;
wire \mipsregister|register~311_regout ;
wire \mipsregister|register~343_regout ;
wire \mipsregister|register~279_regout ;
wire \mipsregister|register~1496_combout ;
wire \mipsregister|register~375_regout ;
wire \mipsregister|register~1497_combout ;
wire \mipsregister|register~55_regout ;
wire \mipsregister|register~87_regout ;
wire \mipsregister|register~23_regout ;
wire \mipsregister|register~1498_combout ;
wire \mipsregister|register~119_regout ;
wire \mipsregister|register~1499_combout ;
wire \mipsregister|register~1500_combout ;
wire \mipsregister|register~503_regout ;
wire \mipsregister|register~984_regout ;
wire \mipsregister|register~696_regout ;
wire \mipsregister|register~568_regout ;
wire \mipsregister|register~1506_combout ;
wire \mipsregister|register~792_regout ;
wire \mipsregister|register~760_regout ;
wire \mipsregister|register~632_regout ;
wire \mipsregister|register~1511_combout ;
wire \mipsregister|register~312_regout ;
wire \mipsregister|register~280_regout ;
wire \mipsregister|register~1514_combout ;
wire \mipsregister|register~184_regout ;
wire \mipsregister|register~120_regout ;
wire \mipsregister|register~472_regout ;
wire \mipsregister|register~408_regout ;
wire \mipsregister|register~1521_combout ;
wire \mipsregister|register~697_regout ;
wire \mipsregister|register~825_regout ;
wire \mipsregister|register~569_regout ;
wire \mipsregister|register~1524_combout ;
wire \mipsregister|register~953_regout ;
wire \mipsregister|register~1525_combout ;
wire \mipsregister|register~857_regout ;
wire \mipsregister|register~729_regout ;
wire \mipsregister|register~601_regout ;
wire \mipsregister|register~1526_combout ;
wire \mipsregister|register~985_regout ;
wire \mipsregister|register~1527_combout ;
wire \mipsregister|register~889_regout ;
wire \mipsregister|register~633_regout ;
wire \mipsregister|register~1531_combout ;
wire \mipsregister|register~377_regout ;
wire \mipsregister|register~57_regout ;
wire \mipsregister|register~858_regout ;
wire \mipsregister|register~986_regout ;
wire \mipsregister|register~666_regout ;
wire \mipsregister|register~890_regout ;
wire \mipsregister|register~762_regout ;
wire \mipsregister|register~634_regout ;
wire \mipsregister|register~1551_combout ;
wire \mipsregister|register~1018_regout ;
wire \mipsregister|register~1552_combout ;
wire \mipsregister|register~186_regout ;
wire \mipsregister|register~218_regout ;
wire \mipsregister|register~154_regout ;
wire \mipsregister|register~1556_combout ;
wire \mipsregister|register~250_regout ;
wire \mipsregister|register~1557_combout ;
wire \mipsregister|register~90_regout ;
wire \mipsregister|register~442_regout ;
wire \mipsregister|register~474_regout ;
wire \mipsregister|register~410_regout ;
wire \mipsregister|register~1561_combout ;
wire \mipsregister|register~506_regout ;
wire \mipsregister|register~1562_combout ;
wire \mipsregister|register~955_regout ;
wire \mipsregister|register~731_regout ;
wire \mipsregister|register~667_regout ;
wire \mipsregister|register~219_regout ;
wire \mipsregister|register~187_regout ;
wire \mipsregister|register~155_regout ;
wire \mipsregister|register~1574_combout ;
wire \mipsregister|register~251_regout ;
wire \mipsregister|register~1575_combout ;
wire \mipsregister|register~315_regout ;
wire \mipsregister|register~347_regout ;
wire \mipsregister|register~283_regout ;
wire \mipsregister|register~1576_combout ;
wire \mipsregister|register~379_regout ;
wire \mipsregister|register~1577_combout ;
wire \mipsregister|register~59_regout ;
wire \mipsregister|register~91_regout ;
wire \mipsregister|register~27_regout ;
wire \mipsregister|register~1578_combout ;
wire \mipsregister|register~123_regout ;
wire \mipsregister|register~1579_combout ;
wire \mipsregister|register~1580_combout ;
wire \mipsregister|register~475_regout ;
wire \mipsregister|register~443_regout ;
wire \mipsregister|register~411_regout ;
wire \mipsregister|register~1581_combout ;
wire \mipsregister|register~507_regout ;
wire \mipsregister|register~1582_combout ;
wire \mipsregister|register~1583_combout ;
wire \mipsregister|register~732_regout ;
wire \mipsregister|register~860_regout ;
wire \mipsregister|register~604_regout ;
wire \mipsregister|register~1584_combout ;
wire \mipsregister|register~988_regout ;
wire \mipsregister|register~1585_combout ;
wire \mipsregister|register~828_regout ;
wire \mipsregister|register~668_regout ;
wire \mipsregister|register~796_regout ;
wire \mipsregister|register~764_regout ;
wire \mipsregister|register~636_regout ;
wire \mipsregister|register~1591_combout ;
wire \mipsregister|register~380_regout ;
wire \mipsregister|register~188_regout ;
wire \mipsregister|register~220_regout ;
wire \mipsregister|register~156_regout ;
wire \mipsregister|register~1596_combout ;
wire \mipsregister|register~252_regout ;
wire \mipsregister|register~1597_combout ;
wire \mipsregister|register~444_regout ;
wire \mipsregister|register~476_regout ;
wire \mipsregister|register~412_regout ;
wire \mipsregister|register~1601_combout ;
wire \mipsregister|register~508_regout ;
wire \mipsregister|register~1602_combout ;
wire \mipsregister|register~701_regout ;
wire \mipsregister|register~829_regout ;
wire \mipsregister|register~573_regout ;
wire \mipsregister|register~1604_combout ;
wire \mipsregister|register~957_regout ;
wire \mipsregister|register~1605_combout ;
wire \mipsregister|register~733_regout ;
wire \mipsregister|register~605_regout ;
wire \mipsregister|register~1606_combout ;
wire \mipsregister|register~1021_regout ;
wire \mipsregister|register~221_regout ;
wire \mipsregister|register~349_regout ;
wire \mipsregister|register~61_regout ;
wire \mipsregister|register~93_regout ;
wire \mipsregister|register~29_regout ;
wire \mipsregister|register~1618_combout ;
wire \mipsregister|register~125_regout ;
wire \mipsregister|register~1619_combout ;
wire \mipsregister|register~702_regout ;
wire \mipsregister|register~670_regout ;
wire \mipsregister|register~798_regout ;
wire \mipsregister|register~542_regout ;
wire \mipsregister|register~1628_combout ;
wire \mipsregister|register~926_regout ;
wire \mipsregister|register~1629_combout ;
wire \mipsregister|register~1022_regout ;
wire \mipsregister|register~350_regout ;
wire \mipsregister|register~318_regout ;
wire \mipsregister|register~286_regout ;
wire \mipsregister|register~1634_combout ;
wire \mipsregister|register~382_regout ;
wire \mipsregister|register~1635_combout ;
wire \mipsregister|register~62_regout ;
wire \mipsregister|register~126_regout ;
wire \mipsregister|register~478_regout ;
wire \mipsregister|register~414_regout ;
wire \mipsregister|register~1641_combout ;
wire \mipsregister|register~703_regout ;
wire \mipsregister|register~831_regout ;
wire \mipsregister|register~575_regout ;
wire \mipsregister|register~1644_combout ;
wire \mipsregister|register~959_regout ;
wire \mipsregister|register~1645_combout ;
wire \mipsregister|register~863_regout ;
wire \mipsregister|register~735_regout ;
wire \mipsregister|register~607_regout ;
wire \mipsregister|register~1646_combout ;
wire \mipsregister|register~991_regout ;
wire \mipsregister|register~1647_combout ;
wire \mipsregister|register~799_regout ;
wire \mipsregister|register~671_regout ;
wire \mipsregister|register~543_regout ;
wire \mipsregister|register~1648_combout ;
wire \mipsregister|register~927_regout ;
wire \mipsregister|register~1649_combout ;
wire \mipsregister|register~1650_combout ;
wire \mipsregister|register~767_regout ;
wire \mipsregister|register~895_regout ;
wire \mipsregister|register~639_regout ;
wire \mipsregister|register~1651_combout ;
wire \mipsregister|register~1023_regout ;
wire \mipsregister|register~1652_combout ;
wire \mipsregister|register~1653_combout ;
wire \mipsregister|register~223_regout ;
wire \mipsregister|register~351_regout ;
wire \mipsregister|register~287_regout ;
wire \mipsregister|register~1656_combout ;
wire \controller|WideOr51~1_combout ;
wire \controller|WideOr10~0_combout ;
wire \controller|Selector42~3_combout ;
wire \controller|Selector42~4_combout ;
wire \seg3|Rd_Write_Byte_en_out~2_combout ;
wire \memshift|mux8_1_13|out[1]~1_combout ;
wire \memshift|mux8_1_11|out[2]~1_combout ;
wire \condition_check|sl1|out~44_combout ;
wire \seg2|RtRead_out~1_combout ;
wire \controller|Shift_Op~0_combout ;
wire \memshift|mux8_1_13|out[3]~8_combout ;
wire \memshift|mux8_1_13|out[3]~9_combout ;
wire \Add2~14_combout ;
wire \Add2~17_combout ;
wire \condition_check|sl1|out~57_combout ;
wire \memshift|mux8_1_12|out[0]~0_combout ;
wire \memshift|mux8_1_12|out[0]~1_combout ;
wire \memshift|mux8_1_12|out[2]~7_combout ;
wire \memshift|mux8_1_12|out[2]~8_combout ;
wire \memshift|mux8_1_12|out[2]~9_combout ;
wire \condition_check|sl1|out~60_combout ;
wire \condition_check|sl1|out~62_combout ;
wire \memshift|mux8_1_12|out[5]~16_combout ;
wire \condition_check|sl1|out~63_combout ;
wire \memshift|mux8_1_12|out[6]~19_combout ;
wire \memshift|mux8_1_12|out[6]~20_combout ;
wire \memshift|mux8_1_12|out[7]~22_combout ;
wire \memshift|mux8_1_12|out[7]~23_combout ;
wire \memshift|mux8_1_12|out[7]~24_combout ;
wire \memshift|mux8_1_11|out[2]~14_combout ;
wire \memshift|mux8_1_11|out[2]~15_combout ;
wire \memshift|mux8_1_11|out[2]~16_combout ;
wire \memshift|mux8_1_11|out[4]~20_combout ;
wire \memshift|mux8_1_11|out[5]~23_combout ;
wire \memshift|mux8_1_11|out[6]~26_combout ;
wire \memshift|mux8_1_11|out[6]~27_combout ;
wire \seg2|Shamt_out~2_combout ;
wire \memshift|mux8_1_10|out[3]~6_combout ;
wire \memshift|mux8_1_10|out[3]~7_combout ;
wire \memshift|mux8_1_10|out[5]~10_combout ;
wire \controller|Selector23~0_combout ;
wire \controller|Selector23~1_combout ;
wire \controller|Selector24~1_combout ;
wire \controller|Selector25~0_combout ;
wire \seg2|PC_Add_out~11_combout ;
wire \seg2|PC_Add_out~13_combout ;
wire \seg2|PC_Add_out~20_combout ;
wire \mipsregister|Mux22~0_combout ;
wire \mipsregister|Mux18~0_combout ;
wire \mipsregister|Mux17~0_combout ;
wire \mipsregister|register~1674_combout ;
wire \controller|Selector26~0_combout ;
wire \controller|Selector26~1_combout ;
wire \controller|Selector26~2_combout ;
wire \controller|Selector28~1_combout ;
wire \seg2|Rd_Write_Byte_en_out~2_combout ;
wire \controller|Selector17~29_combout ;
wire \mipsregister|register~1715_combout ;
wire \mipsregister|register~1720_combout ;
wire \mipsregister|register~1721_combout ;
wire \mipsregister|register~1725_combout ;
wire \mipsregister|register~1727_combout ;
wire \mipsregister|register~1728_combout ;
wire \mipsregister|register~1731_combout ;
wire \mipsregister|register~1732_combout ;
wire \mipsregister|register~1733_combout ;
wire \mipsregister|register~1734_combout ;
wire \mipsregister|register~1735_combout ;
wire \mipsregister|register~1737_combout ;
wire \mipsregister|register~1738_combout ;
wire \mipsregister|register~1739_combout ;
wire \mipsregister|register~1741_combout ;
wire \mipsregister|register~1744_combout ;
wire \mipsregister|register~1745_combout ;
wire \mipsregister|register~1747_combout ;
wire \mipsregister|register~1748_combout ;
wire \mipsregister|register~1751_combout ;
wire \mipsregister|register~1752_combout ;
wire \mipsregister|register~1753_combout ;
wire \mipsregister|register~1754_combout ;
wire \mipsregister|register~1757_combout ;
wire \mipsregister|register~1760_combout ;
wire \mipsregister|register~1762_combout ;
wire \mipsregister|register~1763_combout ;
wire \mipsregister|register~1764_combout ;
wire \mipsregister|register~1766_combout ;
wire \mipsregister|register~1769_combout ;
wire \mipsregister|register~1770_combout ;
wire \mipsregister|register~1775_combout ;
wire \mipsregister|register~1778_combout ;
wire \mipsregister|register~1779_combout ;
wire \mipsregister|register~1780_combout ;
wire \mipsregister|register~1781_combout ;
wire \mipsregister|register~1782_combout ;
wire \mipsregister|register~1783_combout ;
wire \mipsregister|register~1785_combout ;
wire \mipsregister|register~1786_combout ;
wire \mipsregister|register~1787_combout ;
wire \mipsregister|register~1788_combout ;
wire \mipsregister|register~1791_combout ;
wire \mipsregister|register~1792_combout ;
wire \mipsregister|register~1793_combout ;
wire \mipsregister|register~1795_combout ;
wire \mipsregister|register~1797_combout ;
wire \mipsregister|register~1798_combout ;
wire \mipsregister|register~1799_combout ;
wire \mipsregister|register~1800_combout ;
wire \mipsregister|register~1802_combout ;
wire \mipsregister|register~1803_combout ;
wire \mipsregister|register~1804_combout ;
wire \mipsregister|register~1806_combout ;
wire \mipsregister|register~1807_combout ;
wire \mipsregister|register~1808_combout ;
wire \mipsregister|register~1810_combout ;
wire \mipsregister|register~1811_combout ;
wire \mipsregister|register~1813_combout ;
wire \mipsregister|register~1815_combout ;
wire \mipsregister|register~1818_combout ;
wire \mipsregister|register~1821_combout ;
wire \mipsregister|register~1825_combout ;
wire \mipsregister|register~1828_combout ;
wire \mipsregister|register~1831_combout ;
wire \mipsregister|register~1833_combout ;
wire \mipsregister|register~1836_combout ;
wire \mipsregister|register~1838_combout ;
wire \mipsregister|register~1841_combout ;
wire \mipsregister|register~1843_combout ;
wire \mipsregister|register~1844_combout ;
wire \mipsregister|register~1846_combout ;
wire \mipsregister|register~1848_combout ;
wire \mipsregister|register~1849_combout ;
wire \mipsregister|register~1853_combout ;
wire \mipsregister|register~1854_combout ;
wire \mipsregister|register~1857_combout ;
wire \mipsregister|register~1858_combout ;
wire \mipsregister|register~1862_combout ;
wire \mipsregister|register~1863_combout ;
wire \mipsregister|register~1866_combout ;
wire \mipsregister|register~1867_combout ;
wire \mipsregister|register~1871_combout ;
wire \mipsregister|register~1872_combout ;
wire \mipsregister|register~1873_combout ;
wire \mipsregister|register~1875_combout ;
wire \mipsregister|register~1876_combout ;
wire \seg4|WBData_out[31]~feeder_combout ;
wire \mipsregister|register~480feeder_combout ;
wire \mipsregister|register~736feeder_combout ;
wire \mipsregister|register~352feeder_combout ;
wire \mipsregister|register~225feeder_combout ;
wire \mipsregister|register~930feeder_combout ;
wire \mipsregister|register~867feeder_combout ;
wire \mipsregister|register~836feeder_combout ;
wire \mipsregister|register~196feeder_combout ;
wire \mipsregister|register~197feeder_combout ;
wire \mipsregister|register~486feeder_combout ;
wire \mipsregister|register~934feeder_combout ;
wire \mipsregister|register~774feeder_combout ;
wire \mipsregister|register~838feeder_combout ;
wire \mipsregister|register~70feeder_combout ;
wire \mipsregister|register~679feeder_combout ;
wire \mipsregister|register~488feeder_combout ;
wire \mipsregister|register~104feeder_combout ;
wire \mipsregister|register~200feeder_combout ;
wire \mipsregister|register~297feeder_combout ;
wire \mipsregister|register~458feeder_combout ;
wire \mipsregister|register~490feeder_combout ;
wire \mipsregister|register~651feeder_combout ;
wire \mipsregister|register~907feeder_combout ;
wire \mipsregister|register~811feeder_combout ;
wire \mipsregister|register~492feeder_combout ;
wire \mipsregister|register~844feeder_combout ;
wire \mipsregister|register~300feeder_combout ;
wire \mipsregister|register~685feeder_combout ;
wire \mipsregister|register~237feeder_combout ;
wire \mipsregister|register~750feeder_combout ;
wire \mipsregister|register~111feeder_combout ;
wire \mipsregister|register~879feeder_combout ;
wire \mipsregister|register~848feeder_combout ;
wire \mipsregister|register~81feeder_combout ;
wire \mipsregister|register~211feeder_combout ;
wire \mipsregister|register~915feeder_combout ;
wire \mipsregister|register~468feeder_combout ;
wire \mipsregister|register~181feeder_combout ;
wire \mipsregister|register~854feeder_combout ;
wire \mipsregister|register~951feeder_combout ;
wire \mipsregister|register~919feeder_combout ;
wire \mipsregister|register~760feeder_combout ;
wire \mipsregister|register~889feeder_combout ;
wire \mipsregister|register~858feeder_combout ;
wire \mipsregister|register~90feeder_combout ;
wire \mipsregister|register~506feeder_combout ;
wire \mipsregister|register~955feeder_combout ;
wire \mipsregister|register~507feeder_combout ;
wire \mipsregister|register~187feeder_combout ;
wire \mipsregister|register~251feeder_combout ;
wire \mipsregister|register~508feeder_combout ;
wire \mipsregister|register~764feeder_combout ;
wire \mipsregister|register~476feeder_combout ;
wire \mipsregister|register~860feeder_combout ;
wire \mipsregister|register~829feeder_combout ;
wire \mipsregister|register~701feeder_combout ;
wire \mipsregister|register~126feeder_combout ;
wire \mipsregister|register~62feeder_combout ;
wire \mipsregister|register~831feeder_combout ;
wire \mipsregister|register~959feeder_combout ;
wire \seg3|Branch_out~0_combout ;
wire \seg3|Branch_out~regout ;
wire \seg3|Condition_out~1_combout ;
wire \Seg1|PC_Add_out[2]~87_combout ;
wire \seg2|PC_Add_out~5_combout ;
wire \seg3|Branch_addr_out[2]~31_combout ;
wire \PC_selcet|Data[2]~61_combout ;
wire \Seg1|PC_Add_out[6]~36 ;
wire \Seg1|PC_Add_out[7]~38 ;
wire \Seg1|PC_Add_out[8]~39_combout ;
wire \PC_selcet|Data[8]~67_combout ;
wire \instruct|ram~34_combout ;
wire \instruct|ram~35_combout ;
wire \seg2|Immediate32_out~6_combout ;
wire \PC_selcet|Data[8]~97_combout ;
wire \seg2|PC_Add_out~7_combout ;
wire \seg2|PC_Add_out~6_combout ;
wire \seg3|Branch_addr_out[2]~32 ;
wire \seg3|Branch_addr_out[3]~34 ;
wire \seg3|Branch_addr_out[4]~35_combout ;
wire \PC_selcet|Data[4]~63_combout ;
wire \PC_selcet|Data[4]~93_combout ;
wire \instruct|ram~36_combout ;
wire \instruct|ram~25_combout ;
wire \instruct|ram~26_combout ;
wire \instruct|ram~37_combout ;
wire \seg2|Immediate32_out~7_combout ;
wire \PC_selcet|Data[9]~98_combout ;
wire \pc|PC_out[9]~feeder_combout ;
wire \instruct|ram~24_combout ;
wire \instruct|ram~28_combout ;
wire \seg2|Immediate32_out~3_combout ;
wire \seg2|PC_Add_out~8_combout ;
wire \seg3|Branch_addr_out[4]~36 ;
wire \seg3|Branch_addr_out[5]~37_combout ;
wire \Seg1|PC_Add_out[3]~30 ;
wire \Seg1|PC_Add_out[4]~32 ;
wire \Seg1|PC_Add_out[5]~33_combout ;
wire \PC_selcet|Data[5]~64_combout ;
wire \PC_selcet|Data[5]~94_combout ;
wire \pc|PC_out[5]~feeder_combout ;
wire \Seg1|PC_Add_out[5]~34 ;
wire \Seg1|PC_Add_out[6]~35_combout ;
wire \instruct|ram~29_combout ;
wire \instruct|ram~30_combout ;
wire \seg2|Immediate32_out~4_combout ;
wire \seg3|Branch_addr_out[5]~38 ;
wire \seg3|Branch_addr_out[6]~39_combout ;
wire \PC_selcet|Data[6]~65_combout ;
wire \PC_selcet|Data[6]~95_combout ;
wire \pc|PC_out[6]~feeder_combout ;
wire \instruct|ram~18_combout ;
wire \instruct|ram~10_combout ;
wire \instruct|ram~14_combout ;
wire \instruct|ram~15_combout ;
wire \instruct|ram~16_combout ;
wire \instruct|ram~19_combout ;
wire \seg2|Immediate32_out~1_combout ;
wire \PC_selcet|Data[3]~92_combout ;
wire \pc|PC_out[3]~feeder_combout ;
wire \instruct|ram~100_combout ;
wire \instruct|ram~66_combout ;
wire \instruct|ram~101_combout ;
wire \instruct|ram~83_combout ;
wire \instruct|ram~38_combout ;
wire \instruct|ram~90_combout ;
wire \instruct|ram~92_combout ;
wire \instruct|ram~91_combout ;
wire \instruct|ram~93_combout ;
wire \instruct|ram~97_combout ;
wire \instruct|ram~98_combout ;
wire \controller|Decoder2~3_combout ;
wire \controller|Decoder2~4_combout ;
wire \instruct|ram~107_combout ;
wire \instruct|ram~108_combout ;
wire \instruct|ram~11_combout ;
wire \instruct|ram~12_combout ;
wire \instruct|ram~13_combout ;
wire \seg2|Immediate32_out~0_combout ;
wire \PC_selcet|Data[2]~91_combout ;
wire \pc|PC_out[2]~feeder_combout ;
wire \instruct|ram~73_combout ;
wire \instruct|ram~94_combout ;
wire \instruct|ram~99_combout ;
wire \controller|Decoder2~2_combout ;
wire \controller|Decoder2~7_combout ;
wire \seg2|Jump_out~regout ;
wire \seg2|Rt_out~2_combout ;
wire \instruct|ram~63_combout ;
wire \instruct|ram~64_combout ;
wire \instruct|ram~59_combout ;
wire \instruct|ram~65_combout ;
wire \seg2|Rt_out~3_combout ;
wire \hazard|LoadUse~5_combout ;
wire \instruct|ram~56_combout ;
wire \instruct|ram~57_combout ;
wire \instruct|ram~58_combout ;
wire \seg2|Rt_out~1_combout ;
wire \instruct|ram~52_combout ;
wire \instruct|ram~55_combout ;
wire \seg2|Rt_out~0_combout ;
wire \hazard|LoadUse~4_combout ;
wire \instruct|ram~68_combout ;
wire \hazard|LoadUse~6_combout ;
wire \controller|WideOr46~0_combout ;
wire \controller|WideOr46~1_combout ;
wire \seg2|MemWBSrc_out~regout ;
wire \instruct|ram~20_combout ;
wire \instruct|ram~21_combout ;
wire \instruct|ram~22_combout ;
wire \instruct|ram~23_combout ;
wire \controller|Selector17~30_combout ;
wire \instruct|ram~104_combout ;
wire \controller|Selector17~16_combout ;
wire \controller|Selector17~17_combout ;
wire \controller|Selector18~2_combout ;
wire \instruct|ram~106_combout ;
wire \controller|Selector17~15_combout ;
wire \controller|Selector18~1_combout ;
wire \controller|Selector18~3_combout ;
wire \hazard|LoadUse~7_combout ;
wire \hazard|ID_EX_flush~combout ;
wire \instruct|ram~31_combout ;
wire \instruct|ram~32_combout ;
wire \instruct|ram~33_combout ;
wire \seg2|Immediate32_out~5_combout ;
wire \PC_selcet|Data[7]~96_combout ;
wire \pc|PC_out[7]~feeder_combout ;
wire \instruct|ram~88_combout ;
wire \instruct|ram~105_combout ;
wire \instruct|ram~87_combout ;
wire \instruct|ram~89_combout ;
wire \controller|Selector40~1_combout ;
wire \controller|WideOr8~0_combout ;
wire \controller|Decoder2~6_combout ;
wire \controller|Selector40~0_combout ;
wire \controller|Selector40~2_combout ;
wire \controller|Selector21~0_combout ;
wire \controller|Selector41~5_combout ;
wire \controller|Selector17~21_combout ;
wire \controller|Selector41~2_combout ;
wire \controller|Selector41~3_combout ;
wire \controller|Selector41~4_combout ;
wire \controller|Selector39~2_combout ;
wire \controller|Selector39~0_combout ;
wire \controller|WideOr6~0_combout ;
wire \controller|Selector39~1_combout ;
wire \controller|Selector39~3_combout ;
wire \alu|MUX|ALU_out[5]~11_combout ;
wire \controller|Selector17~19_combout ;
wire \controller|Selector17~18_combout ;
wire \controller|Selector17~4_combout ;
wire \controller|Selector17~20_combout ;
wire \controller|Selector39~4_combout ;
wire \controller|WideOr1~0_combout ;
wire \controller|Selector17~22_combout ;
wire \seg2|ALUShiftSrc_out~0_combout ;
wire \controller|Selector17~13_combout ;
wire \controller|Selector17~14_combout ;
wire \seg2|ALUShiftSrc_out~regout ;
wire \controller|Decoder2~5_combout ;
wire \controller|Selector16~0_combout ;
wire \controller|Selector16~1_combout ;
wire \comb~4_combout ;
wire \seg2|Rd_out~3_combout ;
wire \controller|WideOr51~0_combout ;
wire \controller|WideOr60~0_combout ;
wire \controller|BranchSel~0_combout ;
wire \controller|BranchSel~1_combout ;
wire \seg2|BranchSel_out~regout ;
wire \seg3|Rd_out~3_combout ;
wire \forward|Rt_LoudUse_Forward~1_combout ;
wire \forward|Rt_LoudUse_Forward~2_combout ;
wire \controller|Selector17~28_combout ;
wire \controller|Selector28~2_combout ;
wire \controller|Selector28~0_combout ;
wire \controller|Selector28~3_combout ;
wire \seg3|PC_write_out~2_combout ;
wire \controller|Selector21~1_combout ;
wire \controller|Selector21~2_combout ;
wire \seg2|OverflowEn_out~regout ;
wire \seg3|OverflowEn_out~0_combout ;
wire \seg3|OverflowEn_out~regout ;
wire \controller|Selector27~0_combout ;
wire \controller|Selector27~1_combout ;
wire \seg3|PC_write_out~1_combout ;
wire \condition_check|RdWriteEn[0]~7_combout ;
wire \controller|Selector24~0_combout ;
wire \controller|Selector17~26_combout ;
wire \seg2|Rd_Write_Byte_en_out[1]~feeder_combout ;
wire \controller|Selector17~24_combout ;
wire \controller|Selector17~23_combout ;
wire \controller|Selector17~25_combout ;
wire \seg2|Rd_Write_Byte_en_out[0]~0_combout ;
wire \seg3|Rd_Write_Byte_en_out~1_combout ;
wire \alu|ALU_Con|ALU_ctr[1]~1_combout ;
wire \seg2|ALUSrcA_out~2_combout ;
wire \seg2|ALUSrcA_out~regout ;
wire \controller|WideOr39~0_combout ;
wire \seg2|MemDataSrc_out~0_combout ;
wire \seg3|Mem_Byte_Write_out~0_combout ;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \seg3|Rd_out~2_combout ;
wire \forward|Rt_EX_Forward[0]~4_combout ;
wire \seg2|RtRead_out~0_combout ;
wire \seg2|Rd_out~4_combout ;
wire \seg3|Rd_out~4_combout ;
wire \seg2|Rt_out~4_combout ;
wire \forward|Rt_EX_Forward[0]~5_combout ;
wire \condition_check|Equal0~0_combout ;
wire \seg3|MemWBSrc_out~0_combout ;
wire \seg3|MemWBSrc_out~regout ;
wire \condition_check|RdWriteEn[1]~5_combout ;
wire \controller|WideOr51~2_combout ;
wire \seg2|ALUSrcB_out~regout ;
wire \seg2|Immediate32_out~20_combout ;
wire \controller|Decoder0~2_combout ;
wire \controller|Selector46~0_combout ;
wire \controller|Decoder0~4_combout ;
wire \seg2|Shamt_out~3_combout ;
wire \instruct|ram~46_combout ;
wire \instruct|ram~69_combout ;
wire \instruct|ram~70_combout ;
wire \instruct|ram~71_combout ;
wire \seg2|Rs_out~0_combout ;
wire \instruct|ram~74_combout ;
wire \instruct|ram~75_combout ;
wire \instruct|ram~76_combout ;
wire \seg2|Rs_out~1_combout ;
wire \seg3|Rd_out~1_combout ;
wire \forward|Rs_EX_Forward[0]~0_combout ;
wire \seg3|WBData_out~28_combout ;
wire \Add2~1 ;
wire \Add2~4 ;
wire \Add2~6_combout ;
wire \seg2|MemDataSrc_out~1_combout ;
wire \Add2~8_combout ;
wire \controller|Selector46~1_combout ;
wire \instruct|ram~85_combout ;
wire \instruct|ram~86_combout ;
wire \seg2|Rs_out~4_combout ;
wire \forward|Rs_EX_Forward[0]~2_combout ;
wire \instruct|ram~77_combout ;
wire \instruct|ram~78_combout ;
wire \instruct|ram~79_combout ;
wire \instruct|ram~80_combout ;
wire \seg2|Rs_out~2_combout ;
wire \instruct|ram~81_combout ;
wire \instruct|ram~82_combout ;
wire \instruct|ram~84_combout ;
wire \seg2|Rs_out~3_combout ;
wire \forward|Rs_EX_Forward[0]~1_combout ;
wire \forward|Rs_EX_Forward[0]~3_combout ;
wire \mux4_one|Data[3]~6_combout ;
wire \controller|Decoder0~5_combout ;
wire \seg2|ShiftAmountSrc_out~regout ;
wire \Add2~3_combout ;
wire \comb~0_combout ;
wire \comb~3_combout ;
wire \seg2|Shamt_out~1_combout ;
wire \mux4_one|Data[2]~4_combout ;
wire \forward|Rs_EX_Forward[0]~8_combout ;
wire \hazard|LoadUse~7_wirecell_combout ;
wire \mipsregister|register~1665_combout ;
wire \seg4|MemData_out[14]~2_combout ;
wire \seg3|PC_write_out~0_combout ;
wire \memshift|mux8_1_12|out[1]~2_combout ;
wire \memshift|mux8_1_12|out[0]~3_combout ;
wire \forward|Rt_EX_Forward[1]~0_combout ;
wire \forward|Rt_EX_Forward[1]~7_combout ;
wire \mux4_two|Data[8]~14_combout ;
wire \mux4_two|Data[8]~15_combout ;
wire \Add2~20_combout ;
wire \shifter|comb~7_combout ;
wire \mux4_one|Data[1]~2_combout ;
wire \seg2|Shamt_out~0_combout ;
wire \forward|Rs_EX_Forward[1]~5_combout ;
wire \seg3|Rd_out~0_combout ;
wire \forward|Rs_EX_Forward[1]~4_combout ;
wire \forward|Rs_EX_Forward[1]~7_combout ;
wire \forward|Rs_EX_Forward[1]~9_combout ;
wire \memshift|mux8_1_13|out[1]~2_combout ;
wire \seg4|MemData_out[0]~0_combout ;
wire \regshift|Rt_out_shift_ctr~0_combout ;
wire \shifter|comb~2_combout ;
wire \mux4_one|Data[0]~0_combout ;
wire \ShiftAmount~0_combout ;
wire \shifter|comb~1_combout ;
wire \shifter|comb~4_combout ;
wire \alu|MUX|ALU_out[6]~33_combout ;
wire \~GND~combout ;
wire \seg2|Rd_Write_Byte_en_out[0]~feeder_combout ;
wire \seg2|Rd_Write_Byte_en_out~1_combout ;
wire \seg3|Rd_Write_Byte_en_out~0_combout ;
wire \condition_check|RdWriteEn[0]~6_combout ;
wire \condition_check|RdWriteEn[0]~8_combout ;
wire \forward|Equal3~1_combout ;
wire \condition_check|RdWriteEn[2]~11_combout ;
wire \condition_check|RdWriteEn[2]~10_combout ;
wire \condition_check|RdWriteEn[2]~16_combout ;
wire \condition_check|RdWriteEn[2]~12_combout ;
wire \mipsregister|Mux24~0_combout ;
wire \seg4|MemWBSrc_out~regout ;
wire \seg2|PC_Add_out~12_combout ;
wire \seg2|PC_Add_out~10_combout ;
wire \seg2|PC_Add_out~9_combout ;
wire \Add2~7 ;
wire \Add2~10 ;
wire \Add2~13 ;
wire \Add2~16 ;
wire \Add2~19 ;
wire \Add2~21_combout ;
wire \Add2~23_combout ;
wire \alu|MUX|ALU_out[10]~44_combout ;
wire \ALU_OpA~13_combout ;
wire \ALU_OpA~14_combout ;
wire \instruct|ram~43_combout ;
wire \instruct|ram~41_combout ;
wire \instruct|ram~42_combout ;
wire \instruct|ram~44_combout ;
wire \seg2|Immediate32_out~9_combout ;
wire \forward|Rs_LoudUse_Forward~1_combout ;
wire \forward|Rs_LoudUse_Forward~2_combout ;
wire \forward|Rs_LoudUse_Forward~combout ;
wire \seg2|OperandA_out~8_combout ;
wire \ALU_OpA~11_combout ;
wire \ALU_OpA~12_combout ;
wire \shifter|comb~8_combout ;
wire \mipsregister|register~1684_combout ;
wire \mipsregister|register~1685_combout ;
wire \mipsregister|register~769_regout ;
wire \mipsregister|register~1688_combout ;
wire \mipsregister|register~1689_combout ;
wire \mipsregister|register~897_regout ;
wire \mipsregister|register~1687_combout ;
wire \mipsregister|register~513_regout ;
wire \mipsregister|register~1682_combout ;
wire \mipsregister|register~1683_combout ;
wire \mipsregister|register~641_regout ;
wire \mipsregister|register~1048_combout ;
wire \mipsregister|register~1049_combout ;
wire \mipsregister|register~1719_combout ;
wire \mipsregister|register~1672_combout ;
wire \mipsregister|register~1673_combout ;
wire \mipsregister|register~961_regout ;
wire \mipsregister|register~1668_combout ;
wire \mipsregister|register~1669_combout ;
wire \mipsregister|register~833_regout ;
wire \mipsregister|register~705feeder_combout ;
wire \mipsregister|register~1666_combout ;
wire \mipsregister|register~1667_combout ;
wire \mipsregister|register~705_regout ;
wire \mipsregister|register~1670_combout ;
wire \mipsregister|register~1671_combout ;
wire \mipsregister|register~577_regout ;
wire \comb~1_combout ;
wire \mipsregister|register~1046_combout ;
wire \mipsregister|register~1047_combout ;
wire \mipsregister|register~1050_combout ;
wire \mipsregister|register~1694_combout ;
wire \mipsregister|register~1695_combout ;
wire \mipsregister|register~609_regout ;
wire \mipsregister|register~865feeder_combout ;
wire \mipsregister|register~1690_combout ;
wire \mipsregister|register~1691_combout ;
wire \mipsregister|register~865_regout ;
wire \mipsregister|register~1051_combout ;
wire \mipsregister|register~1692_combout ;
wire \mipsregister|register~1693_combout ;
wire \mipsregister|register~737_regout ;
wire \mipsregister|register~1052_combout ;
wire \mipsregister|register~1053_combout ;
wire \mipsregister|register~1664_combout ;
wire \mipsregister|register~1696_combout ;
wire \mipsregister|register~1713_combout ;
wire \mipsregister|register~481_regout ;
wire \mipsregister|register~1711_combout ;
wire \mipsregister|register~449_regout ;
wire \mipsregister|register~1712_combout ;
wire \mipsregister|register~385_regout ;
wire \comb~2_combout ;
wire \mipsregister|register~1061_combout ;
wire \mipsregister|register~1062_combout ;
wire \mipsregister|register~1703_combout ;
wire \mipsregister|register~193_regout ;
wire \mipsregister|register~161feeder_combout ;
wire \mipsregister|register~1676_combout ;
wire \mipsregister|register~1702_combout ;
wire \mipsregister|register~161_regout ;
wire \mipsregister|register~1704_combout ;
wire \mipsregister|register~129_regout ;
wire \mipsregister|register~1054_combout ;
wire \mipsregister|register~1055_combout ;
wire \mipsregister|register~1686_combout ;
wire \mipsregister|register~1708_combout ;
wire \mipsregister|register~1_regout ;
wire \mipsregister|register~1724_combout ;
wire \mipsregister|register~1706_combout ;
wire \mipsregister|register~65_regout ;
wire \mipsregister|register~1058_combout ;
wire \mipsregister|register~1678_combout ;
wire \mipsregister|register~1707_combout ;
wire \mipsregister|register~33_regout ;
wire \mipsregister|register~1059_combout ;
wire \mipsregister|register~1723_combout ;
wire \mipsregister|register~1701_combout ;
wire \mipsregister|register~353_regout ;
wire \mipsregister|register~1722_combout ;
wire \mipsregister|register~1698_combout ;
wire \mipsregister|register~321_regout ;
wire \mipsregister|register~1700_combout ;
wire \mipsregister|register~257_regout ;
wire \mipsregister|register~1056_combout ;
wire \mipsregister|register~1057_combout ;
wire \mipsregister|register~1060_combout ;
wire \mipsregister|register~1063_combout ;
wire \seg2|OperandB_out~2_combout ;
wire \seg2|OperandB_out~3_combout ;
wire \mux4_two|Data[1]~0_combout ;
wire \mux4_two|Data[1]~1_combout ;
wire \shifter|comb~0_combout ;
wire \shifter|Mux1|Data[2]~0_combout ;
wire \shifter|Mux1|Data[2]~1_combout ;
wire \mipsregister|register~384_regout ;
wire \mipsregister|register~1041_combout ;
wire \mipsregister|register~1680_combout ;
wire \mipsregister|register~1710_combout ;
wire \mipsregister|register~416_regout ;
wire \mipsregister|register~1042_combout ;
wire \mipsregister|register~256_regout ;
wire \mipsregister|register~288feeder_combout ;
wire \mipsregister|register~1699_combout ;
wire \mipsregister|register~288_regout ;
wire \mipsregister|register~1034_combout ;
wire \mipsregister|register~320_regout ;
wire \mipsregister|register~1035_combout ;
wire \mipsregister|register~1718_combout ;
wire \mipsregister|register~1709_combout ;
wire \mipsregister|register~96_regout ;
wire \mipsregister|register~64_regout ;
wire \mipsregister|register~1717_combout ;
wire \mipsregister|register~32_regout ;
wire \mipsregister|register~0_regout ;
wire \mipsregister|register~1038_combout ;
wire \mipsregister|register~1039_combout ;
wire \mipsregister|register~1716_combout ;
wire \mipsregister|register~160_regout ;
wire \mipsregister|register~1705_combout ;
wire \mipsregister|register~224_regout ;
wire \mipsregister|register~192_regout ;
wire \mipsregister|register~128_regout ;
wire \mipsregister|register~1036_combout ;
wire \mipsregister|register~1037_combout ;
wire \mipsregister|register~1040_combout ;
wire \mipsregister|register~1043_combout ;
wire \mipsregister|register~1714_combout ;
wire \mipsregister|register~960_regout ;
wire \mipsregister|register~704_regout ;
wire \mipsregister|register~832feeder_combout ;
wire \mipsregister|register~832_regout ;
wire \mipsregister|register~576_regout ;
wire \mipsregister|register~1024_combout ;
wire \mipsregister|register~1025_combout ;
wire \mipsregister|register~1681_combout ;
wire \mipsregister|register~928_regout ;
wire \mipsregister|register~1675_combout ;
wire \mipsregister|register~800_regout ;
wire \mipsregister|register~1679_combout ;
wire \mipsregister|register~544_regout ;
wire \mipsregister|register~1026_combout ;
wire \mipsregister|register~1027_combout ;
wire \mipsregister|register~640_regout ;
wire \mipsregister|register~896_regout ;
wire \mipsregister|register~768_regout ;
wire \mipsregister|register~512_regout ;
wire \mipsregister|register~1028_combout ;
wire \mipsregister|register~1029_combout ;
wire \mipsregister|register~1030_combout ;
wire \mipsregister|register~864_regout ;
wire \mipsregister|register~608_regout ;
wire \mipsregister|register~1031_combout ;
wire \mipsregister|register~1032_combout ;
wire \mipsregister|register~1033_combout ;
wire \seg2|OperandB_out~0_combout ;
wire \seg2|OperandB_out~1_combout ;
wire \mux4_two|Data[0]~62_combout ;
wire \mux4_two|Data[0]~63_combout ;
wire \shifter|Mux1|Data[0]~30_combout ;
wire \shifter|Mux2|Data[2]~44_combout ;
wire \seg3|WBData_out[5]~feeder_combout ;
wire \memshift|mux8_1_13|out[4]~0_combout ;
wire \regshift|mux8_1_1|out[4]~0_combout ;
wire \seg3|MemData_out~4_combout ;
wire \condition_check|sl1|out~37_combout ;
wire \regshift|mux8_1_1|out[4]~1_combout ;
wire \regshift|mux8_1_2|out[2]~12_combout ;
wire \seg2|PC_Add_out~30_combout ;
wire \PC_selcet|Data[26]~85_combout ;
wire \PC_selcet|Data[26]~115_combout ;
wire \pc|PC_out[26]~feeder_combout ;
wire \expansion|Immediate32[6]~6_combout ;
wire \expansion|Immediate32[20]~18_combout ;
wire \seg2|Immediate32_out~18_combout ;
wire \seg2|PC_Add_out~24_combout ;
wire \PC_selcet|Data[20]~109_combout ;
wire \pc|PC_out[20]~feeder_combout ;
wire \seg2|Immediate32_out~12_combout ;
wire \instruct|ram~39_combout ;
wire \instruct|ram~40_combout ;
wire \instruct|ram~102_combout ;
wire \seg2|Immediate32_out~8_combout ;
wire \PC_selcet|Data[10]~99_combout ;
wire \Seg1|PC_Add_out[8]~40 ;
wire \Seg1|PC_Add_out[9]~42 ;
wire \Seg1|PC_Add_out[10]~44 ;
wire \Seg1|PC_Add_out[11]~45_combout ;
wire \seg2|PC_Add_out~14_combout ;
wire \seg3|Branch_addr_out[6]~40 ;
wire \seg3|Branch_addr_out[7]~42 ;
wire \seg3|Branch_addr_out[8]~44 ;
wire \seg3|Branch_addr_out[9]~46 ;
wire \seg3|Branch_addr_out[10]~48 ;
wire \seg3|Branch_addr_out[11]~49_combout ;
wire \PC_selcet|Data[11]~70_combout ;
wire \PC_selcet|Data[11]~100_combout ;
wire \pc|PC_out[11]~feeder_combout ;
wire \Seg1|PC_Add_out[11]~46 ;
wire \Seg1|PC_Add_out[12]~47_combout ;
wire \seg2|PC_Add_out~15_combout ;
wire \seg3|Branch_addr_out[11]~50 ;
wire \seg3|Branch_addr_out[12]~51_combout ;
wire \PC_selcet|Data[12]~71_combout ;
wire \PC_selcet|Data[12]~101_combout ;
wire \Seg1|PC_Add_out[12]~48 ;
wire \Seg1|PC_Add_out[13]~50 ;
wire \Seg1|PC_Add_out[14]~51_combout ;
wire \PC_selcet|Data[14]~73_combout ;
wire \PC_selcet|Data[14]~103_combout ;
wire \Seg1|PC_Add_out[14]~52 ;
wire \Seg1|PC_Add_out[15]~53_combout ;
wire \seg2|PC_Add_out~18_combout ;
wire \seg2|PC_Add_out~17_combout ;
wire \seg2|PC_Add_out~16_combout ;
wire \seg3|Branch_addr_out[12]~52 ;
wire \seg3|Branch_addr_out[13]~54 ;
wire \seg3|Branch_addr_out[14]~56 ;
wire \seg3|Branch_addr_out[15]~57_combout ;
wire \PC_selcet|Data[15]~74_combout ;
wire \instruct|ram~51_combout ;
wire \seg2|Immediate32_out~13_combout ;
wire \PC_selcet|Data[15]~104_combout ;
wire \pc|PC_out[15]~feeder_combout ;
wire \Seg1|PC_Add_out[15]~54 ;
wire \Seg1|PC_Add_out[16]~55_combout ;
wire \seg3|Branch_addr_out[15]~58 ;
wire \seg3|Branch_addr_out[16]~59_combout ;
wire \PC_selcet|Data[16]~75_combout ;
wire \PC_selcet|Data[16]~105_combout ;
wire \Seg1|PC_Add_out[16]~56 ;
wire \Seg1|PC_Add_out[17]~57_combout ;
wire \seg3|Branch_addr_out[16]~60 ;
wire \seg3|Branch_addr_out[17]~61_combout ;
wire \PC_selcet|Data[17]~76_combout ;
wire \PC_selcet|Data[17]~106_combout ;
wire \Seg1|PC_Add_out[17]~58 ;
wire \Seg1|PC_Add_out[18]~60 ;
wire \Seg1|PC_Add_out[19]~62 ;
wire \Seg1|PC_Add_out[20]~63_combout ;
wire \seg2|PC_Add_out~23_combout ;
wire \seg2|Immediate32_out~15_combout ;
wire \expansion|Immediate32[16]~14_combout ;
wire \seg2|Immediate32_out~14_combout ;
wire \seg3|Branch_addr_out[17]~62 ;
wire \seg3|Branch_addr_out[18]~64 ;
wire \seg3|Branch_addr_out[19]~66 ;
wire \seg3|Branch_addr_out[20]~68 ;
wire \seg3|Branch_addr_out[21]~70 ;
wire \seg3|Branch_addr_out[22]~71_combout ;
wire \seg3|Branch_addr_out[21]~69_combout ;
wire \PC_selcet|Data[21]~80_combout ;
wire \PC_selcet|Data[21]~110_combout ;
wire \pc|PC_out[21]~feeder_combout ;
wire \Seg1|PC_Add_out[20]~64 ;
wire \Seg1|PC_Add_out[21]~66 ;
wire \Seg1|PC_Add_out[22]~67_combout ;
wire \PC_selcet|Data[22]~81_combout ;
wire \PC_selcet|Data[22]~111_combout ;
wire \Seg1|PC_Add_out[22]~68 ;
wire \Seg1|PC_Add_out[23]~69_combout ;
wire \expansion|Immediate32[21]~19_combout ;
wire \seg2|Immediate32_out~19_combout ;
wire \seg3|Branch_addr_out[22]~72 ;
wire \seg3|Branch_addr_out[23]~73_combout ;
wire \PC_selcet|Data[23]~82_combout ;
wire \PC_selcet|Data[23]~112_combout ;
wire \Seg1|PC_Add_out[23]~70 ;
wire \Seg1|PC_Add_out[24]~72 ;
wire \Seg1|PC_Add_out[25]~74 ;
wire \Seg1|PC_Add_out[26]~75_combout ;
wire \seg2|PC_Add_out~29_combout ;
wire \seg2|PC_Add_out~27_combout ;
wire \seg2|PC_Add_out~26_combout ;
wire \seg2|PC_Add_out~25_combout ;
wire \Seg1|PC_Add_out[19]~61_combout ;
wire \seg2|PC_Add_out~22_combout ;
wire \Seg1|PC_Add_out[18]~59_combout ;
wire \seg2|PC_Add_out~21_combout ;
wire \seg2|PC_Add_out~19_combout ;
wire \Add2~22 ;
wire \Add2~25 ;
wire \Add2~28 ;
wire \Add2~31 ;
wire \Add2~34 ;
wire \Add2~37 ;
wire \Add2~40 ;
wire \Add2~43 ;
wire \Add2~46 ;
wire \Add2~49 ;
wire \Add2~52 ;
wire \Add2~55 ;
wire \Add2~58 ;
wire \Add2~61 ;
wire \Add2~64 ;
wire \Add2~67 ;
wire \Add2~70 ;
wire \Add2~73 ;
wire \Add2~76 ;
wire \Add2~78_combout ;
wire \ALU_OpA~41_combout ;
wire \ALU_OpA~59_combout ;
wire \ALU_OpA~60_combout ;
wire \ALU_OpA~48_combout ;
wire \ALU_OpA~61_combout ;
wire \seg2|Immediate32_out~26_combout ;
wire \ALU_OpB~28_combout ;
wire \alu|MUX|ALU_out[28]~127_combout ;
wire \alu|ALU_Con|ALU_ctr[2]~2_combout ;
wire \instruct|ram~47_combout ;
wire \instruct|ram~48_combout ;
wire \Seg1|Rd[0]~0_combout ;
wire \expansion|Immediate32[27]~25_combout ;
wire \seg2|Immediate32_out~25_combout ;
wire \controller|Selector42~0_combout ;
wire \controller|Selector17~27_combout ;
wire \controller|Selector42~1_combout ;
wire \controller|Selector42~2_combout ;
wire \controller|Selector42~5_combout ;
wire \alu|comb~4_combout ;
wire \expansion|Immediate32[25]~23_combout ;
wire \seg2|Immediate32_out~23_combout ;
wire \regshift|mux8_1_0|out[4]~22_combout ;
wire \regshift|mux8_1_2|out~27_combout ;
wire \Add2~30_combout ;
wire \Add2~32_combout ;
wire \seg3|MemData_out~12_combout ;
wire \regshift|mux8_1_2|out~28_combout ;
wire \regshift|mux8_1_0|out[4]~21_combout ;
wire \condition_check|sl1|out~10_combout ;
wire \regshift|Rt_out_shift_ctr~1_combout ;
wire \regshift|mux8_1_0|out[4]~23_combout ;
wire \regshift|mux8_1_0|out[4]~24_combout ;
wire \condition_check|MemWriteEn[0]~7_combout ;
wire \regshift|mux8_1_0|out[0]~4_combout ;
wire \memshift|mux4_1_13|out[7]~0_combout ;
wire \condition_check|MemWriteEn[3]~6_combout ;
wire \datamemory|Mux31~2_combout ;
wire \datamemory|Mux7~0_combout ;
wire \datamemory|Mux3~0_combout ;
wire \Add2~33_combout ;
wire \datamemory|Mux16~5_combout ;
wire \datamemory|Mux16~16_combout ;
wire \condition_check|sl1|out~26_combout ;
wire \regshift|mux8_1_2|out[2]~0_combout ;
wire \regshift|mux8_1_2|out~29_combout ;
wire \regshift|mux8_1_2|out[2]~13_combout ;
wire \regshift|mux8_1_2|out[4]~30_combout ;
wire \datamemory|Mux19~0_combout ;
wire \datamemory|Mux19~1_combout ;
wire \Add2~9_combout ;
wire \Add2~11_combout ;
wire \seg3|MemData_out~5_combout ;
wire \condition_check|sl1|out~38_combout ;
wire \shifter|Mux1|Data[27]~55_combout ;
wire \shifter|Mux1|Data[27]~56_combout ;
wire \memshift|mux4_1_13|out[7]~1_combout ;
wire \memshift|MEM_data_shift_ctr~0_combout ;
wire \Add2~36_combout ;
wire \Add2~38_combout ;
wire \seg3|MemData_out~14_combout ;
wire \regshift|mux8_1_2|out~36_combout ;
wire \regshift|mux8_1_0|out[6]~31_combout ;
wire \memshift|mux8_1_13|out~16_combout ;
wire \memshift|mux8_1_11|out[6]~28_combout ;
wire \seg4|MemData_out[14]~1_combout ;
wire \condition_check|sl1|out~61_combout ;
wire \memshift|mux8_1_10|out[4]~8_combout ;
wire \memshift|mux8_1_10|out[4]~9_combout ;
wire \Rd_in~28_combout ;
wire \memshift|mux8_1_11|out[4]~21_combout ;
wire \memshift|mux8_1_11|out[4]~22_combout ;
wire \Rd_in~20_combout ;
wire \mipsregister|Mux27~0_combout ;
wire \mipsregister|Mux27~1_combout ;
wire \ALU_OpB~7_combout ;
wire \condition_check|Right[1]~0_combout ;
wire \condition_check|MemWriteEn[2]~8_combout ;
wire \condition_check|MemWriteEn[2]~5_combout ;
wire \datamemory|Mux15~0_combout ;
wire \regshift|mux8_1_0|out[4]~25_combout ;
wire \datamemory|Mux11~0_combout ;
wire \regshift|mux8_1_0|out[5]~30_combout ;
wire \datamemory|Mux10~0_combout ;
wire \regshift|mux8_1_0|out[6]~35_combout ;
wire \datamemory|Mux9~0_combout ;
wire \condition_check|sl1|out~40_combout ;
wire \Add2~63_combout ;
wire \shifter|Mux1|Data[1]~61_combout ;
wire \shifter|Mux1|Data[1]~62_combout ;
wire \shifter|Mux2|Data[3]~60_combout ;
wire \mux4_two|Data[6]~10_combout ;
wire \mux4_two|Data[6]~11_combout ;
wire \shifter|Mux1|Data[5]~33_combout ;
wire \shifter|Mux1|Data[5]~34_combout ;
wire \shifter|Mux2|Data[3]~61_combout ;
wire \shifter|Mux2|Data[27]~56_combout ;
wire \datamemory|Mux1~0_combout ;
wire \regshift|mux8_1_0|out[7]~37_combout ;
wire \Add2~39_combout ;
wire \Add2~41_combout ;
wire \seg3|MemData_out~15_combout ;
wire \condition_check|sl1|out~16_combout ;
wire \regshift|mux8_1_0|out[7]~38_combout ;
wire \regshift|mux8_1_2|out~40_combout ;
wire \regshift|mux8_1_2|out~39_combout ;
wire \regshift|mux8_1_0|out[7]~36_combout ;
wire \regshift|mux8_1_0|out[7]~39_combout ;
wire \datamemory|Mux0~0_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a30 ;
wire \memshift|mux8_1_11|out[6]~6_combout ;
wire \regshift|mux8_1_2|out~41_combout ;
wire \regshift|mux8_1_2|out[7]~42_combout ;
wire \condition_check|sl1|out~31_combout ;
wire \datamemory|Mux16~14_combout ;
wire \datamemory|Mux16~15_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a14 ;
wire \condition_check|sl1|out~53_combout ;
wire \memshift|mux4_1_10|out[6]~6_combout ;
wire \memshift|mux8_1_10|out[6]~12_combout ;
wire \memshift|mux8_1_10|out[6]~13_combout ;
wire \Rd_in~30_combout ;
wire \mux4_two|Data[30]~58_combout ;
wire \mux4_two|Data[30]~59_combout ;
wire \mux4_two|Data[29]~56_combout ;
wire \mux4_two|Data[29]~57_combout ;
wire \shifter|Mux1|Data[29]~57_combout ;
wire \shifter|Mux1|Data[29]~58_combout ;
wire \shifter|Mux2|Data[27]~57_combout ;
wire \shifter|Mux3|Data[31]~57_combout ;
wire \shifter|Mux1|Data[23]~51_combout ;
wire \shifter|Mux1|Data[23]~52_combout ;
wire \shifter|Mux1|Data[21]~49_combout ;
wire \shifter|Mux1|Data[21]~50_combout ;
wire \shifter|Mux2|Data[23]~54_combout ;
wire \shifter|Mux2|Data[23]~55_combout ;
wire \shifter|Mux3|Data[23]~54_combout ;
wire \shifter|Mux3|Data[23]~55_combout ;
wire \shifter|Mux4|Data[23]~21_combout ;
wire \shifter|Mux4|Data[23]~22_combout ;
wire \shifter|Mux5|Data[23]~30_combout ;
wire \shifter|Mux5|Data[23]~31_combout ;
wire \alu|ALU_Con|ALU_ctr[0]~0_combout ;
wire \alu|comb~1_combout ;
wire \alu|adder|Add0~59 ;
wire \alu|adder|Add0~61 ;
wire \alu|adder|Add0~63 ;
wire \alu|adder|Add0~64_combout ;
wire \alu|adder|Add0~65 ;
wire \alu|adder|Add0~66_combout ;
wire \alu|Cmp[31]~1_combout ;
wire \expansion|Immediate32[23]~21_combout ;
wire \seg2|Immediate32_out~21_combout ;
wire \alu|comb~8_combout ;
wire \alu|comb~10_combout ;
wire \alu|comb~11_combout ;
wire \expansion|Immediate32[19]~17_combout ;
wire \seg2|Immediate32_out~17_combout ;
wire \alu|MUX|ALU_out[19]~92_combout ;
wire \datamemory|Mux29~0_combout ;
wire \seg3|MemData_out~0_combout ;
wire \condition_check|sl1|out~33_combout ;
wire \regshift|mux8_1_2|out~1_combout ;
wire \Add2~42_combout ;
wire \Add2~44_combout ;
wire \seg3|MemData_out~16_combout ;
wire \condition_check|sl1|out~1_combout ;
wire \regshift|mux8_1_1|out[0]~2_combout ;
wire \regshift|mux8_1_1|out[0]~3_combout ;
wire \Add2~66_combout ;
wire \Add2~68_combout ;
wire \seg3|MemData_out~24_combout ;
wire \condition_check|sl1|out~18_combout ;
wire \seg3|MemData_out~8_combout ;
wire \regshift|mux8_1_2|out~10_combout ;
wire \regshift|mux8_1_2|out~11_combout ;
wire \condition_check|sl1|out~2_combout ;
wire \regshift|mux8_1_2|out[0]~14_combout ;
wire \regshift|mux8_1_0|out[0]~1_combout ;
wire \regshift|mux8_1_0|out[0]~0_combout ;
wire \regshift|mux8_1_0|out[0]~2_combout ;
wire \regshift|mux8_1_0|out[0]~3_combout ;
wire \regshift|mux8_1_0|out[0]~5_combout ;
wire \datamemory|Mux31~0_combout ;
wire \datamemory|Mux31~1_combout ;
wire \mux8_one|ALU_out~1_combout ;
wire \seg3|MemData_out~1_combout ;
wire \regshift|mux8_1_2|out~2_combout ;
wire \condition_check|sl1|out~0_combout ;
wire \regshift|mux8_1_3|out[0]~1_combout ;
wire \seg3|MemData_out~9_combout ;
wire \condition_check|sl1|out~4_combout ;
wire \Add2~45_combout ;
wire \Add2~47_combout ;
wire \seg3|MemData_out~17_combout ;
wire \seg3|MemData_out~25_combout ;
wire \condition_check|sl1|out~3_combout ;
wire \regshift|mux8_1_3|out[1]~4_combout ;
wire \regshift|mux8_1_3|out[1]~5_combout ;
wire \regshift|mux8_1_3|out[1]~6_combout ;
wire \condition_check|sl1|out~20_combout ;
wire \regshift|mux8_1_2|out~16_combout ;
wire \regshift|mux8_1_2|out~15_combout ;
wire \regshift|mux8_1_2|out~17_combout ;
wire \regshift|mux8_1_2|out[1]~18_combout ;
wire \condition_check|sl1|out~19_combout ;
wire \regshift|mux8_1_1|out[1]~4_combout ;
wire \condition_check|sl1|out~34_combout ;
wire \regshift|mux8_1_1|out[1]~5_combout ;
wire \regshift|mux8_1_0|out[1]~7_combout ;
wire \regshift|mux8_1_0|out[1]~6_combout ;
wire \regshift|mux8_1_0|out[1]~8_combout ;
wire \regshift|mux8_1_0|out[1]~9_combout ;
wire \regshift|mux8_1_0|out[1]~10_combout ;
wire \datamemory|Mux30~0_combout ;
wire \datamemory|Mux30~1_combout ;
wire \seg3|MemData_out~2_combout ;
wire \Add2~72_combout ;
wire \Add2~74_combout ;
wire \seg3|MemData_out~26_combout ;
wire \seg3|MemData_out~18_combout ;
wire \condition_check|sl1|out~5_combout ;
wire \mux4_two|Data[10]~18_combout ;
wire \mux4_two|Data[10]~19_combout ;
wire \Add2~24_combout ;
wire \Add2~26_combout ;
wire \seg3|MemData_out~10_combout ;
wire \condition_check|sl1|out~6_combout ;
wire \regshift|mux8_1_3|out[2]~7_combout ;
wire \regshift|mux8_1_3|out[2]~8_combout ;
wire \regshift|mux8_1_3|out[2]~9_combout ;
wire \condition_check|sl2|out[1]~2_combout ;
wire \datamemory|Mux29~1_combout ;
wire \regshift|mux8_1_0|out[2]~13_combout ;
wire \regshift|mux8_1_2|out~19_combout ;
wire \regshift|mux8_1_2|out~20_combout ;
wire \regshift|mux8_1_0|out[2]~11_combout ;
wire \regshift|mux8_1_0|out[2]~14_combout ;
wire \regshift|mux8_1_0|out[2]~15_combout ;
wire \datamemory|Mux29~2_combout ;
wire \datamemory|Mux29~3_combout ;
wire \Add2~75_combout ;
wire \Add2~77_combout ;
wire \seg3|MemData_out~27_combout ;
wire \condition_check|sl1|out~24_combout ;
wire \Add2~27_combout ;
wire \Add2~29_combout ;
wire \seg3|MemData_out~11_combout ;
wire \Add2~51_combout ;
wire \Add2~53_combout ;
wire \seg3|MemData_out~19_combout ;
wire \condition_check|sl1|out~23_combout ;
wire \seg3|MemData_out~3_combout ;
wire \condition_check|sl1|out~8_combout ;
wire \regshift|mux8_1_2|out~24_combout ;
wire \regshift|mux8_1_2|out~23_combout ;
wire \regshift|mux8_1_2|out~25_combout ;
wire \regshift|mux8_1_2|out[3]~26_combout ;
wire \regshift|mux8_1_2|out~4_combout ;
wire \condition_check|sl1|out~7_combout ;
wire \regshift|mux8_1_3|out[3]~10_combout ;
wire \regshift|mux8_1_3|out[3]~11_combout ;
wire \regshift|mux8_1_3|out[3]~12_combout ;
wire \regshift|mux8_1_0|out[3]~16_combout ;
wire \regshift|mux8_1_0|out[3]~18_combout ;
wire \regshift|mux8_1_0|out[3]~19_combout ;
wire \regshift|mux8_1_0|out[3]~20_combout ;
wire \datamemory|Mux28~0_combout ;
wire \datamemory|Mux28~1_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \memshift|mux8_1_11|out[1]~11_combout ;
wire \memshift|mux8_1_11|out[1]~12_combout ;
wire \memshift|mux8_1_11|out[1]~13_combout ;
wire \shifter|Mux2|Data[21]~23_combout ;
wire \shifter|Mux2|Data[21]~24_combout ;
wire \shifter|Mux3|Data[25]~11_combout ;
wire \shifter|Mux1|Data[31]~59_combout ;
wire \shifter|Mux1|Data[31]~60_combout ;
wire \shifter|Mux2|Data[29]~27_combout ;
wire \shifter|Mux2|Data[29]~28_combout ;
wire \shifter|Mux3|Data[25]~12_combout ;
wire \alu|MUX|ALU_out[10]~48_combout ;
wire \Rd_in~15_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a23 ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a31 ;
wire \memshift|mux8_1_11|out[7]~7_combout ;
wire \memshift|mux8_1_11|out[7]~29_combout ;
wire \memshift|mux8_1_11|out[7]~30_combout ;
wire \Rd_in~23_combout ;
wire \mipsregister|Mux24~1_combout ;
wire \mipsregister|Mux24~2_combout ;
wire \mipsregister|Mux16~0_combout ;
wire \datamemory|Mux15~1_combout ;
wire \datamemory|Mux14~0_combout ;
wire \datamemory|Mux13~0_combout ;
wire \datamemory|Mux12~0_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout ;
wire \condition_check|sl1|out~46_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \memshift|mux8_1_11|out[0]~8_combout ;
wire \memshift|mux8_1_11|out[0]~2_combout ;
wire \memshift|mux8_1_11|out[0]~9_combout ;
wire \memshift|mux8_1_11|out[0]~10_combout ;
wire \shifter|Mux4|Data[16]~0_combout ;
wire \shifter|Mux3|Data[24]~4_combout ;
wire \shifter|Mux1|Data[30]~28_combout ;
wire \shifter|Mux1|Data[30]~29_combout ;
wire \shifter|Mux1|Data[28]~26_combout ;
wire \shifter|Mux1|Data[28]~27_combout ;
wire \shifter|Mux2|Data[28]~12_combout ;
wire \shifter|Mux2|Data[28]~13_combout ;
wire \shifter|Mux3|Data[24]~5_combout ;
wire \shifter|Mux4|Data[16]~1_combout ;
wire \shifter|Mux5|Data[16]~16_combout ;
wire \shifter|Mux2|Data[0]~14_combout ;
wire \shifter|Mux3|Data[0]~6_combout ;
wire \shifter|Mux4|Data[0]~2_combout ;
wire \shifter|Mux5|Data[16]~17_combout ;
wire \seg3|WBData_out[16]~8_combout ;
wire \Rd_in~16_combout ;
wire \mipsregister|Mux23~0_combout ;
wire \mipsregister|Mux23~1_combout ;
wire \mipsregister|Mux22~1_combout ;
wire \mipsregister|Mux21~0_combout ;
wire \mipsregister|Mux21~1_combout ;
wire \Rd_in~27_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a19 ;
wire \memshift|mux8_1_11|out[3]~3_combout ;
wire \datamemory|Mux23~0_combout ;
wire \datamemory|Mux23~1_combout ;
wire \datamemory|Mux22~0_combout ;
wire \datamemory|Mux22~1_combout ;
wire \condition_check|sl1|out~21_combout ;
wire \condition_check|sl1|out~22_combout ;
wire \regshift|mux8_1_2|out~21_combout ;
wire \regshift|mux8_1_2|out[2]~22_combout ;
wire \datamemory|Mux21~0_combout ;
wire \datamemory|Mux21~1_combout ;
wire \datamemory|Mux20~0_combout ;
wire \datamemory|Mux20~1_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a11 ;
wire \condition_check|sl1|out~47_combout ;
wire \memshift|mux4_1_10|out[3]~3_combout ;
wire \memshift|mux8_1_12|out[3]~10_combout ;
wire \condition_check|sl1|out~48_combout ;
wire \memshift|mux8_1_12|out[3]~11_combout ;
wire \memshift|mux8_1_12|out[3]~12_combout ;
wire \ALU_OpB~14_combout ;
wire \mipsregister|Mux19~0_combout ;
wire \mipsregister|Mux19~1_combout ;
wire \mipsregister|Mux18~1_combout ;
wire \mipsregister|Mux17~1_combout ;
wire \mipsregister|Mux16~1_combout ;
wire \mipsregister|Mux16~2_combout ;
wire \mipsregister|Mux15~0_combout ;
wire \memshift|mux8_1_10|out[0]~0_combout ;
wire \memshift|mux8_1_10|out[0]~1_combout ;
wire \Rd_in~24_combout ;
wire \mipsregister|Mux15~1_combout ;
wire \mipsregister|Mux14~0_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \condition_check|sl1|out~43_combout ;
wire \memshift|mux4_1_10|out[2]~1_combout ;
wire \datamemory|Mux7~1_combout ;
wire \datamemory|Mux6~0_combout ;
wire \datamemory|Mux5~0_combout ;
wire \datamemory|Mux4~0_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a26 ;
wire \condition_check|sl1|out~59_combout ;
wire \memshift|mux8_1_10|out[2]~4_combout ;
wire \memshift|mux8_1_10|out[2]~5_combout ;
wire \Rd_in~26_combout ;
wire \mipsregister|Mux13~0_combout ;
wire \mipsregister|Mux12~0_combout ;
wire \mipsregister|Mux11~0_combout ;
wire \mipsregister|Mux10~0_combout ;
wire \mipsregister|Mux9~0_combout ;
wire \mipsregister|Mux8~0_combout ;
wire \mipsregister|Mux7~3_combout ;
wire \condition_check|sl1|out~58_combout ;
wire \memshift|mux8_1_10|out[1]~2_combout ;
wire \memshift|mux8_1_10|out[1]~3_combout ;
wire \mipsregister|Mux6~2_combout ;
wire \mipsregister|Mux7~2_combout ;
wire \mipsregister|Mux5~2_combout ;
wire \mipsregister|Mux4~2_combout ;
wire \mipsregister|Mux3~2_combout ;
wire \memshift|mux8_1_10|out[5]~11_combout ;
wire \mipsregister|Mux2~2_combout ;
wire \shifter|Mux1|Data[20]~18_combout ;
wire \shifter|Mux1|Data[20]~19_combout ;
wire \mipsregister|register~434feeder_combout ;
wire \mipsregister|register~434_regout ;
wire \mipsregister|register~498_regout ;
wire \mipsregister|register~466_regout ;
wire \mipsregister|register~402_regout ;
wire \mipsregister|register~1401_combout ;
wire \mipsregister|register~1402_combout ;
wire \mipsregister|register~82_regout ;
wire \mipsregister|register~18_regout ;
wire \mipsregister|register~50feeder_combout ;
wire \mipsregister|register~50_regout ;
wire \mipsregister|register~1398_combout ;
wire \mipsregister|register~1399_combout ;
wire \mipsregister|register~1812_combout ;
wire \mipsregister|register~178_regout ;
wire \mipsregister|register~242_regout ;
wire \mipsregister|register~146_regout ;
wire \mipsregister|register~210_regout ;
wire \mipsregister|register~1396_combout ;
wire \mipsregister|register~1397_combout ;
wire \mipsregister|register~1400_combout ;
wire \mipsregister|register~1403_combout ;
wire \mipsregister|register~594_regout ;
wire \mipsregister|register~850_regout ;
wire \mipsregister|register~1384_combout ;
wire \mipsregister|register~722_regout ;
wire \mipsregister|register~1385_combout ;
wire \mipsregister|register~818_regout ;
wire \mipsregister|register~946_regout ;
wire \mipsregister|register~562_regout ;
wire \mipsregister|register~1677_combout ;
wire \mipsregister|register~690_regout ;
wire \mipsregister|register~1386_combout ;
wire \mipsregister|register~1387_combout ;
wire \mipsregister|register~658_regout ;
wire \mipsregister|register~530_regout ;
wire \mipsregister|register~1388_combout ;
wire \mipsregister|register~1389_combout ;
wire \mipsregister|register~1390_combout ;
wire \mipsregister|register~1809_combout ;
wire \mipsregister|register~1697_combout ;
wire \mipsregister|register~1010_regout ;
wire \mipsregister|register~882_regout ;
wire \mipsregister|register~754feeder_combout ;
wire \mipsregister|register~754_regout ;
wire \mipsregister|register~626_regout ;
wire \mipsregister|register~1391_combout ;
wire \mipsregister|register~1392_combout ;
wire \mipsregister|register~1393_combout ;
wire \seg2|OperandB_out~36_combout ;
wire \seg2|OperandB_out~37_combout ;
wire \mux4_two|Data[18]~34_combout ;
wire \mux4_two|Data[18]~35_combout ;
wire \shifter|Mux1|Data[18]~16_combout ;
wire \shifter|Mux1|Data[18]~17_combout ;
wire \shifter|Mux2|Data[18]~36_combout ;
wire \shifter|Mux2|Data[18]~37_combout ;
wire \shifter|Mux1|Data[22]~20_combout ;
wire \shifter|Mux1|Data[22]~21_combout ;
wire \shifter|Mux2|Data[22]~38_combout ;
wire \shifter|Mux2|Data[22]~39_combout ;
wire \shifter|Mux3|Data[22]~46_combout ;
wire \shifter|Mux1|Data[24]~22_combout ;
wire \shifter|Mux1|Data[24]~23_combout ;
wire \shifter|Mux2|Data[26]~40_combout ;
wire \shifter|Mux2|Data[26]~41_combout ;
wire \shifter|Mux3|Data[22]~47_combout ;
wire \shifter|Mux4|Data[30]~48_combout ;
wire \shifter|Mux4|Data[30]~49_combout ;
wire \shifter|Mux5|Data[30]~44_combout ;
wire \mux4_two|Data[9]~16_combout ;
wire \mux4_two|Data[9]~17_combout ;
wire \shifter|Mux1|Data[10]~8_combout ;
wire \mipsregister|register~747_regout ;
wire \mipsregister|register~1774_combout ;
wire \mipsregister|register~1003_regout ;
wire \mipsregister|register~1252_combout ;
wire \mipsregister|register~843_regout ;
wire \mipsregister|register~1773_combout ;
wire \mipsregister|register~971_regout ;
wire \mipsregister|register~1247_combout ;
wire \mipsregister|register~1250_combout ;
wire \mipsregister|register~1253_combout ;
wire \mipsregister|register~139_regout ;
wire \mipsregister|register~1254_combout ;
wire \mipsregister|register~203_regout ;
wire \mipsregister|register~1255_combout ;
wire \mipsregister|register~267_regout ;
wire \mipsregister|register~1776_combout ;
wire \mipsregister|register~331_regout ;
wire \mipsregister|register~1256_combout ;
wire \mipsregister|register~1777_combout ;
wire \mipsregister|register~363_regout ;
wire \mipsregister|register~1257_combout ;
wire \mipsregister|register~43_regout ;
wire \mipsregister|register~11_regout ;
wire \mipsregister|register~75feeder_combout ;
wire \mipsregister|register~75_regout ;
wire \mipsregister|register~1258_combout ;
wire \mipsregister|register~1259_combout ;
wire \mipsregister|register~1260_combout ;
wire \mipsregister|register~1263_combout ;
wire \seg2|OperandB_out~22_combout ;
wire \seg2|OperandB_out~23_combout ;
wire \mux4_two|Data[11]~20_combout ;
wire \mux4_two|Data[11]~21_combout ;
wire \shifter|Mux1|Data[10]~9_combout ;
wire \shifter|Mux1|Data[8]~6_combout ;
wire \shifter|Mux1|Data[8]~7_combout ;
wire \shifter|Mux2|Data[10]~32_combout ;
wire \mipsregister|Mux0~2_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a12 ;
wire \seg2|OperandA_out~12_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ;
wire \condition_check|sl1|out~50_combout ;
wire \memshift|mux8_1_12|out[4]~13_combout ;
wire \regshift|mux8_1_2|out~6_combout ;
wire \condition_check|sl1|out~11_combout ;
wire \condition_check|sl1|out~12_combout ;
wire \regshift|mux8_1_3|out[5]~16_combout ;
wire \regshift|mux8_1_3|out[5]~17_combout ;
wire \regshift|mux8_1_3|out[5]~18_combout ;
wire \seg3|MemData_out~29_combout ;
wire \condition_check|sl1|out~28_combout ;
wire \regshift|mux8_1_2|out~31_combout ;
wire \regshift|mux8_1_2|out~33_combout ;
wire \regshift|mux8_1_2|out[5]~34_combout ;
wire \datamemory|Mux26~0_combout ;
wire \datamemory|Mux26~1_combout ;
wire \seg3|MemData_out~6_combout ;
wire \condition_check|sl1|out~39_combout ;
wire \regshift|mux8_1_2|out~7_combout ;
wire \regshift|mux8_1_1|out[6]~14_combout ;
wire \regshift|mux8_1_1|out[6]~15_combout ;
wire \seg2|PC_Add_out~2_combout ;
wire \Add2~79 ;
wire \Add2~82 ;
wire \Add2~84_combout ;
wire \Add2~86_combout ;
wire \seg3|MemData_out~30_combout ;
wire \condition_check|sl1|out~30_combout ;
wire \condition_check|sl1|out~29_combout ;
wire \regshift|mux8_1_2|out~37_combout ;
wire \condition_check|sl1|out~14_combout ;
wire \regshift|mux8_1_2|out[6]~38_combout ;
wire \datamemory|Mux25~0_combout ;
wire \regshift|mux8_1_3|out[6]~19_combout ;
wire \regshift|mux8_1_3|out[6]~20_combout ;
wire \regshift|mux8_1_3|out[6]~21_combout ;
wire \datamemory|Mux25~1_combout ;
wire \seg3|MemData_out~7_combout ;
wire \regshift|mux8_1_2|out~8_combout ;
wire \regshift|mux8_1_3|out[7]~23_combout ;
wire \regshift|mux8_1_3|out[7]~22_combout ;
wire \regshift|mux8_1_3|out[7]~24_combout ;
wire \regshift|mux8_1_0|out[7]~40_combout ;
wire \datamemory|Mux24~0_combout ;
wire \datamemory|Mux24~1_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \condition_check|sl1|out~49_combout ;
wire \memshift|mux8_1_12|out[4]~14_combout ;
wire \memshift|mux8_1_12|out[4]~15_combout ;
wire \Rd_in~12_combout ;
wire \ALU_OpA~19_combout ;
wire \ALU_OpA~20_combout ;
wire \alu|MUX|ALU_out[12]~63_combout ;
wire \alu|MUX|ALU_out[10]~43_combout ;
wire \seg2|Immediate32_out~11_combout ;
wire \alu|comb~20_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a10 ;
wire \seg2|OperandA_out~10_combout ;
wire \ALU_OpA~15_combout ;
wire \ALU_OpA~16_combout ;
wire \alu|adder|Add0~21 ;
wire \alu|adder|Add0~23 ;
wire \alu|adder|Add0~25 ;
wire \alu|adder|Add0~26_combout ;
wire \alu|MUX|ALU_out[12]~64_combout ;
wire \alu|MUX|ALU_out[12]~65_combout ;
wire \alu|MUX|ALU_out[12]~66_combout ;
wire \shifter|Mux4|Data[28]~40_combout ;
wire \shifter|Mux2|Data[8]~2_combout ;
wire \shifter|Mux2|Data[8]~3_combout ;
wire \shifter|Mux3|Data[4]~35_combout ;
wire \shifter|Mux4|Data[28]~41_combout ;
wire \shifter|Mux1|Data[14]~12_combout ;
wire \shifter|Mux1|Data[14]~13_combout ;
wire \shifter|Mux2|Data[12]~4_combout ;
wire \shifter|Mux2|Data[12]~5_combout ;
wire \shifter|Mux3|Data[12]~28_combout ;
wire \shifter|Mux2|Data[16]~6_combout ;
wire \shifter|Mux2|Data[16]~7_combout ;
wire \shifter|Mux3|Data[12]~29_combout ;
wire \shifter|Mux4|Data[12]~42_combout ;
wire \shifter|Mux4|Data[12]~43_combout ;
wire \shifter|Mux5|Data[12]~12_combout ;
wire \seg3|WBData_out[12]~4_combout ;
wire \mux4_two|Data[12]~22_combout ;
wire \mux4_two|Data[12]~23_combout ;
wire \shifter|Mux1|Data[12]~10_combout ;
wire \shifter|Mux1|Data[12]~11_combout ;
wire \shifter|Mux2|Data[10]~33_combout ;
wire \shifter|Mux3|Data[14]~44_combout ;
wire \shifter|Mux3|Data[14]~45_combout ;
wire \shifter|Mux2|Data[6]~30_combout ;
wire \shifter|Mux2|Data[6]~31_combout ;
wire \shifter|Mux3|Data[6]~50_combout ;
wire \shifter|Mux3|Data[6]~51_combout ;
wire \shifter|Mux4|Data[14]~50_combout ;
wire \shifter|Mux4|Data[14]~51_combout ;
wire \shifter|Mux5|Data[30]~45_combout ;
wire \ALU_OpA~65_combout ;
wire \ALU_OpA~66_combout ;
wire \ALU_OpA~67_combout ;
wire \alu|MUX|ALU_out[30]~135_combout ;
wire \alu|MUX|ALU_out[30]~136_combout ;
wire \alu|MUX|ALU_out[30]~137_combout ;
wire \alu|MUX|ALU_out[30]~138_combout ;
wire \seg3|WBData_out[30]~22_combout ;
wire \mipsregister|Mux1~2_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a14 ;
wire \seg2|OperandA_out~14_combout ;
wire \ALU_OpA~23_combout ;
wire \ALU_OpA~24_combout ;
wire \alu|MUX|ALU_out[14]~73_combout ;
wire \alu|MUX|ALU_out[14]~74_combout ;
wire \alu|comb~18_combout ;
wire \alu|adder|Add0~27 ;
wire \alu|adder|Add0~29 ;
wire \alu|adder|Add0~30_combout ;
wire \alu|MUX|ALU_out[14]~72_combout ;
wire \seg3|WBData_out[14]~6_combout ;
wire \memshift|mux8_1_12|out[6]~21_combout ;
wire \Rd_in~14_combout ;
wire \mux4_two|Data[14]~26_combout ;
wire \mux4_two|Data[14]~27_combout ;
wire \shifter|Mux1|Data[13]~41_combout ;
wire \shifter|Mux1|Data[13]~42_combout ;
wire \shifter|Mux2|Data[15]~50_combout ;
wire \mux4_two|Data[16]~30_combout ;
wire \mux4_two|Data[16]~31_combout ;
wire \shifter|Mux1|Data[17]~45_combout ;
wire \shifter|Mux1|Data[17]~46_combout ;
wire \shifter|Mux2|Data[15]~51_combout ;
wire \shifter|Mux3|Data[19]~23_combout ;
wire \shifter|Mux3|Data[19]~24_combout ;
wire \shifter|Mux1|Data[9]~37_combout ;
wire \shifter|Mux1|Data[9]~38_combout ;
wire \shifter|Mux1|Data[7]~35_combout ;
wire \shifter|Mux1|Data[7]~36_combout ;
wire \shifter|Mux2|Data[7]~46_combout ;
wire \shifter|Mux2|Data[7]~47_combout ;
wire \shifter|Mux3|Data[3]~27_combout ;
wire \shifter|Mux4|Data[27]~37_combout ;
wire \shifter|Mux2|Data[11]~48_combout ;
wire \shifter|Mux2|Data[11]~49_combout ;
wire \shifter|Mux3|Data[11]~21_combout ;
wire \shifter|Mux3|Data[11]~22_combout ;
wire \shifter|Mux4|Data[11]~38_combout ;
wire \shifter|Mux4|Data[11]~39_combout ;
wire \shifter|Mux5|Data[11]~11_combout ;
wire \ALU_OpB~11_combout ;
wire \ALU_OpA~17_combout ;
wire \ALU_OpA~18_combout ;
wire \alu|MUX|ALU_out[11]~61_combout ;
wire \alu|MUX|ALU_out[11]~62_combout ;
wire \alu|MUX|ALU_out[11]~59_combout ;
wire \alu|adder|Add0~24_combout ;
wire \alu|MUX|ALU_out[11]~60_combout ;
wire \seg3|WBData_out[11]~3_combout ;
wire \Rd_in~11_combout ;
wire \mipsregister|Mux20~0_combout ;
wire \mipsregister|Mux20~1_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a15 ;
wire \seg2|OperandA_out~15_combout ;
wire \ALU_OpA~25_combout ;
wire \ALU_OpA~26_combout ;
wire \ALU_OpB~15_combout ;
wire \alu|MUX|ALU_out[15]~77_combout ;
wire \alu|MUX|ALU_out[15]~78_combout ;
wire \seg3|WBData_out[15]~7_combout ;
wire \mux4_two|Data[15]~28_combout ;
wire \mux4_two|Data[15]~29_combout ;
wire \shifter|Mux1|Data[15]~43_combout ;
wire \shifter|Mux1|Data[15]~44_combout ;
wire \shifter|Mux1|Data[11]~39_combout ;
wire \shifter|Mux1|Data[11]~40_combout ;
wire \shifter|Mux2|Data[13]~19_combout ;
wire \shifter|Mux2|Data[13]~20_combout ;
wire \shifter|Mux3|Data[17]~9_combout ;
wire \shifter|Mux3|Data[17]~10_combout ;
wire \shifter|Mux2|Data[9]~17_combout ;
wire \shifter|Mux2|Data[9]~18_combout ;
wire \shifter|Mux3|Data[9]~7_combout ;
wire \shifter|Mux3|Data[9]~8_combout ;
wire \shifter|Mux4|Data[17]~3_combout ;
wire \shifter|Mux4|Data[17]~4_combout ;
wire \shifter|Mux5|Data[17]~18_combout ;
wire \shifter|Mux4|Data[1]~5_combout ;
wire \shifter|Mux5|Data[17]~19_combout ;
wire \ALU_OpB~17_combout ;
wire \alu|MUX|ALU_out[17]~83_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a17 ;
wire \seg2|OperandA_out~17_combout ;
wire \ALU_OpA~29_combout ;
wire \ALU_OpA~30_combout ;
wire \alu|MUX|ALU_out[17]~84_combout ;
wire \alu|comb~14_combout ;
wire \ALU_OpA~28_combout ;
wire \alu|adder|Add0~31 ;
wire \alu|adder|Add0~33 ;
wire \alu|adder|Add0~35 ;
wire \alu|adder|Add0~36_combout ;
wire \alu|MUX|ALU_out[17]~85_combout ;
wire \alu|MUX|ALU_out[17]~86_combout ;
wire \seg3|WBData_out[17]~9_combout ;
wire \Rd_in~17_combout ;
wire \mux4_two|Data[17]~32_combout ;
wire \mux4_two|Data[17]~33_combout ;
wire \shifter|Mux1|Data[16]~14_combout ;
wire \shifter|Mux1|Data[16]~15_combout ;
wire \shifter|Mux2|Data[14]~34_combout ;
wire \shifter|Mux2|Data[14]~35_combout ;
wire \shifter|Mux3|Data[10]~14_combout ;
wire \shifter|Mux3|Data[10]~15_combout ;
wire \shifter|Mux4|Data[2]~8_combout ;
wire \shifter|Mux2|Data[30]~42_combout ;
wire \shifter|Mux2|Data[30]~43_combout ;
wire \shifter|Mux3|Data[26]~18_combout ;
wire \shifter|Mux3|Data[26]~19_combout ;
wire \shifter|Mux3|Data[18]~16_combout ;
wire \shifter|Mux3|Data[18]~17_combout ;
wire \shifter|Mux4|Data[18]~6_combout ;
wire \shifter|Mux4|Data[18]~7_combout ;
wire \shifter|Mux5|Data[18]~20_combout ;
wire \shifter|Mux5|Data[18]~21_combout ;
wire \alu|MUX|ALU_out[18]~87_combout ;
wire \alu|MUX|ALU_out[18]~88_combout ;
wire \alu|MUX|ALU_out[18]~89_combout ;
wire \alu|MUX|ALU_out[18]~90_combout ;
wire \seg3|WBData_out[18]~10_combout ;
wire \Add2~50_combout ;
wire \Rd_in~18_combout ;
wire \ALU_OpA~31_combout ;
wire \ALU_OpA~32_combout ;
wire \alu|adder|Add0~37 ;
wire \alu|adder|Add0~39 ;
wire \alu|adder|Add0~40_combout ;
wire \alu|MUX|ALU_out[19]~93_combout ;
wire \alu|MUX|ALU_out[19]~94_combout ;
wire \seg3|WBData_out[19]~11_combout ;
wire \mipsregister|register~243_regout ;
wire \mipsregister|register~179_regout ;
wire \mipsregister|register~147_regout ;
wire \mipsregister|register~1414_combout ;
wire \mipsregister|register~1415_combout ;
wire \mipsregister|register~51_regout ;
wire \mipsregister|register~83_regout ;
wire \mipsregister|register~19_regout ;
wire \mipsregister|register~1418_combout ;
wire \mipsregister|register~1419_combout ;
wire \mipsregister|register~307_regout ;
wire \mipsregister|register~275_regout ;
wire \mipsregister|register~339_regout ;
wire \mipsregister|register~1416_combout ;
wire \mipsregister|register~1417_combout ;
wire \mipsregister|register~1420_combout ;
wire \mipsregister|register~499_regout ;
wire \mipsregister|register~467_regout ;
wire \mipsregister|register~1816_combout ;
wire \mipsregister|register~403_regout ;
wire \mipsregister|register~435_regout ;
wire \mipsregister|register~1421_combout ;
wire \mipsregister|register~1422_combout ;
wire \mipsregister|register~1423_combout ;
wire \mipsregister|register~627_regout ;
wire \mipsregister|register~1411_combout ;
wire \mipsregister|register~755_regout ;
wire \mipsregister|register~1814_combout ;
wire \mipsregister|register~1011_regout ;
wire \mipsregister|register~1412_combout ;
wire \mipsregister|register~947_regout ;
wire \mipsregister|register~819_regout ;
wire \mipsregister|register~563_regout ;
wire \mipsregister|register~1404_combout ;
wire \mipsregister|register~1405_combout ;
wire \mipsregister|register~787_regout ;
wire \mipsregister|register~659feeder_combout ;
wire \mipsregister|register~659_regout ;
wire \mipsregister|register~531_regout ;
wire \mipsregister|register~1408_combout ;
wire \mipsregister|register~1409_combout ;
wire \mipsregister|register~851_regout ;
wire \mipsregister|register~595_regout ;
wire \mipsregister|register~1406_combout ;
wire \mipsregister|register~1407_combout ;
wire \mipsregister|register~1410_combout ;
wire \mipsregister|register~1413_combout ;
wire \seg2|OperandB_out~38_combout ;
wire \seg2|OperandB_out~39_combout ;
wire \mux4_two|Data[19]~36_combout ;
wire \mux4_two|Data[19]~37_combout ;
wire \alu|comb~12_combout ;
wire \alu|adder|Add0~41 ;
wire \alu|adder|Add0~43 ;
wire \alu|adder|Add0~45 ;
wire \alu|adder|Add0~47 ;
wire \alu|adder|Add0~48_combout ;
wire \alu|MUX|ALU_out[23]~109_combout ;
wire \alu|MUX|ALU_out[23]~110_combout ;
wire \seg3|WBData_out[23]~15_combout ;
wire \mux4_two|Data[23]~44_combout ;
wire \mux4_two|Data[23]~45_combout ;
wire \Add2~65_combout ;
wire \seg3|MemData_out~23_combout ;
wire \condition_check|sl1|out~15_combout ;
wire \regshift|mux8_1_1|out[7]~16_combout ;
wire \regshift|mux8_1_1|out[7]~17_combout ;
wire \datamemory|Mux8~0_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a22 ;
wire \condition_check|sl1|out~54_combout ;
wire \memshift|mux8_1_13|out[6]~14_combout ;
wire \memshift|mux8_1_13|out[6]~15_combout ;
wire \Rd_in~6_combout ;
wire \mipsregister|Mux25~0_combout ;
wire \mipsregister|Mux25~1_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a29 ;
wire \seg2|OperandA_out~29_combout ;
wire \ALU_OpA~62_combout ;
wire \ALU_OpA~63_combout ;
wire \ALU_OpA~64_combout ;
wire \seg2|Immediate32_out~27_combout ;
wire \alu|MUX|ALU_out[29]~132_combout ;
wire \alu|adder|Add0~60_combout ;
wire \alu|MUX|ALU_out[29]~133_combout ;
wire \alu|MUX|ALU_out[29]~134_combout ;
wire \seg3|WBData_out[29]~21_combout ;
wire \Add2~81_combout ;
wire \Add2~83_combout ;
wire \seg4|WBData_out[29]~feeder_combout ;
wire \Rd_in~29_combout ;
wire \mipsregister|Mux26~0_combout ;
wire \mipsregister|Mux26~1_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a22 ;
wire \seg2|OperandA_out~22_combout ;
wire \ALU_OpA~39_combout ;
wire \ALU_OpA~40_combout ;
wire \ALU_OpA~42_combout ;
wire \ALU_OpB~22_combout ;
wire \alu|MUX|ALU_out[22]~103_combout ;
wire \alu|MUX|ALU_out[22]~104_combout ;
wire \alu|adder|Add0~46_combout ;
wire \alu|MUX|ALU_out[22]~105_combout ;
wire \alu|MUX|ALU_out[22]~106_combout ;
wire \seg3|WBData_out[22]~14_combout ;
wire \Rd_in~22_combout ;
wire \mux4_two|Data[22]~42_combout ;
wire \mux4_two|Data[22]~43_combout ;
wire \Add2~62_combout ;
wire \seg3|MemData_out~22_combout ;
wire \condition_check|sl1|out~13_combout ;
wire \regshift|mux8_1_0|out[6]~33_combout ;
wire \regshift|mux8_1_0|out[6]~34_combout ;
wire \datamemory|Mux17~0_combout ;
wire \datamemory|Mux17~1_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a15 ;
wire \condition_check|sl1|out~56_combout ;
wire \memshift|mux4_1_11|out[7]~0_combout ;
wire \memshift|mux8_1_13|out[7]~17_combout ;
wire \memshift|mux8_1_13|out[7]~18_combout ;
wire \Rd_in~7_combout ;
wire \mux4_two|Data[7]~12_combout ;
wire \mux4_two|Data[7]~13_combout ;
wire \shifter|Mux1|Data[6]~4_combout ;
wire \shifter|Mux1|Data[6]~5_combout ;
wire \shifter|Mux2|Data[4]~0_combout ;
wire \shifter|Mux2|Data[4]~1_combout ;
wire \shifter|Mux3|Data[8]~0_combout ;
wire \shifter|Mux3|Data[8]~1_combout ;
wire \shifter|Mux4|Data[8]~26_combout ;
wire \shifter|Mux4|Data[8]~27_combout ;
wire \shifter|Mux5|Data[24]~32_combout ;
wire \shifter|Mux5|Data[24]~33_combout ;
wire \alu|comb~7_combout ;
wire \alu|adder|Add0~49 ;
wire \alu|adder|Add0~50_combout ;
wire \expansion|Immediate32[24]~22_combout ;
wire \seg2|Immediate32_out~22_combout ;
wire \ALU_OpA~46_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a24 ;
wire \seg2|OperandA_out~24_combout ;
wire \ALU_OpA~49_combout ;
wire \alu|MUX|ALU_out[24]~112_combout ;
wire \alu|MUX|ALU_out[24]~113_combout ;
wire \alu|MUX|ALU_out[24]~114_combout ;
wire \seg3|WBData_out[24]~16_combout ;
wire \mipsregister|register~504_regout ;
wire \mipsregister|register~440_regout ;
wire \mipsregister|register~1522_combout ;
wire \mipsregister|register~344_regout ;
wire \mipsregister|register~1840_combout ;
wire \mipsregister|register~376_regout ;
wire \mipsregister|register~1515_combout ;
wire \mipsregister|register~248_regout ;
wire \mipsregister|register~152_regout ;
wire \mipsregister|register~216_regout ;
wire \mipsregister|register~1516_combout ;
wire \mipsregister|register~1517_combout ;
wire \mipsregister|register~88_regout ;
wire \mipsregister|register~1842_combout ;
wire \mipsregister|register~56_regout ;
wire \mipsregister|register~24_regout ;
wire \mipsregister|register~1518_combout ;
wire \mipsregister|register~1519_combout ;
wire \mipsregister|register~1520_combout ;
wire \mipsregister|register~1523_combout ;
wire \mipsregister|register~728_regout ;
wire \mipsregister|register~600_regout ;
wire \mipsregister|register~856feeder_combout ;
wire \mipsregister|register~856_regout ;
wire \mipsregister|register~1504_combout ;
wire \mipsregister|register~1505_combout ;
wire \mipsregister|register~920_regout ;
wire \mipsregister|register~664_regout ;
wire \mipsregister|register~536_regout ;
wire \mipsregister|register~1508_combout ;
wire \mipsregister|register~1509_combout ;
wire \mipsregister|register~824_regout ;
wire \mipsregister|register~952_regout ;
wire \mipsregister|register~1507_combout ;
wire \mipsregister|register~1510_combout ;
wire \mipsregister|register~1839_combout ;
wire \mipsregister|register~1016_regout ;
wire \mipsregister|register~888_regout ;
wire \mipsregister|register~1512_combout ;
wire \mipsregister|register~1513_combout ;
wire \seg2|OperandB_out~48_combout ;
wire \seg2|OperandB_out~49_combout ;
wire \mux4_two|Data[24]~46_combout ;
wire \mux4_two|Data[24]~47_combout ;
wire \shifter|Mux1|Data[25]~53_combout ;
wire \shifter|Mux1|Data[25]~54_combout ;
wire \shifter|Mux2|Data[25]~25_combout ;
wire \shifter|Mux2|Data[25]~26_combout ;
wire \shifter|Mux2|Data[17]~21_combout ;
wire \shifter|Mux2|Data[17]~22_combout ;
wire \shifter|Mux3|Data[21]~38_combout ;
wire \shifter|Mux3|Data[21]~39_combout ;
wire \shifter|Mux3|Data[13]~36_combout ;
wire \shifter|Mux3|Data[13]~37_combout ;
wire \shifter|Mux4|Data[21]~15_combout ;
wire \shifter|Mux3|Data[29]~40_combout ;
wire \shifter|Mux3|Data[29]~41_combout ;
wire \shifter|Mux4|Data[21]~16_combout ;
wire \shifter|Mux5|Data[21]~26_combout ;
wire \shifter|Mux5|Data[21]~27_combout ;
wire \alu|MUX|ALU_out[21]~100_combout ;
wire \alu|MUX|ALU_out[21]~101_combout ;
wire \alu|MUX|ALU_out[21]~102_combout ;
wire \seg3|WBData_out[21]~13_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a29 ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a21 ;
wire \memshift|mux8_1_11|out[5]~5_combout ;
wire \memshift|mux8_1_11|out[5]~24_combout ;
wire \memshift|mux8_1_11|out[5]~25_combout ;
wire \Rd_in~21_combout ;
wire \mux4_two|Data[21]~40_combout ;
wire \mux4_two|Data[21]~41_combout ;
wire \Add2~59_combout ;
wire \seg3|MemData_out~21_combout ;
wire \condition_check|sl1|out~27_combout ;
wire \regshift|mux8_1_1|out[5]~12_combout ;
wire \regshift|mux8_1_1|out[5]~13_combout ;
wire \datamemory|Mux18~0_combout ;
wire \datamemory|Mux18~1_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a13 ;
wire \condition_check|sl1|out~51_combout ;
wire \condition_check|sl1|out~52_combout ;
wire \memshift|mux8_1_12|out[5]~17_combout ;
wire \memshift|mux8_1_12|out[5]~18_combout ;
wire \shifter|Mux4|Data[29]~44_combout ;
wire \shifter|Mux4|Data[29]~45_combout ;
wire \shifter|Mux4|Data[13]~46_combout ;
wire \shifter|Mux4|Data[13]~47_combout ;
wire \shifter|Mux5|Data[13]~13_combout ;
wire \ALU_OpA~21_combout ;
wire \ALU_OpA~22_combout ;
wire \alu|MUX|ALU_out[13]~67_combout ;
wire \alu|MUX|ALU_out[13]~68_combout ;
wire \seg3|WBData_out[13]~5_combout ;
wire \Rd_in~13_combout ;
wire \mux4_two|Data[13]~24_combout ;
wire \mux4_two|Data[13]~25_combout ;
wire \Add2~35_combout ;
wire \seg3|MemData_out~13_combout ;
wire \regshift|mux8_1_2|out~32_combout ;
wire \regshift|mux8_1_0|out[5]~26_combout ;
wire \regshift|mux8_1_0|out[5]~28_combout ;
wire \regshift|mux8_1_0|out[5]~29_combout ;
wire \datamemory|Mux2~0_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout ;
wire \memshift|mux8_1_11|out[4]~4_combout ;
wire \memshift|mux4_1_10|out[4]~4_combout ;
wire \memshift|mux8_1_13|out[4]~10_combout ;
wire \memshift|mux8_1_13|out[4]~11_combout ;
wire \Rd_in~4_combout ;
wire \mux4_two|Data[4]~6_combout ;
wire \mux4_two|Data[4]~7_combout ;
wire \shifter|Mux1|Data[3]~31_combout ;
wire \shifter|Mux1|Data[3]~32_combout ;
wire \shifter|Mux2|Data[1]~29_combout ;
wire \shifter|Mux3|Data[1]~13_combout ;
wire \shifter|Mux4|Data[25]~28_combout ;
wire \shifter|Mux4|Data[25]~29_combout ;
wire \shifter|Mux5|Data[25]~34_combout ;
wire \shifter|Mux4|Data[9]~30_combout ;
wire \shifter|Mux4|Data[9]~31_combout ;
wire \shifter|Mux5|Data[25]~35_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a25 ;
wire \seg2|OperandA_out~25_combout ;
wire \ALU_OpA~51_combout ;
wire \ALU_OpA~52_combout ;
wire \alu|MUX|ALU_out[25]~116_combout ;
wire \alu|adder|Add0~51 ;
wire \alu|adder|Add0~52_combout ;
wire \alu|MUX|ALU_out[25]~117_combout ;
wire \alu|MUX|ALU_out[25]~118_combout ;
wire \seg3|WBData_out[25]~17_combout ;
wire \Add2~69_combout ;
wire \Add2~71_combout ;
wire \seg4|WBData_out[25]~feeder_combout ;
wire \Rd_in~25_combout ;
wire \mux4_two|Data[25]~48_combout ;
wire \mux4_two|Data[25]~49_combout ;
wire \alu|comb~6_combout ;
wire \alu|adder|Add0~53 ;
wire \alu|adder|Add0~55 ;
wire \alu|adder|Add0~57 ;
wire \alu|adder|Add0~58_combout ;
wire \alu|MUX|ALU_out[28]~128_combout ;
wire \alu|MUX|ALU_out[28]~129_combout ;
wire \alu|MUX|ALU_out[28]~130_combout ;
wire \seg3|WBData_out[28]~20_combout ;
wire \mipsregister|register~1860_combout ;
wire \mipsregister|register~348_regout ;
wire \mipsregister|register~1861_combout ;
wire \mipsregister|register~316_regout ;
wire \mipsregister|register~284_regout ;
wire \mipsregister|register~1594_combout ;
wire \mipsregister|register~1595_combout ;
wire \mipsregister|register~92_regout ;
wire \mipsregister|register~124_regout ;
wire \mipsregister|register~28_regout ;
wire \mipsregister|register~1864_combout ;
wire \mipsregister|register~60_regout ;
wire \mipsregister|register~1598_combout ;
wire \mipsregister|register~1599_combout ;
wire \mipsregister|register~1600_combout ;
wire \mipsregister|register~1603_combout ;
wire \mipsregister|register~540_regout ;
wire \mipsregister|register~1588_combout ;
wire \mipsregister|register~924_regout ;
wire \mipsregister|register~1589_combout ;
wire \mipsregister|register~956_regout ;
wire \mipsregister|register~700_regout ;
wire \mipsregister|register~572_regout ;
wire \mipsregister|register~1586_combout ;
wire \mipsregister|register~1587_combout ;
wire \mipsregister|register~1590_combout ;
wire \mipsregister|register~892_regout ;
wire \mipsregister|register~1859_combout ;
wire \mipsregister|register~1020_regout ;
wire \mipsregister|register~1592_combout ;
wire \mipsregister|register~1593_combout ;
wire \seg2|OperandB_out~56_combout ;
wire \seg2|OperandB_out~57_combout ;
wire \mux4_two|Data[28]~54_combout ;
wire \mux4_two|Data[28]~55_combout ;
wire \Add2~80_combout ;
wire \seg3|MemData_out~28_combout ;
wire \Add2~56_combout ;
wire \seg3|MemData_out~20_combout ;
wire \condition_check|sl1|out~9_combout ;
wire \regshift|mux8_1_1|out[4]~10_combout ;
wire \regshift|mux8_1_1|out[4]~11_combout ;
wire \regshift|mux8_1_3|out[4]~14_combout ;
wire \regshift|mux8_1_3|out[4]~13_combout ;
wire \regshift|mux8_1_3|out[4]~15_combout ;
wire \datamemory|Mux27~0_combout ;
wire \datamemory|Mux27~1_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \memshift|mux8_1_13|out[5]~12_combout ;
wire \memshift|mux4_1_10|out[5]~5_combout ;
wire \memshift|mux8_1_13|out[5]~13_combout ;
wire \Rd_in~5_combout ;
wire \mipsregister|register~677_regout ;
wire \mipsregister|register~933_regout ;
wire \mipsregister|register~549_regout ;
wire \mipsregister|register~1124_combout ;
wire \mipsregister|register~1125_combout ;
wire \mipsregister|register~613_regout ;
wire \mipsregister|register~869_regout ;
wire \mipsregister|register~1131_combout ;
wire \mipsregister|register~741_regout ;
wire \mipsregister|register~1132_combout ;
wire \mipsregister|register~1133_combout ;
wire \mipsregister|register~1746_combout ;
wire \mipsregister|register~293_regout ;
wire \mipsregister|register~357_regout ;
wire \mipsregister|register~325_regout ;
wire \mipsregister|register~261_regout ;
wire \mipsregister|register~1136_combout ;
wire \mipsregister|register~1137_combout ;
wire \mipsregister|register~101_regout ;
wire \mipsregister|register~5_regout ;
wire \mipsregister|register~1138_combout ;
wire \mipsregister|register~1139_combout ;
wire \mipsregister|register~1140_combout ;
wire \mipsregister|register~485feeder_combout ;
wire \mipsregister|register~485_regout ;
wire \mipsregister|register~453_regout ;
wire \mipsregister|register~421_regout ;
wire \mipsregister|register~389_regout ;
wire \mipsregister|register~1141_combout ;
wire \mipsregister|register~1142_combout ;
wire \mipsregister|register~1143_combout ;
wire \seg2|OperandB_out~10_combout ;
wire \seg2|OperandB_out~11_combout ;
wire \mux4_two|Data[5]~8_combout ;
wire \mux4_two|Data[5]~9_combout ;
wire \shifter|Mux1|Data[4]~2_combout ;
wire \shifter|Mux1|Data[4]~3_combout ;
wire \shifter|Mux2|Data[2]~45_combout ;
wire \shifter|Mux3|Data[2]~20_combout ;
wire \shifter|Mux4|Data[10]~34_combout ;
wire \shifter|Mux4|Data[10]~35_combout ;
wire \shifter|Mux5|Data[10]~10_combout ;
wire \seg3|WBData_out[10]~2_combout ;
wire \Rd_in~10_combout ;
wire \mipsregister|Mux29~0_combout ;
wire \memshift|mux8_1_13|out[2]~4_combout ;
wire \memshift|mux8_1_13|out[2]~5_combout ;
wire \Rd_in~1_combout ;
wire \mipsregister|Mux29~1_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a7 ;
wire \seg2|OperandA_out~7_combout ;
wire \ALU_OpA~9_combout ;
wire \ALU_OpA~10_combout ;
wire \alu|comb~25_combout ;
wire \seg2|OperandA_out~5_combout ;
wire \ALU_OpA~5_combout ;
wire \ALU_OpA~6_combout ;
wire \seg2|OperandA_out~4_combout ;
wire \mux4_one|Data[4]~9_combout ;
wire \ALU_OpA~4_combout ;
wire \alu|comb~28_combout ;
wire \seg2|Immediate32_out~2_combout ;
wire \alu|comb~29_combout ;
wire \alu|comb~31_combout ;
wire \alu|adder|Add0~1_cout ;
wire \alu|adder|Add0~3 ;
wire \alu|adder|Add0~5 ;
wire \alu|adder|Add0~7 ;
wire \alu|adder|Add0~9 ;
wire \alu|adder|Add0~11 ;
wire \alu|adder|Add0~13 ;
wire \alu|adder|Add0~15 ;
wire \alu|adder|Add0~17 ;
wire \alu|adder|Add0~19 ;
wire \alu|adder|Add0~20_combout ;
wire \alu|MUX|ALU_out[9]~52_combout ;
wire \alu|MUX|ALU_out[10]~49_combout ;
wire \ALU_OpB~9_combout ;
wire \alu|MUX|ALU_out[9]~53_combout ;
wire \alu|MUX|ALU_out[9]~54_combout ;
wire \shifter|Mux5|Data[9]~9_combout ;
wire \seg3|WBData_out~46_combout ;
wire \seg3|WBData_out~47_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a9 ;
wire \condition_check|sl1|out~41_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a17 ;
wire \condition_check|sl1|out~42_combout ;
wire \memshift|mux8_1_12|out[1]~4_combout ;
wire \memshift|mux8_1_12|out[1]~5_combout ;
wire \memshift|mux8_1_12|out[1]~6_combout ;
wire \Rd_in~9_combout ;
wire \mipsregister|Mux30~0_combout ;
wire \mipsregister|Mux30~1_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a26 ;
wire \seg2|OperandA_out~26_combout ;
wire \ALU_OpA~54_combout ;
wire \ALU_OpA~53_combout ;
wire \ALU_OpA~55_combout ;
wire \instruct|ram~45_combout ;
wire \expansion|Immediate32[26]~24_combout ;
wire \seg2|Immediate32_out~24_combout ;
wire \ALU_OpB~26_combout ;
wire \alu|MUX|ALU_out[26]~119_combout ;
wire \alu|adder|Add0~54_combout ;
wire \alu|MUX|ALU_out[26]~120_combout ;
wire \alu|MUX|ALU_out[26]~121_combout ;
wire \alu|MUX|ALU_out[26]~122_combout ;
wire \seg3|WBData_out[26]~18_combout ;
wire \mux4_two|Data[26]~50_combout ;
wire \mux4_two|Data[26]~51_combout ;
wire \shifter|Mux1|Data[26]~24_combout ;
wire \shifter|Mux1|Data[26]~25_combout ;
wire \shifter|Mux2|Data[24]~10_combout ;
wire \shifter|Mux2|Data[24]~11_combout ;
wire \shifter|Mux3|Data[28]~32_combout ;
wire \shifter|Mux3|Data[28]~33_combout ;
wire \shifter|Mux3|Data[20]~30_combout ;
wire \shifter|Mux3|Data[20]~31_combout ;
wire \shifter|Mux4|Data[20]~12_combout ;
wire \shifter|Mux4|Data[20]~13_combout ;
wire \shifter|Mux5|Data[20]~24_combout ;
wire \shifter|Mux5|Data[20]~25_combout ;
wire \ALU_OpA~35_combout ;
wire \ALU_OpA~36_combout ;
wire \alu|MUX|ALU_out[20]~95_combout ;
wire \alu|adder|Add0~42_combout ;
wire \alu|MUX|ALU_out[20]~96_combout ;
wire \alu|MUX|ALU_out[20]~97_combout ;
wire \alu|MUX|ALU_out[20]~98_combout ;
wire \seg3|WBData_out[20]~12_combout ;
wire \mipsregister|register~84_regout ;
wire \mipsregister|register~1822_combout ;
wire \mipsregister|register~52_regout ;
wire \mipsregister|register~20_regout ;
wire \mipsregister|register~1438_combout ;
wire \mipsregister|register~1439_combout ;
wire \mipsregister|register~244_regout ;
wire \mipsregister|register~148_regout ;
wire \mipsregister|register~212_regout ;
wire \mipsregister|register~1436_combout ;
wire \mipsregister|register~1437_combout ;
wire \mipsregister|register~1440_combout ;
wire \mipsregister|register~1819_combout ;
wire \mipsregister|register~340_regout ;
wire \mipsregister|register~276_regout ;
wire \mipsregister|register~308_regout ;
wire \mipsregister|register~1434_combout ;
wire \mipsregister|register~1820_combout ;
wire \mipsregister|register~372_regout ;
wire \mipsregister|register~1435_combout ;
wire \mipsregister|register~1443_combout ;
wire \mipsregister|register~1817_combout ;
wire \mipsregister|register~980_regout ;
wire \mipsregister|register~724_regout ;
wire \mipsregister|register~1425_combout ;
wire \mipsregister|register~884_regout ;
wire \mipsregister|register~756_regout ;
wire \mipsregister|register~628_regout ;
wire \mipsregister|register~1431_combout ;
wire \mipsregister|register~1432_combout ;
wire \mipsregister|register~916_regout ;
wire \mipsregister|register~660_regout ;
wire \mipsregister|register~532_regout ;
wire \mipsregister|register~788feeder_combout ;
wire \mipsregister|register~788_regout ;
wire \mipsregister|register~1428_combout ;
wire \mipsregister|register~1429_combout ;
wire \mipsregister|register~820_regout ;
wire \mipsregister|register~948_regout ;
wire \mipsregister|register~564_regout ;
wire \mipsregister|register~692_regout ;
wire \mipsregister|register~1426_combout ;
wire \mipsregister|register~1427_combout ;
wire \mipsregister|register~1430_combout ;
wire \mipsregister|register~1433_combout ;
wire \seg2|OperandB_out~40_combout ;
wire \seg2|OperandB_out~41_combout ;
wire \mux4_two|Data[20]~38_combout ;
wire \mux4_two|Data[20]~39_combout ;
wire \shifter|Mux1|Data[19]~47_combout ;
wire \shifter|Mux1|Data[19]~48_combout ;
wire \shifter|Mux2|Data[19]~52_combout ;
wire \shifter|Mux2|Data[19]~53_combout ;
wire \shifter|Mux3|Data[15]~52_combout ;
wire \shifter|Mux3|Data[15]~53_combout ;
wire \shifter|Mux3|Data[7]~58_combout ;
wire \shifter|Mux3|Data[7]~59_combout ;
wire \shifter|Mux4|Data[7]~23_combout ;
wire \shifter|Mux5|Data[7]~7_combout ;
wire \alu|MUX|ALU_out[7]~40_combout ;
wire \alu|MUX|ALU_out[7]~41_combout ;
wire \alu|MUX|ALU_out[7]~42_combout ;
wire \seg3|WBData_out~42_combout ;
wire \seg3|WBData_out~43_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \condition_check|sl1|out~55_combout ;
wire \memshift|mux4_1_10|out[7]~7_combout ;
wire \condition_check|sl1|out~64_combout ;
wire \memshift|mux8_1_10|out[7]~14_combout ;
wire \memshift|mux8_1_10|out[7]~15_combout ;
wire \Rd_in~31_combout ;
wire \mux4_two|Data[31]~60_combout ;
wire \shifter|HighBit~0_combout ;
wire \shifter|Mux3|Data[30]~48_combout ;
wire \shifter|Mux3|Data[30]~49_combout ;
wire \shifter|Mux4|Data[22]~18_combout ;
wire \shifter|Mux4|Data[22]~19_combout ;
wire \shifter|Mux4|Data[6]~20_combout ;
wire \shifter|Mux5|Data[6]~6_combout ;
wire \ALU_OpB~6_combout ;
wire \alu|MUX|ALU_out[6]~34_combout ;
wire \ALU_OpA~7_combout ;
wire \ALU_OpA~8_combout ;
wire \alu|MUX|ALU_out[6]~35_combout ;
wire \alu|MUX|ALU_out[6]~36_combout ;
wire \alu|adder|Add0~14_combout ;
wire \alu|MUX|ALU_out[6]~37_combout ;
wire \alu|MUX|ALU_out[6]~38_combout ;
wire \seg3|WBData_out~40_combout ;
wire \seg3|WBData_out~41_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a25 ;
wire \memshift|mux8_1_11|out[1]~0_combout ;
wire \memshift|mux4_1_10|out[1]~0_combout ;
wire \memshift|mux8_1_13|out[1]~3_combout ;
wire \Rd_in~0_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a1 ;
wire \seg2|OperandA_out~1_combout ;
wire \mux4_one|Data[1]~3_combout ;
wire \ShiftAmount~1_combout ;
wire \shifter|comb~3_combout ;
wire \shifter|Mux2|Data[20]~8_combout ;
wire \shifter|Mux2|Data[20]~9_combout ;
wire \shifter|Mux3|Data[16]~2_combout ;
wire \shifter|Mux3|Data[16]~3_combout ;
wire \shifter|Mux4|Data[24]~24_combout ;
wire \shifter|Mux4|Data[24]~25_combout ;
wire \shifter|Mux5|Data[8]~8_combout ;
wire \alu|MUX|ALU_out[8]~50_combout ;
wire \alu|MUX|ALU_out[8]~45_combout ;
wire \ALU_OpB~8_combout ;
wire \alu|adder|Add0~18_combout ;
wire \alu|MUX|ALU_out[8]~46_combout ;
wire \seg3|WBData_out~44_combout ;
wire \seg3|WBData_out~45_combout ;
wire \Rd_in~8_combout ;
wire \mipsregister|Mux31~0_combout ;
wire \mipsregister|Mux31~1_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a2 ;
wire \seg2|OperandA_out~2_combout ;
wire \mux4_one|Data[2]~5_combout ;
wire \ShiftAmount~2_combout ;
wire \shifter|comb~5_combout ;
wire \shifter|Mux3|Data[5]~42_combout ;
wire \shifter|Mux3|Data[5]~43_combout ;
wire \shifter|Mux4|Data[5]~17_combout ;
wire \shifter|Mux5|Data[5]~5_combout ;
wire \seg3|WBData_out~37_combout ;
wire \ALU_OpB~5_combout ;
wire \alu|MUX|ALU_out[5]~29_combout ;
wire \alu|MUX|ALU_out[5]~10_combout ;
wire \alu|adder|Add0~12_combout ;
wire \alu|MUX|ALU_out[5]~31_combout ;
wire \alu|MUX|ALU_out[5]~32_combout ;
wire \ALU_OpA~3_combout ;
wire \alu|XorOut_Count[28]~0_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a31 ;
wire \seg2|OperandA_out~31_combout ;
wire \ALU_OpA~68_combout ;
wire \ALU_OpA~69_combout ;
wire \ALU_OpA~70_combout ;
wire \alu|Judge|always0~12_combout ;
wire \alu|Judge|Num~14_combout ;
wire \ALU_OpA~74_combout ;
wire \ALU_OpA~45_combout ;
wire \alu|Judge|Num~21_combout ;
wire \ALU_OpA~33_combout ;
wire \alu|XorOut_Count[19]~2_combout ;
wire \alu|XorOut_Count[18]~1_combout ;
wire \alu|Judge|Num~24_combout ;
wire \alu|Judge|always0~18_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a23 ;
wire \seg2|OperandA_out~23_combout ;
wire \ALU_OpA~43_combout ;
wire \alu|Judge|always0~14_combout ;
wire \alu|Judge|always0~13_combout ;
wire \alu|Judge|always0~10_combout ;
wire \alu|Judge|Num~15_combout ;
wire \alu|Judge|Num~16_combout ;
wire \ALU_OpA~75_combout ;
wire \alu|Judge|Num~17_combout ;
wire \alu|Judge|Num~18_combout ;
wire \alu|Judge|always0~16_combout ;
wire \alu|Judge|Num~19_combout ;
wire \alu|Judge|Num~20_combout ;
wire \alu|Judge|always0~17_combout ;
wire \alu|Judge|always0~19_combout ;
wire \alu|Judge|Num~23_combout ;
wire \alu|Judge|always0~20_combout ;
wire \alu|Judge|Num~25_combout ;
wire \alu|XorOut_Count[15]~5_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a21 ;
wire \seg2|OperandA_out~21_combout ;
wire \ALU_OpA~37_combout ;
wire \ALU_OpA~38_combout ;
wire \alu|Judge|always0~15_combout ;
wire \alu|Judge|Num~27_combout ;
wire \alu|Judge|Num~28_combout ;
wire \alu|Judge|always0~21_combout ;
wire \alu|Judge|Num~29_combout ;
wire \alu|Judge|Num~30_combout ;
wire \alu|Judge|always0~23_combout ;
wire \alu|Judge|Num~31_combout ;
wire \alu|Judge|Num~32_combout ;
wire \alu|Judge|Num~63_combout ;
wire \alu|Judge|Num~26_combout ;
wire \alu|Judge|always0~27_combout ;
wire \alu|Judge|Num~34_combout ;
wire \alu|Judge|always0~28_combout ;
wire \alu|Judge|always0~29_combout ;
wire \alu|XorOut_Count[17]~3_combout ;
wire \alu|Judge|always0~22_combout ;
wire \alu|Judge|Num~35_combout ;
wire \alu|Judge|Num~36_combout ;
wire \alu|Judge|Num~37_combout ;
wire \alu|Judge|Num~39_combout ;
wire \alu|Judge|Num~40_combout ;
wire \alu|Judge|Num~41_combout ;
wire \alu|Judge|always0~30_combout ;
wire \alu|Judge|always0~34_combout ;
wire \alu|Judge|Num~43_combout ;
wire \alu|Judge|Num~45_combout ;
wire \alu|Judge|always0~31_combout ;
wire \alu|XorOut_Count[9]~10_combout ;
wire \alu|Judge|Num~47_combout ;
wire \alu|Judge|Num~48_combout ;
wire \alu|Judge|Num~50_combout ;
wire \alu|Judge|always0~46_combout ;
wire \alu|Judge|always0~40_combout ;
wire \alu|Judge|Num~51_combout ;
wire \alu|Judge|Num~58_combout ;
wire \alu|Judge|Num~64_combout ;
wire \alu|Judge|always0~35_combout ;
wire \alu|Judge|always0~36_combout ;
wire \alu|Judge|Num~60_combout ;
wire \seg3|WBData_out~38_combout ;
wire \seg3|WBData_out~39_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ;
wire \memshift|mux8_1_11|out[3]~17_combout ;
wire \memshift|mux8_1_11|out[3]~18_combout ;
wire \memshift|mux8_1_11|out[3]~19_combout ;
wire \Rd_in~19_combout ;
wire \mipsregister|Mux28~0_combout ;
wire \mipsregister|Mux28~1_combout ;
wire \mipsregister|register~291_regout ;
wire \mipsregister|register~323_regout ;
wire \mipsregister|register~1736_combout ;
wire \mipsregister|register~259_regout ;
wire \mipsregister|register~1096_combout ;
wire \mipsregister|register~1097_combout ;
wire \mipsregister|register~35_regout ;
wire \mipsregister|register~99_regout ;
wire \mipsregister|register~67_regout ;
wire \mipsregister|register~3_regout ;
wire \mipsregister|register~1098_combout ;
wire \mipsregister|register~1099_combout ;
wire \mipsregister|register~1100_combout ;
wire \mipsregister|register~483_regout ;
wire \mipsregister|register~451feeder_combout ;
wire \mipsregister|register~451_regout ;
wire \mipsregister|register~1102_combout ;
wire \mipsregister|register~1103_combout ;
wire \mipsregister|register~771_regout ;
wire \mipsregister|register~899_regout ;
wire \mipsregister|register~515_regout ;
wire \mipsregister|register~643_regout ;
wire \mipsregister|register~1088_combout ;
wire \mipsregister|register~1089_combout ;
wire \mipsregister|register~1090_combout ;
wire \mipsregister|register~611_regout ;
wire \mipsregister|register~1091_combout ;
wire \mipsregister|register~739_regout ;
wire \mipsregister|register~1092_combout ;
wire \mipsregister|register~1093_combout ;
wire \seg2|OperandB_out~6_combout ;
wire \seg2|OperandB_out~7_combout ;
wire \mux4_two|Data[3]~4_combout ;
wire \mux4_two|Data[3]~5_combout ;
wire \Add2~5_combout ;
wire \shifter|Mux4|Data[3]~11_combout ;
wire \shifter|Mux3|Data[27]~25_combout ;
wire \shifter|Mux3|Data[27]~26_combout ;
wire \shifter|Mux4|Data[19]~9_combout ;
wire \shifter|Mux4|Data[19]~10_combout ;
wire \shifter|Mux5|Data[3]~3_combout ;
wire \seg3|WBData_out~31_combout ;
wire \ALU_OpB~3_combout ;
wire \alu|MUX|ALU_out[3]~21_combout ;
wire \alu|MUX|ALU_out[3]~22_combout ;
wire \alu|adder|Add0~8_combout ;
wire \alu|MUX|ALU_out[3]~23_combout ;
wire \alu|MUX|ALU_out[3]~24_combout ;
wire \seg3|WBData_out~32_combout ;
wire \seg3|WBData_out~33_combout ;
wire \Rd_in~3_combout ;
wire \mux4_one|Data[3]~7_combout ;
wire \ShiftAmount~3_combout ;
wire \shifter|comb~6_combout ;
wire \shifter|Mux4|Data[4]~14_combout ;
wire \shifter|Mux5|Data[4]~4_combout ;
wire \seg3|WBData_out~34_combout ;
wire \ALU_OpB~4_combout ;
wire \alu|MUX|ALU_out[4]~25_combout ;
wire \alu|adder|Add0~10_combout ;
wire \alu|MUX|ALU_out[4]~26_combout ;
wire \alu|MUX|ALU_out[4]~27_combout ;
wire \alu|MUX|ALU_out[4]~28_combout ;
wire \seg3|WBData_out~35_combout ;
wire \seg3|WBData_out~36_combout ;
wire \mux4_one|Data[4]~8_combout ;
wire \ShiftAmount~4_combout ;
wire \shifter|comb~9_combout ;
wire \shifter|Mux4|Data[15]~54_combout ;
wire \shifter|Mux4|Data[15]~55_combout ;
wire \shifter|Mux4|Data[31]~52_combout ;
wire \shifter|Mux4|Data[31]~53_combout ;
wire \shifter|Mux5|Data[31]~46_combout ;
wire \shifter|Mux5|Data[31]~47_combout ;
wire \alu|MUX|ALU_out[31]~139_combout ;
wire \alu|MUX|ALU_out[31]~140_combout ;
wire \alu|MUX|ALU_out[31]~141_combout ;
wire \alu|MUX|ALU_out[31]~142_combout ;
wire \seg3|WBData_out[31]~23_combout ;
wire \Add2~89_combout ;
wire \mux4_two|Data[31]~61_combout ;
wire \alu|comb~0_combout ;
wire \alu|adder|Overflow~combout ;
wire \alu|Overflow_out~0_combout ;
wire \seg3|Overflow_out~regout ;
wire \condition_check|RdWriteEn[0]~4_combout ;
wire \condition_check|RdWriteEn[3]~13_combout ;
wire \condition_check|RdWriteEn[3]~14_combout ;
wire \forward|Equal1~0_combout ;
wire \forward|Rt_EX_Forward[1]~6_combout ;
wire \mipsregister|register~66feeder_combout ;
wire \mipsregister|register~66_regout ;
wire \mipsregister|register~98_regout ;
wire \mipsregister|register~1079_combout ;
wire \mipsregister|register~226_regout ;
wire \mipsregister|register~162_regout ;
wire \mipsregister|register~1730_combout ;
wire \mipsregister|register~130_regout ;
wire \mipsregister|register~194_regout ;
wire \mipsregister|register~1076_combout ;
wire \mipsregister|register~1077_combout ;
wire \mipsregister|register~1080_combout ;
wire \mipsregister|register~1729_combout ;
wire \mipsregister|register~354_regout ;
wire \mipsregister|register~258_regout ;
wire \mipsregister|register~290feeder_combout ;
wire \mipsregister|register~290_regout ;
wire \mipsregister|register~1074_combout ;
wire \mipsregister|register~1075_combout ;
wire \mipsregister|register~1083_combout ;
wire \mipsregister|register~642_regout ;
wire \mipsregister|register~898_regout ;
wire \mipsregister|register~514_regout ;
wire \mipsregister|register~1068_combout ;
wire \mipsregister|register~1069_combout ;
wire \mipsregister|register~802_regout ;
wire \mipsregister|register~674_regout ;
wire \mipsregister|register~546_regout ;
wire \mipsregister|register~1066_combout ;
wire \mipsregister|register~1067_combout ;
wire \mipsregister|register~1070_combout ;
wire \mipsregister|register~834feeder_combout ;
wire \mipsregister|register~834_regout ;
wire \mipsregister|register~578_regout ;
wire \mipsregister|register~1064_combout ;
wire \mipsregister|register~706_regout ;
wire \mipsregister|register~1726_combout ;
wire \mipsregister|register~962_regout ;
wire \mipsregister|register~1065_combout ;
wire \mipsregister|register~1073_combout ;
wire \seg2|OperandB_out~4_combout ;
wire \seg2|OperandB_out~5_combout ;
wire \mux4_two|Data[2]~2_combout ;
wire \mux4_two|Data[2]~3_combout ;
wire \Add2~0_combout ;
wire \Add2~2_combout ;
wire \shifter|Mux5|Data[2]~2_combout ;
wire \seg3|WBData_out~27_combout ;
wire \ALU_OpB~2_combout ;
wire \ALU_OpA~2_combout ;
wire \alu|MUX|ALU_out[2]~17_combout ;
wire \alu|adder|Add0~6_combout ;
wire \alu|MUX|ALU_out[2]~18_combout ;
wire \alu|MUX|ALU_out[2]~19_combout ;
wire \alu|MUX|ALU_out[2]~20_combout ;
wire \alu|Judge|Num~54_combout ;
wire \alu|Judge|Num~55_combout ;
wire \alu|Judge|Num~56_combout ;
wire \seg3|WBData_out~29_combout ;
wire \seg3|WBData_out~30_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \condition_check|sl1|out~45_combout ;
wire \memshift|mux4_1_10|out[0]~2_combout ;
wire \memshift|mux8_1_13|out[0]~6_combout ;
wire \memshift|mux8_1_13|out[0]~7_combout ;
wire \Rd_in~2_combout ;
wire \mux4_one|Data[0]~1_combout ;
wire \ALU_OpA~0_combout ;
wire \ALU_OpB~0_combout ;
wire \alu|MUX|ALU_out~0_combout ;
wire \alu|adder|Add0~2_combout ;
wire \alu|MUX|ALU_out~1_combout ;
wire \shifter|Mux5|Data[0]~0_combout ;
wire \seg3|WBData_out[0]~24_combout ;
wire \alu|MUX|ALU_out~3_combout ;
wire \alu|WideNor0~0_combout ;
wire \alu|WideNor0~13_combout ;
wire \ALU_OpB~1_combout ;
wire \alu|WideNor0~14_combout ;
wire \alu|WideNor0~16_combout ;
wire \alu|WideNor0~11_combout ;
wire \alu|WideNor0~9_combout ;
wire \ALU_OpB~29_combout ;
wire \alu|WideNor0~4_combout ;
wire \ALU_OpA~44_combout ;
wire \alu|WideNor0~5_combout ;
wire \ALU_OpB~30_combout ;
wire \ALU_OpB~31_combout ;
wire \alu|WideNor0~6_combout ;
wire \ALU_OpB~20_combout ;
wire \ALU_OpB~19_combout ;
wire \ALU_OpB~21_combout ;
wire \alu|WideNor0~2_combout ;
wire \alu|WideNor0~7_combout ;
wire \alu|WideNor0~12_combout ;
wire \alu|MUX|ALU_out~5_combout ;
wire \alu|MUX|ALU_out~6_combout ;
wire \alu|MUX|ALU_out~7_combout ;
wire \alu|Judge|Num~46_combout ;
wire \alu|Judge|always0~32_combout ;
wire \alu|Judge|always0~33_combout ;
wire \alu|Judge|always0~37_combout ;
wire \alu|Judge|always0~38_combout ;
wire \alu|Judge|always0~42_combout ;
wire \alu|Judge|always0~43_combout ;
wire \alu|Judge|always0~44_combout ;
wire \alu|MUX|ALU_out~4_combout ;
wire \alu|MUX|ALU_out~8_combout ;
wire \seg3|WBData_out[0]~0_combout ;
wire \seg3|WBData_out[0]~feeder_combout ;
wire \seg2|PC_Add_out~4_combout ;
wire \mux8_one|ALU_out~0_combout ;
wire \condition_check|RdWriteEn[1]~15_combout ;
wire \condition_check|RdWriteEn[1]~9_combout ;
wire \forward|Equal3~0_combout ;
wire \forward|Rt_LoudUse_Forward~combout ;
wire \mipsregister|register~699_regout ;
wire \mipsregister|register~571_regout ;
wire \mipsregister|register~827feeder_combout ;
wire \mipsregister|register~827_regout ;
wire \mipsregister|register~1564_combout ;
wire \mipsregister|register~1565_combout ;
wire \mipsregister|register~795_regout ;
wire \mipsregister|register~923_regout ;
wire \mipsregister|register~539_regout ;
wire \mipsregister|register~1568_combout ;
wire \mipsregister|register~1569_combout ;
wire \mipsregister|register~1855_combout ;
wire \mipsregister|register~987_regout ;
wire \mipsregister|register~859_regout ;
wire \mipsregister|register~603_regout ;
wire \mipsregister|register~1566_combout ;
wire \mipsregister|register~1567_combout ;
wire \mipsregister|register~1570_combout ;
wire \mipsregister|register~891feeder_combout ;
wire \mipsregister|register~891_regout ;
wire \mipsregister|register~635_regout ;
wire \mipsregister|register~1571_combout ;
wire \mipsregister|register~763_regout ;
wire \mipsregister|register~1856_combout ;
wire \mipsregister|register~1019_regout ;
wire \mipsregister|register~1572_combout ;
wire \mipsregister|register~1573_combout ;
wire \seg2|OperandB_out~54_combout ;
wire \seg2|OperandB_out~55_combout ;
wire \mux4_two|Data[27]~52_combout ;
wire \mux4_two|Data[27]~53_combout ;
wire \ALU_OpB~27_combout ;
wire \ALU_OpA~56_combout ;
wire \ALU_OpA~57_combout ;
wire \ALU_OpA~58_combout ;
wire \alu|MUX|ALU_out[27]~123_combout ;
wire \alu|adder|Add0~56_combout ;
wire \alu|MUX|ALU_out[27]~124_combout ;
wire \alu|MUX|ALU_out[27]~125_combout ;
wire \alu|MUX|ALU_out[27]~126_combout ;
wire \seg3|WBData_out[27]~19_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a27 ;
wire \seg2|OperandA_out~27_combout ;
wire \ALU_OpA~72_combout ;
wire \ALU_OpA~71_combout ;
wire \alu|Judge|always0~11_combout ;
wire \alu|Judge|Num~61_combout ;
wire \alu|Judge|Num~62_combout ;
wire \alu|Judge|always0~24_combout ;
wire \alu|Judge|always0~25_combout ;
wire \alu|Judge|always0~26_combout ;
wire \alu|Judge|Num~33_combout ;
wire \alu|Judge|always0~45_combout ;
wire \alu|Judge|Num~49_combout ;
wire \alu|Judge|always0~39_combout ;
wire \alu|Judge|Num~65_combout ;
wire \alu|Judge|Num~53_combout ;
wire \alu|Judge|always0~41_combout ;
wire \alu|MUX|ALU_out[5]~12_combout ;
wire \alu|MUX|ALU_out[1]~15_combout ;
wire \alu|MUX|ALU_out[1]~16_combout ;
wire \shifter|Mux5|Data[1]~1_combout ;
wire \seg3|WBData_out[1]~25_combout ;
wire \alu|Judge|Num~66_combout ;
wire \alu|Judge|Num~57_combout ;
wire \seg3|WBData_out[1]~26_combout ;
wire \seg3|WBData_out[1]~1_combout ;
wire \seg3|WBData_out[1]~feeder_combout ;
wire \ALU_OpA~1_combout ;
wire \alu|adder|Add0~4_combout ;
wire \alu|adder|Equal0~0_combout ;
wire \alu|adder|Equal0~1_combout ;
wire \alu|adder|Equal0~2_combout ;
wire \alu|adder|Add0~28_combout ;
wire \alu|adder|Equal0~4_combout ;
wire \alu|adder|Equal0~6_combout ;
wire \alu|adder|Equal0~8_combout ;
wire \alu|adder|Equal0~7_combout ;
wire \alu|adder|Equal0~9_combout ;
wire \alu|adder|Equal0~10_combout ;
wire \seg3|Zero_out~regout ;
wire \controller|Selector22~0_combout ;
wire \seg3|Condition_out~2_combout ;
wire \condition_check|MUX_Con|out~0_combout ;
wire \condition_check|MUX_Con|out~1_combout ;
wire \condition_check|BranchValid~combout ;
wire \Seg1|PC_Add_out[0]~feeder_combout ;
wire \seg3|Branch_addr_out~30_combout ;
wire \PC_selcet|Data[0]~60_combout ;
wire \Seg1|PC_Add_out[13]~49_combout ;
wire \PC_selcet|Data[13]~72_combout ;
wire \PC_selcet|Data[13]~102_combout ;
wire \seg3|Branch_addr_out[18]~63_combout ;
wire \PC_selcet|Data[18]~77_combout ;
wire \PC_selcet|Data[18]~107_combout ;
wire \PC_selcet|Data[19]~78_combout ;
wire \PC_selcet|Data[19]~108_combout ;
wire \Seg1|PC_Add_out[24]~71_combout ;
wire \PC_selcet|Data[24]~83_combout ;
wire \PC_selcet|Data[24]~113_combout ;
wire \Seg1|PC_Add_out[25]~73_combout ;
wire \PC_selcet|Data[25]~84_combout ;
wire \PC_selcet|Data[25]~114_combout ;
wire \seg2|PC_Add_out~28_combout ;
wire \seg3|Branch_addr_out[23]~74 ;
wire \seg3|Branch_addr_out[24]~76 ;
wire \seg3|Branch_addr_out[25]~78 ;
wire \seg3|Branch_addr_out[26]~80 ;
wire \seg3|Branch_addr_out[27]~81_combout ;
wire \PC_selcet|Data[27]~86_combout ;
wire \PC_selcet|Data[27]~116_combout ;
wire \pc|PC_out[27]~feeder_combout ;
wire \Seg1|PC_Add_out[26]~76 ;
wire \Seg1|PC_Add_out[27]~78 ;
wire \Seg1|PC_Add_out[28]~79_combout ;
wire \seg2|PC_Add_out~0_combout ;
wire \PC_selcet|Data[28]~87_combout ;
wire \PC_selcet|Data[28]~117_combout ;
wire \Seg1|PC_Add_out[28]~80 ;
wire \Seg1|PC_Add_out[29]~81_combout ;
wire \seg2|PC_Add_out~1_combout ;
wire \PC_selcet|Data[29]~88_combout ;
wire \PC_selcet|Data[29]~118_combout ;
wire \seg3|Branch_addr_out[27]~82 ;
wire \seg3|Branch_addr_out[28]~84 ;
wire \seg3|Branch_addr_out[29]~86 ;
wire \seg3|Branch_addr_out[30]~87_combout ;
wire \PC_selcet|Data[30]~89_combout ;
wire \PC_selcet|Data[30]~119_combout ;
wire \pc|PC_out[31]~feeder_combout ;
wire \Seg1|PC_Add_out[29]~82 ;
wire \Seg1|PC_Add_out[30]~84 ;
wire \Seg1|PC_Add_out[31]~85_combout ;
wire \seg2|PC_Add_out~3_combout ;
wire \seg3|Branch_addr_out[30]~88 ;
wire \seg3|Branch_addr_out[31]~89_combout ;
wire \PC_selcet|Data[31]~90_combout ;
wire \PC_selcet|Data[31]~120_combout ;
wire \pc|PC_out[19]~feeder_combout ;
wire \hazard|mux_PCSrc|Data[0]~0_combout ;
wire \seg2|OperandA_out~0_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a3 ;
wire \seg2|OperandA_out~3_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a6 ;
wire \seg2|OperandA_out~6_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a9 ;
wire \seg2|OperandA_out~9_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a11 ;
wire \seg2|OperandA_out~11_combout ;
wire \seg2|OperandA_out~13_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a16 ;
wire \seg2|OperandA_out~16_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a18 ;
wire \seg2|OperandA_out~18_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a19 ;
wire \seg2|OperandA_out~19_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a20 ;
wire \seg2|OperandA_out~20_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a28 ;
wire \seg2|OperandA_out~28_combout ;
wire \mipsregister|register_rtl_0|auto_generated|ram_block1a30 ;
wire \seg2|OperandA_out~30_combout ;
wire \mipsregister|register~484_regout ;
wire \mipsregister|register~420_regout ;
wire \mipsregister|register~452_regout ;
wire \mipsregister|register~1743_combout ;
wire \mipsregister|register~388_regout ;
wire \mipsregister|register~1121_combout ;
wire \mipsregister|register~1122_combout ;
wire \mipsregister|register~324_regout ;
wire \mipsregister|register~1742_combout ;
wire \mipsregister|register~356_regout ;
wire \mipsregister|register~1115_combout ;
wire \mipsregister|register~68_regout ;
wire \mipsregister|register~100_regout ;
wire \mipsregister|register~1119_combout ;
wire \mipsregister|register~164_regout ;
wire \mipsregister|register~132_regout ;
wire \mipsregister|register~1116_combout ;
wire \mipsregister|register~1117_combout ;
wire \mipsregister|register~1120_combout ;
wire \mipsregister|register~1123_combout ;
wire \mipsregister|register~644_regout ;
wire \mipsregister|register~900_regout ;
wire \mipsregister|register~516_regout ;
wire \mipsregister|register~772_regout ;
wire \mipsregister|register~1108_combout ;
wire \mipsregister|register~1109_combout ;
wire \mipsregister|register~932_regout ;
wire \mipsregister|register~804_regout ;
wire \mipsregister|register~548_regout ;
wire \mipsregister|register~1106_combout ;
wire \mipsregister|register~1107_combout ;
wire \mipsregister|register~1110_combout ;
wire \mipsregister|register~1740_combout ;
wire \mipsregister|register~996_regout ;
wire \mipsregister|register~868_regout ;
wire \mipsregister|register~740feeder_combout ;
wire \mipsregister|register~740_regout ;
wire \mipsregister|register~612_regout ;
wire \mipsregister|register~1111_combout ;
wire \mipsregister|register~1112_combout ;
wire \mipsregister|register~1113_combout ;
wire \seg2|OperandB_out~8_combout ;
wire \seg2|OperandB_out~9_combout ;
wire \mipsregister|register~102_regout ;
wire \mipsregister|register~6_regout ;
wire \mipsregister|register~1750_combout ;
wire \mipsregister|register~38_regout ;
wire \mipsregister|register~1158_combout ;
wire \mipsregister|register~1159_combout ;
wire \mipsregister|register~230_regout ;
wire \mipsregister|register~166_regout ;
wire \mipsregister|register~198feeder_combout ;
wire \mipsregister|register~198_regout ;
wire \mipsregister|register~134_regout ;
wire \mipsregister|register~1156_combout ;
wire \mipsregister|register~1157_combout ;
wire \mipsregister|register~1160_combout ;
wire \mipsregister|register~1749_combout ;
wire \mipsregister|register~358_regout ;
wire \mipsregister|register~326_regout ;
wire \mipsregister|register~262_regout ;
wire \mipsregister|register~294feeder_combout ;
wire \mipsregister|register~294_regout ;
wire \mipsregister|register~1154_combout ;
wire \mipsregister|register~1155_combout ;
wire \mipsregister|register~1163_combout ;
wire \mipsregister|register~550_regout ;
wire \mipsregister|register~1146_combout ;
wire \mipsregister|register~806_regout ;
wire \mipsregister|register~1147_combout ;
wire \mipsregister|register~518_regout ;
wire \mipsregister|register~1148_combout ;
wire \mipsregister|register~902_regout ;
wire \mipsregister|register~1149_combout ;
wire \mipsregister|register~1150_combout ;
wire \mipsregister|register~870_regout ;
wire \mipsregister|register~614_regout ;
wire \mipsregister|register~1151_combout ;
wire \mipsregister|register~1152_combout ;
wire \mipsregister|register~1153_combout ;
wire \seg2|OperandB_out~12_combout ;
wire \seg2|OperandB_out~13_combout ;
wire \mipsregister|register~103_regout ;
wire \mipsregister|register~7_regout ;
wire \mipsregister|register~1178_combout ;
wire \mipsregister|register~1179_combout ;
wire \mipsregister|register~1756_combout ;
wire \mipsregister|register~359_regout ;
wire \mipsregister|register~295_regout ;
wire \mipsregister|register~1755_combout ;
wire \mipsregister|register~263_regout ;
wire \mipsregister|register~327_regout ;
wire \mipsregister|register~1176_combout ;
wire \mipsregister|register~1177_combout ;
wire \mipsregister|register~1180_combout ;
wire \mipsregister|register~487_regout ;
wire \mipsregister|register~455_regout ;
wire \mipsregister|register~391_regout ;
wire \mipsregister|register~1181_combout ;
wire \mipsregister|register~1182_combout ;
wire \mipsregister|register~1183_combout ;
wire \mipsregister|register~743_regout ;
wire \mipsregister|register~615_regout ;
wire \mipsregister|register~871feeder_combout ;
wire \mipsregister|register~871_regout ;
wire \mipsregister|register~1171_combout ;
wire \mipsregister|register~1172_combout ;
wire \mipsregister|register~775_regout ;
wire \mipsregister|register~903_regout ;
wire \mipsregister|register~1169_combout ;
wire \mipsregister|register~1170_combout ;
wire \mipsregister|register~935_regout ;
wire \mipsregister|register~551_regout ;
wire \mipsregister|register~1164_combout ;
wire \mipsregister|register~1165_combout ;
wire \mipsregister|register~1173_combout ;
wire \seg2|OperandB_out~14_combout ;
wire \seg2|OperandB_out~15_combout ;
wire \mipsregister|register~872_regout ;
wire \mipsregister|register~1759_combout ;
wire \mipsregister|register~1000_regout ;
wire \mipsregister|register~1192_combout ;
wire \mipsregister|register~1758_combout ;
wire \mipsregister|register~968_regout ;
wire \mipsregister|register~712_regout ;
wire \mipsregister|register~840feeder_combout ;
wire \mipsregister|register~840_regout ;
wire \mipsregister|register~584_regout ;
wire \mipsregister|register~1184_combout ;
wire \mipsregister|register~1185_combout ;
wire \mipsregister|register~808feeder_combout ;
wire \mipsregister|register~808_regout ;
wire \mipsregister|register~936_regout ;
wire \mipsregister|register~552_regout ;
wire \mipsregister|register~680feeder_combout ;
wire \mipsregister|register~680_regout ;
wire \mipsregister|register~1186_combout ;
wire \mipsregister|register~1187_combout ;
wire \mipsregister|register~520_regout ;
wire \mipsregister|register~1188_combout ;
wire \mipsregister|register~904_regout ;
wire \mipsregister|register~1189_combout ;
wire \mipsregister|register~1190_combout ;
wire \mipsregister|register~1193_combout ;
wire \mipsregister|register~360_regout ;
wire \mipsregister|register~1761_combout ;
wire \mipsregister|register~296_regout ;
wire \mipsregister|register~264_regout ;
wire \mipsregister|register~1194_combout ;
wire \mipsregister|register~1195_combout ;
wire \mipsregister|register~72_regout ;
wire \mipsregister|register~8_regout ;
wire \mipsregister|register~1198_combout ;
wire \mipsregister|register~1199_combout ;
wire \mipsregister|register~232_regout ;
wire \mipsregister|register~136_regout ;
wire \mipsregister|register~1196_combout ;
wire \mipsregister|register~1197_combout ;
wire \mipsregister|register~1200_combout ;
wire \mipsregister|register~1203_combout ;
wire \seg2|OperandB_out~16_combout ;
wire \seg2|OperandB_out~17_combout ;
wire \mipsregister|register~233_regout ;
wire \mipsregister|register~137_regout ;
wire \mipsregister|register~1767_combout ;
wire \mipsregister|register~169_regout ;
wire \mipsregister|register~1214_combout ;
wire \mipsregister|register~1215_combout ;
wire \mipsregister|register~457_regout ;
wire \mipsregister|register~489_regout ;
wire \mipsregister|register~425feeder_combout ;
wire \mipsregister|register~425_regout ;
wire \mipsregister|register~393_regout ;
wire \mipsregister|register~1221_combout ;
wire \mipsregister|register~1222_combout ;
wire \mipsregister|register~1768_combout ;
wire \mipsregister|register~41_regout ;
wire \mipsregister|register~105_regout ;
wire \mipsregister|register~1219_combout ;
wire \mipsregister|register~361_regout ;
wire \mipsregister|register~329_regout ;
wire \mipsregister|register~265_regout ;
wire \mipsregister|register~1216_combout ;
wire \mipsregister|register~1217_combout ;
wire \mipsregister|register~1220_combout ;
wire \mipsregister|register~1223_combout ;
wire \mipsregister|register~745_regout ;
wire \mipsregister|register~617_regout ;
wire \mipsregister|register~1211_combout ;
wire \mipsregister|register~1212_combout ;
wire \mipsregister|register~1765_combout ;
wire \mipsregister|register~969_regout ;
wire \mipsregister|register~841_regout ;
wire \mipsregister|register~585_regout ;
wire \mipsregister|register~713_regout ;
wire \mipsregister|register~1206_combout ;
wire \mipsregister|register~1207_combout ;
wire \mipsregister|register~905_regout ;
wire \mipsregister|register~777_regout ;
wire \mipsregister|register~521_regout ;
wire \mipsregister|register~649_regout ;
wire \mipsregister|register~1208_combout ;
wire \mipsregister|register~1209_combout ;
wire \mipsregister|register~1210_combout ;
wire \mipsregister|register~553_regout ;
wire \mipsregister|register~809_regout ;
wire \mipsregister|register~1204_combout ;
wire \mipsregister|register~681_regout ;
wire \mipsregister|register~937_regout ;
wire \mipsregister|register~1205_combout ;
wire \mipsregister|register~1213_combout ;
wire \seg2|OperandB_out~18_combout ;
wire \seg2|OperandB_out~19_combout ;
wire \mipsregister|register~1772_combout ;
wire \mipsregister|register~170_regout ;
wire \mipsregister|register~234_regout ;
wire \mipsregister|register~138_regout ;
wire \mipsregister|register~1236_combout ;
wire \mipsregister|register~1237_combout ;
wire \mipsregister|register~106feeder_combout ;
wire \mipsregister|register~106_regout ;
wire \mipsregister|register~74_regout ;
wire \mipsregister|register~42feeder_combout ;
wire \mipsregister|register~42_regout ;
wire \mipsregister|register~10_regout ;
wire \mipsregister|register~1238_combout ;
wire \mipsregister|register~1239_combout ;
wire \mipsregister|register~1240_combout ;
wire \mipsregister|register~1771_combout ;
wire \mipsregister|register~362_regout ;
wire \mipsregister|register~330_regout ;
wire \mipsregister|register~266_regout ;
wire \mipsregister|register~298feeder_combout ;
wire \mipsregister|register~298_regout ;
wire \mipsregister|register~1234_combout ;
wire \mipsregister|register~1235_combout ;
wire \mipsregister|register~1243_combout ;
wire \mipsregister|register~906_regout ;
wire \mipsregister|register~650_regout ;
wire \mipsregister|register~522_regout ;
wire \mipsregister|register~778_regout ;
wire \mipsregister|register~1228_combout ;
wire \mipsregister|register~1229_combout ;
wire \mipsregister|register~1230_combout ;
wire \mipsregister|register~874_regout ;
wire \mipsregister|register~746feeder_combout ;
wire \mipsregister|register~746_regout ;
wire \mipsregister|register~618_regout ;
wire \mipsregister|register~1231_combout ;
wire \mipsregister|register~1232_combout ;
wire \mipsregister|register~1233_combout ;
wire \seg2|OperandB_out~20_combout ;
wire \seg2|OperandB_out~21_combout ;
wire \mipsregister|register~76_regout ;
wire \mipsregister|register~108_regout ;
wire \mipsregister|register~1279_combout ;
wire \mipsregister|register~1280_combout ;
wire \mipsregister|register~332_regout ;
wire \mipsregister|register~268_regout ;
wire \mipsregister|register~1274_combout ;
wire \mipsregister|register~1275_combout ;
wire \mipsregister|register~1283_combout ;
wire \mipsregister|register~812feeder_combout ;
wire \mipsregister|register~812_regout ;
wire \mipsregister|register~940_regout ;
wire \mipsregister|register~1267_combout ;
wire \mipsregister|register~908_regout ;
wire \mipsregister|register~652_regout ;
wire \mipsregister|register~1269_combout ;
wire \mipsregister|register~1270_combout ;
wire \mipsregister|register~876_regout ;
wire \mipsregister|register~620feeder_combout ;
wire \mipsregister|register~620_regout ;
wire \mipsregister|register~748_regout ;
wire \mipsregister|register~1271_combout ;
wire \mipsregister|register~1272_combout ;
wire \mipsregister|register~1273_combout ;
wire \seg2|OperandB_out~24_combout ;
wire \seg2|OperandB_out~25_combout ;
wire \mipsregister|register~493_regout ;
wire \mipsregister|register~461_regout ;
wire \mipsregister|register~429_regout ;
wire \mipsregister|register~1301_combout ;
wire \mipsregister|register~1302_combout ;
wire \mipsregister|register~301_regout ;
wire \mipsregister|register~333_regout ;
wire \mipsregister|register~269_regout ;
wire \mipsregister|register~1296_combout ;
wire \mipsregister|register~1297_combout ;
wire \mipsregister|register~13_regout ;
wire \mipsregister|register~77feeder_combout ;
wire \mipsregister|register~77_regout ;
wire \mipsregister|register~1298_combout ;
wire \mipsregister|register~109_regout ;
wire \mipsregister|register~1299_combout ;
wire \mipsregister|register~1300_combout ;
wire \mipsregister|register~205_regout ;
wire \mipsregister|register~141_regout ;
wire \mipsregister|register~1294_combout ;
wire \mipsregister|register~1295_combout ;
wire \mipsregister|register~1303_combout ;
wire \mipsregister|register~845_regout ;
wire \mipsregister|register~589_regout ;
wire \mipsregister|register~1286_combout ;
wire \mipsregister|register~1287_combout ;
wire \mipsregister|register~909_regout ;
wire \mipsregister|register~781_regout ;
wire \mipsregister|register~653_regout ;
wire \mipsregister|register~525_regout ;
wire \mipsregister|register~1288_combout ;
wire \mipsregister|register~1289_combout ;
wire \mipsregister|register~1290_combout ;
wire \mipsregister|register~557_regout ;
wire \mipsregister|register~813feeder_combout ;
wire \mipsregister|register~813_regout ;
wire \mipsregister|register~1284_combout ;
wire \mipsregister|register~941_regout ;
wire \mipsregister|register~1285_combout ;
wire \mipsregister|register~749_regout ;
wire \mipsregister|register~1784_combout ;
wire \mipsregister|register~1005_regout ;
wire \mipsregister|register~1292_combout ;
wire \mipsregister|register~1293_combout ;
wire \seg2|OperandB_out~26_combout ;
wire \seg2|OperandB_out~27_combout ;
wire \mipsregister|register~398_regout ;
wire \mipsregister|register~462_regout ;
wire \mipsregister|register~1321_combout ;
wire \mipsregister|register~494_regout ;
wire \mipsregister|register~430_regout ;
wire \mipsregister|register~1322_combout ;
wire \mipsregister|register~366_regout ;
wire \mipsregister|register~334_regout ;
wire \mipsregister|register~1315_combout ;
wire \mipsregister|register~78_regout ;
wire \mipsregister|register~14_regout ;
wire \mipsregister|register~46_regout ;
wire \mipsregister|register~1318_combout ;
wire \mipsregister|register~1319_combout ;
wire \mipsregister|register~238_regout ;
wire \mipsregister|register~206_regout ;
wire \mipsregister|register~142_regout ;
wire \mipsregister|register~1316_combout ;
wire \mipsregister|register~1317_combout ;
wire \mipsregister|register~1320_combout ;
wire \mipsregister|register~1323_combout ;
wire \mipsregister|register~1789_combout ;
wire \mipsregister|register~974_regout ;
wire \mipsregister|register~718_regout ;
wire \mipsregister|register~846feeder_combout ;
wire \mipsregister|register~846_regout ;
wire \mipsregister|register~590_regout ;
wire \mipsregister|register~1304_combout ;
wire \mipsregister|register~1305_combout ;
wire \mipsregister|register~878_regout ;
wire \mipsregister|register~1790_combout ;
wire \mipsregister|register~1006_regout ;
wire \mipsregister|register~1312_combout ;
wire \mipsregister|register~942_regout ;
wire \mipsregister|register~558_regout ;
wire \mipsregister|register~686_regout ;
wire \mipsregister|register~1306_combout ;
wire \mipsregister|register~1307_combout ;
wire \mipsregister|register~1310_combout ;
wire \mipsregister|register~1313_combout ;
wire \seg2|OperandB_out~28_combout ;
wire \seg2|OperandB_out~29_combout ;
wire \mipsregister|register~1796_combout ;
wire \mipsregister|register~367_regout ;
wire \mipsregister|register~1794_combout ;
wire \mipsregister|register~303_regout ;
wire \mipsregister|register~271_regout ;
wire \mipsregister|register~1336_combout ;
wire \mipsregister|register~1337_combout ;
wire \mipsregister|register~47_regout ;
wire \mipsregister|register~79_regout ;
wire \mipsregister|register~15_regout ;
wire \mipsregister|register~1338_combout ;
wire \mipsregister|register~1339_combout ;
wire \mipsregister|register~1340_combout ;
wire \mipsregister|register~207_regout ;
wire \mipsregister|register~239_regout ;
wire \mipsregister|register~1335_combout ;
wire \mipsregister|register~1343_combout ;
wire \mipsregister|register~559_regout ;
wire \mipsregister|register~815_regout ;
wire \mipsregister|register~1324_combout ;
wire \mipsregister|register~943_regout ;
wire \mipsregister|register~687_regout ;
wire \mipsregister|register~1325_combout ;
wire \mipsregister|register~847_regout ;
wire \mipsregister|register~591_regout ;
wire \mipsregister|register~1326_combout ;
wire \mipsregister|register~1327_combout ;
wire \mipsregister|register~911feeder_combout ;
wire \mipsregister|register~911_regout ;
wire \mipsregister|register~783_regout ;
wire \mipsregister|register~527_regout ;
wire \mipsregister|register~655feeder_combout ;
wire \mipsregister|register~655_regout ;
wire \mipsregister|register~1328_combout ;
wire \mipsregister|register~1329_combout ;
wire \mipsregister|register~1330_combout ;
wire \mipsregister|register~1333_combout ;
wire \seg2|OperandB_out~30_combout ;
wire \seg2|OperandB_out~31_combout ;
wire \mipsregister|register~272_regout ;
wire \mipsregister|register~1354_combout ;
wire \mipsregister|register~368_regout ;
wire \mipsregister|register~336_regout ;
wire \mipsregister|register~1355_combout ;
wire \mipsregister|register~240_regout ;
wire \mipsregister|register~208_regout ;
wire \mipsregister|register~144_regout ;
wire \mipsregister|register~1356_combout ;
wire \mipsregister|register~1357_combout ;
wire \mipsregister|register~112_regout ;
wire \mipsregister|register~80_regout ;
wire \mipsregister|register~1801_combout ;
wire \mipsregister|register~48_regout ;
wire \mipsregister|register~16_regout ;
wire \mipsregister|register~1358_combout ;
wire \mipsregister|register~1359_combout ;
wire \mipsregister|register~1360_combout ;
wire \mipsregister|register~1363_combout ;
wire \mipsregister|register~656_regout ;
wire \mipsregister|register~784_regout ;
wire \mipsregister|register~528_regout ;
wire \mipsregister|register~1348_combout ;
wire \mipsregister|register~1349_combout ;
wire \mipsregister|register~944_regout ;
wire \mipsregister|register~816feeder_combout ;
wire \mipsregister|register~816_regout ;
wire \mipsregister|register~1347_combout ;
wire \mipsregister|register~1350_combout ;
wire \mipsregister|register~880_regout ;
wire \mipsregister|register~752feeder_combout ;
wire \mipsregister|register~752_regout ;
wire \mipsregister|register~624_regout ;
wire \mipsregister|register~1351_combout ;
wire \mipsregister|register~1352_combout ;
wire \mipsregister|register~1353_combout ;
wire \seg2|OperandB_out~32_combout ;
wire \seg2|OperandB_out~33_combout ;
wire \mipsregister|register~945_regout ;
wire \mipsregister|register~561_regout ;
wire \mipsregister|register~817_regout ;
wire \mipsregister|register~1364_combout ;
wire \mipsregister|register~1365_combout ;
wire \mipsregister|register~849_regout ;
wire \mipsregister|register~593_regout ;
wire \mipsregister|register~1366_combout ;
wire \mipsregister|register~1367_combout ;
wire \mipsregister|register~1370_combout ;
wire \mipsregister|register~1373_combout ;
wire \mipsregister|register~497feeder_combout ;
wire \mipsregister|register~497_regout ;
wire \mipsregister|register~465_regout ;
wire \mipsregister|register~1382_combout ;
wire \mipsregister|register~273_regout ;
wire \mipsregister|register~1376_combout ;
wire \mipsregister|register~1805_combout ;
wire \mipsregister|register~305_regout ;
wire \mipsregister|register~1377_combout ;
wire \mipsregister|register~49_regout ;
wire \mipsregister|register~113feeder_combout ;
wire \mipsregister|register~113_regout ;
wire \mipsregister|register~1379_combout ;
wire \mipsregister|register~1380_combout ;
wire \mipsregister|register~177feeder_combout ;
wire \mipsregister|register~177_regout ;
wire \mipsregister|register~145_regout ;
wire \mipsregister|register~1374_combout ;
wire \mipsregister|register~241_regout ;
wire \mipsregister|register~1375_combout ;
wire \mipsregister|register~1383_combout ;
wire \seg2|OperandB_out~34_combout ;
wire \seg2|OperandB_out~35_combout ;
wire \mipsregister|register~565_regout ;
wire \mipsregister|register~1444_combout ;
wire \mipsregister|register~949_regout ;
wire \mipsregister|register~693feeder_combout ;
wire \mipsregister|register~693_regout ;
wire \mipsregister|register~1445_combout ;
wire \mipsregister|register~1824_combout ;
wire \mipsregister|register~1013_regout ;
wire \mipsregister|register~757_regout ;
wire \mipsregister|register~1452_combout ;
wire \mipsregister|register~917_regout ;
wire \mipsregister|register~789_regout ;
wire \mipsregister|register~533_regout ;
wire \mipsregister|register~661_regout ;
wire \mipsregister|register~1448_combout ;
wire \mipsregister|register~1449_combout ;
wire \mipsregister|register~1823_combout ;
wire \mipsregister|register~981_regout ;
wire \mipsregister|register~853_regout ;
wire \mipsregister|register~597_regout ;
wire \mipsregister|register~1446_combout ;
wire \mipsregister|register~1447_combout ;
wire \mipsregister|register~1450_combout ;
wire \mipsregister|register~1453_combout ;
wire \mipsregister|register~245_regout ;
wire \mipsregister|register~149_regout ;
wire \mipsregister|register~1454_combout ;
wire \mipsregister|register~1455_combout ;
wire \mipsregister|register~1826_combout ;
wire \mipsregister|register~341_regout ;
wire \mipsregister|register~277_regout ;
wire \mipsregister|register~1456_combout ;
wire \mipsregister|register~1827_combout ;
wire \mipsregister|register~373_regout ;
wire \mipsregister|register~1457_combout ;
wire \mipsregister|register~117feeder_combout ;
wire \mipsregister|register~117_regout ;
wire \mipsregister|register~53_regout ;
wire \mipsregister|register~21_regout ;
wire \mipsregister|register~85feeder_combout ;
wire \mipsregister|register~85_regout ;
wire \mipsregister|register~1458_combout ;
wire \mipsregister|register~1459_combout ;
wire \mipsregister|register~1460_combout ;
wire \mipsregister|register~1463_combout ;
wire \seg2|OperandB_out~42_combout ;
wire \seg2|OperandB_out~43_combout ;
wire \mipsregister|register~86_regout ;
wire \mipsregister|register~22_regout ;
wire \mipsregister|register~54_regout ;
wire \mipsregister|register~1478_combout ;
wire \mipsregister|register~1479_combout ;
wire \mipsregister|register~246_regout ;
wire \mipsregister|register~150_regout ;
wire \mipsregister|register~214_regout ;
wire \mipsregister|register~1476_combout ;
wire \mipsregister|register~1477_combout ;
wire \mipsregister|register~1480_combout ;
wire \mipsregister|register~1832_combout ;
wire \mipsregister|register~374_regout ;
wire \mipsregister|register~1830_combout ;
wire \mipsregister|register~342_regout ;
wire \mipsregister|register~1475_combout ;
wire \mipsregister|register~1483_combout ;
wire \mipsregister|register~918_regout ;
wire \mipsregister|register~662_regout ;
wire \mipsregister|register~1469_combout ;
wire \mipsregister|register~950_regout ;
wire \mipsregister|register~566_regout ;
wire \mipsregister|register~694_regout ;
wire \mipsregister|register~1466_combout ;
wire \mipsregister|register~1467_combout ;
wire \mipsregister|register~1470_combout ;
wire \mipsregister|register~1829_combout ;
wire \mipsregister|register~1014_regout ;
wire \mipsregister|register~886_regout ;
wire \mipsregister|register~630_regout ;
wire \mipsregister|register~758feeder_combout ;
wire \mipsregister|register~758_regout ;
wire \mipsregister|register~1471_combout ;
wire \mipsregister|register~1472_combout ;
wire \mipsregister|register~1473_combout ;
wire \seg2|OperandB_out~44_combout ;
wire \seg2|OperandB_out~45_combout ;
wire \mipsregister|register~471_regout ;
wire \mipsregister|register~439_regout ;
wire \mipsregister|register~1837_combout ;
wire \mipsregister|register~407_regout ;
wire \mipsregister|register~1501_combout ;
wire \mipsregister|register~1502_combout ;
wire \mipsregister|register~183_regout ;
wire \mipsregister|register~151_regout ;
wire \mipsregister|register~1494_combout ;
wire \mipsregister|register~215_regout ;
wire \mipsregister|register~247_regout ;
wire \mipsregister|register~1495_combout ;
wire \mipsregister|register~1503_combout ;
wire \mipsregister|register~695_regout ;
wire \mipsregister|register~823_regout ;
wire \mipsregister|register~567_regout ;
wire \mipsregister|register~1484_combout ;
wire \mipsregister|register~1485_combout ;
wire \mipsregister|register~663feeder_combout ;
wire \mipsregister|register~663_regout ;
wire \mipsregister|register~535_regout ;
wire \mipsregister|register~1488_combout ;
wire \mipsregister|register~791_regout ;
wire \mipsregister|register~1489_combout ;
wire \mipsregister|register~1834_combout ;
wire \mipsregister|register~983_regout ;
wire \mipsregister|register~855_regout ;
wire \mipsregister|register~599_regout ;
wire \mipsregister|register~1486_combout ;
wire \mipsregister|register~1487_combout ;
wire \mipsregister|register~1490_combout ;
wire \mipsregister|register~1835_combout ;
wire \mipsregister|register~1015_regout ;
wire \mipsregister|register~759_regout ;
wire \mipsregister|register~887feeder_combout ;
wire \mipsregister|register~887_regout ;
wire \mipsregister|register~631_regout ;
wire \mipsregister|register~1491_combout ;
wire \mipsregister|register~1492_combout ;
wire \mipsregister|register~1493_combout ;
wire \seg2|OperandB_out~46_combout ;
wire \seg2|OperandB_out~47_combout ;
wire \mipsregister|register~1845_combout ;
wire \mipsregister|register~1017_regout ;
wire \mipsregister|register~761_regout ;
wire \mipsregister|register~1532_combout ;
wire \mipsregister|register~793_regout ;
wire \mipsregister|register~921_regout ;
wire \mipsregister|register~537_regout ;
wire \mipsregister|register~665_regout ;
wire \mipsregister|register~1528_combout ;
wire \mipsregister|register~1529_combout ;
wire \mipsregister|register~1530_combout ;
wire \mipsregister|register~1533_combout ;
wire \mipsregister|register~505feeder_combout ;
wire \mipsregister|register~505_regout ;
wire \mipsregister|register~473_regout ;
wire \mipsregister|register~1847_combout ;
wire \mipsregister|register~409_regout ;
wire \mipsregister|register~441_regout ;
wire \mipsregister|register~1541_combout ;
wire \mipsregister|register~1542_combout ;
wire \mipsregister|register~121_regout ;
wire \mipsregister|register~89_regout ;
wire \mipsregister|register~25_regout ;
wire \mipsregister|register~1538_combout ;
wire \mipsregister|register~1539_combout ;
wire \mipsregister|register~313_regout ;
wire \mipsregister|register~281_regout ;
wire \mipsregister|register~345feeder_combout ;
wire \mipsregister|register~345_regout ;
wire \mipsregister|register~1536_combout ;
wire \mipsregister|register~1537_combout ;
wire \mipsregister|register~1540_combout ;
wire \mipsregister|register~249feeder_combout ;
wire \mipsregister|register~249_regout ;
wire \mipsregister|register~217_regout ;
wire \mipsregister|register~185feeder_combout ;
wire \mipsregister|register~185_regout ;
wire \mipsregister|register~153_regout ;
wire \mipsregister|register~1534_combout ;
wire \mipsregister|register~1535_combout ;
wire \mipsregister|register~1543_combout ;
wire \seg2|OperandB_out~50_combout ;
wire \seg2|OperandB_out~51_combout ;
wire \mipsregister|register~730_regout ;
wire \mipsregister|register~602_regout ;
wire \mipsregister|register~1544_combout ;
wire \mipsregister|register~1545_combout ;
wire \mipsregister|register~826_regout ;
wire \mipsregister|register~954_regout ;
wire \mipsregister|register~570_regout ;
wire \mipsregister|register~698_regout ;
wire \mipsregister|register~1546_combout ;
wire \mipsregister|register~1547_combout ;
wire \mipsregister|register~922_regout ;
wire \mipsregister|register~538_regout ;
wire \mipsregister|register~794_regout ;
wire \mipsregister|register~1548_combout ;
wire \mipsregister|register~1549_combout ;
wire \mipsregister|register~1550_combout ;
wire \mipsregister|register~1553_combout ;
wire \mipsregister|register~1850_combout ;
wire \mipsregister|register~346_regout ;
wire \mipsregister|register~282_regout ;
wire \mipsregister|register~1851_combout ;
wire \mipsregister|register~314_regout ;
wire \mipsregister|register~1554_combout ;
wire \mipsregister|register~1852_combout ;
wire \mipsregister|register~378_regout ;
wire \mipsregister|register~1555_combout ;
wire \mipsregister|register~122_regout ;
wire \mipsregister|register~26_regout ;
wire \mipsregister|register~58feeder_combout ;
wire \mipsregister|register~58_regout ;
wire \mipsregister|register~1558_combout ;
wire \mipsregister|register~1559_combout ;
wire \mipsregister|register~1560_combout ;
wire \mipsregister|register~1563_combout ;
wire \seg2|OperandB_out~52_combout ;
wire \seg2|OperandB_out~53_combout ;
wire \mipsregister|register~253_regout ;
wire \mipsregister|register~189_regout ;
wire \mipsregister|register~157_regout ;
wire \mipsregister|register~1614_combout ;
wire \mipsregister|register~1615_combout ;
wire \mipsregister|register~509_regout ;
wire \mipsregister|register~477_regout ;
wire \mipsregister|register~1869_combout ;
wire \mipsregister|register~413_regout ;
wire \mipsregister|register~445_regout ;
wire \mipsregister|register~1621_combout ;
wire \mipsregister|register~1622_combout ;
wire \mipsregister|register~1868_combout ;
wire \mipsregister|register~381_regout ;
wire \mipsregister|register~317_regout ;
wire \mipsregister|register~285_regout ;
wire \mipsregister|register~1616_combout ;
wire \mipsregister|register~1617_combout ;
wire \mipsregister|register~1620_combout ;
wire \mipsregister|register~1623_combout ;
wire \mipsregister|register~797_regout ;
wire \mipsregister|register~925_regout ;
wire \mipsregister|register~541_regout ;
wire \mipsregister|register~669_regout ;
wire \mipsregister|register~1608_combout ;
wire \mipsregister|register~1609_combout ;
wire \mipsregister|register~861_regout ;
wire \mipsregister|register~1865_combout ;
wire \mipsregister|register~989_regout ;
wire \mipsregister|register~1607_combout ;
wire \mipsregister|register~1610_combout ;
wire \mipsregister|register~765_regout ;
wire \mipsregister|register~893feeder_combout ;
wire \mipsregister|register~893_regout ;
wire \mipsregister|register~637_regout ;
wire \mipsregister|register~1611_combout ;
wire \mipsregister|register~1612_combout ;
wire \mipsregister|register~1613_combout ;
wire \seg2|OperandB_out~58_combout ;
wire \seg2|OperandB_out~59_combout ;
wire \mipsregister|register~1870_combout ;
wire \mipsregister|register~990_regout ;
wire \mipsregister|register~734_regout ;
wire \mipsregister|register~862feeder_combout ;
wire \mipsregister|register~862_regout ;
wire \mipsregister|register~606_regout ;
wire \mipsregister|register~1624_combout ;
wire \mipsregister|register~1625_combout ;
wire \mipsregister|register~766feeder_combout ;
wire \mipsregister|register~766_regout ;
wire \mipsregister|register~638_regout ;
wire \mipsregister|register~1631_combout ;
wire \mipsregister|register~894_regout ;
wire \mipsregister|register~1632_combout ;
wire \mipsregister|register~830_regout ;
wire \mipsregister|register~958_regout ;
wire \mipsregister|register~574_regout ;
wire \mipsregister|register~1626_combout ;
wire \mipsregister|register~1627_combout ;
wire \mipsregister|register~1630_combout ;
wire \mipsregister|register~1633_combout ;
wire \mipsregister|register~510feeder_combout ;
wire \mipsregister|register~510_regout ;
wire \mipsregister|register~446_regout ;
wire \mipsregister|register~1642_combout ;
wire \mipsregister|register~1874_combout ;
wire \mipsregister|register~190_regout ;
wire \mipsregister|register~254_regout ;
wire \mipsregister|register~158_regout ;
wire \mipsregister|register~222_regout ;
wire \mipsregister|register~1636_combout ;
wire \mipsregister|register~1637_combout ;
wire \mipsregister|register~94_regout ;
wire \mipsregister|register~30_regout ;
wire \mipsregister|register~1638_combout ;
wire \mipsregister|register~1639_combout ;
wire \mipsregister|register~1640_combout ;
wire \mipsregister|register~1643_combout ;
wire \seg2|OperandB_out~60_combout ;
wire \seg2|OperandB_out~61_combout ;
wire \mipsregister|register~511feeder_combout ;
wire \mipsregister|register~511_regout ;
wire \mipsregister|register~479_regout ;
wire \mipsregister|register~447_regout ;
wire \mipsregister|register~415_regout ;
wire \mipsregister|register~1661_combout ;
wire \mipsregister|register~1662_combout ;
wire \mipsregister|register~255_regout ;
wire \mipsregister|register~191_regout ;
wire \mipsregister|register~159_regout ;
wire \mipsregister|register~1654_combout ;
wire \mipsregister|register~1655_combout ;
wire \mipsregister|register~1877_combout ;
wire \mipsregister|register~383_regout ;
wire \mipsregister|register~319_regout ;
wire \mipsregister|register~1657_combout ;
wire \mipsregister|register~63_regout ;
wire \mipsregister|register~127_regout ;
wire \mipsregister|register~31_regout ;
wire \mipsregister|register~95_regout ;
wire \mipsregister|register~1658_combout ;
wire \mipsregister|register~1659_combout ;
wire \mipsregister|register~1660_combout ;
wire \mipsregister|register~1663_combout ;
wire \seg2|OperandB_out~62_combout ;
wire \seg2|OperandB_out~63_combout ;
wire \seg2|Rd_out~0_combout ;
wire \instruct|ram~103_combout ;
wire \seg2|Rd_out~1_combout ;
wire \seg2|Rd_out~2_combout ;
wire \seg2|Immediate32_out~10_combout ;
wire \expansion|Immediate32[18]~16_combout ;
wire \seg2|Immediate32_out~16_combout ;
wire \condition_check|MemWriteEn[1]~4_combout ;
wire \shifter|Mux5|Data[14]~14_combout ;
wire \shifter|Mux5|Data[15]~15_combout ;
wire \shifter|Mux5|Data[19]~22_combout ;
wire \shifter|Mux5|Data[19]~23_combout ;
wire \shifter|Mux5|Data[22]~28_combout ;
wire \shifter|Mux5|Data[22]~29_combout ;
wire \shifter|Mux4|Data[26]~33_combout ;
wire \shifter|Mux5|Data[26]~36_combout ;
wire \shifter|Mux5|Data[26]~37_combout ;
wire \shifter|Mux5|Data[27]~38_combout ;
wire \shifter|Mux5|Data[27]~39_combout ;
wire \shifter|Mux5|Data[28]~40_combout ;
wire \shifter|Mux5|Data[28]~41_combout ;
wire \shifter|Mux5|Data[29]~42_combout ;
wire \shifter|Mux5|Data[29]~43_combout ;
wire \seg3|MemData_out~31_combout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a10 ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a18 ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout ;
wire \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a27 ;
wire \expansion|Immediate32[0]~0_combout ;
wire \expansion|Immediate32[1]~1_combout ;
wire \expansion|Immediate32[2]~2_combout ;
wire \expansion|Immediate32[3]~3_combout ;
wire \expansion|Immediate32[4]~4_combout ;
wire \expansion|Immediate32[5]~5_combout ;
wire \expansion|Immediate32[7]~7_combout ;
wire \expansion|Immediate32[8]~8_combout ;
wire \expansion|Immediate32[9]~9_combout ;
wire \expansion|Immediate32[10]~10_combout ;
wire \expansion|Immediate32[11]~11_combout ;
wire \expansion|Immediate32[12]~12_combout ;
wire \expansion|Immediate32[13]~13_combout ;
wire \expansion|Immediate32[17]~15_combout ;
wire \expansion|Immediate32[22]~20_combout ;
wire \expansion|Immediate32[28]~26_combout ;
wire \expansion|Immediate32[29]~27_combout ;
wire \ALU_OpA~34_combout ;
wire \ALU_OpB~10_combout ;
wire \ALU_OpB~12_combout ;
wire \ALU_OpB~13_combout ;
wire \ALU_OpB~16_combout ;
wire \ALU_OpB~18_combout ;
wire \ALU_OpB~23_combout ;
wire \ALU_OpB~24_combout ;
wire \ALU_OpB~25_combout ;
wire \alu|MUX|ALU_out~9_combout ;
wire \alu|Judge|Num~67_combout ;
wire \alu|Judge|Num~59_combout ;
wire \alu|MUX|ALU_out[10]~57_combout ;
wire \alu|MUX|ALU_out[10]~58_combout ;
wire \alu|MUX|ALU_out[10]~55_combout ;
wire \alu|adder|Add0~22_combout ;
wire \alu|MUX|ALU_out[10]~56_combout ;
wire \alu|MUX|ALU_out[16]~79_combout ;
wire \alu|adder|Add0~34_combout ;
wire \alu|MUX|ALU_out[16]~80_combout ;
wire \alu|MUX|ALU_out[16]~81_combout ;
wire \alu|MUX|ALU_out[16]~82_combout ;
wire \regshift|mux8_1_3|out[0]~0_combout ;
wire \regshift|mux8_1_3|out[0]~2_combout ;
wire \regshift|mux8_1_3|out[0]~3_combout ;
wire \condition_check|sl1|out~35_combout ;
wire \regshift|mux8_1_2|out~3_combout ;
wire \regshift|mux8_1_1|out[2]~6_combout ;
wire \regshift|mux8_1_1|out[2]~7_combout ;
wire \condition_check|sl1|out~36_combout ;
wire \regshift|mux8_1_1|out[3]~8_combout ;
wire \regshift|mux8_1_1|out[3]~9_combout ;
wire [31:0] \alu|MUX|ALU_out ;
wire [7:0] \regshift|mux8_1_2|out ;
wire [31:0] \pc|PC_out ;
wire [4:0] \Seg1|Shamt ;
wire [4:0] \Seg1|Rt ;
wire [4:0] \Seg1|Rs ;
wire [4:0] \Seg1|Rd ;
wire [31:0] \Seg1|PC_Add_out ;
wire [5:0] \Seg1|Op ;
wire [5:0] \Seg1|Func ;
wire [2:0] \seg2|condition_out ;
wire [1:0] \seg2|ShiftOp_out ;
wire [4:0] \seg2|Shamt_out ;
wire [4:0] \seg2|Rt_out ;
wire [1:0] \seg2|RtRead_out ;
wire [4:0] \seg2|Rs_out ;
wire [1:0] \seg2|RegDst_out ;
wire [4:0] \seg2|Rd_out ;
wire [3:0] \seg2|Rd_Write_Byte_en_out ;
wire [2:0] \seg2|PC_write_out ;
wire [31:0] \seg2|PC_Add_out ;
wire [31:0] \seg2|OperandB_out ;
wire [31:0] \seg2|OperandA_out ;
wire [2:0] \seg2|MemDataSrc_out ;
wire [31:0] \seg2|Immediate32_out ;
wire [3:0] \seg2|ALUOp_out ;
wire [1:0] \forward|Rs_EX_Forward ;
wire [31:0] \alu|XorOut_Count ;
wire [31:0] \alu|XorOut ;
wire [31:0] \alu|OrOut ;
wire [31:0] \alu|AndOut ;
wire [31:0] \seg3|WBData_out ;
wire [4:0] \seg3|Rd_out ;
wire [3:0] \seg3|Rd_Write_Byte_en_out ;
wire [2:0] \seg3|PC_write_out ;
wire [3:0] \seg3|Mem_Byte_Write_out ;
wire [31:0] \seg3|MemData_out ;
wire [2:0] \seg3|Condition_out ;
wire [31:0] \seg3|Branch_addr_out ;
wire [31:0] \seg4|WBData_out ;
wire [4:0] \seg4|Rd_out ;
wire [3:0] \seg4|Rd_Write_Byte_en_out ;
wire [31:0] \seg4|MemData_out ;

wire [3:0] \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [3:0] \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [3:0] \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [3:0] \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [3:0] \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ;
wire [3:0] \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ;
wire [3:0] \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ;
wire [3:0] \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ;
wire [31:0] \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];

assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [1];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [2];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [3];

assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a9  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [1];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a10  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [2];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a11  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [3];

assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a13  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [1];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a14  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [2];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a15  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [3];

assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [0];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a17  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [1];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a18  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [2];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a19  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [3];

assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [0];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a21  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [1];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a22  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [2];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a23  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [3];

assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [0];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a25  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [1];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a26  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [2];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a27  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [3];

assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [0];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a29  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [1];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a30  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [2];
assign \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a31  = \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [3];

assign \mipsregister|register_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a1  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a2  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a3  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a4  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a5  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a6  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a7  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a8  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a9  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a10  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a11  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a12  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a13  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a14  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a15  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a16  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a17  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a18  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a19  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a20  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a21  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a22  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a23  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a24  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a25  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a26  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a27  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a28  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a29  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a30  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \mipsregister|register_rtl_0|auto_generated|ram_block1a31  = \mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: LCFF_X29_Y30_N5
cycloneii_lcell_ff \seg3|Branch_addr_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[3]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [3]));

// Location: LCFF_X26_Y29_N5
cycloneii_lcell_ff \Seg1|PC_Add_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[3]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [3]));

// Location: LCFF_X26_Y29_N7
cycloneii_lcell_ff \Seg1|PC_Add_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[4]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [4]));

// Location: LCFF_X29_Y30_N13
cycloneii_lcell_ff \seg3|Branch_addr_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[7]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [7]));

// Location: LCFF_X26_Y29_N13
cycloneii_lcell_ff \Seg1|PC_Add_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[7]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [7]));

// Location: LCFF_X29_Y30_N15
cycloneii_lcell_ff \seg3|Branch_addr_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[8]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [8]));

// Location: LCFF_X29_Y30_N17
cycloneii_lcell_ff \seg3|Branch_addr_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[9]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [9]));

// Location: LCFF_X26_Y29_N17
cycloneii_lcell_ff \Seg1|PC_Add_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[9]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [9]));

// Location: LCFF_X29_Y30_N19
cycloneii_lcell_ff \seg3|Branch_addr_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[10]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [10]));

// Location: LCFF_X26_Y29_N19
cycloneii_lcell_ff \Seg1|PC_Add_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[10]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [10]));

// Location: LCFF_X29_Y30_N25
cycloneii_lcell_ff \seg3|Branch_addr_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[13]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [13]));

// Location: LCFF_X29_Y30_N27
cycloneii_lcell_ff \seg3|Branch_addr_out[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[14]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [14]));

// Location: LCFF_X29_Y29_N5
cycloneii_lcell_ff \seg3|Branch_addr_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[19]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [19]));

// Location: LCFF_X29_Y29_N7
cycloneii_lcell_ff \seg3|Branch_addr_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[20]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [20]));

// Location: LCFF_X26_Y28_N9
cycloneii_lcell_ff \Seg1|PC_Add_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[21]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [21]));

// Location: LCFF_X29_Y29_N15
cycloneii_lcell_ff \seg3|Branch_addr_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[24]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [24]));

// Location: LCFF_X29_Y29_N17
cycloneii_lcell_ff \seg3|Branch_addr_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[25]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [25]));

// Location: LCFF_X29_Y29_N19
cycloneii_lcell_ff \seg3|Branch_addr_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[26]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [26]));

// Location: LCFF_X26_Y28_N21
cycloneii_lcell_ff \Seg1|PC_Add_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[27]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [27]));

// Location: LCFF_X29_Y29_N23
cycloneii_lcell_ff \seg3|Branch_addr_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[28]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [28]));

// Location: LCFF_X29_Y29_N25
cycloneii_lcell_ff \seg3|Branch_addr_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[29]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [29]));

// Location: LCFF_X26_Y28_N27
cycloneii_lcell_ff \Seg1|PC_Add_out[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[30]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [30]));

// Location: LCCOMB_X33_Y26_N30
cycloneii_lcell_comb \alu|adder|Add0~16 (
// Equation(s):
// \alu|adder|Add0~16_combout  = ((\alu|comb~24_combout  $ (\ALU_OpA~10_combout  $ (!\alu|adder|Add0~15 )))) # (GND)
// \alu|adder|Add0~17  = CARRY((\alu|comb~24_combout  & ((\ALU_OpA~10_combout ) # (!\alu|adder|Add0~15 ))) # (!\alu|comb~24_combout  & (\ALU_OpA~10_combout  & !\alu|adder|Add0~15 )))

	.dataa(\alu|comb~24_combout ),
	.datab(\ALU_OpA~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~15 ),
	.combout(\alu|adder|Add0~16_combout ),
	.cout(\alu|adder|Add0~17 ));
// synopsys translate_off
defparam \alu|adder|Add0~16 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cycloneii_lcell_comb \alu|adder|Add0~32 (
// Equation(s):
// \alu|adder|Add0~32_combout  = ((\alu|comb~16_combout  $ (\ALU_OpA~26_combout  $ (!\alu|adder|Add0~31 )))) # (GND)
// \alu|adder|Add0~33  = CARRY((\alu|comb~16_combout  & ((\ALU_OpA~26_combout ) # (!\alu|adder|Add0~31 ))) # (!\alu|comb~16_combout  & (\ALU_OpA~26_combout  & !\alu|adder|Add0~31 )))

	.dataa(\alu|comb~16_combout ),
	.datab(\ALU_OpA~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~31 ),
	.combout(\alu|adder|Add0~32_combout ),
	.cout(\alu|adder|Add0~33 ));
// synopsys translate_off
defparam \alu|adder|Add0~32 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneii_lcell_comb \alu|adder|Add0~38 (
// Equation(s):
// \alu|adder|Add0~38_combout  = (\alu|comb~13_combout  & ((\ALU_OpA~32_combout  & (\alu|adder|Add0~37  & VCC)) # (!\ALU_OpA~32_combout  & (!\alu|adder|Add0~37 )))) # (!\alu|comb~13_combout  & ((\ALU_OpA~32_combout  & (!\alu|adder|Add0~37 )) # 
// (!\ALU_OpA~32_combout  & ((\alu|adder|Add0~37 ) # (GND)))))
// \alu|adder|Add0~39  = CARRY((\alu|comb~13_combout  & (!\ALU_OpA~32_combout  & !\alu|adder|Add0~37 )) # (!\alu|comb~13_combout  & ((!\alu|adder|Add0~37 ) # (!\ALU_OpA~32_combout ))))

	.dataa(\alu|comb~13_combout ),
	.datab(\ALU_OpA~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~37 ),
	.combout(\alu|adder|Add0~38_combout ),
	.cout(\alu|adder|Add0~39 ));
// synopsys translate_off
defparam \alu|adder|Add0~38 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cycloneii_lcell_comb \alu|adder|Add0~44 (
// Equation(s):
// \alu|adder|Add0~44_combout  = ((\ALU_OpA~38_combout  $ (\alu|comb~10_combout  $ (!\alu|adder|Add0~43 )))) # (GND)
// \alu|adder|Add0~45  = CARRY((\ALU_OpA~38_combout  & ((\alu|comb~10_combout ) # (!\alu|adder|Add0~43 ))) # (!\ALU_OpA~38_combout  & (\alu|comb~10_combout  & !\alu|adder|Add0~43 )))

	.dataa(\ALU_OpA~38_combout ),
	.datab(\alu|comb~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~43 ),
	.combout(\alu|adder|Add0~44_combout ),
	.cout(\alu|adder|Add0~45 ));
// synopsys translate_off
defparam \alu|adder|Add0~44 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneii_lcell_comb \alu|adder|Add0~62 (
// Equation(s):
// \alu|adder|Add0~62_combout  = (\ALU_OpA~67_combout  & ((\alu|comb~1_combout  & (\alu|adder|Add0~61  & VCC)) # (!\alu|comb~1_combout  & (!\alu|adder|Add0~61 )))) # (!\ALU_OpA~67_combout  & ((\alu|comb~1_combout  & (!\alu|adder|Add0~61 )) # 
// (!\alu|comb~1_combout  & ((\alu|adder|Add0~61 ) # (GND)))))
// \alu|adder|Add0~63  = CARRY((\ALU_OpA~67_combout  & (!\alu|comb~1_combout  & !\alu|adder|Add0~61 )) # (!\ALU_OpA~67_combout  & ((!\alu|adder|Add0~61 ) # (!\alu|comb~1_combout ))))

	.dataa(\ALU_OpA~67_combout ),
	.datab(\alu|comb~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~61 ),
	.combout(\alu|adder|Add0~62_combout ),
	.cout(\alu|adder|Add0~63 ));
// synopsys translate_off
defparam \alu|adder|Add0~62 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y24_N19
cycloneii_lcell_ff \seg2|condition_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector23~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|condition_out [1]));

// Location: LCFF_X27_Y24_N13
cycloneii_lcell_ff \seg2|condition_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|condition_out [0]));

// Location: LCFF_X27_Y24_N3
cycloneii_lcell_ff \seg2|Branch_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Branch_out~regout ));

// Location: LCCOMB_X29_Y30_N4
cycloneii_lcell_comb \seg3|Branch_addr_out[3]~33 (
// Equation(s):
// \seg3|Branch_addr_out[3]~33_combout  = (\seg2|Immediate32_out [1] & ((\seg2|PC_Add_out [3] & (\seg3|Branch_addr_out[2]~32  & VCC)) # (!\seg2|PC_Add_out [3] & (!\seg3|Branch_addr_out[2]~32 )))) # (!\seg2|Immediate32_out [1] & ((\seg2|PC_Add_out [3] & 
// (!\seg3|Branch_addr_out[2]~32 )) # (!\seg2|PC_Add_out [3] & ((\seg3|Branch_addr_out[2]~32 ) # (GND)))))
// \seg3|Branch_addr_out[3]~34  = CARRY((\seg2|Immediate32_out [1] & (!\seg2|PC_Add_out [3] & !\seg3|Branch_addr_out[2]~32 )) # (!\seg2|Immediate32_out [1] & ((!\seg3|Branch_addr_out[2]~32 ) # (!\seg2|PC_Add_out [3]))))

	.dataa(\seg2|Immediate32_out [1]),
	.datab(\seg2|PC_Add_out [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[2]~32 ),
	.combout(\seg3|Branch_addr_out[3]~33_combout ),
	.cout(\seg3|Branch_addr_out[3]~34 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[3]~33 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N4
cycloneii_lcell_comb \Seg1|PC_Add_out[3]~29 (
// Equation(s):
// \Seg1|PC_Add_out[3]~29_combout  = (\pc|PC_out [3] & (\pc|PC_out [2] $ (VCC))) # (!\pc|PC_out [3] & (\pc|PC_out [2] & VCC))
// \Seg1|PC_Add_out[3]~30  = CARRY((\pc|PC_out [3] & \pc|PC_out [2]))

	.dataa(\pc|PC_out [3]),
	.datab(\pc|PC_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Seg1|PC_Add_out[3]~29_combout ),
	.cout(\Seg1|PC_Add_out[3]~30 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[3]~29 .lut_mask = 16'h6688;
defparam \Seg1|PC_Add_out[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N6
cycloneii_lcell_comb \Seg1|PC_Add_out[4]~31 (
// Equation(s):
// \Seg1|PC_Add_out[4]~31_combout  = (\pc|PC_out [4] & (!\Seg1|PC_Add_out[3]~30 )) # (!\pc|PC_out [4] & ((\Seg1|PC_Add_out[3]~30 ) # (GND)))
// \Seg1|PC_Add_out[4]~32  = CARRY((!\Seg1|PC_Add_out[3]~30 ) # (!\pc|PC_out [4]))

	.dataa(vcc),
	.datab(\pc|PC_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[3]~30 ),
	.combout(\Seg1|PC_Add_out[4]~31_combout ),
	.cout(\Seg1|PC_Add_out[4]~32 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[4]~31 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N12
cycloneii_lcell_comb \seg3|Branch_addr_out[7]~41 (
// Equation(s):
// \seg3|Branch_addr_out[7]~41_combout  = (\seg2|PC_Add_out [7] & ((\seg2|Immediate32_out [5] & (\seg3|Branch_addr_out[6]~40  & VCC)) # (!\seg2|Immediate32_out [5] & (!\seg3|Branch_addr_out[6]~40 )))) # (!\seg2|PC_Add_out [7] & ((\seg2|Immediate32_out [5] & 
// (!\seg3|Branch_addr_out[6]~40 )) # (!\seg2|Immediate32_out [5] & ((\seg3|Branch_addr_out[6]~40 ) # (GND)))))
// \seg3|Branch_addr_out[7]~42  = CARRY((\seg2|PC_Add_out [7] & (!\seg2|Immediate32_out [5] & !\seg3|Branch_addr_out[6]~40 )) # (!\seg2|PC_Add_out [7] & ((!\seg3|Branch_addr_out[6]~40 ) # (!\seg2|Immediate32_out [5]))))

	.dataa(\seg2|PC_Add_out [7]),
	.datab(\seg2|Immediate32_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[6]~40 ),
	.combout(\seg3|Branch_addr_out[7]~41_combout ),
	.cout(\seg3|Branch_addr_out[7]~42 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[7]~41 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N12
cycloneii_lcell_comb \Seg1|PC_Add_out[7]~37 (
// Equation(s):
// \Seg1|PC_Add_out[7]~37_combout  = (\pc|PC_out [7] & (\Seg1|PC_Add_out[6]~36  $ (GND))) # (!\pc|PC_out [7] & (!\Seg1|PC_Add_out[6]~36  & VCC))
// \Seg1|PC_Add_out[7]~38  = CARRY((\pc|PC_out [7] & !\Seg1|PC_Add_out[6]~36 ))

	.dataa(\pc|PC_out [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[6]~36 ),
	.combout(\Seg1|PC_Add_out[7]~37_combout ),
	.cout(\Seg1|PC_Add_out[7]~38 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[7]~37 .lut_mask = 16'hA50A;
defparam \Seg1|PC_Add_out[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N14
cycloneii_lcell_comb \seg3|Branch_addr_out[8]~43 (
// Equation(s):
// \seg3|Branch_addr_out[8]~43_combout  = ((\seg2|PC_Add_out [8] $ (\seg2|Immediate32_out [6] $ (!\seg3|Branch_addr_out[7]~42 )))) # (GND)
// \seg3|Branch_addr_out[8]~44  = CARRY((\seg2|PC_Add_out [8] & ((\seg2|Immediate32_out [6]) # (!\seg3|Branch_addr_out[7]~42 ))) # (!\seg2|PC_Add_out [8] & (\seg2|Immediate32_out [6] & !\seg3|Branch_addr_out[7]~42 )))

	.dataa(\seg2|PC_Add_out [8]),
	.datab(\seg2|Immediate32_out [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[7]~42 ),
	.combout(\seg3|Branch_addr_out[8]~43_combout ),
	.cout(\seg3|Branch_addr_out[8]~44 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[8]~43 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N16
cycloneii_lcell_comb \seg3|Branch_addr_out[9]~45 (
// Equation(s):
// \seg3|Branch_addr_out[9]~45_combout  = (\seg2|Immediate32_out [7] & ((\seg2|PC_Add_out [9] & (\seg3|Branch_addr_out[8]~44  & VCC)) # (!\seg2|PC_Add_out [9] & (!\seg3|Branch_addr_out[8]~44 )))) # (!\seg2|Immediate32_out [7] & ((\seg2|PC_Add_out [9] & 
// (!\seg3|Branch_addr_out[8]~44 )) # (!\seg2|PC_Add_out [9] & ((\seg3|Branch_addr_out[8]~44 ) # (GND)))))
// \seg3|Branch_addr_out[9]~46  = CARRY((\seg2|Immediate32_out [7] & (!\seg2|PC_Add_out [9] & !\seg3|Branch_addr_out[8]~44 )) # (!\seg2|Immediate32_out [7] & ((!\seg3|Branch_addr_out[8]~44 ) # (!\seg2|PC_Add_out [9]))))

	.dataa(\seg2|Immediate32_out [7]),
	.datab(\seg2|PC_Add_out [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[8]~44 ),
	.combout(\seg3|Branch_addr_out[9]~45_combout ),
	.cout(\seg3|Branch_addr_out[9]~46 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[9]~45 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N16
cycloneii_lcell_comb \Seg1|PC_Add_out[9]~41 (
// Equation(s):
// \Seg1|PC_Add_out[9]~41_combout  = (\pc|PC_out [9] & (\Seg1|PC_Add_out[8]~40  $ (GND))) # (!\pc|PC_out [9] & (!\Seg1|PC_Add_out[8]~40  & VCC))
// \Seg1|PC_Add_out[9]~42  = CARRY((\pc|PC_out [9] & !\Seg1|PC_Add_out[8]~40 ))

	.dataa(vcc),
	.datab(\pc|PC_out [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[8]~40 ),
	.combout(\Seg1|PC_Add_out[9]~41_combout ),
	.cout(\Seg1|PC_Add_out[9]~42 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[9]~41 .lut_mask = 16'hC30C;
defparam \Seg1|PC_Add_out[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N18
cycloneii_lcell_comb \seg3|Branch_addr_out[10]~47 (
// Equation(s):
// \seg3|Branch_addr_out[10]~47_combout  = ((\seg2|PC_Add_out [10] $ (\seg2|Immediate32_out [8] $ (!\seg3|Branch_addr_out[9]~46 )))) # (GND)
// \seg3|Branch_addr_out[10]~48  = CARRY((\seg2|PC_Add_out [10] & ((\seg2|Immediate32_out [8]) # (!\seg3|Branch_addr_out[9]~46 ))) # (!\seg2|PC_Add_out [10] & (\seg2|Immediate32_out [8] & !\seg3|Branch_addr_out[9]~46 )))

	.dataa(\seg2|PC_Add_out [10]),
	.datab(\seg2|Immediate32_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[9]~46 ),
	.combout(\seg3|Branch_addr_out[10]~47_combout ),
	.cout(\seg3|Branch_addr_out[10]~48 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[10]~47 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N18
cycloneii_lcell_comb \Seg1|PC_Add_out[10]~43 (
// Equation(s):
// \Seg1|PC_Add_out[10]~43_combout  = (\pc|PC_out [10] & (!\Seg1|PC_Add_out[9]~42 )) # (!\pc|PC_out [10] & ((\Seg1|PC_Add_out[9]~42 ) # (GND)))
// \Seg1|PC_Add_out[10]~44  = CARRY((!\Seg1|PC_Add_out[9]~42 ) # (!\pc|PC_out [10]))

	.dataa(vcc),
	.datab(\pc|PC_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[9]~42 ),
	.combout(\Seg1|PC_Add_out[10]~43_combout ),
	.cout(\Seg1|PC_Add_out[10]~44 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[10]~43 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N24
cycloneii_lcell_comb \seg3|Branch_addr_out[13]~53 (
// Equation(s):
// \seg3|Branch_addr_out[13]~53_combout  = (\seg2|Immediate32_out [11] & ((\seg2|PC_Add_out [13] & (\seg3|Branch_addr_out[12]~52  & VCC)) # (!\seg2|PC_Add_out [13] & (!\seg3|Branch_addr_out[12]~52 )))) # (!\seg2|Immediate32_out [11] & ((\seg2|PC_Add_out [13] 
// & (!\seg3|Branch_addr_out[12]~52 )) # (!\seg2|PC_Add_out [13] & ((\seg3|Branch_addr_out[12]~52 ) # (GND)))))
// \seg3|Branch_addr_out[13]~54  = CARRY((\seg2|Immediate32_out [11] & (!\seg2|PC_Add_out [13] & !\seg3|Branch_addr_out[12]~52 )) # (!\seg2|Immediate32_out [11] & ((!\seg3|Branch_addr_out[12]~52 ) # (!\seg2|PC_Add_out [13]))))

	.dataa(\seg2|Immediate32_out [11]),
	.datab(\seg2|PC_Add_out [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[12]~52 ),
	.combout(\seg3|Branch_addr_out[13]~53_combout ),
	.cout(\seg3|Branch_addr_out[13]~54 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[13]~53 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N26
cycloneii_lcell_comb \seg3|Branch_addr_out[14]~55 (
// Equation(s):
// \seg3|Branch_addr_out[14]~55_combout  = ((\seg2|Immediate32_out [12] $ (\seg2|PC_Add_out [14] $ (!\seg3|Branch_addr_out[13]~54 )))) # (GND)
// \seg3|Branch_addr_out[14]~56  = CARRY((\seg2|Immediate32_out [12] & ((\seg2|PC_Add_out [14]) # (!\seg3|Branch_addr_out[13]~54 ))) # (!\seg2|Immediate32_out [12] & (\seg2|PC_Add_out [14] & !\seg3|Branch_addr_out[13]~54 )))

	.dataa(\seg2|Immediate32_out [12]),
	.datab(\seg2|PC_Add_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[13]~54 ),
	.combout(\seg3|Branch_addr_out[14]~55_combout ),
	.cout(\seg3|Branch_addr_out[14]~56 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[14]~55 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cycloneii_lcell_comb \seg3|Branch_addr_out[19]~65 (
// Equation(s):
// \seg3|Branch_addr_out[19]~65_combout  = (\seg2|PC_Add_out [19] & ((\seg2|Immediate32_out [17] & (\seg3|Branch_addr_out[18]~64  & VCC)) # (!\seg2|Immediate32_out [17] & (!\seg3|Branch_addr_out[18]~64 )))) # (!\seg2|PC_Add_out [19] & ((\seg2|Immediate32_out 
// [17] & (!\seg3|Branch_addr_out[18]~64 )) # (!\seg2|Immediate32_out [17] & ((\seg3|Branch_addr_out[18]~64 ) # (GND)))))
// \seg3|Branch_addr_out[19]~66  = CARRY((\seg2|PC_Add_out [19] & (!\seg2|Immediate32_out [17] & !\seg3|Branch_addr_out[18]~64 )) # (!\seg2|PC_Add_out [19] & ((!\seg3|Branch_addr_out[18]~64 ) # (!\seg2|Immediate32_out [17]))))

	.dataa(\seg2|PC_Add_out [19]),
	.datab(\seg2|Immediate32_out [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[18]~64 ),
	.combout(\seg3|Branch_addr_out[19]~65_combout ),
	.cout(\seg3|Branch_addr_out[19]~66 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[19]~65 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cycloneii_lcell_comb \seg3|Branch_addr_out[20]~67 (
// Equation(s):
// \seg3|Branch_addr_out[20]~67_combout  = ((\seg2|Immediate32_out [18] $ (\seg2|PC_Add_out [20] $ (!\seg3|Branch_addr_out[19]~66 )))) # (GND)
// \seg3|Branch_addr_out[20]~68  = CARRY((\seg2|Immediate32_out [18] & ((\seg2|PC_Add_out [20]) # (!\seg3|Branch_addr_out[19]~66 ))) # (!\seg2|Immediate32_out [18] & (\seg2|PC_Add_out [20] & !\seg3|Branch_addr_out[19]~66 )))

	.dataa(\seg2|Immediate32_out [18]),
	.datab(\seg2|PC_Add_out [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[19]~66 ),
	.combout(\seg3|Branch_addr_out[20]~67_combout ),
	.cout(\seg3|Branch_addr_out[20]~68 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[20]~67 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N8
cycloneii_lcell_comb \Seg1|PC_Add_out[21]~65 (
// Equation(s):
// \Seg1|PC_Add_out[21]~65_combout  = (\pc|PC_out [21] & (\Seg1|PC_Add_out[20]~64  $ (GND))) # (!\pc|PC_out [21] & (!\Seg1|PC_Add_out[20]~64  & VCC))
// \Seg1|PC_Add_out[21]~66  = CARRY((\pc|PC_out [21] & !\Seg1|PC_Add_out[20]~64 ))

	.dataa(vcc),
	.datab(\pc|PC_out [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[20]~64 ),
	.combout(\Seg1|PC_Add_out[21]~65_combout ),
	.cout(\Seg1|PC_Add_out[21]~66 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[21]~65 .lut_mask = 16'hC30C;
defparam \Seg1|PC_Add_out[21]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cycloneii_lcell_comb \seg3|Branch_addr_out[24]~75 (
// Equation(s):
// \seg3|Branch_addr_out[24]~75_combout  = ((\seg2|PC_Add_out [24] $ (\seg2|Immediate32_out [22] $ (!\seg3|Branch_addr_out[23]~74 )))) # (GND)
// \seg3|Branch_addr_out[24]~76  = CARRY((\seg2|PC_Add_out [24] & ((\seg2|Immediate32_out [22]) # (!\seg3|Branch_addr_out[23]~74 ))) # (!\seg2|PC_Add_out [24] & (\seg2|Immediate32_out [22] & !\seg3|Branch_addr_out[23]~74 )))

	.dataa(\seg2|PC_Add_out [24]),
	.datab(\seg2|Immediate32_out [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[23]~74 ),
	.combout(\seg3|Branch_addr_out[24]~75_combout ),
	.cout(\seg3|Branch_addr_out[24]~76 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[24]~75 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N16
cycloneii_lcell_comb \seg3|Branch_addr_out[25]~77 (
// Equation(s):
// \seg3|Branch_addr_out[25]~77_combout  = (\seg2|Immediate32_out [23] & ((\seg2|PC_Add_out [25] & (\seg3|Branch_addr_out[24]~76  & VCC)) # (!\seg2|PC_Add_out [25] & (!\seg3|Branch_addr_out[24]~76 )))) # (!\seg2|Immediate32_out [23] & ((\seg2|PC_Add_out [25] 
// & (!\seg3|Branch_addr_out[24]~76 )) # (!\seg2|PC_Add_out [25] & ((\seg3|Branch_addr_out[24]~76 ) # (GND)))))
// \seg3|Branch_addr_out[25]~78  = CARRY((\seg2|Immediate32_out [23] & (!\seg2|PC_Add_out [25] & !\seg3|Branch_addr_out[24]~76 )) # (!\seg2|Immediate32_out [23] & ((!\seg3|Branch_addr_out[24]~76 ) # (!\seg2|PC_Add_out [25]))))

	.dataa(\seg2|Immediate32_out [23]),
	.datab(\seg2|PC_Add_out [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[24]~76 ),
	.combout(\seg3|Branch_addr_out[25]~77_combout ),
	.cout(\seg3|Branch_addr_out[25]~78 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[25]~77 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneii_lcell_comb \seg3|Branch_addr_out[26]~79 (
// Equation(s):
// \seg3|Branch_addr_out[26]~79_combout  = ((\seg2|PC_Add_out [26] $ (\seg2|Immediate32_out [24] $ (!\seg3|Branch_addr_out[25]~78 )))) # (GND)
// \seg3|Branch_addr_out[26]~80  = CARRY((\seg2|PC_Add_out [26] & ((\seg2|Immediate32_out [24]) # (!\seg3|Branch_addr_out[25]~78 ))) # (!\seg2|PC_Add_out [26] & (\seg2|Immediate32_out [24] & !\seg3|Branch_addr_out[25]~78 )))

	.dataa(\seg2|PC_Add_out [26]),
	.datab(\seg2|Immediate32_out [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[25]~78 ),
	.combout(\seg3|Branch_addr_out[26]~79_combout ),
	.cout(\seg3|Branch_addr_out[26]~80 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[26]~79 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[26]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N20
cycloneii_lcell_comb \Seg1|PC_Add_out[27]~77 (
// Equation(s):
// \Seg1|PC_Add_out[27]~77_combout  = (\pc|PC_out [27] & (\Seg1|PC_Add_out[26]~76  $ (GND))) # (!\pc|PC_out [27] & (!\Seg1|PC_Add_out[26]~76  & VCC))
// \Seg1|PC_Add_out[27]~78  = CARRY((\pc|PC_out [27] & !\Seg1|PC_Add_out[26]~76 ))

	.dataa(vcc),
	.datab(\pc|PC_out [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[26]~76 ),
	.combout(\Seg1|PC_Add_out[27]~77_combout ),
	.cout(\Seg1|PC_Add_out[27]~78 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[27]~77 .lut_mask = 16'hC30C;
defparam \Seg1|PC_Add_out[27]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cycloneii_lcell_comb \seg3|Branch_addr_out[28]~83 (
// Equation(s):
// \seg3|Branch_addr_out[28]~83_combout  = ((\seg2|PC_Add_out [28] $ (\seg2|Immediate32_out [26] $ (!\seg3|Branch_addr_out[27]~82 )))) # (GND)
// \seg3|Branch_addr_out[28]~84  = CARRY((\seg2|PC_Add_out [28] & ((\seg2|Immediate32_out [26]) # (!\seg3|Branch_addr_out[27]~82 ))) # (!\seg2|PC_Add_out [28] & (\seg2|Immediate32_out [26] & !\seg3|Branch_addr_out[27]~82 )))

	.dataa(\seg2|PC_Add_out [28]),
	.datab(\seg2|Immediate32_out [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[27]~82 ),
	.combout(\seg3|Branch_addr_out[28]~83_combout ),
	.cout(\seg3|Branch_addr_out[28]~84 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[28]~83 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[28]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cycloneii_lcell_comb \seg3|Branch_addr_out[29]~85 (
// Equation(s):
// \seg3|Branch_addr_out[29]~85_combout  = (\seg2|PC_Add_out [29] & ((\seg2|Immediate32_out [27] & (\seg3|Branch_addr_out[28]~84  & VCC)) # (!\seg2|Immediate32_out [27] & (!\seg3|Branch_addr_out[28]~84 )))) # (!\seg2|PC_Add_out [29] & ((\seg2|Immediate32_out 
// [27] & (!\seg3|Branch_addr_out[28]~84 )) # (!\seg2|Immediate32_out [27] & ((\seg3|Branch_addr_out[28]~84 ) # (GND)))))
// \seg3|Branch_addr_out[29]~86  = CARRY((\seg2|PC_Add_out [29] & (!\seg2|Immediate32_out [27] & !\seg3|Branch_addr_out[28]~84 )) # (!\seg2|PC_Add_out [29] & ((!\seg3|Branch_addr_out[28]~84 ) # (!\seg2|Immediate32_out [27]))))

	.dataa(\seg2|PC_Add_out [29]),
	.datab(\seg2|Immediate32_out [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[28]~84 ),
	.combout(\seg3|Branch_addr_out[29]~85_combout ),
	.cout(\seg3|Branch_addr_out[29]~86 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[29]~85 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[29]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N26
cycloneii_lcell_comb \Seg1|PC_Add_out[30]~83 (
// Equation(s):
// \Seg1|PC_Add_out[30]~83_combout  = (\pc|PC_out [30] & (!\Seg1|PC_Add_out[29]~82 )) # (!\pc|PC_out [30] & ((\Seg1|PC_Add_out[29]~82 ) # (GND)))
// \Seg1|PC_Add_out[30]~84  = CARRY((!\Seg1|PC_Add_out[29]~82 ) # (!\pc|PC_out [30]))

	.dataa(\pc|PC_out [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[29]~82 ),
	.combout(\Seg1|PC_Add_out[30]~83_combout ),
	.cout(\Seg1|PC_Add_out[30]~84 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[30]~83 .lut_mask = 16'h5A5F;
defparam \Seg1|PC_Add_out[30]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X37_Y22
cycloneii_ram_block \mipsregister|register_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\mipsregister|register~1665_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\hazard|LoadUse~7_wirecell_combout ),
	.clk0(!\Clk~clkctrl_outclk ),
	.clk1(\Clk~clkctrl_outclk ),
	.ena0(\mipsregister|register~1665_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mipsregister|Mux0~2_combout ,\mipsregister|Mux1~2_combout ,\mipsregister|Mux2~2_combout ,\mipsregister|Mux3~2_combout ,\mipsregister|Mux4~2_combout ,\mipsregister|Mux5~2_combout ,\mipsregister|Mux6~2_combout ,\mipsregister|Mux7~3_combout ,
\mipsregister|Mux8~0_combout ,\mipsregister|Mux9~0_combout ,\mipsregister|Mux10~0_combout ,\mipsregister|Mux11~0_combout ,\mipsregister|Mux12~0_combout ,\mipsregister|Mux13~0_combout ,\mipsregister|Mux14~0_combout ,\mipsregister|Mux15~1_combout ,
\mipsregister|Mux16~2_combout ,\mipsregister|Mux17~1_combout ,\mipsregister|Mux18~1_combout ,\mipsregister|Mux19~1_combout ,\mipsregister|Mux20~1_combout ,\mipsregister|Mux21~1_combout ,\mipsregister|Mux22~1_combout ,\mipsregister|Mux23~1_combout ,
\mipsregister|Mux24~2_combout ,\mipsregister|Mux25~1_combout ,\mipsregister|Mux26~1_combout ,\mipsregister|Mux27~1_combout ,\mipsregister|Mux28~1_combout ,\mipsregister|Mux29~1_combout ,\mipsregister|Mux30~1_combout ,\mipsregister|Mux31~1_combout }),
	.portaaddr({\seg4|Rd_out [4],\seg4|Rd_out [3],\seg4|Rd_out [2],\seg4|Rd_out [1],\seg4|Rd_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\instruct|ram~86_combout ,\instruct|ram~84_combout ,\instruct|ram~80_combout ,\instruct|ram~76_combout ,\instruct|ram~71_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mipsregister|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .init_file = "db/pipeline.ram0_MIPS_Register_1bfaa9c6.hdl.mif";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MIPS_Register:mipsregister|altsyncram:register_rtl_0|altsyncram_uoj1:auto_generated|ALTSYNCRAM";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \mipsregister|register_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1024'h7FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008867893954FFFABCDE3476890654678932000000880000000000000000555567890000000400000003000000021111234500000000;
// synopsys translate_on

// Location: LCFF_X34_Y21_N17
cycloneii_lcell_ff \seg2|PC_write_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector26~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_write_out [2]));

// Location: LCFF_X26_Y23_N7
cycloneii_lcell_ff \seg2|Rd_Write_Byte_en_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rd_Write_Byte_en_out~2_combout ),
	.sdata(\seg2|Rd_Write_Byte_en_out[0]~0_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(!\Seg1|Op [5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rd_Write_Byte_en_out [2]));

// Location: LCCOMB_X30_Y30_N10
cycloneii_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (\seg2|PC_Add_out [6] & (\Add2~10  $ (GND))) # (!\seg2|PC_Add_out [6] & (!\Add2~10  & VCC))
// \Add2~13  = CARRY((\seg2|PC_Add_out [6] & !\Add2~10 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~10 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hC30C;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N12
cycloneii_lcell_comb \Add2~15 (
// Equation(s):
// \Add2~15_combout  = (\seg2|PC_Add_out [7] & (!\Add2~13 )) # (!\seg2|PC_Add_out [7] & ((\Add2~13 ) # (GND)))
// \Add2~16  = CARRY((!\Add2~13 ) # (!\seg2|PC_Add_out [7]))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~15_combout ),
	.cout(\Add2~16 ));
// synopsys translate_off
defparam \Add2~15 .lut_mask = 16'h3C3F;
defparam \Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N14
cycloneii_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (\seg2|PC_Add_out [8] & (\Add2~16  $ (GND))) # (!\seg2|PC_Add_out [8] & (!\Add2~16  & VCC))
// \Add2~19  = CARRY((\seg2|PC_Add_out [8] & !\Add2~16 ))

	.dataa(\seg2|PC_Add_out [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~16 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'hA50A;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneii_lcell_comb \Add2~48 (
// Equation(s):
// \Add2~48_combout  = (\seg2|PC_Add_out [18] & (\Add2~46  $ (GND))) # (!\seg2|PC_Add_out [18] & (!\Add2~46  & VCC))
// \Add2~49  = CARRY((\seg2|PC_Add_out [18] & !\Add2~46 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~46 ),
	.combout(\Add2~48_combout ),
	.cout(\Add2~49 ));
// synopsys translate_off
defparam \Add2~48 .lut_mask = 16'hC30C;
defparam \Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneii_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_combout  = (\seg2|PC_Add_out [20] & (\Add2~52  $ (GND))) # (!\seg2|PC_Add_out [20] & (!\Add2~52  & VCC))
// \Add2~55  = CARRY((\seg2|PC_Add_out [20] & !\Add2~52 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~52 ),
	.combout(\Add2~54_combout ),
	.cout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~54 .lut_mask = 16'hC30C;
defparam \Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cycloneii_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_combout  = (\seg2|PC_Add_out [21] & (!\Add2~55 )) # (!\seg2|PC_Add_out [21] & ((\Add2~55 ) # (GND)))
// \Add2~58  = CARRY((!\Add2~55 ) # (!\seg2|PC_Add_out [21]))

	.dataa(\seg2|PC_Add_out [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~55 ),
	.combout(\Add2~57_combout ),
	.cout(\Add2~58 ));
// synopsys translate_off
defparam \Add2~57 .lut_mask = 16'h5A5F;
defparam \Add2~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cycloneii_lcell_comb \Add2~60 (
// Equation(s):
// \Add2~60_combout  = (\seg2|PC_Add_out [22] & (\Add2~58  $ (GND))) # (!\seg2|PC_Add_out [22] & (!\Add2~58  & VCC))
// \Add2~61  = CARRY((\seg2|PC_Add_out [22] & !\Add2~58 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~58 ),
	.combout(\Add2~60_combout ),
	.cout(\Add2~61 ));
// synopsys translate_off
defparam \Add2~60 .lut_mask = 16'hC30C;
defparam \Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cycloneii_lcell_comb \Add2~84 (
// Equation(s):
// \Add2~84_combout  = (\seg2|PC_Add_out [30] & (\Add2~82  $ (GND))) # (!\seg2|PC_Add_out [30] & (!\Add2~82  & VCC))
// \Add2~85  = CARRY((\seg2|PC_Add_out [30] & !\Add2~82 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~82 ),
	.combout(\Add2~84_combout ),
	.cout(\Add2~85 ));
// synopsys translate_off
defparam \Add2~84 .lut_mask = 16'hC30C;
defparam \Add2~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cycloneii_lcell_comb \Add2~87 (
// Equation(s):
// \Add2~87_combout  = \Add2~85  $ (\seg2|PC_Add_out [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg2|PC_Add_out [31]),
	.cin(\Add2~85 ),
	.combout(\Add2~87_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~87 .lut_mask = 16'h0FF0;
defparam \Add2~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y28_N13
cycloneii_lcell_ff \seg3|Condition_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Condition_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Condition_out [1]));

// Location: LCFF_X29_Y28_N25
cycloneii_lcell_ff \seg3|Less_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Less_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Less_out~regout ));

// Location: LCCOMB_X25_Y29_N6
cycloneii_lcell_comb \PC_selcet|Data[3]~62 (
// Equation(s):
// \PC_selcet|Data[3]~62_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [3])))) # (!\condition_check|BranchValid~combout  & (\Seg1|PC_Add_out [3] & (!\seg2|Jump_out~regout )))

	.dataa(\Seg1|PC_Add_out [3]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg3|Branch_addr_out [3]),
	.cin(gnd),
	.combout(\PC_selcet|Data[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[3]~62 .lut_mask = 16'hF202;
defparam \PC_selcet|Data[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N24
cycloneii_lcell_comb \PC_selcet|Data[7]~66 (
// Equation(s):
// \PC_selcet|Data[7]~66_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [7])) # (!\condition_check|BranchValid~combout  & (((!\seg2|Jump_out~regout  & \Seg1|PC_Add_out [7]))))

	.dataa(\seg3|Branch_addr_out [7]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Seg1|PC_Add_out [7]),
	.cin(gnd),
	.combout(\PC_selcet|Data[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[7]~66 .lut_mask = 16'hA3A0;
defparam \PC_selcet|Data[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N12
cycloneii_lcell_comb \PC_selcet|Data[9]~68 (
// Equation(s):
// \PC_selcet|Data[9]~68_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [9])) # (!\condition_check|BranchValid~combout  & (((\Seg1|PC_Add_out [9] & !\seg2|Jump_out~regout ))))

	.dataa(\seg3|Branch_addr_out [9]),
	.datab(\Seg1|PC_Add_out [9]),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[9]~68 .lut_mask = 16'hAA0C;
defparam \PC_selcet|Data[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N2
cycloneii_lcell_comb \PC_selcet|Data[10]~69 (
// Equation(s):
// \PC_selcet|Data[10]~69_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [10])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [10])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [10]),
	.datac(\seg3|Branch_addr_out [10]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[10]~69_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[10]~69 .lut_mask = 16'hF044;
defparam \PC_selcet|Data[10]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneii_lcell_comb \PC_selcet|Data[20]~79 (
// Equation(s):
// \PC_selcet|Data[20]~79_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [20])) # (!\condition_check|BranchValid~combout  & (((!\seg2|Jump_out~regout  & \Seg1|PC_Add_out [20]))))

	.dataa(\seg3|Branch_addr_out [20]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|PC_Add_out [20]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[20]~79_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[20]~79 .lut_mask = 16'hAA30;
defparam \PC_selcet|Data[20]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneii_lcell_comb \hazard|LoadUse~0 (
// Equation(s):
// \hazard|LoadUse~0_combout  = (\Seg1|Rs [0] & (\seg2|Rt_out [0] & (\seg2|Rt_out [1] $ (!\Seg1|Rs [1])))) # (!\Seg1|Rs [0] & (!\seg2|Rt_out [0] & (\seg2|Rt_out [1] $ (!\Seg1|Rs [1]))))

	.dataa(\Seg1|Rs [0]),
	.datab(\seg2|Rt_out [0]),
	.datac(\seg2|Rt_out [1]),
	.datad(\Seg1|Rs [1]),
	.cin(gnd),
	.combout(\hazard|LoadUse~0_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|LoadUse~0 .lut_mask = 16'h9009;
defparam \hazard|LoadUse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneii_lcell_comb \hazard|LoadUse~1 (
// Equation(s):
// \hazard|LoadUse~1_combout  = (\seg2|Rt_out [3] & (\Seg1|Rs [3] & (\Seg1|Rs [2] $ (!\seg2|Rt_out [2])))) # (!\seg2|Rt_out [3] & (!\Seg1|Rs [3] & (\Seg1|Rs [2] $ (!\seg2|Rt_out [2]))))

	.dataa(\seg2|Rt_out [3]),
	.datab(\Seg1|Rs [2]),
	.datac(\Seg1|Rs [3]),
	.datad(\seg2|Rt_out [2]),
	.cin(gnd),
	.combout(\hazard|LoadUse~1_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|LoadUse~1 .lut_mask = 16'h8421;
defparam \hazard|LoadUse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cycloneii_lcell_comb \hazard|LoadUse~2 (
// Equation(s):
// \hazard|LoadUse~2_combout  = (\hazard|LoadUse~1_combout  & (\hazard|LoadUse~0_combout  & (\seg2|Rt_out [4] $ (!\Seg1|Rs [4]))))

	.dataa(\seg2|Rt_out [4]),
	.datab(\hazard|LoadUse~1_combout ),
	.datac(\Seg1|Rs [4]),
	.datad(\hazard|LoadUse~0_combout ),
	.cin(gnd),
	.combout(\hazard|LoadUse~2_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|LoadUse~2 .lut_mask = 16'h8400;
defparam \hazard|LoadUse~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneii_lcell_comb \controller|Selector17~5 (
// Equation(s):
// \controller|Selector17~5_combout  = (!\Seg1|Op [0] & !\Seg1|Func [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Seg1|Op [0]),
	.datad(\Seg1|Func [4]),
	.cin(gnd),
	.combout(\controller|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~5 .lut_mask = 16'h000F;
defparam \controller|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \controller|Decoder0~3 (
// Equation(s):
// \controller|Decoder0~3_combout  = (\Seg1|Func [0] & (\controller|Decoder0~2_combout  & \Seg1|Func [2]))

	.dataa(\Seg1|Func [0]),
	.datab(vcc),
	.datac(\controller|Decoder0~2_combout ),
	.datad(\Seg1|Func [2]),
	.cin(gnd),
	.combout(\controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder0~3 .lut_mask = 16'hA000;
defparam \controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \controller|Selector17~6 (
// Equation(s):
// \controller|Selector17~6_combout  = (\controller|Selector17~5_combout  & ((\controller|Decoder0~3_combout ) # ((!\controller|WideOr1~0_combout  & \Seg1|Func [5]))))

	.dataa(\controller|WideOr1~0_combout ),
	.datab(\controller|Decoder0~3_combout ),
	.datac(\Seg1|Func [5]),
	.datad(\controller|Selector17~5_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~6 .lut_mask = 16'hDC00;
defparam \controller|Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneii_lcell_comb \controller|WideOr14~0 (
// Equation(s):
// \controller|WideOr14~0_combout  = (\Seg1|Rt [2]) # ((\Seg1|Rt [1]) # ((!\Seg1|Rt [0] & \Seg1|Rt [4])))

	.dataa(\Seg1|Rt [2]),
	.datab(\Seg1|Rt [0]),
	.datac(\Seg1|Rt [4]),
	.datad(\Seg1|Rt [1]),
	.cin(gnd),
	.combout(\controller|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr14~0 .lut_mask = 16'hFFBA;
defparam \controller|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneii_lcell_comb \controller|Selector17~7 (
// Equation(s):
// \controller|Selector17~7_combout  = (!\Seg1|Rt [3] & (!\controller|WideOr14~0_combout  & \Seg1|Op [0]))

	.dataa(vcc),
	.datab(\Seg1|Rt [3]),
	.datac(\controller|WideOr14~0_combout ),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Selector17~7_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~7 .lut_mask = 16'h0300;
defparam \controller|Selector17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \controller|Selector17~8 (
// Equation(s):
// \controller|Selector17~8_combout  = (!\Seg1|Op [4] & (!\Seg1|Op [1] & ((\controller|Selector17~7_combout ) # (\controller|Selector17~6_combout ))))

	.dataa(\Seg1|Op [4]),
	.datab(\Seg1|Op [1]),
	.datac(\controller|Selector17~7_combout ),
	.datad(\controller|Selector17~6_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~8 .lut_mask = 16'h1110;
defparam \controller|Selector17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \controller|Selector17~9 (
// Equation(s):
// \controller|Selector17~9_combout  = (\Seg1|Op [3] & (((\Seg1|Op [2])))) # (!\Seg1|Op [3] & ((\Seg1|Op [2] & ((!\Seg1|Op [4]))) # (!\Seg1|Op [2] & (\controller|Selector17~8_combout ))))

	.dataa(\Seg1|Op [3]),
	.datab(\controller|Selector17~8_combout ),
	.datac(\Seg1|Op [4]),
	.datad(\Seg1|Op [2]),
	.cin(gnd),
	.combout(\controller|Selector17~9_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~9 .lut_mask = 16'hAF44;
defparam \controller|Selector17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \controller|Selector17~10 (
// Equation(s):
// \controller|Selector17~10_combout  = (!\Seg1|Op [1] & !\Seg1|Func [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Func [1]),
	.cin(gnd),
	.combout(\controller|Selector17~10_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~10 .lut_mask = 16'h000F;
defparam \controller|Selector17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \controller|Selector17~11 (
// Equation(s):
// \controller|Selector17~11_combout  = (!\Seg1|Op [0] & ((\Seg1|Op [1] & (!\Seg1|Op [4])) # (!\Seg1|Op [1] & ((\controller|Selector17~27_combout )))))

	.dataa(\Seg1|Op [4]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [1]),
	.datad(\controller|Selector17~27_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~11_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~11 .lut_mask = 16'h1310;
defparam \controller|Selector17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \controller|Selector17~12 (
// Equation(s):
// \controller|Selector17~12_combout  = (\Seg1|Op [3] & ((\controller|Selector17~9_combout  & ((\controller|Selector17~11_combout ))) # (!\controller|Selector17~9_combout  & (!\controller|Selector17~4_combout )))) # (!\Seg1|Op [3] & 
// (((\controller|Selector17~9_combout ))))

	.dataa(\Seg1|Op [3]),
	.datab(\controller|Selector17~4_combout ),
	.datac(\controller|Selector17~9_combout ),
	.datad(\controller|Selector17~11_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~12_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~12 .lut_mask = 16'hF252;
defparam \controller|Selector17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneii_lcell_comb \hazard|LoadUse~3 (
// Equation(s):
// \hazard|LoadUse~3_combout  = (\hazard|LoadUse~2_combout  & ((\Seg1|Op [5] & ((\controller|Selector17~14_combout ))) # (!\Seg1|Op [5] & (\controller|Selector17~12_combout ))))

	.dataa(\controller|Selector17~12_combout ),
	.datab(\controller|Selector17~14_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\hazard|LoadUse~2_combout ),
	.cin(gnd),
	.combout(\hazard|LoadUse~3_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|LoadUse~3 .lut_mask = 16'hCA00;
defparam \hazard|LoadUse~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \controller|Selector18~0 (
// Equation(s):
// \controller|Selector18~0_combout  = (\Seg1|Op [2] & (\Seg1|Op [0] & (\Seg1|Op [4] & \Seg1|Op [1])))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [4]),
	.datad(\Seg1|Op [1]),
	.cin(gnd),
	.combout(\controller|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector18~0 .lut_mask = 16'h8000;
defparam \controller|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N7
cycloneii_lcell_ff \seg3|Rd_Write_Byte_en_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Rd_Write_Byte_en_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Rd_Write_Byte_en_out [2]));

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \instruct|ram~17 (
// Equation(s):
// \instruct|ram~17_combout  = (\pc|PC_out [5] & ((\pc|PC_out [3] $ (\pc|PC_out [2])))) # (!\pc|PC_out [5] & (\pc|PC_out [4] & (\pc|PC_out [3])))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~17_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~17 .lut_mask = 16'h3C88;
defparam \instruct|ram~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneii_lcell_comb \instruct|ram~27 (
// Equation(s):
// \instruct|ram~27_combout  = (\pc|PC_out [3] & ((\pc|PC_out [4] & (\pc|PC_out [2] & !\pc|PC_out [5])) # (!\pc|PC_out [4] & ((\pc|PC_out [5]))))) # (!\pc|PC_out [3] & (((\pc|PC_out [5]))))

	.dataa(\pc|PC_out [2]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~27_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~27 .lut_mask = 16'h3F80;
defparam \instruct|ram~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneii_lcell_comb \instruct|ram~49 (
// Equation(s):
// \instruct|ram~49_combout  = (\pc|PC_out [6] & ((\pc|PC_out [5] $ (\pc|PC_out [3])) # (!\pc|PC_out [2]))) # (!\pc|PC_out [6] & (!\pc|PC_out [5] & (\pc|PC_out [3] $ (\pc|PC_out [2]))))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [5]),
	.datac(\pc|PC_out [3]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~49_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~49 .lut_mask = 16'h29BA;
defparam \instruct|ram~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneii_lcell_comb \instruct|ram~50 (
// Equation(s):
// \instruct|ram~50_combout  = (\pc|PC_out [2] & (((!\instruct|ram~49_combout  & !\pc|PC_out [4])))) # (!\pc|PC_out [2] & ((\instruct|ram~38_combout ) # ((!\instruct|ram~49_combout  & !\pc|PC_out [4]))))

	.dataa(\pc|PC_out [2]),
	.datab(\instruct|ram~38_combout ),
	.datac(\instruct|ram~49_combout ),
	.datad(\pc|PC_out [4]),
	.cin(gnd),
	.combout(\instruct|ram~50_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~50 .lut_mask = 16'h444F;
defparam \instruct|ram~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N0
cycloneii_lcell_comb \instruct|ram~53 (
// Equation(s):
// \instruct|ram~53_combout  = (\pc|PC_out [2] & ((\pc|PC_out [3]) # ((\pc|PC_out [5] & !\pc|PC_out [7])))) # (!\pc|PC_out [2] & (((\pc|PC_out [5]))))

	.dataa(\pc|PC_out [3]),
	.datab(\pc|PC_out [5]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [7]),
	.cin(gnd),
	.combout(\instruct|ram~53_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~53 .lut_mask = 16'hACEC;
defparam \instruct|ram~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N2
cycloneii_lcell_comb \instruct|ram~54 (
// Equation(s):
// \instruct|ram~54_combout  = (!\pc|PC_out [4] & (\pc|PC_out [7] $ (((\pc|PC_out [6]) # (\instruct|ram~53_combout )))))

	.dataa(\pc|PC_out [7]),
	.datab(\pc|PC_out [6]),
	.datac(\pc|PC_out [4]),
	.datad(\instruct|ram~53_combout ),
	.cin(gnd),
	.combout(\instruct|ram~54_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~54 .lut_mask = 16'h0506;
defparam \instruct|ram~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneii_lcell_comb \instruct|ram~60 (
// Equation(s):
// \instruct|ram~60_combout  = (\pc|PC_out [6] & (\pc|PC_out [4] $ ((!\pc|PC_out [5])))) # (!\pc|PC_out [6] & (((\pc|PC_out [5]) # (\pc|PC_out [2]))))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [4]),
	.datac(\pc|PC_out [5]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~60_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~60 .lut_mask = 16'hD7D2;
defparam \instruct|ram~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneii_lcell_comb \instruct|ram~61 (
// Equation(s):
// \instruct|ram~61_combout  = (\pc|PC_out [4] & (((!\pc|PC_out [5])) # (!\pc|PC_out [6]))) # (!\pc|PC_out [4] & (\pc|PC_out [6] $ (((!\pc|PC_out [5] & \pc|PC_out [2])))))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [4]),
	.datac(\pc|PC_out [5]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~61_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~61 .lut_mask = 16'h6D6E;
defparam \instruct|ram~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneii_lcell_comb \instruct|ram~62 (
// Equation(s):
// \instruct|ram~62_combout  = (!\pc|PC_out [7] & ((\pc|PC_out [3] & (!\instruct|ram~61_combout )) # (!\pc|PC_out [3] & ((\instruct|ram~60_combout )))))

	.dataa(\instruct|ram~61_combout ),
	.datab(\instruct|ram~60_combout ),
	.datac(\pc|PC_out [7]),
	.datad(\pc|PC_out [3]),
	.cin(gnd),
	.combout(\instruct|ram~62_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~62 .lut_mask = 16'h050C;
defparam \instruct|ram~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \instruct|ram~67 (
// Equation(s):
// \instruct|ram~67_combout  = (\pc|PC_out [4] & (((\pc|PC_out [5])))) # (!\pc|PC_out [4] & (\pc|PC_out [3] & (\pc|PC_out [2] & !\pc|PC_out [5])))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~67_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~67 .lut_mask = 16'hAA40;
defparam \instruct|ram~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneii_lcell_comb \instruct|ram~72 (
// Equation(s):
// \instruct|ram~72_combout  = (!\pc|PC_out [9] & (!\pc|PC_out [6] & !\pc|PC_out [8]))

	.dataa(vcc),
	.datab(\pc|PC_out [9]),
	.datac(\pc|PC_out [6]),
	.datad(\pc|PC_out [8]),
	.cin(gnd),
	.combout(\instruct|ram~72_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~72 .lut_mask = 16'h0003;
defparam \instruct|ram~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \instruct|ram~95 (
// Equation(s):
// \instruct|ram~95_combout  = \pc|PC_out [4] $ (((\pc|PC_out [6] & ((!\pc|PC_out [2]) # (!\pc|PC_out [3])))))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [6]),
	.cin(gnd),
	.combout(\instruct|ram~95_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~95 .lut_mask = 16'h95AA;
defparam \instruct|ram~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \instruct|ram~96 (
// Equation(s):
// \instruct|ram~96_combout  = (!\pc|PC_out [7] & ((\instruct|ram~94_combout ) # ((\pc|PC_out [5] & \instruct|ram~95_combout ))))

	.dataa(\pc|PC_out [5]),
	.datab(\instruct|ram~95_combout ),
	.datac(\pc|PC_out [7]),
	.datad(\instruct|ram~94_combout ),
	.cin(gnd),
	.combout(\instruct|ram~96_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~96 .lut_mask = 16'h0F08;
defparam \instruct|ram~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneii_lcell_comb \forward|Rt_EX_Forward[1]~1 (
// Equation(s):
// \forward|Rt_EX_Forward[1]~1_combout  = (\seg2|Rt_out [0] & (\seg4|Rd_out [0] & (\seg2|Rt_out [1] $ (!\seg4|Rd_out [1])))) # (!\seg2|Rt_out [0] & (!\seg4|Rd_out [0] & (\seg2|Rt_out [1] $ (!\seg4|Rd_out [1]))))

	.dataa(\seg2|Rt_out [0]),
	.datab(\seg4|Rd_out [0]),
	.datac(\seg2|Rt_out [1]),
	.datad(\seg4|Rd_out [1]),
	.cin(gnd),
	.combout(\forward|Rt_EX_Forward[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_EX_Forward[1]~1 .lut_mask = 16'h9009;
defparam \forward|Rt_EX_Forward[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneii_lcell_comb \forward|Rt_EX_Forward[1]~2 (
// Equation(s):
// \forward|Rt_EX_Forward[1]~2_combout  = (\seg2|RtRead_out [0] & (\forward|Rt_EX_Forward[1]~1_combout  & (\seg2|Rt_out [4] $ (!\seg4|Rd_out [4]))))

	.dataa(\seg2|Rt_out [4]),
	.datab(\seg2|RtRead_out [0]),
	.datac(\seg4|Rd_out [4]),
	.datad(\forward|Rt_EX_Forward[1]~1_combout ),
	.cin(gnd),
	.combout(\forward|Rt_EX_Forward[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_EX_Forward[1]~2 .lut_mask = 16'h8400;
defparam \forward|Rt_EX_Forward[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneii_lcell_comb \forward|Rt_EX_Forward[0]~3 (
// Equation(s):
// \forward|Rt_EX_Forward[0]~3_combout  = (\seg3|Rd_out [0] & (\seg2|Rt_out [0] & (\seg3|Rd_out [1] $ (!\seg2|Rt_out [1])))) # (!\seg3|Rd_out [0] & (!\seg2|Rt_out [0] & (\seg3|Rd_out [1] $ (!\seg2|Rt_out [1]))))

	.dataa(\seg3|Rd_out [0]),
	.datab(\seg3|Rd_out [1]),
	.datac(\seg2|Rt_out [1]),
	.datad(\seg2|Rt_out [0]),
	.cin(gnd),
	.combout(\forward|Rt_EX_Forward[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_EX_Forward[0]~3 .lut_mask = 16'h8241;
defparam \forward|Rt_EX_Forward[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N25
cycloneii_lcell_ff \seg2|RtRead_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|RtRead_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|RtRead_out [1]));

// Location: LCCOMB_X33_Y28_N6
cycloneii_lcell_comb \forward|Rs_EX_Forward[1]~6 (
// Equation(s):
// \forward|Rs_EX_Forward[1]~6_combout  = (\seg2|RtRead_out [1] & (\seg2|Rs_out [4] $ (!\seg4|Rd_out [4])))

	.dataa(vcc),
	.datab(\seg2|Rs_out [4]),
	.datac(\seg4|Rd_out [4]),
	.datad(\seg2|RtRead_out [1]),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[1]~6 .lut_mask = 16'hC300;
defparam \forward|Rs_EX_Forward[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N17
cycloneii_lcell_ff \seg4|MemData_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_13|out[3]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [3]));

// Location: LCFF_X31_Y29_N11
cycloneii_lcell_ff \seg4|MemData_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_12|out[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [10]));

// Location: LCFF_X35_Y29_N13
cycloneii_lcell_ff \seg4|MemData_out[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_12|out[7]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [15]));

// Location: LCFF_X31_Y29_N7
cycloneii_lcell_ff \seg4|MemData_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_11|out[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [18]));

// Location: LCFF_X26_Y24_N9
cycloneii_lcell_ff \seg2|Shamt_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Shamt_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Shamt_out [3]));

// Location: LCFF_X33_Y24_N11
cycloneii_lcell_ff \seg4|WBData_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [26]));

// Location: LCFF_X33_Y24_N27
cycloneii_lcell_ff \seg4|MemData_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memshift|mux8_1_10|out[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [27]));

// Location: LCFF_X34_Y29_N21
cycloneii_lcell_ff \seg4|WBData_out[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg4|WBData_out[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [31]));

// Location: LCCOMB_X26_Y26_N16
cycloneii_lcell_comb \shifter|Mux2|Data[5]~15 (
// Equation(s):
// \shifter|Mux2|Data[5]~15_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[3]~32_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[5]~34_combout )))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[3]~32_combout ),
	.datad(\shifter|Mux1|Data[5]~34_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[5]~15 .lut_mask = 16'h5140;
defparam \shifter|Mux2|Data[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneii_lcell_comb \shifter|Mux2|Data[5]~16 (
// Equation(s):
// \shifter|Mux2|Data[5]~16_combout  = (\shifter|Mux2|Data[5]~15_combout ) # ((\shifter|Mux1|Data[7]~36_combout  & \shifter|comb~3_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux1|Data[7]~36_combout ),
	.datac(\shifter|Mux2|Data[5]~15_combout ),
	.datad(\shifter|comb~3_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[5]~16 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cycloneii_lcell_comb \shifter|Mux2|Data[31]~58 (
// Equation(s):
// \shifter|Mux2|Data[31]~58_combout  = (\shifter|comb~2_combout  & (\shifter|comb~3_combout )) # (!\shifter|comb~2_combout  & ((\shifter|comb~3_combout  & ((\shifter|HighBit~0_combout ))) # (!\shifter|comb~3_combout  & (\shifter|Mux1|Data[31]~60_combout 
// ))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[31]~60_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[31]~58 .lut_mask = 16'hDC98;
defparam \shifter|Mux2|Data[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cycloneii_lcell_comb \shifter|Mux2|Data[31]~59 (
// Equation(s):
// \shifter|Mux2|Data[31]~59_combout  = (\shifter|comb~2_combout  & ((\shifter|Mux2|Data[31]~58_combout  & ((\shifter|Mux1|Data[1]~62_combout ))) # (!\shifter|Mux2|Data[31]~58_combout  & (\shifter|Mux1|Data[29]~58_combout )))) # (!\shifter|comb~2_combout  & 
// (((\shifter|Mux2|Data[31]~58_combout ))))

	.dataa(\shifter|Mux1|Data[29]~58_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux2|Data[31]~58_combout ),
	.datad(\shifter|Mux1|Data[1]~62_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[31]~59 .lut_mask = 16'hF838;
defparam \shifter|Mux2|Data[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N24
cycloneii_lcell_comb \shifter|Mux3|Data[4]~34 (
// Equation(s):
// \shifter|Mux3|Data[4]~34_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[0]~14_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[4]~1_combout )))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|Mux2|Data[0]~14_combout ),
	.datac(\shifter|comb~4_combout ),
	.datad(\shifter|Mux2|Data[4]~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[4]~34 .lut_mask = 16'h4540;
defparam \shifter|Mux3|Data[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cycloneii_lcell_comb \shifter|Mux3|Data[31]~56 (
// Equation(s):
// \shifter|Mux3|Data[31]~56_combout  = (\shifter|comb~5_combout  & (((\shifter|comb~4_combout ) # (\shifter|HighBit~0_combout )))) # (!\shifter|comb~5_combout  & (\shifter|Mux2|Data[31]~59_combout  & (!\shifter|comb~4_combout )))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|Mux2|Data[31]~59_combout ),
	.datac(\shifter|comb~4_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[31]~56_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[31]~56 .lut_mask = 16'hAEA4;
defparam \shifter|Mux3|Data[31]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneii_lcell_comb \shifter|Mux4|Data[26]~32 (
// Equation(s):
// \shifter|Mux4|Data[26]~32_combout  = (\shifter|comb~6_combout  & ((\shifter|comb~7_combout ) # ((\shifter|Mux3|Data[18]~17_combout )))) # (!\shifter|comb~6_combout  & (!\shifter|comb~7_combout  & (\shifter|Mux3|Data[26]~19_combout )))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[26]~19_combout ),
	.datad(\shifter|Mux3|Data[18]~17_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[26]~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[26]~32 .lut_mask = 16'hBA98;
defparam \shifter|Mux4|Data[26]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cycloneii_lcell_comb \shifter|Mux4|Data[27]~36 (
// Equation(s):
// \shifter|Mux4|Data[27]~36_combout  = (\shifter|comb~7_combout  & ((\shifter|comb~6_combout ) # ((\shifter|HighBit~0_combout )))) # (!\shifter|comb~7_combout  & (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[27]~26_combout )))

	.dataa(\shifter|comb~7_combout ),
	.datab(\shifter|comb~6_combout ),
	.datac(\shifter|Mux3|Data[27]~26_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[27]~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[27]~36 .lut_mask = 16'hBA98;
defparam \shifter|Mux4|Data[27]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneii_lcell_comb \ALU_OpA~27 (
// Equation(s):
// \ALU_OpA~27_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~16_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [16]))))

	.dataa(\seg2|OperandA_out [16]),
	.datab(\Rd_in~16_combout ),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~27 .lut_mask = 16'h00CA;
defparam \ALU_OpA~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneii_lcell_comb \ALU_OpA~47 (
// Equation(s):
// \ALU_OpA~47_combout  = (!\forward|Rs_EX_Forward[0]~0_combout ) # (!\forward|Rs_EX_Forward[0]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\forward|Rs_EX_Forward[0]~8_combout ),
	.datad(\forward|Rs_EX_Forward[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~47 .lut_mask = 16'h0FFF;
defparam \ALU_OpA~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneii_lcell_comb \ALU_OpA~50 (
// Equation(s):
// \ALU_OpA~50_combout  = (\seg3|WBData_out [25] & (\forward|Rs_EX_Forward[0]~3_combout  & (!\seg2|ALUSrcA_out~regout  & !\forward|Equal1~0_combout )))

	.dataa(\seg3|WBData_out [25]),
	.datab(\forward|Rs_EX_Forward[0]~3_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~50 .lut_mask = 16'h0008;
defparam \ALU_OpA~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneii_lcell_comb \alu|comb~2 (
// Equation(s):
// \alu|comb~2_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [29])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[29]~57_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\seg2|Immediate32_out [29]),
	.datad(\mux4_two|Data[29]~57_combout ),
	.cin(gnd),
	.combout(\alu|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~2 .lut_mask = 16'h396C;
defparam \alu|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneii_lcell_comb \alu|comb~3 (
// Equation(s):
// \alu|comb~3_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [28])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[28]~55_combout )))))

	.dataa(\seg2|Immediate32_out [28]),
	.datab(\mux4_two|Data[28]~55_combout ),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~3 .lut_mask = 16'h5A3C;
defparam \alu|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneii_lcell_comb \alu|comb~5 (
// Equation(s):
// \alu|comb~5_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [26])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[26]~51_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\seg2|Immediate32_out [26]),
	.datad(\mux4_two|Data[26]~51_combout ),
	.cin(gnd),
	.combout(\alu|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~5 .lut_mask = 16'h396C;
defparam \alu|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneii_lcell_comb \alu|comb~9 (
// Equation(s):
// \alu|comb~9_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [22])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[22]~43_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [22]),
	.datad(\mux4_two|Data[22]~43_combout ),
	.cin(gnd),
	.combout(\alu|comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~9 .lut_mask = 16'h596A;
defparam \alu|comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneii_lcell_comb \alu|comb~13 (
// Equation(s):
// \alu|comb~13_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [18])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[18]~35_combout )))))

	.dataa(\seg2|Immediate32_out [18]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\mux4_two|Data[18]~35_combout ),
	.cin(gnd),
	.combout(\alu|comb~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~13 .lut_mask = 16'h4B78;
defparam \alu|comb~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneii_lcell_comb \alu|comb~15 (
// Equation(s):
// \alu|comb~15_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [16]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[16]~31_combout ))))

	.dataa(\mux4_two|Data[16]~31_combout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\seg2|Immediate32_out [16]),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|comb~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~15 .lut_mask = 16'h3C66;
defparam \alu|comb~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cycloneii_lcell_comb \alu|comb~16 (
// Equation(s):
// \alu|comb~16_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [6])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[15]~29_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|Immediate32_out [6]),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\mux4_two|Data[15]~29_combout ),
	.cin(gnd),
	.combout(\alu|comb~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~16 .lut_mask = 16'h656A;
defparam \alu|comb~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneii_lcell_comb \alu|comb~17 (
// Equation(s):
// \alu|comb~17_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [4]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[14]~27_combout ))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\mux4_two|Data[14]~27_combout ),
	.datad(\seg2|Immediate32_out [4]),
	.cin(gnd),
	.combout(\alu|comb~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~17 .lut_mask = 16'h569A;
defparam \alu|comb~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneii_lcell_comb \alu|comb~19 (
// Equation(s):
// \alu|comb~19_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [12])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[12]~23_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [12]),
	.datac(\mux4_two|Data[12]~23_combout ),
	.datad(\seg2|ALUOp_out [0]),
	.cin(gnd),
	.combout(\alu|comb~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~19 .lut_mask = 16'h27D8;
defparam \alu|comb~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneii_lcell_comb \alu|comb~21 (
// Equation(s):
// \alu|comb~21_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [10])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[10]~19_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [10]),
	.datac(\mux4_two|Data[10]~19_combout ),
	.datad(\seg2|ALUOp_out [0]),
	.cin(gnd),
	.combout(\alu|comb~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~21 .lut_mask = 16'h27D8;
defparam \alu|comb~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneii_lcell_comb \alu|comb~22 (
// Equation(s):
// \alu|comb~22_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [9])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[9]~17_combout )))))

	.dataa(\seg2|Immediate32_out [9]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\mux4_two|Data[9]~17_combout ),
	.cin(gnd),
	.combout(\alu|comb~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~22 .lut_mask = 16'h4B78;
defparam \alu|comb~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneii_lcell_comb \alu|comb~23 (
// Equation(s):
// \alu|comb~23_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [8])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[8]~15_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [8]),
	.datad(\mux4_two|Data[8]~15_combout ),
	.cin(gnd),
	.combout(\alu|comb~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~23 .lut_mask = 16'h596A;
defparam \alu|comb~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneii_lcell_comb \alu|comb~24 (
// Equation(s):
// \alu|comb~24_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [7])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[7]~13_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\seg2|Immediate32_out [7]),
	.datad(\mux4_two|Data[7]~13_combout ),
	.cin(gnd),
	.combout(\alu|comb~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~24 .lut_mask = 16'h396C;
defparam \alu|comb~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneii_lcell_comb \alu|comb~26 (
// Equation(s):
// \alu|comb~26_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [5])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[5]~9_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|Immediate32_out [5]),
	.datac(\mux4_two|Data[5]~9_combout ),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|comb~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~26 .lut_mask = 16'h665A;
defparam \alu|comb~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneii_lcell_comb \alu|comb~27 (
// Equation(s):
// \alu|comb~27_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [4])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[4]~7_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [4]),
	.datad(\mux4_two|Data[4]~7_combout ),
	.cin(gnd),
	.combout(\alu|comb~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~27 .lut_mask = 16'h596A;
defparam \alu|comb~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneii_lcell_comb \alu|comb~30 (
// Equation(s):
// \alu|comb~30_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [1]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[1]~1_combout ))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\mux4_two|Data[1]~1_combout ),
	.datad(\seg2|Immediate32_out [1]),
	.cin(gnd),
	.combout(\alu|comb~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~30 .lut_mask = 16'h569A;
defparam \alu|comb~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneii_lcell_comb \alu|Cmp[31]~0 (
// Equation(s):
// \alu|Cmp[31]~0_combout  = (\seg2|ALUOp_out [0] & (\seg2|ALUOp_out [2] & (\seg2|ALUOp_out [1] & !\seg2|ALUOp_out [3])))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|Cmp[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Cmp[31]~0 .lut_mask = 16'h0080;
defparam \alu|Cmp[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneii_lcell_comb \alu|XorOut_Count[6] (
// Equation(s):
// \alu|XorOut_Count [6] = \seg2|ALUOp_out [0] $ (\ALU_OpA~8_combout )

	.dataa(vcc),
	.datab(\seg2|ALUOp_out [0]),
	.datac(vcc),
	.datad(\ALU_OpA~8_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [6]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[6] .lut_mask = 16'h33CC;
defparam \alu|XorOut_Count[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneii_lcell_comb \ALU_OpA~73 (
// Equation(s):
// \ALU_OpA~73_combout  = (!\seg2|ALUSrcA_out~regout  & (!\forward|Rs_EX_Forward[1]~7_combout  & (\seg2|OperandA_out [28] & !\forward|Rs_EX_Forward [0])))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\forward|Rs_EX_Forward[1]~7_combout ),
	.datac(\seg2|OperandA_out [28]),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~73 .lut_mask = 16'h0010;
defparam \ALU_OpA~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneii_lcell_comb \ALU_OpA~76 (
// Equation(s):
// \ALU_OpA~76_combout  = (!\seg2|ALUSrcA_out~regout  & (\seg3|WBData_out [23] & (!\forward|Equal1~0_combout  & \forward|Rs_EX_Forward[0]~3_combout )))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\seg3|WBData_out [23]),
	.datac(\forward|Equal1~0_combout ),
	.datad(\forward|Rs_EX_Forward[0]~3_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~76 .lut_mask = 16'h0400;
defparam \ALU_OpA~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneii_lcell_comb \alu|Judge|Num~22 (
// Equation(s):
// \alu|Judge|Num~22_combout  = ((\ALU_OpA~36_combout  & (\seg2|ALUOp_out [0] & \ALU_OpA~38_combout )) # (!\ALU_OpA~36_combout  & (!\seg2|ALUOp_out [0] & !\ALU_OpA~38_combout ))) # (!\alu|Judge|always0~15_combout )

	.dataa(\ALU_OpA~36_combout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\alu|Judge|always0~15_combout ),
	.datad(\ALU_OpA~38_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~22 .lut_mask = 16'h8F1F;
defparam \alu|Judge|Num~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneii_lcell_comb \alu|XorOut_Count[16]~4 (
// Equation(s):
// \alu|XorOut_Count[16]~4_combout  = (\seg2|ALUSrcA_out~regout ) # ((!\forward|Rs_EX_Forward [0]) # (!\seg3|WBData_out [16]))

	.dataa(vcc),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg3|WBData_out [16]),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[16]~4 .lut_mask = 16'hCFFF;
defparam \alu|XorOut_Count[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneii_lcell_comb \alu|XorOut_Count[16] (
// Equation(s):
// \alu|XorOut_Count [16] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~27_combout  & (!\seg2|ALUSrcA_out~regout )) # (!\ALU_OpA~27_combout  & ((!\alu|XorOut_Count[16]~4_combout )))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\alu|XorOut_Count[16]~4_combout ),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\ALU_OpA~27_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [16]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[16] .lut_mask = 16'hA5C3;
defparam \alu|XorOut_Count[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneii_lcell_comb \alu|XorOut_Count[14]~6 (
// Equation(s):
// \alu|XorOut_Count[14]~6_combout  = (\seg2|ALUSrcA_out~regout ) # ((!\forward|Rs_EX_Forward [0]) # (!\seg3|WBData_out [14]))

	.dataa(vcc),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg3|WBData_out [14]),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[14]~6 .lut_mask = 16'hCFFF;
defparam \alu|XorOut_Count[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cycloneii_lcell_comb \alu|XorOut_Count[14] (
// Equation(s):
// \alu|XorOut_Count [14] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~23_combout  & (!\seg2|ALUSrcA_out~regout )) # (!\ALU_OpA~23_combout  & ((!\alu|XorOut_Count[14]~6_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\ALU_OpA~23_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\alu|XorOut_Count[14]~6_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [14]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[14] .lut_mask = 16'hA695;
defparam \alu|XorOut_Count[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \alu|XorOut_Count[11]~7 (
// Equation(s):
// \alu|XorOut_Count[11]~7_combout  = (\seg2|ALUSrcA_out~regout ) # ((!\forward|Rs_EX_Forward [0]) # (!\seg3|WBData_out [11]))

	.dataa(vcc),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg3|WBData_out [11]),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[11]~7 .lut_mask = 16'hCFFF;
defparam \alu|XorOut_Count[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \alu|XorOut_Count[10]~8 (
// Equation(s):
// \alu|XorOut_Count[10]~8_combout  = (\seg2|ALUSrcA_out~regout ) # ((!\seg3|WBData_out [10]) # (!\forward|Rs_EX_Forward [0]))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\seg3|WBData_out [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|XorOut_Count[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[10]~8 .lut_mask = 16'hBFBF;
defparam \alu|XorOut_Count[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \alu|XorOut_Count[10] (
// Equation(s):
// \alu|XorOut_Count [10] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~15_combout  & (!\seg2|ALUSrcA_out~regout )) # (!\ALU_OpA~15_combout  & ((!\alu|XorOut_Count[10]~8_combout )))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\alu|XorOut_Count[10]~8_combout ),
	.datad(\ALU_OpA~15_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [10]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[10] .lut_mask = 16'h99C3;
defparam \alu|XorOut_Count[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneii_lcell_comb \alu|XorOut_Count[8]~9 (
// Equation(s):
// \alu|XorOut_Count[8]~9_combout  = (\seg2|ALUSrcA_out~regout ) # ((!\forward|Rs_EX_Forward [0]) # (!\seg3|WBData_out [8]))

	.dataa(vcc),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg3|WBData_out [8]),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[8]~9 .lut_mask = 16'hCFFF;
defparam \alu|XorOut_Count[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneii_lcell_comb \alu|XorOut_Count[8] (
// Equation(s):
// \alu|XorOut_Count [8] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~11_combout  & (!\seg2|ALUSrcA_out~regout )) # (!\ALU_OpA~11_combout  & ((!\alu|XorOut_Count[8]~9_combout )))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\alu|XorOut_Count[8]~9_combout ),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\ALU_OpA~11_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [8]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[8] .lut_mask = 16'hA5C3;
defparam \alu|XorOut_Count[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \alu|Judge|Num~38 (
// Equation(s):
// \alu|Judge|Num~38_combout  = ((!\alu|XorOut_Count [9] & !\alu|XorOut_Count [8])) # (!\alu|Judge|Num~25_combout )

	.dataa(vcc),
	.datab(\alu|XorOut_Count [9]),
	.datac(\alu|XorOut_Count [8]),
	.datad(\alu|Judge|Num~25_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~38 .lut_mask = 16'h03FF;
defparam \alu|Judge|Num~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneii_lcell_comb \alu|Judge|Num~42 (
// Equation(s):
// \alu|Judge|Num~42_combout  = (\alu|Judge|always0~26_combout  & ((\ALU_OpA~20_combout  & (!\ALU_OpA~22_combout  & !\seg2|ALUOp_out [0])) # (!\ALU_OpA~20_combout  & (\ALU_OpA~22_combout  & \seg2|ALUOp_out [0]))))

	.dataa(\ALU_OpA~20_combout ),
	.datab(\ALU_OpA~22_combout ),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\alu|Judge|always0~26_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~42 .lut_mask = 16'h4200;
defparam \alu|Judge|Num~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb \alu|Judge|Num~44 (
// Equation(s):
// \alu|Judge|Num~44_combout  = (\alu|XorOut_Count [11]) # (!\alu|XorOut_Count [10])

	.dataa(vcc),
	.datab(\alu|XorOut_Count [11]),
	.datac(\alu|XorOut_Count [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Judge|Num~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~44 .lut_mask = 16'hCFCF;
defparam \alu|Judge|Num~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneii_lcell_comb \alu|Judge|Num~52 (
// Equation(s):
// \alu|Judge|Num~52_combout  = ((!\alu|XorOut_Count [1] & !\alu|XorOut_Count [2])) # (!\alu|Judge|always0~30_combout )

	.dataa(\alu|XorOut_Count [1]),
	.datab(vcc),
	.datac(\alu|XorOut_Count [2]),
	.datad(\alu|Judge|always0~30_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~52 .lut_mask = 16'h05FF;
defparam \alu|Judge|Num~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneii_lcell_comb \alu|MUX|ALU_out~2 (
// Equation(s):
// \alu|MUX|ALU_out~2_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [0])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[0]~63_combout )))

	.dataa(vcc),
	.datab(\seg2|Immediate32_out [0]),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\mux4_two|Data[0]~63_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~2 .lut_mask = 16'hCFC0;
defparam \alu|MUX|ALU_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneii_lcell_comb \alu|OrOut[10] (
// Equation(s):
// \alu|OrOut [10] = (\ALU_OpA~16_combout ) # ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [10])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[10]~19_combout ))))

	.dataa(\seg2|Immediate32_out [10]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\ALU_OpA~16_combout ),
	.datad(\mux4_two|Data[10]~19_combout ),
	.cin(gnd),
	.combout(\alu|OrOut [10]),
	.cout());
// synopsys translate_off
defparam \alu|OrOut[10] .lut_mask = 16'hFBF8;
defparam \alu|OrOut[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneii_lcell_comb \alu|OrOut[13] (
// Equation(s):
// \alu|OrOut [13] = (\ALU_OpA~22_combout ) # ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [13])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[13]~25_combout ))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\ALU_OpA~22_combout ),
	.datac(\seg2|Immediate32_out [13]),
	.datad(\mux4_two|Data[13]~25_combout ),
	.cin(gnd),
	.combout(\alu|OrOut [13]),
	.cout());
// synopsys translate_off
defparam \alu|OrOut[13] .lut_mask = 16'hFDEC;
defparam \alu|OrOut[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneii_lcell_comb \alu|WideNor0~1 (
// Equation(s):
// \alu|WideNor0~1_combout  = (\alu|OrOut [12]) # ((\alu|OrOut [11]) # ((\alu|OrOut [14]) # (\alu|OrOut [13])))

	.dataa(\alu|OrOut [12]),
	.datab(\alu|OrOut [11]),
	.datac(\alu|OrOut [14]),
	.datad(\alu|OrOut [13]),
	.cin(gnd),
	.combout(\alu|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~1 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneii_lcell_comb \alu|WideNor0~3 (
// Equation(s):
// \alu|WideNor0~3_combout  = (\ALU_OpB~23_combout ) # ((\ALU_OpB~25_combout ) # ((\ALU_OpB~24_combout ) # (\ALU_OpB~22_combout )))

	.dataa(\ALU_OpB~23_combout ),
	.datab(\ALU_OpB~25_combout ),
	.datac(\ALU_OpB~24_combout ),
	.datad(\ALU_OpB~22_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~3 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneii_lcell_comb \alu|WideNor0~8 (
// Equation(s):
// \alu|WideNor0~8_combout  = (\ALU_OpA~64_combout ) # ((\ALU_OpA~58_combout ) # ((\ALU_OpA~61_combout ) # (\ALU_OpA~55_combout )))

	.dataa(\ALU_OpA~64_combout ),
	.datab(\ALU_OpA~58_combout ),
	.datac(\ALU_OpA~61_combout ),
	.datad(\ALU_OpA~55_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~8 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneii_lcell_comb \alu|WideNor0~10 (
// Equation(s):
// \alu|WideNor0~10_combout  = (\ALU_OpA~28_combout ) # ((\ALU_OpA~34_combout ) # ((\ALU_OpA~32_combout ) # (\ALU_OpA~30_combout )))

	.dataa(\ALU_OpA~28_combout ),
	.datab(\ALU_OpA~34_combout ),
	.datac(\ALU_OpA~32_combout ),
	.datad(\ALU_OpA~30_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~10 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneii_lcell_comb \alu|WideNor0~15 (
// Equation(s):
// \alu|WideNor0~15_combout  = (\ALU_OpA~4_combout ) # ((\ALU_OpA~6_combout ) # ((\ALU_OpB~5_combout ) # (\ALU_OpB~4_combout )))

	.dataa(\ALU_OpA~4_combout ),
	.datab(\ALU_OpA~6_combout ),
	.datac(\ALU_OpB~5_combout ),
	.datad(\ALU_OpB~4_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~15 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[1]~13 (
// Equation(s):
// \alu|MUX|ALU_out[1]~13_combout  = (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\ALU_OpA~1_combout ) # (\ALU_OpB~1_combout )))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\ALU_OpA~1_combout ),
	.datac(vcc),
	.datad(\ALU_OpB~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[1]~13 .lut_mask = 16'h5544;
defparam \alu|MUX|ALU_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneii_lcell_comb \alu|MUX|ALU_out[1]~14 (
// Equation(s):
// \alu|MUX|ALU_out[1]~14_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|ALU_Con|ALU_ctr[1]~1_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~1_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (\ALU_OpA~1_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\ALU_OpA~1_combout ),
	.datad(\ALU_OpB~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[1]~14 .lut_mask = 16'hDC88;
defparam \alu|MUX|ALU_out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneii_lcell_comb \alu|MUX|ALU_out[5]~30 (
// Equation(s):
// \alu|MUX|ALU_out[5]~30_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|ALU_Con|ALU_ctr[1]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~5_combout  & ((\ALU_OpA~6_combout ) # (\alu|ALU_Con|ALU_ctr[1]~1_combout ))))

	.dataa(\ALU_OpB~5_combout ),
	.datab(\ALU_OpA~6_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[5]~30 .lut_mask = 16'hFA08;
defparam \alu|MUX|ALU_out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneii_lcell_comb \alu|MUX|ALU_out[7]~39 (
// Equation(s):
// \alu|MUX|ALU_out[7]~39_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpB~7_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpA~10_combout ))) # (!\ALU_OpB~7_combout  & (\ALU_OpA~10_combout ))))

	.dataa(\ALU_OpB~7_combout ),
	.datab(\ALU_OpA~10_combout ),
	.datac(\alu|MUX|ALU_out[6]~33_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[7]~39 .lut_mask = 16'hE060;
defparam \alu|MUX|ALU_out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \alu|MUX|ALU_out[8]~47 (
// Equation(s):
// \alu|MUX|ALU_out[8]~47_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~8_combout  $ (\ALU_OpA~12_combout )))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(vcc),
	.datac(\ALU_OpB~8_combout ),
	.datad(\ALU_OpA~12_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[8]~47 .lut_mask = 16'h0AA0;
defparam \alu|MUX|ALU_out[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[9]~51 (
// Equation(s):
// \alu|MUX|ALU_out[9]~51_combout  = (\alu|MUX|ALU_out[10]~43_combout  & (((\ALU_OpB~9_combout ) # (\alu|MUX|ALU_out[10]~44_combout )))) # (!\alu|MUX|ALU_out[10]~43_combout  & (\ALU_OpB~7_combout  & ((!\alu|MUX|ALU_out[10]~44_combout ))))

	.dataa(\alu|MUX|ALU_out[10]~43_combout ),
	.datab(\ALU_OpB~7_combout ),
	.datac(\ALU_OpB~9_combout ),
	.datad(\alu|MUX|ALU_out[10]~44_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[9]~51 .lut_mask = 16'hAAE4;
defparam \alu|MUX|ALU_out[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[13]~69 (
// Equation(s):
// \alu|MUX|ALU_out[13]~69_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~13_combout  $ (\ALU_OpA~22_combout )))

	.dataa(vcc),
	.datab(\ALU_OpB~13_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datad(\ALU_OpA~22_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[13]~69 .lut_mask = 16'h30C0;
defparam \alu|MUX|ALU_out[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneii_lcell_comb \alu|MUX|ALU_out[13]~70 (
// Equation(s):
// \alu|MUX|ALU_out[13]~70_combout  = (\alu|MUX|ALU_out[10]~49_combout  & (((\alu|MUX|ALU_out[10]~48_combout  & \alu|OrOut [13])))) # (!\alu|MUX|ALU_out[10]~49_combout  & ((\alu|MUX|ALU_out[13]~69_combout ) # ((!\alu|MUX|ALU_out[10]~48_combout ))))

	.dataa(\alu|MUX|ALU_out[10]~49_combout ),
	.datab(\alu|MUX|ALU_out[13]~69_combout ),
	.datac(\alu|MUX|ALU_out[10]~48_combout ),
	.datad(\alu|OrOut [13]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[13]~70 .lut_mask = 16'hE545;
defparam \alu|MUX|ALU_out[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneii_lcell_comb \alu|AndOut[14] (
// Equation(s):
// \alu|AndOut [14] = (\ALU_OpA~24_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [4]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[14]~27_combout ))))

	.dataa(\ALU_OpA~24_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\mux4_two|Data[14]~27_combout ),
	.datad(\seg2|Immediate32_out [4]),
	.cin(gnd),
	.combout(\alu|AndOut [14]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[14] .lut_mask = 16'hA820;
defparam \alu|AndOut[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneii_lcell_comb \alu|MUX|ALU_out[14]~71 (
// Equation(s):
// \alu|MUX|ALU_out[14]~71_combout  = (\alu|MUX|ALU_out[10]~44_combout  & ((\alu|MUX|ALU_out[10]~43_combout ) # ((\alu|AndOut [14])))) # (!\alu|MUX|ALU_out[10]~44_combout  & (!\alu|MUX|ALU_out[10]~43_combout  & (\ALU_OpB~7_combout )))

	.dataa(\alu|MUX|ALU_out[10]~44_combout ),
	.datab(\alu|MUX|ALU_out[10]~43_combout ),
	.datac(\ALU_OpB~7_combout ),
	.datad(\alu|AndOut [14]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[14]~71 .lut_mask = 16'hBA98;
defparam \alu|MUX|ALU_out[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cycloneii_lcell_comb \alu|AndOut[15] (
// Equation(s):
// \alu|AndOut [15] = (\ALU_OpA~26_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [6]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[15]~29_combout ))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\mux4_two|Data[15]~29_combout ),
	.datac(\seg2|Immediate32_out [6]),
	.datad(\ALU_OpA~26_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [15]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[15] .lut_mask = 16'hE400;
defparam \alu|AndOut[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[15]~75 (
// Equation(s):
// \alu|MUX|ALU_out[15]~75_combout  = (\alu|MUX|ALU_out[10]~43_combout  & ((\alu|MUX|ALU_out[10]~44_combout ) # ((\ALU_OpB~15_combout )))) # (!\alu|MUX|ALU_out[10]~43_combout  & (!\alu|MUX|ALU_out[10]~44_combout  & ((\ALU_OpB~7_combout ))))

	.dataa(\alu|MUX|ALU_out[10]~43_combout ),
	.datab(\alu|MUX|ALU_out[10]~44_combout ),
	.datac(\ALU_OpB~15_combout ),
	.datad(\ALU_OpB~7_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[15]~75 .lut_mask = 16'hB9A8;
defparam \alu|MUX|ALU_out[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneii_lcell_comb \alu|MUX|ALU_out[15]~76 (
// Equation(s):
// \alu|MUX|ALU_out[15]~76_combout  = (\alu|MUX|ALU_out[15]~75_combout  & (((\alu|adder|Add0~32_combout )) # (!\alu|MUX|ALU_out[10]~44_combout ))) # (!\alu|MUX|ALU_out[15]~75_combout  & (\alu|MUX|ALU_out[10]~44_combout  & (\alu|AndOut [15])))

	.dataa(\alu|MUX|ALU_out[15]~75_combout ),
	.datab(\alu|MUX|ALU_out[10]~44_combout ),
	.datac(\alu|AndOut [15]),
	.datad(\alu|adder|Add0~32_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[15]~76 .lut_mask = 16'hEA62;
defparam \alu|MUX|ALU_out[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \alu|AndOut[18] (
// Equation(s):
// \alu|AndOut [18] = (\ALU_OpA~32_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [18]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[18]~35_combout ))))

	.dataa(\ALU_OpA~32_combout ),
	.datab(\mux4_two|Data[18]~35_combout ),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\seg2|Immediate32_out [18]),
	.cin(gnd),
	.combout(\alu|AndOut [18]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[18] .lut_mask = 16'hA808;
defparam \alu|AndOut[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[19]~91 (
// Equation(s):
// \alu|MUX|ALU_out[19]~91_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~34_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~19_combout ))) # (!\ALU_OpA~34_combout  & ((\ALU_OpB~19_combout )))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\ALU_OpA~34_combout ),
	.datac(\ALU_OpB~19_combout ),
	.datad(\alu|MUX|ALU_out[6]~33_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[19]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[19]~91 .lut_mask = 16'hBC00;
defparam \alu|MUX|ALU_out[19]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[21]~99 (
// Equation(s):
// \alu|MUX|ALU_out[21]~99_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~38_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~21_combout ))) # (!\ALU_OpA~38_combout  & ((\ALU_OpB~21_combout )))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\alu|MUX|ALU_out[6]~33_combout ),
	.datac(\ALU_OpA~38_combout ),
	.datad(\ALU_OpB~21_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[21]~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[21]~99 .lut_mask = 16'h8CC0;
defparam \alu|MUX|ALU_out[21]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneii_lcell_comb \alu|AndOut[21] (
// Equation(s):
// \alu|AndOut [21] = (\ALU_OpA~38_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [21])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[21]~41_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [21]),
	.datac(\ALU_OpA~38_combout ),
	.datad(\mux4_two|Data[21]~41_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [21]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[21] .lut_mask = 16'hD080;
defparam \alu|AndOut[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[23]~107 (
// Equation(s):
// \alu|MUX|ALU_out[23]~107_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~44_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~23_combout ))) # (!\ALU_OpA~44_combout  & ((\ALU_OpB~23_combout )))))

	.dataa(\ALU_OpA~44_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\ALU_OpB~23_combout ),
	.datad(\alu|MUX|ALU_out[6]~33_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[23]~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[23]~107 .lut_mask = 16'hDA00;
defparam \alu|MUX|ALU_out[23]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneii_lcell_comb \alu|AndOut[23] (
// Equation(s):
// \alu|AndOut [23] = (\ALU_OpA~44_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [23]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[23]~45_combout ))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\mux4_two|Data[23]~45_combout ),
	.datac(\seg2|Immediate32_out [23]),
	.datad(\ALU_OpA~44_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [23]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[23] .lut_mask = 16'hE400;
defparam \alu|AndOut[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneii_lcell_comb \alu|MUX|ALU_out[23]~108 (
// Equation(s):
// \alu|MUX|ALU_out[23]~108_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|ALU_Con|ALU_ctr[1]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\ALU_OpB~7_combout ))) # 
// (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\alu|AndOut [23]))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|AndOut [23]),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\ALU_OpB~7_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[23]~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[23]~108 .lut_mask = 16'hF4A4;
defparam \alu|MUX|ALU_out[23]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneii_lcell_comb \alu|MUX|ALU_out[24]~111 (
// Equation(s):
// \alu|MUX|ALU_out[24]~111_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~49_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~24_combout ))) # (!\ALU_OpA~49_combout  & (\ALU_OpB~24_combout ))))

	.dataa(\ALU_OpA~49_combout ),
	.datab(\alu|MUX|ALU_out[6]~33_combout ),
	.datac(\ALU_OpB~24_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[24]~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[24]~111 .lut_mask = 16'hC848;
defparam \alu|MUX|ALU_out[24]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneii_lcell_comb \alu|MUX|ALU_out[25]~115 (
// Equation(s):
// \alu|MUX|ALU_out[25]~115_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~52_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~25_combout ))) # (!\ALU_OpA~52_combout  & ((\ALU_OpB~25_combout )))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\ALU_OpA~52_combout ),
	.datac(\alu|MUX|ALU_out[6]~33_combout ),
	.datad(\ALU_OpB~25_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[25]~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[25]~115 .lut_mask = 16'hB0C0;
defparam \alu|MUX|ALU_out[25]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[29]~131 (
// Equation(s):
// \alu|MUX|ALU_out[29]~131_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~64_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~29_combout ))) # (!\ALU_OpA~64_combout  & ((\ALU_OpB~29_combout )))))

	.dataa(\alu|MUX|ALU_out[6]~33_combout ),
	.datab(\ALU_OpA~64_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\ALU_OpB~29_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[29]~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[29]~131 .lut_mask = 16'hA288;
defparam \alu|MUX|ALU_out[29]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneii_lcell_comb \alu|AndOut[30] (
// Equation(s):
// \alu|AndOut [30] = (\ALU_OpA~67_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [20])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[30]~59_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [20]),
	.datac(\mux4_two|Data[30]~59_combout ),
	.datad(\ALU_OpA~67_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [30]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[30] .lut_mask = 16'hD800;
defparam \alu|AndOut[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N2
cycloneii_lcell_comb \regshift|mux8_1_2|out~5 (
// Equation(s):
// \regshift|mux8_1_2|out~5_combout  = (\seg3|MemData_out [4] & ((\seg3|PC_write_out [0]) # ((\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [4]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~5 .lut_mask = 16'hEF00;
defparam \regshift|mux8_1_2|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N10
cycloneii_lcell_comb \condition_check|sl1|out~17 (
// Equation(s):
// \condition_check|sl1|out~17_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [16])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [8])))

	.dataa(\seg3|MemData_out [16]),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [8]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~17 .lut_mask = 16'hAFA0;
defparam \condition_check|sl1|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N6
cycloneii_lcell_comb \regshift|mux8_1_2|out~9 (
// Equation(s):
// \regshift|mux8_1_2|out~9_combout  = (\seg3|MemData_out [0] & ((\seg3|PC_write_out [1] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [2]))) # (!\seg3|PC_write_out [1] & ((\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|MemData_out [0]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~9 .lut_mask = 16'hA82A;
defparam \regshift|mux8_1_2|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N12
cycloneii_lcell_comb \condition_check|sl1|out~25 (
// Equation(s):
// \condition_check|sl1|out~25_combout  = (\seg3|WBData_out [0] & ((\seg3|MemData_out [20]))) # (!\seg3|WBData_out [0] & (\seg3|MemData_out [12]))

	.dataa(\seg3|MemData_out [12]),
	.datab(\seg3|WBData_out [0]),
	.datac(vcc),
	.datad(\seg3|MemData_out [20]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~25 .lut_mask = 16'hEE22;
defparam \condition_check|sl1|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
cycloneii_lcell_comb \regshift|mux8_1_2|out~35 (
// Equation(s):
// \regshift|mux8_1_2|out~35_combout  = (\seg3|MemData_out [6] & ((\seg3|PC_write_out [2] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [2] & ((\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|MemData_out [6]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~35_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~35 .lut_mask = 16'hE700;
defparam \regshift|mux8_1_2|out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N12
cycloneii_lcell_comb \condition_check|sl1|out~32 (
// Equation(s):
// \condition_check|sl1|out~32_combout  = (\seg3|MemData_out [31] & !\seg3|WBData_out [0])

	.dataa(\seg3|MemData_out [31]),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|sl1|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~32 .lut_mask = 16'h0A0A;
defparam \condition_check|sl1|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N2
cycloneii_lcell_comb \regshift|mux8_1_0|out[2]~12 (
// Equation(s):
// \regshift|mux8_1_0|out[2]~12_combout  = (\seg3|MemData_out [26] & ((\seg3|PC_write_out [2] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [2] & ((\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [0]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [26]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[2]~12 .lut_mask = 16'hDB00;
defparam \regshift|mux8_1_0|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
cycloneii_lcell_comb \regshift|mux8_1_0|out[3]~17 (
// Equation(s):
// \regshift|mux8_1_0|out[3]~17_combout  = (\seg3|MemData_out [27] & ((\seg3|PC_write_out [2] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [2] & ((\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|MemData_out [27]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[3]~17 .lut_mask = 16'hA82A;
defparam \regshift|mux8_1_0|out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N10
cycloneii_lcell_comb \regshift|mux8_1_0|out[5]~27 (
// Equation(s):
// \regshift|mux8_1_0|out[5]~27_combout  = (\seg3|MemData_out [29] & ((\seg3|PC_write_out [0] & ((\seg3|PC_write_out [1]) # (\seg3|PC_write_out [2]))) # (!\seg3|PC_write_out [0] & ((!\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [1])))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|MemData_out [29]),
	.datad(\seg3|PC_write_out [2]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[5]~27 .lut_mask = 16'hB0D0;
defparam \regshift|mux8_1_0|out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N2
cycloneii_lcell_comb \regshift|mux8_1_0|out[6]~32 (
// Equation(s):
// \regshift|mux8_1_0|out[6]~32_combout  = (\seg3|MemData_out [30] & ((\seg3|PC_write_out [1] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [2]))) # (!\seg3|PC_write_out [1] & ((\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|MemData_out [30]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[6]~32 .lut_mask = 16'hA82A;
defparam \regshift|mux8_1_0|out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneii_lcell_comb \seg3|Condition_out~0 (
// Equation(s):
// \seg3|Condition_out~0_combout  = (!\condition_check|BranchValid~combout  & \seg2|condition_out [1])

	.dataa(\condition_check|BranchValid~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg2|condition_out [1]),
	.cin(gnd),
	.combout(\seg3|Condition_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Condition_out~0 .lut_mask = 16'h5500;
defparam \seg3|Condition_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneii_lcell_comb \alu|adder|Equal0~3 (
// Equation(s):
// \alu|adder|Equal0~3_combout  = (!\alu|adder|Add0~16_combout  & (!\alu|adder|Add0~22_combout  & (!\alu|adder|Add0~20_combout  & !\alu|adder|Add0~18_combout )))

	.dataa(\alu|adder|Add0~16_combout ),
	.datab(\alu|adder|Add0~22_combout ),
	.datac(\alu|adder|Add0~20_combout ),
	.datad(\alu|adder|Add0~18_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~3 .lut_mask = 16'h0001;
defparam \alu|adder|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneii_lcell_comb \alu|adder|Equal0~5 (
// Equation(s):
// \alu|adder|Equal0~5_combout  = (!\alu|adder|Add0~38_combout  & (!\alu|adder|Add0~34_combout  & (!\alu|adder|Add0~36_combout  & !\alu|adder|Add0~32_combout )))

	.dataa(\alu|adder|Add0~38_combout ),
	.datab(\alu|adder|Add0~34_combout ),
	.datac(\alu|adder|Add0~36_combout ),
	.datad(\alu|adder|Add0~32_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~5 .lut_mask = 16'h0001;
defparam \alu|adder|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneii_lcell_comb \seg3|Less_out~0 (
// Equation(s):
// \seg3|Less_out~0_combout  = (!\condition_check|BranchValid~combout  & \alu|Cmp[31]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\seg3|Less_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Less_out~0 .lut_mask = 16'h0F00;
defparam \seg3|Less_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N15
cycloneii_lcell_ff \seg2|PC_Add_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [8]));

// Location: LCFF_X27_Y30_N31
cycloneii_lcell_ff \seg2|PC_Add_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [10]));

// Location: LCFF_X29_Y28_N9
cycloneii_lcell_ff \seg2|PC_Add_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [17]));

// Location: LCCOMB_X34_Y28_N20
cycloneii_lcell_comb \forward|Rs_LoudUse_Forward~0 (
// Equation(s):
// \forward|Rs_LoudUse_Forward~0_combout  = (\seg4|Rd_out [0] & (\Seg1|Rs [0] & (\seg4|Rd_out [1] $ (!\Seg1|Rs [1])))) # (!\seg4|Rd_out [0] & (!\Seg1|Rs [0] & (\seg4|Rd_out [1] $ (!\Seg1|Rs [1]))))

	.dataa(\seg4|Rd_out [0]),
	.datab(\seg4|Rd_out [1]),
	.datac(\Seg1|Rs [0]),
	.datad(\Seg1|Rs [1]),
	.cin(gnd),
	.combout(\forward|Rs_LoudUse_Forward~0_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_LoudUse_Forward~0 .lut_mask = 16'h8421;
defparam \forward|Rs_LoudUse_Forward~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N25
cycloneii_lcell_ff \mipsregister|register~672 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~672_regout ));

// Location: LCFF_X47_Y26_N13
cycloneii_lcell_ff \mipsregister|register~736 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~736feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~736_regout ));

// Location: LCFF_X47_Y25_N7
cycloneii_lcell_ff \mipsregister|register~992 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1715_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~992_regout ));

// Location: LCFF_X44_Y21_N3
cycloneii_lcell_ff \mipsregister|register~352 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~352feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~352_regout ));

// Location: LCFF_X40_Y28_N15
cycloneii_lcell_ff \mipsregister|register~448 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~448_regout ));

// Location: LCFF_X39_Y28_N5
cycloneii_lcell_ff \mipsregister|register~480 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~480feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~480_regout ));

// Location: LCCOMB_X34_Y28_N2
cycloneii_lcell_comb \forward|Rt_LoudUse_Forward~0 (
// Equation(s):
// \forward|Rt_LoudUse_Forward~0_combout  = (\Seg1|Rt [1] & (\seg4|Rd_out [1] & (\Seg1|Rt [0] $ (!\seg4|Rd_out [0])))) # (!\Seg1|Rt [1] & (!\seg4|Rd_out [1] & (\Seg1|Rt [0] $ (!\seg4|Rd_out [0]))))

	.dataa(\Seg1|Rt [1]),
	.datab(\Seg1|Rt [0]),
	.datac(\seg4|Rd_out [0]),
	.datad(\seg4|Rd_out [1]),
	.cin(gnd),
	.combout(\forward|Rt_LoudUse_Forward~0_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_LoudUse_Forward~0 .lut_mask = 16'h8241;
defparam \forward|Rt_LoudUse_Forward~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N9
cycloneii_lcell_ff \mipsregister|register~673 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~673_regout ));

// Location: LCFF_X42_Y23_N21
cycloneii_lcell_ff \mipsregister|register~801 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~801_regout ));

// Location: LCFF_X41_Y23_N7
cycloneii_lcell_ff \mipsregister|register~545 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~545_regout ));

// Location: LCCOMB_X41_Y23_N6
cycloneii_lcell_comb \mipsregister|register~1044 (
// Equation(s):
// \mipsregister|register~1044_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~801_regout )) # (!\comb~1_combout  & ((\mipsregister|register~545_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~801_regout ),
	.datac(\mipsregister|register~545_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1044_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1044 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N31
cycloneii_lcell_ff \mipsregister|register~929 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~929_regout ));

// Location: LCCOMB_X41_Y23_N8
cycloneii_lcell_comb \mipsregister|register~1045 (
// Equation(s):
// \mipsregister|register~1045_combout  = (\mipsregister|register~1044_combout  & (((\mipsregister|register~929_regout )) # (!\comb~0_combout ))) # (!\mipsregister|register~1044_combout  & (\comb~0_combout  & (\mipsregister|register~673_regout )))

	.dataa(\mipsregister|register~1044_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~673_regout ),
	.datad(\mipsregister|register~929_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1045_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1045 .lut_mask = 16'hEA62;
defparam \mipsregister|register~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N15
cycloneii_lcell_ff \mipsregister|register~993 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1720_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~993_regout ));

// Location: LCFF_X44_Y27_N9
cycloneii_lcell_ff \mipsregister|register~225 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~225feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~225_regout ));

// Location: LCFF_X47_Y21_N17
cycloneii_lcell_ff \mipsregister|register~289 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1721_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~289_regout ));

// Location: LCFF_X44_Y26_N25
cycloneii_lcell_ff \mipsregister|register~97 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1725_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~97_regout ));

// Location: LCFF_X42_Y28_N3
cycloneii_lcell_ff \mipsregister|register~417 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~417_regout ));

// Location: LCFF_X42_Y23_N11
cycloneii_lcell_ff \mipsregister|register~930 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~930feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~930_regout ));

// Location: LCFF_X39_Y21_N13
cycloneii_lcell_ff \mipsregister|register~770 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~770_regout ));

// Location: LCFF_X48_Y24_N17
cycloneii_lcell_ff \mipsregister|register~866 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~866_regout ));

// Location: LCFF_X48_Y25_N29
cycloneii_lcell_ff \mipsregister|register~738 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~738_regout ));

// Location: LCFF_X48_Y25_N19
cycloneii_lcell_ff \mipsregister|register~610 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~610_regout ));

// Location: LCCOMB_X48_Y25_N18
cycloneii_lcell_comb \mipsregister|register~1071 (
// Equation(s):
// \mipsregister|register~1071_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~738_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~610_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~610_regout ),
	.datad(\mipsregister|register~738_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1071_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1071 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N3
cycloneii_lcell_ff \mipsregister|register~994 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1727_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~994_regout ));

// Location: LCCOMB_X48_Y24_N16
cycloneii_lcell_comb \mipsregister|register~1072 (
// Equation(s):
// \mipsregister|register~1072_combout  = (\mipsregister|register~1071_combout  & (((!\comb~1_combout )) # (!\mipsregister|register~994_regout ))) # (!\mipsregister|register~1071_combout  & (((\mipsregister|register~866_regout  & \comb~1_combout ))))

	.dataa(\mipsregister|register~1071_combout ),
	.datab(\mipsregister|register~994_regout ),
	.datac(\mipsregister|register~866_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1072_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1072 .lut_mask = 16'h72AA;
defparam \mipsregister|register~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N13
cycloneii_lcell_ff \mipsregister|register~322 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1728_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~322_regout ));

// Location: LCFF_X44_Y25_N5
cycloneii_lcell_ff \mipsregister|register~34 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1731_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~34_regout ));

// Location: LCFF_X44_Y25_N11
cycloneii_lcell_ff \mipsregister|register~2 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~2_regout ));

// Location: LCCOMB_X44_Y25_N10
cycloneii_lcell_comb \mipsregister|register~1078 (
// Equation(s):
// \mipsregister|register~1078_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (!\mipsregister|register~34_regout )) # (!\comb~3_combout  & ((\mipsregister|register~2_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~34_regout ),
	.datac(\mipsregister|register~2_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1078_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1078 .lut_mask = 16'hBB50;
defparam \mipsregister|register~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N9
cycloneii_lcell_ff \mipsregister|register~418 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~418_regout ));

// Location: LCFF_X40_Y28_N31
cycloneii_lcell_ff \mipsregister|register~450 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~450_regout ));

// Location: LCFF_X41_Y28_N31
cycloneii_lcell_ff \mipsregister|register~386 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1732_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~386_regout ));

// Location: LCCOMB_X40_Y28_N30
cycloneii_lcell_comb \mipsregister|register~1081 (
// Equation(s):
// \mipsregister|register~1081_combout  = (\comb~2_combout  & (((\mipsregister|register~450_regout ) # (\comb~3_combout )))) # (!\comb~2_combout  & (!\mipsregister|register~386_regout  & ((!\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~386_regout ),
	.datac(\mipsregister|register~450_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1081_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1081 .lut_mask = 16'hAAB1;
defparam \mipsregister|register~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N21
cycloneii_lcell_ff \mipsregister|register~482 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux29~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~482_regout ));

// Location: LCCOMB_X40_Y28_N8
cycloneii_lcell_comb \mipsregister|register~1082 (
// Equation(s):
// \mipsregister|register~1082_combout  = (\comb~3_combout  & ((\mipsregister|register~1081_combout  & (\mipsregister|register~482_regout )) # (!\mipsregister|register~1081_combout  & ((\mipsregister|register~418_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1081_combout ))))

	.dataa(\mipsregister|register~482_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~418_regout ),
	.datad(\mipsregister|register~1081_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1082_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1082 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N29
cycloneii_lcell_ff \mipsregister|register~675 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~675_regout ));

// Location: LCFF_X39_Y23_N29
cycloneii_lcell_ff \mipsregister|register~803 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~803_regout ));

// Location: LCFF_X38_Y23_N27
cycloneii_lcell_ff \mipsregister|register~547 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~547_regout ));

// Location: LCCOMB_X38_Y23_N26
cycloneii_lcell_comb \mipsregister|register~1084 (
// Equation(s):
// \mipsregister|register~1084_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~803_regout ))) # (!\comb~1_combout  & (\mipsregister|register~547_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~547_regout ),
	.datad(\mipsregister|register~803_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1084_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1084 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N3
cycloneii_lcell_ff \mipsregister|register~931 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~931_regout ));

// Location: LCCOMB_X39_Y23_N2
cycloneii_lcell_comb \mipsregister|register~1085 (
// Equation(s):
// \mipsregister|register~1085_combout  = (\comb~0_combout  & ((\mipsregister|register~1084_combout  & ((\mipsregister|register~931_regout ))) # (!\mipsregister|register~1084_combout  & (\mipsregister|register~675_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1084_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~675_regout ),
	.datac(\mipsregister|register~931_regout ),
	.datad(\mipsregister|register~1084_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1085_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1085 .lut_mask = 16'hF588;
defparam \mipsregister|register~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N25
cycloneii_lcell_ff \mipsregister|register~835 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~835_regout ));

// Location: LCFF_X39_Y26_N29
cycloneii_lcell_ff \mipsregister|register~707 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~707_regout ));

// Location: LCFF_X39_Y26_N15
cycloneii_lcell_ff \mipsregister|register~579 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~579_regout ));

// Location: LCCOMB_X39_Y26_N14
cycloneii_lcell_comb \mipsregister|register~1086 (
// Equation(s):
// \mipsregister|register~1086_combout  = (\comb~0_combout  & ((\mipsregister|register~707_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~579_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~707_regout ),
	.datac(\mipsregister|register~579_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1086_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1086 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N27
cycloneii_lcell_ff \mipsregister|register~963 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1733_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~963_regout ));

// Location: LCCOMB_X40_Y26_N24
cycloneii_lcell_comb \mipsregister|register~1087 (
// Equation(s):
// \mipsregister|register~1087_combout  = (\comb~1_combout  & ((\mipsregister|register~1086_combout  & (!\mipsregister|register~963_regout )) # (!\mipsregister|register~1086_combout  & ((\mipsregister|register~835_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1086_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~963_regout ),
	.datac(\mipsregister|register~835_regout ),
	.datad(\mipsregister|register~1086_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1087_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1087 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N9
cycloneii_lcell_ff \mipsregister|register~867 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~867feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~867_regout ));

// Location: LCFF_X47_Y25_N31
cycloneii_lcell_ff \mipsregister|register~995 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1734_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~995_regout ));

// Location: LCFF_X41_Y27_N3
cycloneii_lcell_ff \mipsregister|register~195 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~195_regout ));

// Location: LCFF_X42_Y27_N31
cycloneii_lcell_ff \mipsregister|register~163 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1735_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~163_regout ));

// Location: LCFF_X41_Y27_N17
cycloneii_lcell_ff \mipsregister|register~131 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~131_regout ));

// Location: LCCOMB_X41_Y27_N16
cycloneii_lcell_comb \mipsregister|register~1094 (
// Equation(s):
// \mipsregister|register~1094_combout  = (\comb~3_combout  & (((\comb~2_combout )) # (!\mipsregister|register~163_regout ))) # (!\comb~3_combout  & (((\mipsregister|register~131_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~163_regout ),
	.datac(\mipsregister|register~131_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1094_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1094 .lut_mask = 16'hAA72;
defparam \mipsregister|register~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N17
cycloneii_lcell_ff \mipsregister|register~227 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~227_regout ));

// Location: LCCOMB_X42_Y27_N16
cycloneii_lcell_comb \mipsregister|register~1095 (
// Equation(s):
// \mipsregister|register~1095_combout  = (\comb~2_combout  & ((\mipsregister|register~1094_combout  & ((\mipsregister|register~227_regout ))) # (!\mipsregister|register~1094_combout  & (\mipsregister|register~195_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1094_combout ))))

	.dataa(\mipsregister|register~195_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~227_regout ),
	.datad(\mipsregister|register~1094_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1095_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1095 .lut_mask = 16'hF388;
defparam \mipsregister|register~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N21
cycloneii_lcell_ff \mipsregister|register~355 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1737_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~355_regout ));

// Location: LCFF_X41_Y29_N1
cycloneii_lcell_ff \mipsregister|register~419 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1738_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~419_regout ));

// Location: LCFF_X41_Y29_N31
cycloneii_lcell_ff \mipsregister|register~387 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~387_regout ));

// Location: LCCOMB_X41_Y29_N30
cycloneii_lcell_comb \mipsregister|register~1101 (
// Equation(s):
// \mipsregister|register~1101_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((!\mipsregister|register~419_regout ))) # (!\comb~3_combout  & (\mipsregister|register~387_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~387_regout ),
	.datad(\mipsregister|register~419_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1101_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1101 .lut_mask = 16'h98DC;
defparam \mipsregister|register~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y26_N21
cycloneii_lcell_ff \mipsregister|register~708 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~708_regout ));

// Location: LCFF_X40_Y26_N13
cycloneii_lcell_ff \mipsregister|register~836 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~836feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~836_regout ));

// Location: LCFF_X39_Y26_N3
cycloneii_lcell_ff \mipsregister|register~580 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~580_regout ));

// Location: LCCOMB_X39_Y26_N2
cycloneii_lcell_comb \mipsregister|register~1104 (
// Equation(s):
// \mipsregister|register~1104_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~836_regout )) # (!\comb~1_combout  & ((\mipsregister|register~580_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~836_regout ),
	.datac(\mipsregister|register~580_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1104_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1104 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N9
cycloneii_lcell_ff \mipsregister|register~964 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1739_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~964_regout ));

// Location: LCCOMB_X39_Y26_N20
cycloneii_lcell_comb \mipsregister|register~1105 (
// Equation(s):
// \mipsregister|register~1105_combout  = (\comb~0_combout  & ((\mipsregister|register~1104_combout  & ((!\mipsregister|register~964_regout ))) # (!\mipsregister|register~1104_combout  & (\mipsregister|register~708_regout )))) # (!\comb~0_combout  & 
// (\mipsregister|register~1104_combout ))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1104_combout ),
	.datac(\mipsregister|register~708_regout ),
	.datad(\mipsregister|register~964_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1105_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1105 .lut_mask = 16'h64EC;
defparam \mipsregister|register~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N13
cycloneii_lcell_ff \mipsregister|register~676 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~676_regout ));

// Location: LCFF_X44_Y22_N31
cycloneii_lcell_ff \mipsregister|register~292 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1741_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~292_regout ));

// Location: LCFF_X45_Y22_N11
cycloneii_lcell_ff \mipsregister|register~260 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~260_regout ));

// Location: LCCOMB_X45_Y22_N10
cycloneii_lcell_comb \mipsregister|register~1114 (
// Equation(s):
// \mipsregister|register~1114_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (!\mipsregister|register~292_regout )) # (!\comb~3_combout  & ((\mipsregister|register~260_regout )))))

	.dataa(\mipsregister|register~292_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~260_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1114_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1114 .lut_mask = 16'hDD30;
defparam \mipsregister|register~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N13
cycloneii_lcell_ff \mipsregister|register~196 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~196feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~196_regout ));

// Location: LCFF_X43_Y26_N25
cycloneii_lcell_ff \mipsregister|register~228 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~228_regout ));

// Location: LCFF_X44_Y26_N21
cycloneii_lcell_ff \mipsregister|register~36 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~36_regout ));

// Location: LCFF_X45_Y26_N27
cycloneii_lcell_ff \mipsregister|register~4 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~4_regout ));

// Location: LCCOMB_X45_Y26_N26
cycloneii_lcell_comb \mipsregister|register~1118 (
// Equation(s):
// \mipsregister|register~1118_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~36_regout )) # (!\comb~3_combout  & ((\mipsregister|register~4_regout )))))

	.dataa(\mipsregister|register~36_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~4_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1118_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1118 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N5
cycloneii_lcell_ff \mipsregister|register~805 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~805_regout ));

// Location: LCFF_X42_Y24_N23
cycloneii_lcell_ff \mipsregister|register~837 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~837_regout ));

// Location: LCFF_X41_Y24_N13
cycloneii_lcell_ff \mipsregister|register~709 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~709_regout ));

// Location: LCFF_X41_Y24_N15
cycloneii_lcell_ff \mipsregister|register~581 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~581_regout ));

// Location: LCCOMB_X41_Y24_N14
cycloneii_lcell_comb \mipsregister|register~1126 (
// Equation(s):
// \mipsregister|register~1126_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~709_regout ))) # (!\comb~0_combout  & (\mipsregister|register~581_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~581_regout ),
	.datad(\mipsregister|register~709_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1126_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1126 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N17
cycloneii_lcell_ff \mipsregister|register~965 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1744_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~965_regout ));

// Location: LCCOMB_X42_Y24_N22
cycloneii_lcell_comb \mipsregister|register~1127 (
// Equation(s):
// \mipsregister|register~1127_combout  = (\comb~1_combout  & ((\mipsregister|register~1126_combout  & (!\mipsregister|register~965_regout )) # (!\mipsregister|register~1126_combout  & ((\mipsregister|register~837_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1126_combout ))))

	.dataa(\mipsregister|register~965_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~837_regout ),
	.datad(\mipsregister|register~1126_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1127_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1127 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N25
cycloneii_lcell_ff \mipsregister|register~773 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~773_regout ));

// Location: LCFF_X40_Y21_N5
cycloneii_lcell_ff \mipsregister|register~645 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~645_regout ));

// Location: LCFF_X39_Y21_N15
cycloneii_lcell_ff \mipsregister|register~517 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~517_regout ));

// Location: LCCOMB_X39_Y21_N14
cycloneii_lcell_comb \mipsregister|register~1128 (
// Equation(s):
// \mipsregister|register~1128_combout  = (\comb~0_combout  & ((\mipsregister|register~645_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~517_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~645_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~517_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1128_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1128 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N7
cycloneii_lcell_ff \mipsregister|register~901 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~901_regout ));

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \mipsregister|register~1129 (
// Equation(s):
// \mipsregister|register~1129_combout  = (\comb~1_combout  & ((\mipsregister|register~1128_combout  & ((\mipsregister|register~901_regout ))) # (!\mipsregister|register~1128_combout  & (\mipsregister|register~773_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1128_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~773_regout ),
	.datac(\mipsregister|register~901_regout ),
	.datad(\mipsregister|register~1128_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1129_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1129 .lut_mask = 16'hF588;
defparam \mipsregister|register~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneii_lcell_comb \mipsregister|register~1130 (
// Equation(s):
// \mipsregister|register~1130_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & ((\mipsregister|register~1127_combout ))) # (!\comb~2_combout  & (\mipsregister|register~1129_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1129_combout ),
	.datad(\mipsregister|register~1127_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1130_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1130 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N11
cycloneii_lcell_ff \mipsregister|register~997 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1745_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~997_regout ));

// Location: LCFF_X41_Y27_N15
cycloneii_lcell_ff \mipsregister|register~197 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~197feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~197_regout ));

// Location: LCFF_X42_Y27_N15
cycloneii_lcell_ff \mipsregister|register~165 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~165_regout ));

// Location: LCFF_X41_Y27_N29
cycloneii_lcell_ff \mipsregister|register~133 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~133_regout ));

// Location: LCCOMB_X41_Y27_N28
cycloneii_lcell_comb \mipsregister|register~1134 (
// Equation(s):
// \mipsregister|register~1134_combout  = (\comb~3_combout  & ((\mipsregister|register~165_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~133_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~165_regout ),
	.datac(\mipsregister|register~133_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1134_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1134 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N9
cycloneii_lcell_ff \mipsregister|register~229 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~229_regout ));

// Location: LCCOMB_X42_Y27_N8
cycloneii_lcell_comb \mipsregister|register~1135 (
// Equation(s):
// \mipsregister|register~1135_combout  = (\comb~2_combout  & ((\mipsregister|register~1134_combout  & ((\mipsregister|register~229_regout ))) # (!\mipsregister|register~1134_combout  & (\mipsregister|register~197_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1134_combout ))))

	.dataa(\mipsregister|register~197_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~229_regout ),
	.datad(\mipsregister|register~1134_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1135_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1135 .lut_mask = 16'hF388;
defparam \mipsregister|register~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N17
cycloneii_lcell_ff \mipsregister|register~37 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~37_regout ));

// Location: LCFF_X45_Y26_N25
cycloneii_lcell_ff \mipsregister|register~69 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~69_regout ));

// Location: LCFF_X40_Y24_N13
cycloneii_lcell_ff \mipsregister|register~710 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~710_regout ));

// Location: LCFF_X40_Y27_N21
cycloneii_lcell_ff \mipsregister|register~838 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~838feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~838_regout ));

// Location: LCFF_X40_Y24_N3
cycloneii_lcell_ff \mipsregister|register~582 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~582_regout ));

// Location: LCCOMB_X40_Y24_N2
cycloneii_lcell_comb \mipsregister|register~1144 (
// Equation(s):
// \mipsregister|register~1144_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~838_regout ))) # (!\comb~1_combout  & (\mipsregister|register~582_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~582_regout ),
	.datad(\mipsregister|register~838_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1144_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1144 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N23
cycloneii_lcell_ff \mipsregister|register~966 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1747_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~966_regout ));

// Location: LCCOMB_X40_Y24_N12
cycloneii_lcell_comb \mipsregister|register~1145 (
// Equation(s):
// \mipsregister|register~1145_combout  = (\comb~0_combout  & ((\mipsregister|register~1144_combout  & (!\mipsregister|register~966_regout )) # (!\mipsregister|register~1144_combout  & ((\mipsregister|register~710_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1144_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~966_regout ),
	.datac(\mipsregister|register~710_regout ),
	.datad(\mipsregister|register~1144_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1145_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1145 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N21
cycloneii_lcell_ff \mipsregister|register~678 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~678_regout ));

// Location: LCFF_X42_Y23_N7
cycloneii_lcell_ff \mipsregister|register~934 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~934feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~934_regout ));

// Location: LCFF_X42_Y21_N13
cycloneii_lcell_ff \mipsregister|register~646 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~646_regout ));

// Location: LCFF_X39_Y21_N21
cycloneii_lcell_ff \mipsregister|register~774 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~774feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~774_regout ));

// Location: LCFF_X48_Y25_N13
cycloneii_lcell_ff \mipsregister|register~742 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~742_regout ));

// Location: LCFF_X48_Y24_N7
cycloneii_lcell_ff \mipsregister|register~998 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1748_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~998_regout ));

// Location: LCFF_X45_Y26_N5
cycloneii_lcell_ff \mipsregister|register~70 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~70feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~70_regout ));

// Location: LCFF_X42_Y28_N25
cycloneii_lcell_ff \mipsregister|register~422 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~422_regout ));

// Location: LCFF_X42_Y28_N23
cycloneii_lcell_ff \mipsregister|register~454 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~454_regout ));

// Location: LCFF_X41_Y28_N23
cycloneii_lcell_ff \mipsregister|register~390 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1751_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~390_regout ));

// Location: LCCOMB_X42_Y28_N22
cycloneii_lcell_comb \mipsregister|register~1161 (
// Equation(s):
// \mipsregister|register~1161_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~454_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & ((!\mipsregister|register~390_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~454_regout ),
	.datad(\mipsregister|register~390_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1161_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1161 .lut_mask = 16'hA8B9;
defparam \mipsregister|register~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N17
cycloneii_lcell_ff \mipsregister|register~486 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~486feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~486_regout ));

// Location: LCCOMB_X42_Y28_N24
cycloneii_lcell_comb \mipsregister|register~1162 (
// Equation(s):
// \mipsregister|register~1162_combout  = (\comb~3_combout  & ((\mipsregister|register~1161_combout  & (\mipsregister|register~486_regout )) # (!\mipsregister|register~1161_combout  & ((\mipsregister|register~422_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1161_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~486_regout ),
	.datac(\mipsregister|register~422_regout ),
	.datad(\mipsregister|register~1161_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1162_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1162 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N29
cycloneii_lcell_ff \mipsregister|register~679 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~679feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~679_regout ));

// Location: LCFF_X45_Y23_N9
cycloneii_lcell_ff \mipsregister|register~807 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~807_regout ));

// Location: LCFF_X40_Y23_N25
cycloneii_lcell_ff \mipsregister|register~839 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~839_regout ));

// Location: LCFF_X40_Y24_N1
cycloneii_lcell_ff \mipsregister|register~711 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~711_regout ));

// Location: LCFF_X40_Y24_N27
cycloneii_lcell_ff \mipsregister|register~583 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~583_regout ));

// Location: LCCOMB_X40_Y24_N26
cycloneii_lcell_comb \mipsregister|register~1166 (
// Equation(s):
// \mipsregister|register~1166_combout  = (\comb~0_combout  & ((\mipsregister|register~711_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~583_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~711_regout ),
	.datac(\mipsregister|register~583_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1166_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1166 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N19
cycloneii_lcell_ff \mipsregister|register~967 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1752_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~967_regout ));

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \mipsregister|register~1167 (
// Equation(s):
// \mipsregister|register~1167_combout  = (\comb~1_combout  & ((\mipsregister|register~1166_combout  & (!\mipsregister|register~967_regout )) # (!\mipsregister|register~1166_combout  & ((\mipsregister|register~839_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1166_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~967_regout ),
	.datac(\mipsregister|register~839_regout ),
	.datad(\mipsregister|register~1166_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1167_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1167 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N29
cycloneii_lcell_ff \mipsregister|register~647 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~647_regout ));

// Location: LCFF_X39_Y21_N31
cycloneii_lcell_ff \mipsregister|register~519 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~519_regout ));

// Location: LCCOMB_X39_Y21_N30
cycloneii_lcell_comb \mipsregister|register~1168 (
// Equation(s):
// \mipsregister|register~1168_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~647_regout ))) # (!\comb~0_combout  & (\mipsregister|register~519_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~519_regout ),
	.datad(\mipsregister|register~647_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1168_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1168 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N11
cycloneii_lcell_ff \mipsregister|register~999 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1753_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~999_regout ));

// Location: LCFF_X43_Y27_N5
cycloneii_lcell_ff \mipsregister|register~199 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~199_regout ));

// Location: LCFF_X42_Y27_N3
cycloneii_lcell_ff \mipsregister|register~167 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1754_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~167_regout ));

// Location: LCFF_X43_Y27_N31
cycloneii_lcell_ff \mipsregister|register~135 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~135_regout ));

// Location: LCCOMB_X43_Y27_N30
cycloneii_lcell_comb \mipsregister|register~1174 (
// Equation(s):
// \mipsregister|register~1174_combout  = (\comb~3_combout  & (((\comb~2_combout )) # (!\mipsregister|register~167_regout ))) # (!\comb~3_combout  & (((\mipsregister|register~135_regout  & !\comb~2_combout ))))

	.dataa(\mipsregister|register~167_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~135_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1174_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1174 .lut_mask = 16'hCC74;
defparam \mipsregister|register~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N25
cycloneii_lcell_ff \mipsregister|register~231 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~231_regout ));

// Location: LCCOMB_X42_Y27_N24
cycloneii_lcell_comb \mipsregister|register~1175 (
// Equation(s):
// \mipsregister|register~1175_combout  = (\comb~2_combout  & ((\mipsregister|register~1174_combout  & ((\mipsregister|register~231_regout ))) # (!\mipsregister|register~1174_combout  & (\mipsregister|register~199_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1174_combout ))))

	.dataa(\mipsregister|register~199_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~231_regout ),
	.datad(\mipsregister|register~1174_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1175_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1175 .lut_mask = 16'hF388;
defparam \mipsregister|register~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N11
cycloneii_lcell_ff \mipsregister|register~39 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~39_regout ));

// Location: LCFF_X45_Y26_N7
cycloneii_lcell_ff \mipsregister|register~71 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~71_regout ));

// Location: LCFF_X42_Y28_N7
cycloneii_lcell_ff \mipsregister|register~423 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1757_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~423_regout ));

// Location: LCFF_X42_Y21_N21
cycloneii_lcell_ff \mipsregister|register~648 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~648_regout ));

// Location: LCFF_X41_Y22_N13
cycloneii_lcell_ff \mipsregister|register~776 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~776_regout ));

// Location: LCFF_X48_Y25_N7
cycloneii_lcell_ff \mipsregister|register~744 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~744_regout ));

// Location: LCFF_X48_Y25_N17
cycloneii_lcell_ff \mipsregister|register~616 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~616_regout ));

// Location: LCCOMB_X48_Y25_N16
cycloneii_lcell_comb \mipsregister|register~1191 (
// Equation(s):
// \mipsregister|register~1191_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~744_regout )) # (!\comb~0_combout  & ((\mipsregister|register~616_regout )))))

	.dataa(\mipsregister|register~744_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~616_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1191_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1191 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N15
cycloneii_lcell_ff \mipsregister|register~328 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1760_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~328_regout ));

// Location: LCFF_X43_Y26_N13
cycloneii_lcell_ff \mipsregister|register~168 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1762_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~168_regout ));

// Location: LCFF_X48_Y27_N21
cycloneii_lcell_ff \mipsregister|register~200 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~200feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~200_regout ));

// Location: LCFF_X44_Y26_N31
cycloneii_lcell_ff \mipsregister|register~40 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1763_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~40_regout ));

// Location: LCFF_X44_Y26_N1
cycloneii_lcell_ff \mipsregister|register~104 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~104feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~104_regout ));

// Location: LCFF_X40_Y29_N21
cycloneii_lcell_ff \mipsregister|register~424 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~424_regout ));

// Location: LCFF_X39_Y29_N17
cycloneii_lcell_ff \mipsregister|register~456 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~456_regout ));

// Location: LCFF_X40_Y29_N31
cycloneii_lcell_ff \mipsregister|register~392 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1764_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~392_regout ));

// Location: LCCOMB_X39_Y29_N16
cycloneii_lcell_comb \mipsregister|register~1201 (
// Equation(s):
// \mipsregister|register~1201_combout  = (\comb~2_combout  & (((\mipsregister|register~456_regout ) # (\comb~3_combout )))) # (!\comb~2_combout  & (!\mipsregister|register~392_regout  & ((!\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~392_regout ),
	.datac(\mipsregister|register~456_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1201_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1201 .lut_mask = 16'hAAB1;
defparam \mipsregister|register~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N17
cycloneii_lcell_ff \mipsregister|register~488 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~488feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~488_regout ));

// Location: LCCOMB_X40_Y29_N20
cycloneii_lcell_comb \mipsregister|register~1202 (
// Equation(s):
// \mipsregister|register~1202_combout  = (\mipsregister|register~1201_combout  & ((\mipsregister|register~488_regout ) # ((!\comb~3_combout )))) # (!\mipsregister|register~1201_combout  & (((\mipsregister|register~424_regout  & \comb~3_combout ))))

	.dataa(\mipsregister|register~488_regout ),
	.datab(\mipsregister|register~1201_combout ),
	.datac(\mipsregister|register~424_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1202_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1202 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N21
cycloneii_lcell_ff \mipsregister|register~873 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~873_regout ));

// Location: LCFF_X48_Y23_N7
cycloneii_lcell_ff \mipsregister|register~1001 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1766_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1001_regout ));

// Location: LCFF_X41_Y27_N31
cycloneii_lcell_ff \mipsregister|register~201 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~201_regout ));

// Location: LCFF_X44_Y22_N13
cycloneii_lcell_ff \mipsregister|register~297 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~297feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~297_regout ));

// Location: LCFF_X45_Y26_N11
cycloneii_lcell_ff \mipsregister|register~73 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~73_regout ));

// Location: LCFF_X45_Y26_N17
cycloneii_lcell_ff \mipsregister|register~9 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~9_regout ));

// Location: LCCOMB_X45_Y26_N16
cycloneii_lcell_comb \mipsregister|register~1218 (
// Equation(s):
// \mipsregister|register~1218_combout  = (\comb~2_combout  & ((\mipsregister|register~73_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~9_regout  & !\comb~3_combout ))))

	.dataa(\mipsregister|register~73_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~9_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1218_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1218 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N21
cycloneii_lcell_ff \mipsregister|register~714 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~714_regout ));

// Location: LCFF_X40_Y27_N13
cycloneii_lcell_ff \mipsregister|register~842 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~842_regout ));

// Location: LCFF_X43_Y24_N19
cycloneii_lcell_ff \mipsregister|register~586 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~586_regout ));

// Location: LCCOMB_X43_Y24_N18
cycloneii_lcell_comb \mipsregister|register~1224 (
// Equation(s):
// \mipsregister|register~1224_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~842_regout )) # (!\comb~1_combout  & ((\mipsregister|register~586_regout )))))

	.dataa(\mipsregister|register~842_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~586_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1224_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1224 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N7
cycloneii_lcell_ff \mipsregister|register~970 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1769_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~970_regout ));

// Location: LCCOMB_X43_Y24_N20
cycloneii_lcell_comb \mipsregister|register~1225 (
// Equation(s):
// \mipsregister|register~1225_combout  = (\comb~0_combout  & ((\mipsregister|register~1224_combout  & (!\mipsregister|register~970_regout )) # (!\mipsregister|register~1224_combout  & ((\mipsregister|register~714_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1224_combout ))))

	.dataa(\mipsregister|register~970_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~714_regout ),
	.datad(\mipsregister|register~1224_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1225_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1225 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N21
cycloneii_lcell_ff \mipsregister|register~810 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~810_regout ));

// Location: LCFF_X43_Y23_N29
cycloneii_lcell_ff \mipsregister|register~682 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~682_regout ));

// Location: LCFF_X43_Y23_N15
cycloneii_lcell_ff \mipsregister|register~554 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~554_regout ));

// Location: LCCOMB_X43_Y23_N14
cycloneii_lcell_comb \mipsregister|register~1226 (
// Equation(s):
// \mipsregister|register~1226_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~682_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~554_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~554_regout ),
	.datad(\mipsregister|register~682_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1226_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1226 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N11
cycloneii_lcell_ff \mipsregister|register~938 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~938_regout ));

// Location: LCCOMB_X44_Y23_N10
cycloneii_lcell_comb \mipsregister|register~1227 (
// Equation(s):
// \mipsregister|register~1227_combout  = (\mipsregister|register~1226_combout  & (((\mipsregister|register~938_regout ) # (!\comb~1_combout )))) # (!\mipsregister|register~1226_combout  & (\mipsregister|register~810_regout  & ((\comb~1_combout ))))

	.dataa(\mipsregister|register~1226_combout ),
	.datab(\mipsregister|register~810_regout ),
	.datac(\mipsregister|register~938_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1227_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1227 .lut_mask = 16'hE4AA;
defparam \mipsregister|register~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N13
cycloneii_lcell_ff \mipsregister|register~1002 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1770_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1002_regout ));

// Location: LCFF_X43_Y27_N25
cycloneii_lcell_ff \mipsregister|register~202 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~202_regout ));

// Location: LCFF_X41_Y29_N17
cycloneii_lcell_ff \mipsregister|register~426 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~426_regout ));

// Location: LCFF_X39_Y29_N7
cycloneii_lcell_ff \mipsregister|register~458 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~458feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~458_regout ));

// Location: LCFF_X41_Y29_N11
cycloneii_lcell_ff \mipsregister|register~394 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~394_regout ));

// Location: LCCOMB_X41_Y29_N10
cycloneii_lcell_comb \mipsregister|register~1241 (
// Equation(s):
// \mipsregister|register~1241_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~458_regout )) # (!\comb~2_combout  & ((\mipsregister|register~394_regout )))))

	.dataa(\mipsregister|register~458_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~394_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1241_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1241 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N7
cycloneii_lcell_ff \mipsregister|register~490 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~490feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~490_regout ));

// Location: LCCOMB_X41_Y29_N16
cycloneii_lcell_comb \mipsregister|register~1242 (
// Equation(s):
// \mipsregister|register~1242_combout  = (\comb~3_combout  & ((\mipsregister|register~1241_combout  & (\mipsregister|register~490_regout )) # (!\mipsregister|register~1241_combout  & ((\mipsregister|register~426_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1241_combout ))))

	.dataa(\mipsregister|register~490_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~426_regout ),
	.datad(\mipsregister|register~1241_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1242_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1242 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N25
cycloneii_lcell_ff \mipsregister|register~683 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~683_regout ));

// Location: LCFF_X45_Y23_N7
cycloneii_lcell_ff \mipsregister|register~811 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~811feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~811_regout ));

// Location: LCFF_X43_Y23_N23
cycloneii_lcell_ff \mipsregister|register~555 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~555_regout ));

// Location: LCCOMB_X43_Y23_N22
cycloneii_lcell_comb \mipsregister|register~1244 (
// Equation(s):
// \mipsregister|register~1244_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~811_regout ))) # (!\comb~1_combout  & (\mipsregister|register~555_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~555_regout ),
	.datad(\mipsregister|register~811_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1244_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1244 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N3
cycloneii_lcell_ff \mipsregister|register~939 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~939_regout ));

// Location: LCCOMB_X43_Y23_N24
cycloneii_lcell_comb \mipsregister|register~1245 (
// Equation(s):
// \mipsregister|register~1245_combout  = (\comb~0_combout  & ((\mipsregister|register~1244_combout  & ((\mipsregister|register~939_regout ))) # (!\mipsregister|register~1244_combout  & (\mipsregister|register~683_regout )))) # (!\comb~0_combout  & 
// (\mipsregister|register~1244_combout ))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1244_combout ),
	.datac(\mipsregister|register~683_regout ),
	.datad(\mipsregister|register~939_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1245_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1245 .lut_mask = 16'hEC64;
defparam \mipsregister|register~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y25_N17
cycloneii_lcell_ff \mipsregister|register~715 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~715_regout ));

// Location: LCFF_X39_Y25_N27
cycloneii_lcell_ff \mipsregister|register~587 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~587_regout ));

// Location: LCCOMB_X39_Y25_N26
cycloneii_lcell_comb \mipsregister|register~1246 (
// Equation(s):
// \mipsregister|register~1246_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~715_regout )) # (!\comb~0_combout  & ((\mipsregister|register~587_regout )))))

	.dataa(\mipsregister|register~715_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~587_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1246_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1246 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N1
cycloneii_lcell_ff \mipsregister|register~779 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~779_regout ));

// Location: LCFF_X40_Y22_N17
cycloneii_lcell_ff \mipsregister|register~651 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~651feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~651_regout ));

// Location: LCFF_X41_Y22_N7
cycloneii_lcell_ff \mipsregister|register~523 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~523_regout ));

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \mipsregister|register~1248 (
// Equation(s):
// \mipsregister|register~1248_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~651_regout ))) # (!\comb~0_combout  & (\mipsregister|register~523_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~523_regout ),
	.datad(\mipsregister|register~651_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1248_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1248 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N15
cycloneii_lcell_ff \mipsregister|register~907 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~907feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~907_regout ));

// Location: LCCOMB_X41_Y22_N0
cycloneii_lcell_comb \mipsregister|register~1249 (
// Equation(s):
// \mipsregister|register~1249_combout  = (\comb~1_combout  & ((\mipsregister|register~1248_combout  & (\mipsregister|register~907_regout )) # (!\mipsregister|register~1248_combout  & ((\mipsregister|register~779_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1248_combout ))))

	.dataa(\mipsregister|register~907_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~779_regout ),
	.datad(\mipsregister|register~1248_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1249_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1249 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N5
cycloneii_lcell_ff \mipsregister|register~875 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~875_regout ));

// Location: LCFF_X47_Y23_N31
cycloneii_lcell_ff \mipsregister|register~619 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~619_regout ));

// Location: LCCOMB_X47_Y23_N30
cycloneii_lcell_comb \mipsregister|register~1251 (
// Equation(s):
// \mipsregister|register~1251_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~875_regout )) # (!\comb~1_combout  & ((\mipsregister|register~619_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~875_regout ),
	.datac(\mipsregister|register~619_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1251_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1251 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N23
cycloneii_lcell_ff \mipsregister|register~171 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~171_regout ));

// Location: LCFF_X47_Y27_N29
cycloneii_lcell_ff \mipsregister|register~235 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~235_regout ));

// Location: LCFF_X47_Y24_N11
cycloneii_lcell_ff \mipsregister|register~299 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1775_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~299_regout ));

// Location: LCFF_X43_Y28_N21
cycloneii_lcell_ff \mipsregister|register~107 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~107_regout ));

// Location: LCFF_X40_Y28_N17
cycloneii_lcell_ff \mipsregister|register~459 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~459_regout ));

// Location: LCFF_X40_Y28_N27
cycloneii_lcell_ff \mipsregister|register~427 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~427_regout ));

// Location: LCFF_X41_Y28_N21
cycloneii_lcell_ff \mipsregister|register~395 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1778_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~395_regout ));

// Location: LCCOMB_X40_Y28_N26
cycloneii_lcell_comb \mipsregister|register~1261 (
// Equation(s):
// \mipsregister|register~1261_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~427_regout )) # (!\comb~3_combout  & ((!\mipsregister|register~395_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~427_regout ),
	.datad(\mipsregister|register~395_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1261_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1261 .lut_mask = 16'hC8D9;
defparam \mipsregister|register~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N31
cycloneii_lcell_ff \mipsregister|register~491 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux20~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~491_regout ));

// Location: LCCOMB_X40_Y28_N16
cycloneii_lcell_comb \mipsregister|register~1262 (
// Equation(s):
// \mipsregister|register~1262_combout  = (\comb~2_combout  & ((\mipsregister|register~1261_combout  & ((\mipsregister|register~491_regout ))) # (!\mipsregister|register~1261_combout  & (\mipsregister|register~459_regout )))) # (!\comb~2_combout  & 
// (\mipsregister|register~1261_combout ))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1261_combout ),
	.datac(\mipsregister|register~459_regout ),
	.datad(\mipsregister|register~491_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1262_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1262 .lut_mask = 16'hEC64;
defparam \mipsregister|register~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y25_N21
cycloneii_lcell_ff \mipsregister|register~716 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~716_regout ));

// Location: LCFF_X40_Y25_N31
cycloneii_lcell_ff \mipsregister|register~844 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~844feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~844_regout ));

// Location: LCFF_X39_Y25_N23
cycloneii_lcell_ff \mipsregister|register~588 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~588_regout ));

// Location: LCCOMB_X39_Y25_N22
cycloneii_lcell_comb \mipsregister|register~1264 (
// Equation(s):
// \mipsregister|register~1264_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~844_regout ))) # (!\comb~1_combout  & (\mipsregister|register~588_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~588_regout ),
	.datad(\mipsregister|register~844_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1264_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1264 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N5
cycloneii_lcell_ff \mipsregister|register~972 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1779_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~972_regout ));

// Location: LCCOMB_X39_Y25_N20
cycloneii_lcell_comb \mipsregister|register~1265 (
// Equation(s):
// \mipsregister|register~1265_combout  = (\mipsregister|register~1264_combout  & (((!\comb~0_combout )) # (!\mipsregister|register~972_regout ))) # (!\mipsregister|register~1264_combout  & (((\mipsregister|register~716_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~972_regout ),
	.datab(\mipsregister|register~1264_combout ),
	.datac(\mipsregister|register~716_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1265_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1265 .lut_mask = 16'h74CC;
defparam \mipsregister|register~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N5
cycloneii_lcell_ff \mipsregister|register~684 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~684_regout ));

// Location: LCFF_X43_Y23_N31
cycloneii_lcell_ff \mipsregister|register~556 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~556_regout ));

// Location: LCCOMB_X43_Y23_N30
cycloneii_lcell_comb \mipsregister|register~1266 (
// Equation(s):
// \mipsregister|register~1266_combout  = (\comb~0_combout  & ((\mipsregister|register~684_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~556_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~684_regout ),
	.datac(\mipsregister|register~556_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1266_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1266 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N5
cycloneii_lcell_ff \mipsregister|register~780 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~780_regout ));

// Location: LCFF_X41_Y22_N15
cycloneii_lcell_ff \mipsregister|register~524 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~524_regout ));

// Location: LCCOMB_X41_Y22_N14
cycloneii_lcell_comb \mipsregister|register~1268 (
// Equation(s):
// \mipsregister|register~1268_combout  = (\comb~1_combout  & ((\mipsregister|register~780_regout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~524_regout  & !\comb~0_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~780_regout ),
	.datac(\mipsregister|register~524_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1268_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1268 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N25
cycloneii_lcell_ff \mipsregister|register~1004 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1780_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1004_regout ));

// Location: LCFF_X44_Y22_N9
cycloneii_lcell_ff \mipsregister|register~300 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~300feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~300_regout ));

// Location: LCFF_X44_Y22_N11
cycloneii_lcell_ff \mipsregister|register~364 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1781_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~364_regout ));

// Location: LCFF_X44_Y27_N1
cycloneii_lcell_ff \mipsregister|register~172 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~172_regout ));

// Location: LCFF_X43_Y27_N21
cycloneii_lcell_ff \mipsregister|register~204 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~204_regout ));

// Location: LCFF_X43_Y27_N11
cycloneii_lcell_ff \mipsregister|register~140 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~140_regout ));

// Location: LCCOMB_X43_Y27_N10
cycloneii_lcell_comb \mipsregister|register~1276 (
// Equation(s):
// \mipsregister|register~1276_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~204_regout )) # (!\comb~2_combout  & ((\mipsregister|register~140_regout )))))

	.dataa(\mipsregister|register~204_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~140_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1276_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1276 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N31
cycloneii_lcell_ff \mipsregister|register~236 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~236_regout ));

// Location: LCCOMB_X44_Y27_N30
cycloneii_lcell_comb \mipsregister|register~1277 (
// Equation(s):
// \mipsregister|register~1277_combout  = (\mipsregister|register~1276_combout  & (((\mipsregister|register~236_regout )) # (!\comb~3_combout ))) # (!\mipsregister|register~1276_combout  & (\comb~3_combout  & ((\mipsregister|register~172_regout ))))

	.dataa(\mipsregister|register~1276_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~236_regout ),
	.datad(\mipsregister|register~172_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1277_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1277 .lut_mask = 16'hE6A2;
defparam \mipsregister|register~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N13
cycloneii_lcell_ff \mipsregister|register~44 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~44_regout ));

// Location: LCFF_X43_Y30_N31
cycloneii_lcell_ff \mipsregister|register~12 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~12_regout ));

// Location: LCCOMB_X43_Y30_N30
cycloneii_lcell_comb \mipsregister|register~1278 (
// Equation(s):
// \mipsregister|register~1278_combout  = (\comb~3_combout  & ((\mipsregister|register~44_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~12_regout  & !\comb~2_combout ))))

	.dataa(\mipsregister|register~44_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~12_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1278_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1278 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y29_N5
cycloneii_lcell_ff \mipsregister|register~428 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~428_regout ));

// Location: LCFF_X42_Y29_N13
cycloneii_lcell_ff \mipsregister|register~460 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~460_regout ));

// Location: LCFF_X41_Y29_N3
cycloneii_lcell_ff \mipsregister|register~396 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1782_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~396_regout ));

// Location: LCCOMB_X42_Y29_N12
cycloneii_lcell_comb \mipsregister|register~1281 (
// Equation(s):
// \mipsregister|register~1281_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~460_regout )) # (!\comb~2_combout  & ((!\mipsregister|register~396_regout )))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~460_regout ),
	.datad(\mipsregister|register~396_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1281_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1281 .lut_mask = 16'hC8D9;
defparam \mipsregister|register~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N27
cycloneii_lcell_ff \mipsregister|register~492 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~492feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~492_regout ));

// Location: LCCOMB_X41_Y29_N4
cycloneii_lcell_comb \mipsregister|register~1282 (
// Equation(s):
// \mipsregister|register~1282_combout  = (\mipsregister|register~1281_combout  & ((\mipsregister|register~492_regout ) # ((!\comb~3_combout )))) # (!\mipsregister|register~1281_combout  & (((\mipsregister|register~428_regout  & \comb~3_combout ))))

	.dataa(\mipsregister|register~492_regout ),
	.datab(\mipsregister|register~1281_combout ),
	.datac(\mipsregister|register~428_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1282_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1282 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N17
cycloneii_lcell_ff \mipsregister|register~685 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~685feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~685_regout ));

// Location: LCFF_X39_Y25_N25
cycloneii_lcell_ff \mipsregister|register~717 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~717_regout ));

// Location: LCFF_X40_Y25_N25
cycloneii_lcell_ff \mipsregister|register~973 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1783_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~973_regout ));

// Location: LCFF_X47_Y23_N29
cycloneii_lcell_ff \mipsregister|register~877 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~877_regout ));

// Location: LCFF_X47_Y23_N3
cycloneii_lcell_ff \mipsregister|register~621 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~621_regout ));

// Location: LCCOMB_X47_Y23_N2
cycloneii_lcell_comb \mipsregister|register~1291 (
// Equation(s):
// \mipsregister|register~1291_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~877_regout ))) # (!\comb~1_combout  & (\mipsregister|register~621_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~621_regout ),
	.datad(\mipsregister|register~877_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1291_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1291 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N15
cycloneii_lcell_ff \mipsregister|register~173 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1785_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~173_regout ));

// Location: LCFF_X47_Y27_N13
cycloneii_lcell_ff \mipsregister|register~237 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~237feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~237_regout ));

// Location: LCFF_X45_Y23_N1
cycloneii_lcell_ff \mipsregister|register~365 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1786_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~365_regout ));

// Location: LCFF_X47_Y29_N17
cycloneii_lcell_ff \mipsregister|register~45 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1787_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~45_regout ));

// Location: LCFF_X41_Y29_N7
cycloneii_lcell_ff \mipsregister|register~397 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1788_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~397_regout ));

// Location: LCFF_X42_Y23_N25
cycloneii_lcell_ff \mipsregister|register~814 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~814_regout ));

// Location: LCFF_X42_Y22_N9
cycloneii_lcell_ff \mipsregister|register~654 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~654_regout ));

// Location: LCFF_X41_Y22_N25
cycloneii_lcell_ff \mipsregister|register~782 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~782_regout ));

// Location: LCFF_X41_Y22_N3
cycloneii_lcell_ff \mipsregister|register~526 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~526_regout ));

// Location: LCCOMB_X41_Y22_N2
cycloneii_lcell_comb \mipsregister|register~1308 (
// Equation(s):
// \mipsregister|register~1308_combout  = (\comb~1_combout  & ((\mipsregister|register~782_regout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~526_regout  & !\comb~0_combout ))))

	.dataa(\mipsregister|register~782_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~526_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1308_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1308 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N27
cycloneii_lcell_ff \mipsregister|register~910 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~910_regout ));

// Location: LCCOMB_X42_Y22_N8
cycloneii_lcell_comb \mipsregister|register~1309 (
// Equation(s):
// \mipsregister|register~1309_combout  = (\mipsregister|register~1308_combout  & ((\mipsregister|register~910_regout ) # ((!\comb~0_combout )))) # (!\mipsregister|register~1308_combout  & (((\mipsregister|register~654_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~1308_combout ),
	.datab(\mipsregister|register~910_regout ),
	.datac(\mipsregister|register~654_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1309_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1309 .lut_mask = 16'hD8AA;
defparam \mipsregister|register~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N31
cycloneii_lcell_ff \mipsregister|register~750 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~750feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~750_regout ));

// Location: LCFF_X47_Y23_N11
cycloneii_lcell_ff \mipsregister|register~622 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~622_regout ));

// Location: LCCOMB_X47_Y23_N10
cycloneii_lcell_comb \mipsregister|register~1311 (
// Equation(s):
// \mipsregister|register~1311_combout  = (\comb~0_combout  & ((\mipsregister|register~750_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~622_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~750_regout ),
	.datac(\mipsregister|register~622_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1311_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1311 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N9
cycloneii_lcell_ff \mipsregister|register~302 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~302_regout ));

// Location: LCFF_X45_Y21_N5
cycloneii_lcell_ff \mipsregister|register~270 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~270_regout ));

// Location: LCCOMB_X45_Y21_N4
cycloneii_lcell_comb \mipsregister|register~1314 (
// Equation(s):
// \mipsregister|register~1314_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~302_regout ))) # (!\comb~3_combout  & (\mipsregister|register~270_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~270_regout ),
	.datad(\mipsregister|register~302_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1314_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1314 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N25
cycloneii_lcell_ff \mipsregister|register~174 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1791_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~174_regout ));

// Location: LCFF_X44_Y30_N19
cycloneii_lcell_ff \mipsregister|register~110 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~110_regout ));

// Location: LCFF_X43_Y24_N25
cycloneii_lcell_ff \mipsregister|register~719 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~719_regout ));

// Location: LCFF_X40_Y25_N17
cycloneii_lcell_ff \mipsregister|register~975 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1792_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~975_regout ));

// Location: LCFF_X47_Y22_N5
cycloneii_lcell_ff \mipsregister|register~751 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~751_regout ));

// Location: LCFF_X48_Y22_N29
cycloneii_lcell_ff \mipsregister|register~879 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~879feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~879_regout ));

// Location: LCFF_X48_Y22_N31
cycloneii_lcell_ff \mipsregister|register~623 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~623_regout ));

// Location: LCCOMB_X48_Y22_N30
cycloneii_lcell_comb \mipsregister|register~1331 (
// Equation(s):
// \mipsregister|register~1331_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~879_regout )))) # (!\comb~1_combout  & (!\comb~0_combout  & (\mipsregister|register~623_regout )))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~623_regout ),
	.datad(\mipsregister|register~879_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1331_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1331 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N7
cycloneii_lcell_ff \mipsregister|register~1007 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1793_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1007_regout ));

// Location: LCCOMB_X47_Y22_N4
cycloneii_lcell_comb \mipsregister|register~1332 (
// Equation(s):
// \mipsregister|register~1332_combout  = (\comb~0_combout  & ((\mipsregister|register~1331_combout  & (!\mipsregister|register~1007_regout )) # (!\mipsregister|register~1331_combout  & ((\mipsregister|register~751_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1331_combout ))))

	.dataa(\mipsregister|register~1007_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~751_regout ),
	.datad(\mipsregister|register~1331_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1332_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1332 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N11
cycloneii_lcell_ff \mipsregister|register~175 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~175_regout ));

// Location: LCFF_X48_Y27_N27
cycloneii_lcell_ff \mipsregister|register~143 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~143_regout ));

// Location: LCCOMB_X48_Y27_N26
cycloneii_lcell_comb \mipsregister|register~1334 (
// Equation(s):
// \mipsregister|register~1334_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~175_regout )) # (!\comb~3_combout  & ((\mipsregister|register~143_regout )))))

	.dataa(\mipsregister|register~175_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~143_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1334_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1334 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N13
cycloneii_lcell_ff \mipsregister|register~335 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1795_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~335_regout ));

// Location: LCFF_X45_Y29_N5
cycloneii_lcell_ff \mipsregister|register~111 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~111feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~111_regout ));

// Location: LCFF_X39_Y29_N5
cycloneii_lcell_ff \mipsregister|register~463 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~463_regout ));

// Location: LCFF_X40_Y29_N1
cycloneii_lcell_ff \mipsregister|register~431 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~431_regout ));

// Location: LCFF_X40_Y29_N11
cycloneii_lcell_ff \mipsregister|register~399 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~399_regout ));

// Location: LCCOMB_X40_Y29_N10
cycloneii_lcell_comb \mipsregister|register~1341 (
// Equation(s):
// \mipsregister|register~1341_combout  = (\comb~3_combout  & ((\mipsregister|register~431_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~399_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~431_regout ),
	.datac(\mipsregister|register~399_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1341_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1341 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N1
cycloneii_lcell_ff \mipsregister|register~495 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux16~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~495_regout ));

// Location: LCCOMB_X39_Y29_N4
cycloneii_lcell_comb \mipsregister|register~1342 (
// Equation(s):
// \mipsregister|register~1342_combout  = (\mipsregister|register~1341_combout  & ((\mipsregister|register~495_regout ) # ((!\comb~2_combout )))) # (!\mipsregister|register~1341_combout  & (((\mipsregister|register~463_regout  & \comb~2_combout ))))

	.dataa(\mipsregister|register~495_regout ),
	.datab(\mipsregister|register~1341_combout ),
	.datac(\mipsregister|register~463_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1342_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1342 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N15
cycloneii_lcell_ff \mipsregister|register~720 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~720_regout ));

// Location: LCFF_X40_Y27_N15
cycloneii_lcell_ff \mipsregister|register~848 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~848feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~848_regout ));

// Location: LCFF_X40_Y24_N5
cycloneii_lcell_ff \mipsregister|register~592 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~592_regout ));

// Location: LCCOMB_X40_Y24_N4
cycloneii_lcell_comb \mipsregister|register~1344 (
// Equation(s):
// \mipsregister|register~1344_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~848_regout ))) # (!\comb~1_combout  & (\mipsregister|register~592_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~592_regout ),
	.datad(\mipsregister|register~848_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1344_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1344 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N17
cycloneii_lcell_ff \mipsregister|register~976 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1797_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~976_regout ));

// Location: LCCOMB_X40_Y24_N14
cycloneii_lcell_comb \mipsregister|register~1345 (
// Equation(s):
// \mipsregister|register~1345_combout  = (\comb~0_combout  & ((\mipsregister|register~1344_combout  & ((!\mipsregister|register~976_regout ))) # (!\mipsregister|register~1344_combout  & (\mipsregister|register~720_regout )))) # (!\comb~0_combout  & 
// (\mipsregister|register~1344_combout ))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1344_combout ),
	.datac(\mipsregister|register~720_regout ),
	.datad(\mipsregister|register~976_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1345_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1345 .lut_mask = 16'h64EC;
defparam \mipsregister|register~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N1
cycloneii_lcell_ff \mipsregister|register~688 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~688_regout ));

// Location: LCFF_X43_Y23_N3
cycloneii_lcell_ff \mipsregister|register~560 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~560_regout ));

// Location: LCCOMB_X43_Y23_N2
cycloneii_lcell_comb \mipsregister|register~1346 (
// Equation(s):
// \mipsregister|register~1346_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~688_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~560_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~560_regout ),
	.datad(\mipsregister|register~688_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1346_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1346 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N11
cycloneii_lcell_ff \mipsregister|register~912 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~912_regout ));

// Location: LCFF_X48_Y23_N25
cycloneii_lcell_ff \mipsregister|register~1008 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1798_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1008_regout ));

// Location: LCFF_X44_Y22_N3
cycloneii_lcell_ff \mipsregister|register~304 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1799_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~304_regout ));

// Location: LCFF_X44_Y27_N13
cycloneii_lcell_ff \mipsregister|register~176 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1800_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~176_regout ));

// Location: LCFF_X40_Y28_N25
cycloneii_lcell_ff \mipsregister|register~432 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~432_regout ));

// Location: LCFF_X40_Y28_N11
cycloneii_lcell_ff \mipsregister|register~464 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~464_regout ));

// Location: LCFF_X41_Y28_N7
cycloneii_lcell_ff \mipsregister|register~400 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1802_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~400_regout ));

// Location: LCCOMB_X40_Y28_N10
cycloneii_lcell_comb \mipsregister|register~1361 (
// Equation(s):
// \mipsregister|register~1361_combout  = (\comb~2_combout  & (((\mipsregister|register~464_regout ) # (\comb~3_combout )))) # (!\comb~2_combout  & (!\mipsregister|register~400_regout  & ((!\comb~3_combout ))))

	.dataa(\mipsregister|register~400_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~464_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1361_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1361 .lut_mask = 16'hCCD1;
defparam \mipsregister|register~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N9
cycloneii_lcell_ff \mipsregister|register~496 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~496_regout ));

// Location: LCCOMB_X40_Y28_N24
cycloneii_lcell_comb \mipsregister|register~1362 (
// Equation(s):
// \mipsregister|register~1362_combout  = (\comb~3_combout  & ((\mipsregister|register~1361_combout  & (\mipsregister|register~496_regout )) # (!\mipsregister|register~1361_combout  & ((\mipsregister|register~432_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1361_combout ))))

	.dataa(\mipsregister|register~496_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~432_regout ),
	.datad(\mipsregister|register~1361_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1362_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1362 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N1
cycloneii_lcell_ff \mipsregister|register~689 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~689_regout ));

// Location: LCFF_X42_Y25_N25
cycloneii_lcell_ff \mipsregister|register~721 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~721_regout ));

// Location: LCFF_X39_Y27_N25
cycloneii_lcell_ff \mipsregister|register~977 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1803_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~977_regout ));

// Location: LCFF_X39_Y22_N9
cycloneii_lcell_ff \mipsregister|register~785 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~785_regout ));

// Location: LCFF_X40_Y22_N21
cycloneii_lcell_ff \mipsregister|register~657 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~657_regout ));

// Location: LCFF_X39_Y22_N7
cycloneii_lcell_ff \mipsregister|register~529 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~529_regout ));

// Location: LCCOMB_X39_Y22_N6
cycloneii_lcell_comb \mipsregister|register~1368 (
// Equation(s):
// \mipsregister|register~1368_combout  = (\comb~0_combout  & ((\mipsregister|register~657_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~529_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~657_regout ),
	.datac(\mipsregister|register~529_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1368_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1368 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N31
cycloneii_lcell_ff \mipsregister|register~913 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~913_regout ));

// Location: LCCOMB_X39_Y22_N8
cycloneii_lcell_comb \mipsregister|register~1369 (
// Equation(s):
// \mipsregister|register~1369_combout  = (\mipsregister|register~1368_combout  & ((\mipsregister|register~913_regout ) # ((!\comb~1_combout )))) # (!\mipsregister|register~1368_combout  & (((\mipsregister|register~785_regout  & \comb~1_combout ))))

	.dataa(\mipsregister|register~1368_combout ),
	.datab(\mipsregister|register~913_regout ),
	.datac(\mipsregister|register~785_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1369_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1369 .lut_mask = 16'hD8AA;
defparam \mipsregister|register~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N27
cycloneii_lcell_ff \mipsregister|register~753 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~753_regout ));

// Location: LCFF_X47_Y23_N25
cycloneii_lcell_ff \mipsregister|register~881 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~881_regout ));

// Location: LCFF_X47_Y23_N19
cycloneii_lcell_ff \mipsregister|register~625 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~625_regout ));

// Location: LCCOMB_X47_Y23_N18
cycloneii_lcell_comb \mipsregister|register~1371 (
// Equation(s):
// \mipsregister|register~1371_combout  = (\comb~1_combout  & ((\mipsregister|register~881_regout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~625_regout  & !\comb~0_combout ))))

	.dataa(\mipsregister|register~881_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~625_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1371_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1371 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N17
cycloneii_lcell_ff \mipsregister|register~1009 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1804_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1009_regout ));

// Location: LCCOMB_X48_Y23_N26
cycloneii_lcell_comb \mipsregister|register~1372 (
// Equation(s):
// \mipsregister|register~1372_combout  = (\comb~0_combout  & ((\mipsregister|register~1371_combout  & (!\mipsregister|register~1009_regout )) # (!\mipsregister|register~1371_combout  & ((\mipsregister|register~753_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1371_combout ))))

	.dataa(\mipsregister|register~1009_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~753_regout ),
	.datad(\mipsregister|register~1371_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1372_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1372 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N5
cycloneii_lcell_ff \mipsregister|register~209 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~209_regout ));

// Location: LCFF_X45_Y22_N17
cycloneii_lcell_ff \mipsregister|register~337 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1806_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~337_regout ));

// Location: LCFF_X47_Y24_N21
cycloneii_lcell_ff \mipsregister|register~369 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1807_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~369_regout ));

// Location: LCFF_X48_Y29_N25
cycloneii_lcell_ff \mipsregister|register~81 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~81feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~81_regout ));

// Location: LCFF_X47_Y29_N25
cycloneii_lcell_ff \mipsregister|register~17 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~17_regout ));

// Location: LCCOMB_X47_Y29_N24
cycloneii_lcell_comb \mipsregister|register~1378 (
// Equation(s):
// \mipsregister|register~1378_combout  = (\comb~2_combout  & ((\mipsregister|register~81_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~17_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~81_regout ),
	.datac(\mipsregister|register~17_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1378_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1378 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N9
cycloneii_lcell_ff \mipsregister|register~433 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~433_regout ));

// Location: LCFF_X40_Y29_N27
cycloneii_lcell_ff \mipsregister|register~401 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~401_regout ));

// Location: LCCOMB_X40_Y29_N26
cycloneii_lcell_comb \mipsregister|register~1381 (
// Equation(s):
// \mipsregister|register~1381_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~433_regout )) # (!\comb~3_combout  & ((\mipsregister|register~401_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~433_regout ),
	.datac(\mipsregister|register~401_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1381_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1381 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N1
cycloneii_lcell_ff \mipsregister|register~978 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1808_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~978_regout ));

// Location: LCFF_X39_Y22_N17
cycloneii_lcell_ff \mipsregister|register~786 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~786_regout ));

// Location: LCFF_X42_Y22_N7
cycloneii_lcell_ff \mipsregister|register~914 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~914_regout ));

// Location: LCFF_X43_Y21_N27
cycloneii_lcell_ff \mipsregister|register~338 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1810_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~338_regout ));

// Location: LCFF_X44_Y21_N21
cycloneii_lcell_ff \mipsregister|register~306 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1811_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~306_regout ));

// Location: LCFF_X43_Y21_N13
cycloneii_lcell_ff \mipsregister|register~274 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~274_regout ));

// Location: LCCOMB_X43_Y21_N12
cycloneii_lcell_comb \mipsregister|register~1394 (
// Equation(s):
// \mipsregister|register~1394_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((!\mipsregister|register~306_regout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~274_regout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~274_regout ),
	.datad(\mipsregister|register~306_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1394_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1394 .lut_mask = 16'h98BA;
defparam \mipsregister|register~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N11
cycloneii_lcell_ff \mipsregister|register~370 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~370_regout ));

// Location: LCCOMB_X44_Y21_N10
cycloneii_lcell_comb \mipsregister|register~1395 (
// Equation(s):
// \mipsregister|register~1395_combout  = (\mipsregister|register~1394_combout  & (((\mipsregister|register~370_regout ) # (!\comb~2_combout )))) # (!\mipsregister|register~1394_combout  & (!\mipsregister|register~338_regout  & ((\comb~2_combout ))))

	.dataa(\mipsregister|register~1394_combout ),
	.datab(\mipsregister|register~338_regout ),
	.datac(\mipsregister|register~370_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1395_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1395 .lut_mask = 16'hB1AA;
defparam \mipsregister|register~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N7
cycloneii_lcell_ff \mipsregister|register~114 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~114_regout ));

// Location: LCFF_X38_Y23_N21
cycloneii_lcell_ff \mipsregister|register~691 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~691_regout ));

// Location: LCFF_X42_Y25_N17
cycloneii_lcell_ff \mipsregister|register~723 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~723_regout ));

// Location: LCFF_X40_Y25_N13
cycloneii_lcell_ff \mipsregister|register~979 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1813_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~979_regout ));

// Location: LCFF_X40_Y22_N7
cycloneii_lcell_ff \mipsregister|register~915 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~915feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~915_regout ));

// Location: LCFF_X48_Y22_N25
cycloneii_lcell_ff \mipsregister|register~883 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~883_regout ));

// Location: LCFF_X41_Y28_N25
cycloneii_lcell_ff \mipsregister|register~211 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~211feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~211_regout ));

// Location: LCFF_X45_Y25_N25
cycloneii_lcell_ff \mipsregister|register~371 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1815_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~371_regout ));

// Location: LCFF_X45_Y29_N25
cycloneii_lcell_ff \mipsregister|register~115 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~115_regout ));

// Location: LCFF_X42_Y24_N15
cycloneii_lcell_ff \mipsregister|register~852 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~852_regout ));

// Location: LCFF_X43_Y24_N11
cycloneii_lcell_ff \mipsregister|register~596 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~596_regout ));

// Location: LCCOMB_X43_Y24_N10
cycloneii_lcell_comb \mipsregister|register~1424 (
// Equation(s):
// \mipsregister|register~1424_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~852_regout )) # (!\comb~1_combout  & ((\mipsregister|register~596_regout )))))

	.dataa(\mipsregister|register~852_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~596_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1424_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1424 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N11
cycloneii_lcell_ff \mipsregister|register~1012 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1818_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1012_regout ));

// Location: LCFF_X44_Y27_N5
cycloneii_lcell_ff \mipsregister|register~180 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1821_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~180_regout ));

// Location: LCFF_X45_Y29_N7
cycloneii_lcell_ff \mipsregister|register~116 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~116_regout ));

// Location: LCFF_X40_Y29_N17
cycloneii_lcell_ff \mipsregister|register~436 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~436_regout ));

// Location: LCFF_X39_Y29_N29
cycloneii_lcell_ff \mipsregister|register~468 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~468feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~468_regout ));

// Location: LCFF_X40_Y29_N19
cycloneii_lcell_ff \mipsregister|register~404 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~404_regout ));

// Location: LCCOMB_X40_Y29_N18
cycloneii_lcell_comb \mipsregister|register~1441 (
// Equation(s):
// \mipsregister|register~1441_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~468_regout )) # (!\comb~2_combout  & ((\mipsregister|register~404_regout )))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~468_regout ),
	.datac(\mipsregister|register~404_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1441_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1441 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N7
cycloneii_lcell_ff \mipsregister|register~500 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~500_regout ));

// Location: LCCOMB_X40_Y29_N16
cycloneii_lcell_comb \mipsregister|register~1442 (
// Equation(s):
// \mipsregister|register~1442_combout  = (\comb~3_combout  & ((\mipsregister|register~1441_combout  & (\mipsregister|register~500_regout )) # (!\mipsregister|register~1441_combout  & ((\mipsregister|register~436_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1441_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~500_regout ),
	.datac(\mipsregister|register~436_regout ),
	.datad(\mipsregister|register~1441_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1442_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1442 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N27
cycloneii_lcell_ff \mipsregister|register~821 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~821_regout ));

// Location: LCFF_X43_Y24_N13
cycloneii_lcell_ff \mipsregister|register~725 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~725_regout ));

// Location: LCFF_X48_Y22_N21
cycloneii_lcell_ff \mipsregister|register~885 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~885_regout ));

// Location: LCFF_X48_Y22_N7
cycloneii_lcell_ff \mipsregister|register~629 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~629_regout ));

// Location: LCCOMB_X48_Y22_N6
cycloneii_lcell_comb \mipsregister|register~1451 (
// Equation(s):
// \mipsregister|register~1451_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~885_regout )) # (!\comb~1_combout  & ((\mipsregister|register~629_regout )))))

	.dataa(\mipsregister|register~885_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~629_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1451_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1451 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N17
cycloneii_lcell_ff \mipsregister|register~213 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~213_regout ));

// Location: LCFF_X47_Y27_N7
cycloneii_lcell_ff \mipsregister|register~181 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~181feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~181_regout ));

// Location: LCFF_X45_Y25_N5
cycloneii_lcell_ff \mipsregister|register~309 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1825_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~309_regout ));

// Location: LCFF_X42_Y28_N31
cycloneii_lcell_ff \mipsregister|register~469 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~469_regout ));

// Location: LCFF_X41_Y29_N21
cycloneii_lcell_ff \mipsregister|register~437 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~437_regout ));

// Location: LCFF_X41_Y29_N27
cycloneii_lcell_ff \mipsregister|register~405 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~405_regout ));

// Location: LCCOMB_X41_Y29_N26
cycloneii_lcell_comb \mipsregister|register~1461 (
// Equation(s):
// \mipsregister|register~1461_combout  = (\comb~3_combout  & ((\mipsregister|register~437_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~405_regout  & !\comb~2_combout ))))

	.dataa(\mipsregister|register~437_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~405_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1461_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1461 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N13
cycloneii_lcell_ff \mipsregister|register~501 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~501_regout ));

// Location: LCCOMB_X42_Y28_N30
cycloneii_lcell_comb \mipsregister|register~1462 (
// Equation(s):
// \mipsregister|register~1462_combout  = (\comb~2_combout  & ((\mipsregister|register~1461_combout  & (\mipsregister|register~501_regout )) # (!\mipsregister|register~1461_combout  & ((\mipsregister|register~469_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1461_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~501_regout ),
	.datac(\mipsregister|register~469_regout ),
	.datad(\mipsregister|register~1461_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1462_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1462 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N5
cycloneii_lcell_ff \mipsregister|register~726 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~726_regout ));

// Location: LCFF_X40_Y27_N25
cycloneii_lcell_ff \mipsregister|register~854 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~854feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~854_regout ));

// Location: LCFF_X40_Y24_N31
cycloneii_lcell_ff \mipsregister|register~598 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~598_regout ));

// Location: LCCOMB_X40_Y24_N30
cycloneii_lcell_comb \mipsregister|register~1464 (
// Equation(s):
// \mipsregister|register~1464_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~854_regout ))) # (!\comb~1_combout  & (\mipsregister|register~598_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~598_regout ),
	.datad(\mipsregister|register~854_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1464_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1464 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N3
cycloneii_lcell_ff \mipsregister|register~982 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1828_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~982_regout ));

// Location: LCCOMB_X39_Y24_N4
cycloneii_lcell_comb \mipsregister|register~1465 (
// Equation(s):
// \mipsregister|register~1465_combout  = (\comb~0_combout  & ((\mipsregister|register~1464_combout  & (!\mipsregister|register~982_regout )) # (!\mipsregister|register~1464_combout  & ((\mipsregister|register~726_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1464_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~982_regout ),
	.datac(\mipsregister|register~726_regout ),
	.datad(\mipsregister|register~1464_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1465_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1465 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N11
cycloneii_lcell_ff \mipsregister|register~822 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~822_regout ));

// Location: LCFF_X39_Y22_N21
cycloneii_lcell_ff \mipsregister|register~790 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~790_regout ));

// Location: LCFF_X39_Y22_N31
cycloneii_lcell_ff \mipsregister|register~534 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~534_regout ));

// Location: LCCOMB_X39_Y22_N30
cycloneii_lcell_comb \mipsregister|register~1468 (
// Equation(s):
// \mipsregister|register~1468_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~790_regout )) # (!\comb~1_combout  & ((\mipsregister|register~534_regout )))))

	.dataa(\mipsregister|register~790_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~534_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1468_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1468 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N29
cycloneii_lcell_ff \mipsregister|register~310 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1831_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~310_regout ));

// Location: LCFF_X43_Y21_N25
cycloneii_lcell_ff \mipsregister|register~278 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~278_regout ));

// Location: LCCOMB_X43_Y21_N24
cycloneii_lcell_comb \mipsregister|register~1474 (
// Equation(s):
// \mipsregister|register~1474_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((!\mipsregister|register~310_regout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~278_regout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~278_regout ),
	.datad(\mipsregister|register~310_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1474_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1474 .lut_mask = 16'h98BA;
defparam \mipsregister|register~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N17
cycloneii_lcell_ff \mipsregister|register~182 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1833_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~182_regout ));

// Location: LCFF_X44_Y30_N17
cycloneii_lcell_ff \mipsregister|register~118 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~118_regout ));

// Location: LCFF_X40_Y29_N13
cycloneii_lcell_ff \mipsregister|register~438 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~438_regout ));

// Location: LCFF_X39_Y29_N19
cycloneii_lcell_ff \mipsregister|register~470 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~470_regout ));

// Location: LCFF_X40_Y29_N23
cycloneii_lcell_ff \mipsregister|register~406 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~406_regout ));

// Location: LCCOMB_X40_Y29_N22
cycloneii_lcell_comb \mipsregister|register~1481 (
// Equation(s):
// \mipsregister|register~1481_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~470_regout )) # (!\comb~2_combout  & ((\mipsregister|register~406_regout )))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~470_regout ),
	.datac(\mipsregister|register~406_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1481_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1481 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N13
cycloneii_lcell_ff \mipsregister|register~502 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~502_regout ));

// Location: LCCOMB_X40_Y29_N12
cycloneii_lcell_comb \mipsregister|register~1482 (
// Equation(s):
// \mipsregister|register~1482_combout  = (\mipsregister|register~1481_combout  & ((\mipsregister|register~502_regout ) # ((!\comb~3_combout )))) # (!\mipsregister|register~1481_combout  & (((\mipsregister|register~438_regout  & \comb~3_combout ))))

	.dataa(\mipsregister|register~502_regout ),
	.datab(\mipsregister|register~1481_combout ),
	.datac(\mipsregister|register~438_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1482_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1482 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N7
cycloneii_lcell_ff \mipsregister|register~951 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~951feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~951_regout ));

// Location: LCFF_X43_Y24_N29
cycloneii_lcell_ff \mipsregister|register~727 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~727_regout ));

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \mipsregister|register~919 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~919feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~919_regout ));

// Location: LCFF_X45_Y25_N19
cycloneii_lcell_ff \mipsregister|register~311 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~311_regout ));

// Location: LCFF_X45_Y21_N27
cycloneii_lcell_ff \mipsregister|register~343 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~343_regout ));

// Location: LCFF_X45_Y21_N17
cycloneii_lcell_ff \mipsregister|register~279 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~279_regout ));

// Location: LCCOMB_X45_Y21_N16
cycloneii_lcell_comb \mipsregister|register~1496 (
// Equation(s):
// \mipsregister|register~1496_combout  = (\comb~2_combout  & ((\mipsregister|register~343_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~279_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~343_regout ),
	.datac(\mipsregister|register~279_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1496_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1496 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N21
cycloneii_lcell_ff \mipsregister|register~375 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1836_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~375_regout ));

// Location: LCCOMB_X45_Y25_N18
cycloneii_lcell_comb \mipsregister|register~1497 (
// Equation(s):
// \mipsregister|register~1497_combout  = (\comb~3_combout  & ((\mipsregister|register~1496_combout  & (!\mipsregister|register~375_regout )) # (!\mipsregister|register~1496_combout  & ((\mipsregister|register~311_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1496_combout ))))

	.dataa(\mipsregister|register~375_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~311_regout ),
	.datad(\mipsregister|register~1496_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1497_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1497 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N27
cycloneii_lcell_ff \mipsregister|register~55 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~55_regout ));

// Location: LCFF_X44_Y29_N3
cycloneii_lcell_ff \mipsregister|register~87 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~87_regout ));

// Location: LCFF_X43_Y29_N31
cycloneii_lcell_ff \mipsregister|register~23 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~23_regout ));

// Location: LCCOMB_X43_Y29_N30
cycloneii_lcell_comb \mipsregister|register~1498 (
// Equation(s):
// \mipsregister|register~1498_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & ((\mipsregister|register~87_regout ))) # (!\comb~2_combout  & (\mipsregister|register~23_regout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~23_regout ),
	.datad(\mipsregister|register~87_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1498_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1498 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N1
cycloneii_lcell_ff \mipsregister|register~119 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~119_regout ));

// Location: LCCOMB_X45_Y29_N26
cycloneii_lcell_comb \mipsregister|register~1499 (
// Equation(s):
// \mipsregister|register~1499_combout  = (\mipsregister|register~1498_combout  & ((\mipsregister|register~119_regout ) # ((!\comb~3_combout )))) # (!\mipsregister|register~1498_combout  & (((\mipsregister|register~55_regout  & \comb~3_combout ))))

	.dataa(\mipsregister|register~1498_combout ),
	.datab(\mipsregister|register~119_regout ),
	.datac(\mipsregister|register~55_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1499_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1499 .lut_mask = 16'hD8AA;
defparam \mipsregister|register~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneii_lcell_comb \mipsregister|register~1500 (
// Equation(s):
// \mipsregister|register~1500_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~1497_combout ))) # (!\comb~1_combout  & (\mipsregister|register~1499_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1499_combout ),
	.datad(\mipsregister|register~1497_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1500_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1500 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N19
cycloneii_lcell_ff \mipsregister|register~503 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~503_regout ));

// Location: LCFF_X39_Y24_N1
cycloneii_lcell_ff \mipsregister|register~984 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1838_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~984_regout ));

// Location: LCFF_X38_Y23_N25
cycloneii_lcell_ff \mipsregister|register~696 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~696_regout ));

// Location: LCFF_X38_Y23_N23
cycloneii_lcell_ff \mipsregister|register~568 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~568_regout ));

// Location: LCCOMB_X38_Y23_N22
cycloneii_lcell_comb \mipsregister|register~1506 (
// Equation(s):
// \mipsregister|register~1506_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~696_regout )) # (!\comb~0_combout  & ((\mipsregister|register~568_regout )))))

	.dataa(\mipsregister|register~696_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~568_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1506_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1506 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N25
cycloneii_lcell_ff \mipsregister|register~792 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~792_regout ));

// Location: LCFF_X47_Y22_N29
cycloneii_lcell_ff \mipsregister|register~760 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~760feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~760_regout ));

// Location: LCFF_X48_Y22_N5
cycloneii_lcell_ff \mipsregister|register~632 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~632_regout ));

// Location: LCCOMB_X48_Y22_N4
cycloneii_lcell_comb \mipsregister|register~1511 (
// Equation(s):
// \mipsregister|register~1511_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~760_regout ))) # (!\comb~0_combout  & (\mipsregister|register~632_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~632_regout ),
	.datad(\mipsregister|register~760_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1511_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1511 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N5
cycloneii_lcell_ff \mipsregister|register~312 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~312_regout ));

// Location: LCFF_X43_Y21_N11
cycloneii_lcell_ff \mipsregister|register~280 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~280_regout ));

// Location: LCCOMB_X43_Y21_N10
cycloneii_lcell_comb \mipsregister|register~1514 (
// Equation(s):
// \mipsregister|register~1514_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~312_regout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~280_regout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~280_regout ),
	.datad(\mipsregister|register~312_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1514_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1514 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N21
cycloneii_lcell_ff \mipsregister|register~184 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1841_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~184_regout ));

// Location: LCFF_X45_Y29_N3
cycloneii_lcell_ff \mipsregister|register~120 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~120_regout ));

// Location: LCFF_X40_Y28_N7
cycloneii_lcell_ff \mipsregister|register~472 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~472_regout ));

// Location: LCFF_X40_Y27_N27
cycloneii_lcell_ff \mipsregister|register~408 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1843_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~408_regout ));

// Location: LCCOMB_X40_Y28_N6
cycloneii_lcell_comb \mipsregister|register~1521 (
// Equation(s):
// \mipsregister|register~1521_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~472_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & ((!\mipsregister|register~408_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~472_regout ),
	.datad(\mipsregister|register~408_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1521_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1521 .lut_mask = 16'hA8B9;
defparam \mipsregister|register~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N9
cycloneii_lcell_ff \mipsregister|register~697 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~697_regout ));

// Location: LCFF_X39_Y23_N5
cycloneii_lcell_ff \mipsregister|register~825 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~825_regout ));

// Location: LCFF_X38_Y23_N19
cycloneii_lcell_ff \mipsregister|register~569 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~569_regout ));

// Location: LCCOMB_X38_Y23_N18
cycloneii_lcell_comb \mipsregister|register~1524 (
// Equation(s):
// \mipsregister|register~1524_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~825_regout ))) # (!\comb~1_combout  & (\mipsregister|register~569_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~569_regout ),
	.datad(\mipsregister|register~825_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1524_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1524 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N19
cycloneii_lcell_ff \mipsregister|register~953 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~953_regout ));

// Location: LCCOMB_X39_Y23_N18
cycloneii_lcell_comb \mipsregister|register~1525 (
// Equation(s):
// \mipsregister|register~1525_combout  = (\comb~0_combout  & ((\mipsregister|register~1524_combout  & ((\mipsregister|register~953_regout ))) # (!\mipsregister|register~1524_combout  & (\mipsregister|register~697_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1524_combout ))))

	.dataa(\mipsregister|register~697_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~953_regout ),
	.datad(\mipsregister|register~1524_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1525_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1525 .lut_mask = 16'hF388;
defparam \mipsregister|register~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N9
cycloneii_lcell_ff \mipsregister|register~857 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~857_regout ));

// Location: LCFF_X39_Y25_N5
cycloneii_lcell_ff \mipsregister|register~729 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~729_regout ));

// Location: LCFF_X39_Y25_N31
cycloneii_lcell_ff \mipsregister|register~601 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~601_regout ));

// Location: LCCOMB_X39_Y25_N30
cycloneii_lcell_comb \mipsregister|register~1526 (
// Equation(s):
// \mipsregister|register~1526_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~729_regout )) # (!\comb~0_combout  & ((\mipsregister|register~601_regout )))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~729_regout ),
	.datac(\mipsregister|register~601_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1526_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1526 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N27
cycloneii_lcell_ff \mipsregister|register~985 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1844_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~985_regout ));

// Location: LCCOMB_X40_Y25_N8
cycloneii_lcell_comb \mipsregister|register~1527 (
// Equation(s):
// \mipsregister|register~1527_combout  = (\mipsregister|register~1526_combout  & (((!\mipsregister|register~985_regout )) # (!\comb~1_combout ))) # (!\mipsregister|register~1526_combout  & (\comb~1_combout  & (\mipsregister|register~857_regout )))

	.dataa(\mipsregister|register~1526_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~857_regout ),
	.datad(\mipsregister|register~985_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1527_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1527 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N5
cycloneii_lcell_ff \mipsregister|register~889 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~889feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~889_regout ));

// Location: LCFF_X47_Y26_N25
cycloneii_lcell_ff \mipsregister|register~633 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~633_regout ));

// Location: LCCOMB_X47_Y26_N24
cycloneii_lcell_comb \mipsregister|register~1531 (
// Equation(s):
// \mipsregister|register~1531_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~889_regout )) # (!\comb~1_combout  & ((\mipsregister|register~633_regout )))))

	.dataa(\mipsregister|register~889_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~633_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1531_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1531 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N1
cycloneii_lcell_ff \mipsregister|register~377 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1846_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~377_regout ));

// Location: LCFF_X45_Y29_N21
cycloneii_lcell_ff \mipsregister|register~57 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~57_regout ));

// Location: LCFF_X42_Y24_N13
cycloneii_lcell_ff \mipsregister|register~858 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~858feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~858_regout ));

// Location: LCFF_X39_Y24_N11
cycloneii_lcell_ff \mipsregister|register~986 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1848_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~986_regout ));

// Location: LCFF_X42_Y22_N13
cycloneii_lcell_ff \mipsregister|register~666 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~666_regout ));

// Location: LCFF_X48_Y24_N25
cycloneii_lcell_ff \mipsregister|register~890 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~890_regout ));

// Location: LCFF_X47_Y26_N23
cycloneii_lcell_ff \mipsregister|register~762 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~762_regout ));

// Location: LCFF_X47_Y26_N21
cycloneii_lcell_ff \mipsregister|register~634 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~634_regout ));

// Location: LCCOMB_X47_Y26_N20
cycloneii_lcell_comb \mipsregister|register~1551 (
// Equation(s):
// \mipsregister|register~1551_combout  = (\comb~0_combout  & ((\mipsregister|register~762_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~634_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~762_regout ),
	.datac(\mipsregister|register~634_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1551_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1551 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N23
cycloneii_lcell_ff \mipsregister|register~1018 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1849_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1018_regout ));

// Location: LCCOMB_X48_Y24_N24
cycloneii_lcell_comb \mipsregister|register~1552 (
// Equation(s):
// \mipsregister|register~1552_combout  = (\mipsregister|register~1551_combout  & (((!\comb~1_combout )) # (!\mipsregister|register~1018_regout ))) # (!\mipsregister|register~1551_combout  & (((\mipsregister|register~890_regout  & \comb~1_combout ))))

	.dataa(\mipsregister|register~1551_combout ),
	.datab(\mipsregister|register~1018_regout ),
	.datac(\mipsregister|register~890_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1552_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1552 .lut_mask = 16'h72AA;
defparam \mipsregister|register~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N29
cycloneii_lcell_ff \mipsregister|register~186 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1853_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~186_regout ));

// Location: LCFF_X45_Y27_N15
cycloneii_lcell_ff \mipsregister|register~218 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~218_regout ));

// Location: LCFF_X45_Y27_N5
cycloneii_lcell_ff \mipsregister|register~154 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~154_regout ));

// Location: LCCOMB_X45_Y27_N4
cycloneii_lcell_comb \mipsregister|register~1556 (
// Equation(s):
// \mipsregister|register~1556_combout  = (\comb~2_combout  & ((\mipsregister|register~218_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~154_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~218_regout ),
	.datac(\mipsregister|register~154_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1556_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1556 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N15
cycloneii_lcell_ff \mipsregister|register~250 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~250_regout ));

// Location: LCCOMB_X44_Y27_N14
cycloneii_lcell_comb \mipsregister|register~1557 (
// Equation(s):
// \mipsregister|register~1557_combout  = (\comb~3_combout  & ((\mipsregister|register~1556_combout  & ((\mipsregister|register~250_regout ))) # (!\mipsregister|register~1556_combout  & (!\mipsregister|register~186_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1556_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~186_regout ),
	.datac(\mipsregister|register~250_regout ),
	.datad(\mipsregister|register~1556_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1557_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1557 .lut_mask = 16'hF522;
defparam \mipsregister|register~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N11
cycloneii_lcell_ff \mipsregister|register~90 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~90feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~90_regout ));

// Location: LCFF_X40_Y28_N21
cycloneii_lcell_ff \mipsregister|register~442 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~442_regout ));

// Location: LCFF_X40_Y28_N3
cycloneii_lcell_ff \mipsregister|register~474 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~474_regout ));

// Location: LCFF_X41_Y28_N1
cycloneii_lcell_ff \mipsregister|register~410 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1854_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~410_regout ));

// Location: LCCOMB_X40_Y28_N2
cycloneii_lcell_comb \mipsregister|register~1561 (
// Equation(s):
// \mipsregister|register~1561_combout  = (\comb~2_combout  & (((\mipsregister|register~474_regout ) # (\comb~3_combout )))) # (!\comb~2_combout  & (!\mipsregister|register~410_regout  & ((!\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~410_regout ),
	.datac(\mipsregister|register~474_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1561_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1561 .lut_mask = 16'hAAB1;
defparam \mipsregister|register~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N25
cycloneii_lcell_ff \mipsregister|register~506 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~506feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~506_regout ));

// Location: LCCOMB_X40_Y28_N20
cycloneii_lcell_comb \mipsregister|register~1562 (
// Equation(s):
// \mipsregister|register~1562_combout  = (\comb~3_combout  & ((\mipsregister|register~1561_combout  & (\mipsregister|register~506_regout )) # (!\mipsregister|register~1561_combout  & ((\mipsregister|register~442_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1561_combout ))))

	.dataa(\mipsregister|register~506_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~442_regout ),
	.datad(\mipsregister|register~1561_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1562_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1562 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N15
cycloneii_lcell_ff \mipsregister|register~955 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~955feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~955_regout ));

// Location: LCFF_X43_Y24_N9
cycloneii_lcell_ff \mipsregister|register~731 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~731_regout ));

// Location: LCFF_X40_Y21_N1
cycloneii_lcell_ff \mipsregister|register~667 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~667_regout ));

// Location: LCFF_X48_Y27_N9
cycloneii_lcell_ff \mipsregister|register~219 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~219_regout ));

// Location: LCFF_X47_Y27_N9
cycloneii_lcell_ff \mipsregister|register~187 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~187feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~187_regout ));

// Location: LCFF_X48_Y27_N3
cycloneii_lcell_ff \mipsregister|register~155 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~155_regout ));

// Location: LCCOMB_X48_Y27_N2
cycloneii_lcell_comb \mipsregister|register~1574 (
// Equation(s):
// \mipsregister|register~1574_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~187_regout )) # (!\comb~3_combout  & ((\mipsregister|register~155_regout )))))

	.dataa(\mipsregister|register~187_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~155_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1574_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1574 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N31
cycloneii_lcell_ff \mipsregister|register~251 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~251feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~251_regout ));

// Location: LCCOMB_X48_Y27_N8
cycloneii_lcell_comb \mipsregister|register~1575 (
// Equation(s):
// \mipsregister|register~1575_combout  = (\comb~2_combout  & ((\mipsregister|register~1574_combout  & (\mipsregister|register~251_regout )) # (!\mipsregister|register~1574_combout  & ((\mipsregister|register~219_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1574_combout ))))

	.dataa(\mipsregister|register~251_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~219_regout ),
	.datad(\mipsregister|register~1574_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1575_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1575 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N1
cycloneii_lcell_ff \mipsregister|register~315 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~315_regout ));

// Location: LCFF_X45_Y21_N31
cycloneii_lcell_ff \mipsregister|register~347 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~347_regout ));

// Location: LCFF_X45_Y21_N21
cycloneii_lcell_ff \mipsregister|register~283 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~283_regout ));

// Location: LCCOMB_X45_Y21_N20
cycloneii_lcell_comb \mipsregister|register~1576 (
// Equation(s):
// \mipsregister|register~1576_combout  = (\comb~2_combout  & ((\mipsregister|register~347_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~283_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~347_regout ),
	.datac(\mipsregister|register~283_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1576_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1576 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N23
cycloneii_lcell_ff \mipsregister|register~379 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1857_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~379_regout ));

// Location: LCCOMB_X44_Y21_N0
cycloneii_lcell_comb \mipsregister|register~1577 (
// Equation(s):
// \mipsregister|register~1577_combout  = (\comb~3_combout  & ((\mipsregister|register~1576_combout  & (!\mipsregister|register~379_regout )) # (!\mipsregister|register~1576_combout  & ((\mipsregister|register~315_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1576_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~379_regout ),
	.datac(\mipsregister|register~315_regout ),
	.datad(\mipsregister|register~1576_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1577_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1577 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N13
cycloneii_lcell_ff \mipsregister|register~59 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~59_regout ));

// Location: LCFF_X44_Y29_N11
cycloneii_lcell_ff \mipsregister|register~91 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~91_regout ));

// Location: LCFF_X44_Y29_N25
cycloneii_lcell_ff \mipsregister|register~27 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~27_regout ));

// Location: LCCOMB_X44_Y29_N24
cycloneii_lcell_comb \mipsregister|register~1578 (
// Equation(s):
// \mipsregister|register~1578_combout  = (\comb~2_combout  & ((\mipsregister|register~91_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~27_regout  & !\comb~3_combout ))))

	.dataa(\mipsregister|register~91_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~27_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1578_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1578 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N11
cycloneii_lcell_ff \mipsregister|register~123 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~123_regout ));

// Location: LCCOMB_X45_Y29_N10
cycloneii_lcell_comb \mipsregister|register~1579 (
// Equation(s):
// \mipsregister|register~1579_combout  = (\comb~3_combout  & ((\mipsregister|register~1578_combout  & ((\mipsregister|register~123_regout ))) # (!\mipsregister|register~1578_combout  & (\mipsregister|register~59_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1578_combout ))))

	.dataa(\mipsregister|register~59_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~123_regout ),
	.datad(\mipsregister|register~1578_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1579_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1579 .lut_mask = 16'hF388;
defparam \mipsregister|register~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneii_lcell_comb \mipsregister|register~1580 (
// Equation(s):
// \mipsregister|register~1580_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~1577_combout ))) # (!\comb~1_combout  & (\mipsregister|register~1579_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1579_combout ),
	.datac(\comb~1_combout ),
	.datad(\mipsregister|register~1577_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1580_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1580 .lut_mask = 16'hF4A4;
defparam \mipsregister|register~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N9
cycloneii_lcell_ff \mipsregister|register~475 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~475_regout ));

// Location: LCFF_X40_Y29_N5
cycloneii_lcell_ff \mipsregister|register~443 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~443_regout ));

// Location: LCFF_X40_Y29_N3
cycloneii_lcell_ff \mipsregister|register~411 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~411_regout ));

// Location: LCCOMB_X40_Y29_N2
cycloneii_lcell_comb \mipsregister|register~1581 (
// Equation(s):
// \mipsregister|register~1581_combout  = (\comb~3_combout  & ((\mipsregister|register~443_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~411_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~443_regout ),
	.datac(\mipsregister|register~411_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1581_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1581 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N15
cycloneii_lcell_ff \mipsregister|register~507 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~507feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~507_regout ));

// Location: LCCOMB_X39_Y29_N8
cycloneii_lcell_comb \mipsregister|register~1582 (
// Equation(s):
// \mipsregister|register~1582_combout  = (\comb~2_combout  & ((\mipsregister|register~1581_combout  & (\mipsregister|register~507_regout )) # (!\mipsregister|register~1581_combout  & ((\mipsregister|register~475_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1581_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~507_regout ),
	.datac(\mipsregister|register~475_regout ),
	.datad(\mipsregister|register~1581_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1582_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1582 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneii_lcell_comb \mipsregister|register~1583 (
// Equation(s):
// \mipsregister|register~1583_combout  = (\comb~0_combout  & ((\mipsregister|register~1580_combout  & (\mipsregister|register~1582_combout )) # (!\mipsregister|register~1580_combout  & ((\mipsregister|register~1575_combout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1580_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1582_combout ),
	.datac(\mipsregister|register~1580_combout ),
	.datad(\mipsregister|register~1575_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1583_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1583 .lut_mask = 16'hDAD0;
defparam \mipsregister|register~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N21
cycloneii_lcell_ff \mipsregister|register~732 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~732_regout ));

// Location: LCFF_X42_Y24_N31
cycloneii_lcell_ff \mipsregister|register~860 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~860feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~860_regout ));

// Location: LCFF_X41_Y24_N3
cycloneii_lcell_ff \mipsregister|register~604 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~604_regout ));

// Location: LCCOMB_X41_Y24_N2
cycloneii_lcell_comb \mipsregister|register~1584 (
// Equation(s):
// \mipsregister|register~1584_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~860_regout )))) # (!\comb~1_combout  & (!\comb~0_combout  & (\mipsregister|register~604_regout )))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~604_regout ),
	.datad(\mipsregister|register~860_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1584_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1584 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N13
cycloneii_lcell_ff \mipsregister|register~988 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1858_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~988_regout ));

// Location: LCCOMB_X41_Y24_N20
cycloneii_lcell_comb \mipsregister|register~1585 (
// Equation(s):
// \mipsregister|register~1585_combout  = (\comb~0_combout  & ((\mipsregister|register~1584_combout  & (!\mipsregister|register~988_regout )) # (!\mipsregister|register~1584_combout  & ((\mipsregister|register~732_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1584_combout ))))

	.dataa(\mipsregister|register~988_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~732_regout ),
	.datad(\mipsregister|register~1584_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1585_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1585 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N7
cycloneii_lcell_ff \mipsregister|register~828 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~828_regout ));

// Location: LCFF_X42_Y21_N25
cycloneii_lcell_ff \mipsregister|register~668 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~668_regout ));

// Location: LCFF_X41_Y21_N17
cycloneii_lcell_ff \mipsregister|register~796 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~796_regout ));

// Location: LCFF_X47_Y22_N31
cycloneii_lcell_ff \mipsregister|register~764 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~764feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~764_regout ));

// Location: LCFF_X48_Y22_N11
cycloneii_lcell_ff \mipsregister|register~636 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~636_regout ));

// Location: LCCOMB_X48_Y22_N10
cycloneii_lcell_comb \mipsregister|register~1591 (
// Equation(s):
// \mipsregister|register~1591_combout  = (\comb~0_combout  & ((\mipsregister|register~764_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~636_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~764_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~636_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1591_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1591 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N19
cycloneii_lcell_ff \mipsregister|register~380 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1862_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~380_regout ));

// Location: LCFF_X45_Y28_N23
cycloneii_lcell_ff \mipsregister|register~188 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1863_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~188_regout ));

// Location: LCFF_X45_Y27_N9
cycloneii_lcell_ff \mipsregister|register~220 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~220_regout ));

// Location: LCFF_X45_Y27_N3
cycloneii_lcell_ff \mipsregister|register~156 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~156_regout ));

// Location: LCCOMB_X45_Y27_N2
cycloneii_lcell_comb \mipsregister|register~1596 (
// Equation(s):
// \mipsregister|register~1596_combout  = (\comb~2_combout  & ((\mipsregister|register~220_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~156_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~220_regout ),
	.datac(\mipsregister|register~156_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1596_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1596 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N13
cycloneii_lcell_ff \mipsregister|register~252 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~252_regout ));

// Location: LCCOMB_X45_Y28_N12
cycloneii_lcell_comb \mipsregister|register~1597 (
// Equation(s):
// \mipsregister|register~1597_combout  = (\comb~3_combout  & ((\mipsregister|register~1596_combout  & ((\mipsregister|register~252_regout ))) # (!\mipsregister|register~1596_combout  & (!\mipsregister|register~188_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1596_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~188_regout ),
	.datac(\mipsregister|register~252_regout ),
	.datad(\mipsregister|register~1596_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1597_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1597 .lut_mask = 16'hF522;
defparam \mipsregister|register~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N9
cycloneii_lcell_ff \mipsregister|register~444 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~444_regout ));

// Location: LCFF_X42_Y28_N27
cycloneii_lcell_ff \mipsregister|register~476 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~476feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~476_regout ));

// Location: LCFF_X41_Y28_N27
cycloneii_lcell_ff \mipsregister|register~412 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~412_regout ));

// Location: LCCOMB_X41_Y28_N26
cycloneii_lcell_comb \mipsregister|register~1601 (
// Equation(s):
// \mipsregister|register~1601_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~476_regout )) # (!\comb~2_combout  & ((\mipsregister|register~412_regout )))))

	.dataa(\mipsregister|register~476_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~412_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1601_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1601 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N25
cycloneii_lcell_ff \mipsregister|register~508 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~508feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~508_regout ));

// Location: LCCOMB_X42_Y28_N8
cycloneii_lcell_comb \mipsregister|register~1602 (
// Equation(s):
// \mipsregister|register~1602_combout  = (\comb~3_combout  & ((\mipsregister|register~1601_combout  & (\mipsregister|register~508_regout )) # (!\mipsregister|register~1601_combout  & ((\mipsregister|register~444_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1601_combout ))))

	.dataa(\mipsregister|register~508_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~444_regout ),
	.datad(\mipsregister|register~1601_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1602_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1602 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N17
cycloneii_lcell_ff \mipsregister|register~701 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~701feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~701_regout ));

// Location: LCFF_X39_Y23_N7
cycloneii_lcell_ff \mipsregister|register~829 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~829feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~829_regout ));

// Location: LCFF_X38_Y22_N23
cycloneii_lcell_ff \mipsregister|register~573 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~573_regout ));

// Location: LCCOMB_X38_Y22_N22
cycloneii_lcell_comb \mipsregister|register~1604 (
// Equation(s):
// \mipsregister|register~1604_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~829_regout )) # (!\comb~1_combout  & ((\mipsregister|register~573_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~829_regout ),
	.datac(\mipsregister|register~573_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1604_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1604 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N11
cycloneii_lcell_ff \mipsregister|register~957 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~957_regout ));

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \mipsregister|register~1605 (
// Equation(s):
// \mipsregister|register~1605_combout  = (\comb~0_combout  & ((\mipsregister|register~1604_combout  & ((\mipsregister|register~957_regout ))) # (!\mipsregister|register~1604_combout  & (\mipsregister|register~701_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1604_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~701_regout ),
	.datac(\mipsregister|register~957_regout ),
	.datad(\mipsregister|register~1604_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1605_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1605 .lut_mask = 16'hF588;
defparam \mipsregister|register~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N5
cycloneii_lcell_ff \mipsregister|register~733 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~733_regout ));

// Location: LCFF_X41_Y24_N31
cycloneii_lcell_ff \mipsregister|register~605 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~605_regout ));

// Location: LCCOMB_X41_Y24_N30
cycloneii_lcell_comb \mipsregister|register~1606 (
// Equation(s):
// \mipsregister|register~1606_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~733_regout )) # (!\comb~0_combout  & ((\mipsregister|register~605_regout )))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~733_regout ),
	.datac(\mipsregister|register~605_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1606_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1606 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N11
cycloneii_lcell_ff \mipsregister|register~1021 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1866_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1021_regout ));

// Location: LCFF_X41_Y27_N13
cycloneii_lcell_ff \mipsregister|register~221 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~221_regout ));

// Location: LCFF_X45_Y21_N13
cycloneii_lcell_ff \mipsregister|register~349 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1867_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~349_regout ));

// Location: LCFF_X44_Y26_N13
cycloneii_lcell_ff \mipsregister|register~61 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~61_regout ));

// Location: LCFF_X44_Y29_N15
cycloneii_lcell_ff \mipsregister|register~93 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~93_regout ));

// Location: LCFF_X45_Y26_N19
cycloneii_lcell_ff \mipsregister|register~29 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~29_regout ));

// Location: LCCOMB_X45_Y26_N18
cycloneii_lcell_comb \mipsregister|register~1618 (
// Equation(s):
// \mipsregister|register~1618_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~93_regout )) # (!\comb~2_combout  & ((\mipsregister|register~29_regout )))))

	.dataa(\mipsregister|register~93_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~29_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1618_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1618 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N19
cycloneii_lcell_ff \mipsregister|register~125 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~125_regout ));

// Location: LCCOMB_X44_Y26_N18
cycloneii_lcell_comb \mipsregister|register~1619 (
// Equation(s):
// \mipsregister|register~1619_combout  = (\comb~3_combout  & ((\mipsregister|register~1618_combout  & ((\mipsregister|register~125_regout ))) # (!\mipsregister|register~1618_combout  & (\mipsregister|register~61_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1618_combout ))))

	.dataa(\mipsregister|register~61_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~125_regout ),
	.datad(\mipsregister|register~1618_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1619_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1619 .lut_mask = 16'hF388;
defparam \mipsregister|register~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N13
cycloneii_lcell_ff \mipsregister|register~702 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~702_regout ));

// Location: LCFF_X42_Y21_N1
cycloneii_lcell_ff \mipsregister|register~670 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~670_regout ));

// Location: LCFF_X41_Y21_N13
cycloneii_lcell_ff \mipsregister|register~798 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~798_regout ));

// Location: LCFF_X41_Y21_N15
cycloneii_lcell_ff \mipsregister|register~542 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~542_regout ));

// Location: LCCOMB_X41_Y21_N14
cycloneii_lcell_comb \mipsregister|register~1628 (
// Equation(s):
// \mipsregister|register~1628_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~798_regout )))) # (!\comb~1_combout  & (!\comb~0_combout  & (\mipsregister|register~542_regout )))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~542_regout ),
	.datad(\mipsregister|register~798_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1628_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1628 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N11
cycloneii_lcell_ff \mipsregister|register~926 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~926_regout ));

// Location: LCCOMB_X42_Y21_N10
cycloneii_lcell_comb \mipsregister|register~1629 (
// Equation(s):
// \mipsregister|register~1629_combout  = (\comb~0_combout  & ((\mipsregister|register~1628_combout  & ((\mipsregister|register~926_regout ))) # (!\mipsregister|register~1628_combout  & (\mipsregister|register~670_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1628_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~670_regout ),
	.datac(\mipsregister|register~926_regout ),
	.datad(\mipsregister|register~1628_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1629_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1629 .lut_mask = 16'hF588;
defparam \mipsregister|register~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N15
cycloneii_lcell_ff \mipsregister|register~1022 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1871_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1022_regout ));

// Location: LCFF_X45_Y24_N7
cycloneii_lcell_ff \mipsregister|register~350 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~350_regout ));

// Location: LCFF_X47_Y24_N25
cycloneii_lcell_ff \mipsregister|register~318 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1872_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~318_regout ));

// Location: LCFF_X45_Y24_N1
cycloneii_lcell_ff \mipsregister|register~286 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~286_regout ));

// Location: LCCOMB_X45_Y24_N0
cycloneii_lcell_comb \mipsregister|register~1634 (
// Equation(s):
// \mipsregister|register~1634_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((!\mipsregister|register~318_regout ))) # (!\comb~3_combout  & (\mipsregister|register~286_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~286_regout ),
	.datad(\mipsregister|register~318_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1634_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1634 .lut_mask = 16'h98DC;
defparam \mipsregister|register~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N7
cycloneii_lcell_ff \mipsregister|register~382 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1873_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~382_regout ));

// Location: LCCOMB_X45_Y24_N6
cycloneii_lcell_comb \mipsregister|register~1635 (
// Equation(s):
// \mipsregister|register~1635_combout  = (\comb~2_combout  & ((\mipsregister|register~1634_combout  & (!\mipsregister|register~382_regout )) # (!\mipsregister|register~1634_combout  & ((\mipsregister|register~350_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1634_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~382_regout ),
	.datac(\mipsregister|register~350_regout ),
	.datad(\mipsregister|register~1634_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1635_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1635 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N25
cycloneii_lcell_ff \mipsregister|register~62 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~62feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~62_regout ));

// Location: LCFF_X44_Y30_N21
cycloneii_lcell_ff \mipsregister|register~126 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~126feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~126_regout ));

// Location: LCFF_X39_Y29_N25
cycloneii_lcell_ff \mipsregister|register~478 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~478_regout ));

// Location: LCFF_X40_Y29_N15
cycloneii_lcell_ff \mipsregister|register~414 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1875_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~414_regout ));

// Location: LCCOMB_X39_Y29_N24
cycloneii_lcell_comb \mipsregister|register~1641 (
// Equation(s):
// \mipsregister|register~1641_combout  = (\comb~2_combout  & (((\mipsregister|register~478_regout ) # (\comb~3_combout )))) # (!\comb~2_combout  & (!\mipsregister|register~414_regout  & ((!\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~414_regout ),
	.datac(\mipsregister|register~478_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1641_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1641 .lut_mask = 16'hAAB1;
defparam \mipsregister|register~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N21
cycloneii_lcell_ff \mipsregister|register~703 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~703_regout ));

// Location: LCFF_X38_Y24_N9
cycloneii_lcell_ff \mipsregister|register~831 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~831feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~831_regout ));

// Location: LCFF_X38_Y22_N11
cycloneii_lcell_ff \mipsregister|register~575 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~575_regout ));

// Location: LCCOMB_X38_Y22_N10
cycloneii_lcell_comb \mipsregister|register~1644 (
// Equation(s):
// \mipsregister|register~1644_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~831_regout ))) # (!\comb~1_combout  & (\mipsregister|register~575_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~575_regout ),
	.datad(\mipsregister|register~831_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1644_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1644 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N3
cycloneii_lcell_ff \mipsregister|register~959 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~959feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~959_regout ));

// Location: LCCOMB_X38_Y22_N20
cycloneii_lcell_comb \mipsregister|register~1645 (
// Equation(s):
// \mipsregister|register~1645_combout  = (\comb~0_combout  & ((\mipsregister|register~1644_combout  & (\mipsregister|register~959_regout )) # (!\mipsregister|register~1644_combout  & ((\mipsregister|register~703_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1644_combout ))))

	.dataa(\mipsregister|register~959_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~703_regout ),
	.datad(\mipsregister|register~1644_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1645_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1645 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N17
cycloneii_lcell_ff \mipsregister|register~863 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~863_regout ));

// Location: LCFF_X39_Y26_N23
cycloneii_lcell_ff \mipsregister|register~735 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~735_regout ));

// Location: LCFF_X39_Y26_N17
cycloneii_lcell_ff \mipsregister|register~607 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~607_regout ));

// Location: LCCOMB_X39_Y26_N16
cycloneii_lcell_comb \mipsregister|register~1646 (
// Equation(s):
// \mipsregister|register~1646_combout  = (\comb~0_combout  & ((\mipsregister|register~735_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~607_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~735_regout ),
	.datac(\mipsregister|register~607_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1646_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1646 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N23
cycloneii_lcell_ff \mipsregister|register~991 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1876_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~991_regout ));

// Location: LCCOMB_X40_Y26_N16
cycloneii_lcell_comb \mipsregister|register~1647 (
// Equation(s):
// \mipsregister|register~1647_combout  = (\comb~1_combout  & ((\mipsregister|register~1646_combout  & (!\mipsregister|register~991_regout )) # (!\mipsregister|register~1646_combout  & ((\mipsregister|register~863_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1646_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~991_regout ),
	.datac(\mipsregister|register~863_regout ),
	.datad(\mipsregister|register~1646_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1647_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1647 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N5
cycloneii_lcell_ff \mipsregister|register~799 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~799_regout ));

// Location: LCFF_X40_Y21_N9
cycloneii_lcell_ff \mipsregister|register~671 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~671_regout ));

// Location: LCFF_X41_Y21_N3
cycloneii_lcell_ff \mipsregister|register~543 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~543_regout ));

// Location: LCCOMB_X41_Y21_N2
cycloneii_lcell_comb \mipsregister|register~1648 (
// Equation(s):
// \mipsregister|register~1648_combout  = (\comb~0_combout  & ((\mipsregister|register~671_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~543_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~671_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~543_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1648_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1648 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N31
cycloneii_lcell_ff \mipsregister|register~927 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~927_regout ));

// Location: LCCOMB_X41_Y21_N4
cycloneii_lcell_comb \mipsregister|register~1649 (
// Equation(s):
// \mipsregister|register~1649_combout  = (\mipsregister|register~1648_combout  & ((\mipsregister|register~927_regout ) # ((!\comb~1_combout )))) # (!\mipsregister|register~1648_combout  & (((\mipsregister|register~799_regout  & \comb~1_combout ))))

	.dataa(\mipsregister|register~927_regout ),
	.datab(\mipsregister|register~1648_combout ),
	.datac(\mipsregister|register~799_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1649_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1649 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneii_lcell_comb \mipsregister|register~1650 (
// Equation(s):
// \mipsregister|register~1650_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~1647_combout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~1649_combout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1649_combout ),
	.datad(\mipsregister|register~1647_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1650_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1650 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N9
cycloneii_lcell_ff \mipsregister|register~767 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~767_regout ));

// Location: LCFF_X48_Y22_N1
cycloneii_lcell_ff \mipsregister|register~895 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~895_regout ));

// Location: LCFF_X48_Y22_N27
cycloneii_lcell_ff \mipsregister|register~639 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~639_regout ));

// Location: LCCOMB_X48_Y22_N26
cycloneii_lcell_comb \mipsregister|register~1651 (
// Equation(s):
// \mipsregister|register~1651_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~895_regout )))) # (!\comb~1_combout  & (!\comb~0_combout  & (\mipsregister|register~639_regout )))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~639_regout ),
	.datad(\mipsregister|register~895_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1651_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1651 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N19
cycloneii_lcell_ff \mipsregister|register~1023 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1023_regout ));

// Location: LCCOMB_X47_Y22_N8
cycloneii_lcell_comb \mipsregister|register~1652 (
// Equation(s):
// \mipsregister|register~1652_combout  = (\mipsregister|register~1651_combout  & ((\mipsregister|register~1023_regout ) # ((!\comb~0_combout )))) # (!\mipsregister|register~1651_combout  & (((\mipsregister|register~767_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~1651_combout ),
	.datab(\mipsregister|register~1023_regout ),
	.datac(\mipsregister|register~767_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1652_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1652 .lut_mask = 16'hD8AA;
defparam \mipsregister|register~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneii_lcell_comb \mipsregister|register~1653 (
// Equation(s):
// \mipsregister|register~1653_combout  = (\mipsregister|register~1650_combout  & (((\mipsregister|register~1652_combout ) # (!\comb~3_combout )))) # (!\mipsregister|register~1650_combout  & (\mipsregister|register~1645_combout  & (\comb~3_combout )))

	.dataa(\mipsregister|register~1645_combout ),
	.datab(\mipsregister|register~1650_combout ),
	.datac(\comb~3_combout ),
	.datad(\mipsregister|register~1652_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1653_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1653 .lut_mask = 16'hEC2C;
defparam \mipsregister|register~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N9
cycloneii_lcell_ff \mipsregister|register~223 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~223_regout ));

// Location: LCFF_X45_Y24_N29
cycloneii_lcell_ff \mipsregister|register~351 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~351_regout ));

// Location: LCFF_X45_Y24_N11
cycloneii_lcell_ff \mipsregister|register~287 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~287_regout ));

// Location: LCCOMB_X45_Y24_N10
cycloneii_lcell_comb \mipsregister|register~1656 (
// Equation(s):
// \mipsregister|register~1656_combout  = (\comb~2_combout  & ((\mipsregister|register~351_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~287_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~351_regout ),
	.datac(\mipsregister|register~287_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1656_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1656 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \controller|WideOr51~1 (
// Equation(s):
// \controller|WideOr51~1_combout  = (\Seg1|Op [2] & ((\Seg1|Op [1] & (\Seg1|Op [0])) # (!\Seg1|Op [1] & ((\Seg1|Op [3])))))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|WideOr51~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr51~1 .lut_mask = 16'h8A80;
defparam \controller|WideOr51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \controller|WideOr10~0 (
// Equation(s):
// \controller|WideOr10~0_combout  = (\Seg1|Func [1] & ((\Seg1|Func [0] & ((!\Seg1|Func [2]))) # (!\Seg1|Func [0] & (!\Seg1|Func [3]))))

	.dataa(\Seg1|Func [0]),
	.datab(\Seg1|Func [1]),
	.datac(\Seg1|Func [3]),
	.datad(\Seg1|Func [2]),
	.cin(gnd),
	.combout(\controller|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr10~0 .lut_mask = 16'h048C;
defparam \controller|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \controller|Selector42~3 (
// Equation(s):
// \controller|Selector42~3_combout  = (!\Seg1|Func [4] & (\Seg1|Func [5] & (!\Seg1|Op [0] & \controller|WideOr10~0_combout )))

	.dataa(\Seg1|Func [4]),
	.datab(\Seg1|Func [5]),
	.datac(\Seg1|Op [0]),
	.datad(\controller|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector42~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector42~3 .lut_mask = 16'h0400;
defparam \controller|Selector42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \controller|Selector42~4 (
// Equation(s):
// \controller|Selector42~4_combout  = (\Seg1|Op [2]) # ((!\Seg1|Op [1] & ((\controller|Selector17~7_combout ) # (\controller|Selector42~3_combout ))))

	.dataa(\Seg1|Op [2]),
	.datab(\controller|Selector17~7_combout ),
	.datac(\Seg1|Op [1]),
	.datad(\controller|Selector42~3_combout ),
	.cin(gnd),
	.combout(\controller|Selector42~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector42~4 .lut_mask = 16'hAFAE;
defparam \controller|Selector42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneii_lcell_comb \seg3|Rd_Write_Byte_en_out~2 (
// Equation(s):
// \seg3|Rd_Write_Byte_en_out~2_combout  = (!\condition_check|BranchValid~combout  & \seg2|Rd_Write_Byte_en_out [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Rd_Write_Byte_en_out [2]),
	.cin(gnd),
	.combout(\seg3|Rd_Write_Byte_en_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Rd_Write_Byte_en_out~2 .lut_mask = 16'h0F00;
defparam \seg3|Rd_Write_Byte_en_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneii_lcell_comb \memshift|mux8_1_13|out[1]~1 (
// Equation(s):
// \memshift|mux8_1_13|out[1]~1_combout  = (\memshift|mux8_1_13|out[4]~0_combout  & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1  & ((!\seg3|WBData_out [0])))) # (!\memshift|mux8_1_13|out[4]~0_combout  & 
// (((\condition_check|sl1|out~42_combout ))))

	.dataa(\memshift|mux8_1_13|out[4]~0_combout ),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datac(\condition_check|sl1|out~42_combout ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[1]~1 .lut_mask = 16'h50D8;
defparam \memshift|mux8_1_13|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N24
cycloneii_lcell_comb \memshift|mux8_1_11|out[2]~1 (
// Equation(s):
// \memshift|mux8_1_11|out[2]~1_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a18 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a26 )))

	.dataa(vcc),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a18 ),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a26 ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[2]~1 .lut_mask = 16'hCCF0;
defparam \memshift|mux8_1_11|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N0
cycloneii_lcell_comb \condition_check|sl1|out~44 (
// Equation(s):
// \condition_check|sl1|out~44_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a10 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a18 )))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a10 ),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a18 ),
	.datac(vcc),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~44_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~44 .lut_mask = 16'hAACC;
defparam \condition_check|sl1|out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneii_lcell_comb \seg2|RtRead_out~1 (
// Equation(s):
// \seg2|RtRead_out~1_combout  = (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & (\controller|Selector17~28_combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\controller|Selector17~28_combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|RtRead_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|RtRead_out~1 .lut_mask = 16'h0010;
defparam \seg2|RtRead_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneii_lcell_comb \controller|Shift_Op~0 (
// Equation(s):
// \controller|Shift_Op~0_combout  = (\Seg1|Func [1] & (!\Seg1|Func [3] & (\Seg1|Func [2] $ (!\Seg1|Func [0]))))

	.dataa(\Seg1|Func [1]),
	.datab(\Seg1|Func [2]),
	.datac(\Seg1|Func [3]),
	.datad(\Seg1|Func [0]),
	.cin(gnd),
	.combout(\controller|Shift_Op~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Shift_Op~0 .lut_mask = 16'h0802;
defparam \controller|Shift_Op~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N6
cycloneii_lcell_comb \memshift|mux8_1_13|out[3]~8 (
// Equation(s):
// \memshift|mux8_1_13|out[3]~8_combout  = (\memshift|mux8_1_13|out[4]~0_combout  & (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ))) # (!\memshift|mux8_1_13|out[4]~0_combout  & (((\condition_check|sl1|out~48_combout 
// ))))

	.dataa(\memshift|mux8_1_13|out[4]~0_combout ),
	.datab(\seg3|WBData_out [0]),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.datad(\condition_check|sl1|out~48_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[3]~8 .lut_mask = 16'h7520;
defparam \memshift|mux8_1_13|out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N16
cycloneii_lcell_comb \memshift|mux8_1_13|out[3]~9 (
// Equation(s):
// \memshift|mux8_1_13|out[3]~9_combout  = (\memshift|mux8_1_13|out[3]~8_combout  & (((\memshift|mux4_1_10|out[3]~3_combout  & \seg4|MemData_out[0]~0_combout )) # (!\memshift|mux8_1_13|out[1]~2_combout ))) # (!\memshift|mux8_1_13|out[3]~8_combout  & 
// (\memshift|mux4_1_10|out[3]~3_combout  & ((\seg4|MemData_out[0]~0_combout ))))

	.dataa(\memshift|mux8_1_13|out[3]~8_combout ),
	.datab(\memshift|mux4_1_10|out[3]~3_combout ),
	.datac(\memshift|mux8_1_13|out[1]~2_combout ),
	.datad(\seg4|MemData_out[0]~0_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[3]~9 .lut_mask = 16'hCE0A;
defparam \memshift|mux8_1_13|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneii_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (\seg2|MemDataSrc_out [0] & (((\mux4_two|Data[6]~11_combout  & !\seg2|MemDataSrc_out [1])))) # (!\seg2|MemDataSrc_out [0] & (\Add2~12_combout  & ((\seg2|MemDataSrc_out [1]))))

	.dataa(\Add2~12_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\mux4_two|Data[6]~11_combout ),
	.datad(\seg2|MemDataSrc_out [1]),
	.cin(gnd),
	.combout(\Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h22C0;
defparam \Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneii_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_combout  = (\seg2|MemDataSrc_out [0] & (\mux4_two|Data[7]~13_combout  & ((!\seg2|MemDataSrc_out [1])))) # (!\seg2|MemDataSrc_out [0] & (((\Add2~15_combout  & \seg2|MemDataSrc_out [1]))))

	.dataa(\mux4_two|Data[7]~13_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\Add2~15_combout ),
	.datad(\seg2|MemDataSrc_out [1]),
	.cin(gnd),
	.combout(\Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~17 .lut_mask = 16'h3088;
defparam \Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N16
cycloneii_lcell_comb \condition_check|sl1|out~57 (
// Equation(s):
// \condition_check|sl1|out~57_combout  = (\seg3|WBData_out [0] & \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout )

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(vcc),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~57_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~57 .lut_mask = 16'hCC00;
defparam \condition_check|sl1|out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N10
cycloneii_lcell_comb \memshift|mux8_1_12|out[0]~0 (
// Equation(s):
// \memshift|mux8_1_12|out[0]~0_combout  = (\seg4|MemData_out[14]~1_combout  & ((\condition_check|sl1|out~46_combout ) # ((\regshift|mux8_1_1|out[4]~0_combout )))) # (!\seg4|MemData_out[14]~1_combout  & (((\condition_check|sl1|out~57_combout  & 
// !\regshift|mux8_1_1|out[4]~0_combout ))))

	.dataa(\condition_check|sl1|out~46_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\condition_check|sl1|out~57_combout ),
	.datad(\regshift|mux8_1_1|out[4]~0_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[0]~0 .lut_mask = 16'hCCB8;
defparam \memshift|mux8_1_12|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N24
cycloneii_lcell_comb \memshift|mux8_1_12|out[0]~1 (
// Equation(s):
// \memshift|mux8_1_12|out[0]~1_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & ((\memshift|mux8_1_12|out[0]~0_combout  & ((\condition_check|sl1|out~45_combout ))) # (!\memshift|mux8_1_12|out[0]~0_combout  & (\memshift|mux8_1_13|out~16_combout )))) # 
// (!\regshift|mux8_1_1|out[4]~0_combout  & (((\memshift|mux8_1_12|out[0]~0_combout ))))

	.dataa(\regshift|mux8_1_1|out[4]~0_combout ),
	.datab(\memshift|mux8_1_13|out~16_combout ),
	.datac(\memshift|mux8_1_12|out[0]~0_combout ),
	.datad(\condition_check|sl1|out~45_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[0]~1 .lut_mask = 16'hF858;
defparam \memshift|mux8_1_12|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N26
cycloneii_lcell_comb \memshift|mux8_1_12|out[2]~7 (
// Equation(s):
// \memshift|mux8_1_12|out[2]~7_combout  = (\seg4|MemData_out[14]~1_combout  & ((\condition_check|sl1|out~44_combout ) # ((\regshift|mux8_1_1|out[4]~0_combout )))) # (!\seg4|MemData_out[14]~1_combout  & (((!\regshift|mux8_1_1|out[4]~0_combout  & 
// \condition_check|sl1|out~59_combout ))))

	.dataa(\seg4|MemData_out[14]~1_combout ),
	.datab(\condition_check|sl1|out~44_combout ),
	.datac(\regshift|mux8_1_1|out[4]~0_combout ),
	.datad(\condition_check|sl1|out~59_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[2]~7 .lut_mask = 16'hADA8;
defparam \memshift|mux8_1_12|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N20
cycloneii_lcell_comb \memshift|mux8_1_12|out[2]~8 (
// Equation(s):
// \memshift|mux8_1_12|out[2]~8_combout  = (\memshift|mux8_1_12|out[2]~7_combout  & ((\condition_check|sl1|out~43_combout ) # ((!\regshift|mux8_1_1|out[4]~0_combout )))) # (!\memshift|mux8_1_12|out[2]~7_combout  & (((\regshift|mux8_1_1|out[4]~0_combout  & 
// \memshift|mux8_1_13|out~16_combout ))))

	.dataa(\memshift|mux8_1_12|out[2]~7_combout ),
	.datab(\condition_check|sl1|out~43_combout ),
	.datac(\regshift|mux8_1_1|out[4]~0_combout ),
	.datad(\memshift|mux8_1_13|out~16_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[2]~8 .lut_mask = 16'hDA8A;
defparam \memshift|mux8_1_12|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N10
cycloneii_lcell_comb \memshift|mux8_1_12|out[2]~9 (
// Equation(s):
// \memshift|mux8_1_12|out[2]~9_combout  = (\memshift|mux8_1_12|out[2]~8_combout  & (((!\seg4|MemData_out[14]~2_combout  & \memshift|mux4_1_10|out[2]~1_combout )) # (!\memshift|mux8_1_12|out[1]~2_combout ))) # (!\memshift|mux8_1_12|out[2]~8_combout  & 
// (!\seg4|MemData_out[14]~2_combout  & ((\memshift|mux4_1_10|out[2]~1_combout ))))

	.dataa(\memshift|mux8_1_12|out[2]~8_combout ),
	.datab(\seg4|MemData_out[14]~2_combout ),
	.datac(\memshift|mux8_1_12|out[1]~2_combout ),
	.datad(\memshift|mux4_1_10|out[2]~1_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[2]~9 .lut_mask = 16'h3B0A;
defparam \memshift|mux8_1_12|out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N20
cycloneii_lcell_comb \condition_check|sl1|out~60 (
// Equation(s):
// \condition_check|sl1|out~60_combout  = (\seg3|WBData_out [0] & \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a27 )

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a27 ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~60_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~60 .lut_mask = 16'hAA00;
defparam \condition_check|sl1|out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneii_lcell_comb \condition_check|sl1|out~62 (
// Equation(s):
// \condition_check|sl1|out~62_combout  = (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a29  & \seg3|WBData_out [0])

	.dataa(vcc),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a29 ),
	.datac(vcc),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~62_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~62 .lut_mask = 16'hCC00;
defparam \condition_check|sl1|out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cycloneii_lcell_comb \memshift|mux8_1_12|out[5]~16 (
// Equation(s):
// \memshift|mux8_1_12|out[5]~16_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & ((\memshift|mux8_1_13|out~16_combout ) # ((\seg4|MemData_out[14]~1_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & (((!\seg4|MemData_out[14]~1_combout  & 
// \condition_check|sl1|out~62_combout ))))

	.dataa(\regshift|mux8_1_1|out[4]~0_combout ),
	.datab(\memshift|mux8_1_13|out~16_combout ),
	.datac(\seg4|MemData_out[14]~1_combout ),
	.datad(\condition_check|sl1|out~62_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[5]~16 .lut_mask = 16'hADA8;
defparam \memshift|mux8_1_12|out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneii_lcell_comb \condition_check|sl1|out~63 (
// Equation(s):
// \condition_check|sl1|out~63_combout  = (\seg3|WBData_out [0] & \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a30 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a30 ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~63_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~63 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneii_lcell_comb \memshift|mux8_1_12|out[6]~19 (
// Equation(s):
// \memshift|mux8_1_12|out[6]~19_combout  = (\seg4|MemData_out[14]~1_combout  & (((\condition_check|sl1|out~54_combout ) # (\regshift|mux8_1_1|out[4]~0_combout )))) # (!\seg4|MemData_out[14]~1_combout  & (\condition_check|sl1|out~63_combout  & 
// ((!\regshift|mux8_1_1|out[4]~0_combout ))))

	.dataa(\condition_check|sl1|out~63_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\condition_check|sl1|out~54_combout ),
	.datad(\regshift|mux8_1_1|out[4]~0_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[6]~19 .lut_mask = 16'hCCE2;
defparam \memshift|mux8_1_12|out[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneii_lcell_comb \memshift|mux8_1_12|out[6]~20 (
// Equation(s):
// \memshift|mux8_1_12|out[6]~20_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & ((\memshift|mux8_1_12|out[6]~19_combout  & (\condition_check|sl1|out~53_combout )) # (!\memshift|mux8_1_12|out[6]~19_combout  & ((\memshift|mux8_1_13|out~16_combout ))))) # 
// (!\regshift|mux8_1_1|out[4]~0_combout  & (((\memshift|mux8_1_12|out[6]~19_combout ))))

	.dataa(\condition_check|sl1|out~53_combout ),
	.datab(\regshift|mux8_1_1|out[4]~0_combout ),
	.datac(\memshift|mux8_1_13|out~16_combout ),
	.datad(\memshift|mux8_1_12|out[6]~19_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[6]~20 .lut_mask = 16'hBBC0;
defparam \memshift|mux8_1_12|out[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
cycloneii_lcell_comb \memshift|mux8_1_12|out[7]~22 (
// Equation(s):
// \memshift|mux8_1_12|out[7]~22_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & ((\seg4|MemData_out[14]~1_combout ) # ((\memshift|mux8_1_13|out~16_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & (!\seg4|MemData_out[14]~1_combout  & 
// (\condition_check|sl1|out~64_combout )))

	.dataa(\regshift|mux8_1_1|out[4]~0_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\condition_check|sl1|out~64_combout ),
	.datad(\memshift|mux8_1_13|out~16_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[7]~22 .lut_mask = 16'hBA98;
defparam \memshift|mux8_1_12|out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneii_lcell_comb \memshift|mux8_1_12|out[7]~23 (
// Equation(s):
// \memshift|mux8_1_12|out[7]~23_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|mux8_1_12|out[7]~22_combout  & (\condition_check|sl1|out~55_combout )) # (!\memshift|mux8_1_12|out[7]~22_combout  & ((\condition_check|sl1|out~56_combout ))))) # 
// (!\seg4|MemData_out[14]~1_combout  & (\memshift|mux8_1_12|out[7]~22_combout ))

	.dataa(\seg4|MemData_out[14]~1_combout ),
	.datab(\memshift|mux8_1_12|out[7]~22_combout ),
	.datac(\condition_check|sl1|out~55_combout ),
	.datad(\condition_check|sl1|out~56_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[7]~23 .lut_mask = 16'hE6C4;
defparam \memshift|mux8_1_12|out[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cycloneii_lcell_comb \memshift|mux8_1_12|out[7]~24 (
// Equation(s):
// \memshift|mux8_1_12|out[7]~24_combout  = (\seg4|MemData_out[14]~2_combout  & (\memshift|mux8_1_12|out[7]~23_combout  & (!\memshift|mux8_1_12|out[1]~2_combout ))) # (!\seg4|MemData_out[14]~2_combout  & ((\memshift|mux4_1_10|out[7]~7_combout ) # 
// ((\memshift|mux8_1_12|out[7]~23_combout  & !\memshift|mux8_1_12|out[1]~2_combout ))))

	.dataa(\seg4|MemData_out[14]~2_combout ),
	.datab(\memshift|mux8_1_12|out[7]~23_combout ),
	.datac(\memshift|mux8_1_12|out[1]~2_combout ),
	.datad(\memshift|mux4_1_10|out[7]~7_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[7]~24 .lut_mask = 16'h5D0C;
defparam \memshift|mux8_1_12|out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N30
cycloneii_lcell_comb \memshift|mux8_1_11|out[2]~14 (
// Equation(s):
// \memshift|mux8_1_11|out[2]~14_combout  = (\seg3|WBData_out [1] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2  & (!\seg3|WBData_out [0]))) # (!\seg3|WBData_out [1] & (((\condition_check|sl1|out~44_combout ))))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg3|WBData_out [1]),
	.datad(\condition_check|sl1|out~44_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[2]~14 .lut_mask = 16'h2F20;
defparam \memshift|mux8_1_11|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N4
cycloneii_lcell_comb \memshift|mux8_1_11|out[2]~15 (
// Equation(s):
// \memshift|mux8_1_11|out[2]~15_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux8_1_11|out[2]~14_combout ))) # (!\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux8_1_11|out[2]~1_combout ))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\memshift|mux8_1_11|out[2]~1_combout ),
	.datad(\memshift|mux8_1_11|out[2]~14_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[2]~15 .lut_mask = 16'hC840;
defparam \memshift|mux8_1_11|out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N6
cycloneii_lcell_comb \memshift|mux8_1_11|out[2]~16 (
// Equation(s):
// \memshift|mux8_1_11|out[2]~16_combout  = (\memshift|mux8_1_11|out[2]~15_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\memshift|mux8_1_11|out[2]~15_combout ),
	.datac(vcc),
	.datad(\memshift|mux8_1_13|out~16_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[2]~16 .lut_mask = 16'hDDCC;
defparam \memshift|mux8_1_11|out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneii_lcell_comb \memshift|mux8_1_11|out[4]~20 (
// Equation(s):
// \memshift|mux8_1_11|out[4]~20_combout  = (\seg3|WBData_out [1] & (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout )))) # (!\seg3|WBData_out [1] & (((\condition_check|sl1|out~50_combout ))))

	.dataa(\seg3|WBData_out [0]),
	.datab(\condition_check|sl1|out~50_combout ),
	.datac(\seg3|WBData_out [1]),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[4]~20 .lut_mask = 16'h5C0C;
defparam \memshift|mux8_1_11|out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneii_lcell_comb \memshift|mux8_1_11|out[5]~23 (
// Equation(s):
// \memshift|mux8_1_11|out[5]~23_combout  = (\seg3|WBData_out [1] & (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 )))) # (!\seg3|WBData_out [1] & (((\condition_check|sl1|out~52_combout ))))

	.dataa(\seg3|WBData_out [0]),
	.datab(\condition_check|sl1|out~52_combout ),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[5]~23 .lut_mask = 16'h50CC;
defparam \memshift|mux8_1_11|out[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneii_lcell_comb \memshift|mux8_1_11|out[6]~26 (
// Equation(s):
// \memshift|mux8_1_11|out[6]~26_combout  = (\seg3|WBData_out [1] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6  & (!\seg3|WBData_out [0]))) # (!\seg3|WBData_out [1] & (((\condition_check|sl1|out~54_combout ))))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.datab(\seg3|WBData_out [0]),
	.datac(\condition_check|sl1|out~54_combout ),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[6]~26 .lut_mask = 16'h22F0;
defparam \memshift|mux8_1_11|out[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneii_lcell_comb \memshift|mux8_1_11|out[6]~27 (
// Equation(s):
// \memshift|mux8_1_11|out[6]~27_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux8_1_11|out[6]~26_combout ))) # (!\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux8_1_11|out[6]~6_combout ))))

	.dataa(\seg4|MemData_out[14]~1_combout ),
	.datab(\memshift|MEM_data_shift_ctr~0_combout ),
	.datac(\memshift|mux8_1_11|out[6]~6_combout ),
	.datad(\memshift|mux8_1_11|out[6]~26_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[6]~27 .lut_mask = 16'hA820;
defparam \memshift|mux8_1_11|out[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cycloneii_lcell_comb \seg2|Shamt_out~2 (
// Equation(s):
// \seg2|Shamt_out~2_combout  = (!\hazard|LoadUse~7_combout  & (!\seg2|Jump_out~regout  & (\Seg1|Shamt [3] & !\condition_check|BranchValid~combout )))

	.dataa(\hazard|LoadUse~7_combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|Shamt [3]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|Shamt_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Shamt_out~2 .lut_mask = 16'h0010;
defparam \seg2|Shamt_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N2
cycloneii_lcell_comb \memshift|mux8_1_10|out[3]~6 (
// Equation(s):
// \memshift|mux8_1_10|out[3]~6_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux4_1_10|out[3]~3_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\condition_check|sl1|out~60_combout )))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\memshift|mux4_1_10|out[3]~3_combout ),
	.datac(\condition_check|sl1|out~60_combout ),
	.datad(\seg4|MemData_out[14]~1_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[3]~6 .lut_mask = 16'hD800;
defparam \memshift|mux8_1_10|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N22
cycloneii_lcell_comb \memshift|mux8_1_10|out[3]~7 (
// Equation(s):
// \memshift|mux8_1_10|out[3]~7_combout  = (\memshift|mux8_1_10|out[3]~6_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(vcc),
	.datac(\memshift|mux8_1_13|out~16_combout ),
	.datad(\memshift|mux8_1_10|out[3]~6_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[3]~7 .lut_mask = 16'hFF50;
defparam \memshift|mux8_1_10|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
cycloneii_lcell_comb \memshift|mux8_1_10|out[5]~10 (
// Equation(s):
// \memshift|mux8_1_10|out[5]~10_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux4_1_10|out[5]~5_combout ))) # (!\memshift|MEM_data_shift_ctr~0_combout  & (\condition_check|sl1|out~62_combout ))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\condition_check|sl1|out~62_combout ),
	.datad(\memshift|mux4_1_10|out[5]~5_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[5]~10 .lut_mask = 16'hC840;
defparam \memshift|mux8_1_10|out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneii_lcell_comb \controller|Selector23~0 (
// Equation(s):
// \controller|Selector23~0_combout  = (\Seg1|Op [0] & ((\Seg1|Op [2]) # ((!\controller|WideOr14~0_combout  & !\Seg1|Rt [3]))))

	.dataa(\controller|WideOr14~0_combout ),
	.datab(\Seg1|Rt [3]),
	.datac(\Seg1|Op [2]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector23~0 .lut_mask = 16'hF100;
defparam \controller|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneii_lcell_comb \controller|Selector23~1 (
// Equation(s):
// \controller|Selector23~1_combout  = (\controller|Decoder2~2_combout  & (!\Seg1|Op [1] & \controller|Selector23~0_combout ))

	.dataa(vcc),
	.datab(\controller|Decoder2~2_combout ),
	.datac(\Seg1|Op [1]),
	.datad(\controller|Selector23~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector23~1 .lut_mask = 16'h0C00;
defparam \controller|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneii_lcell_comb \controller|Selector24~1 (
// Equation(s):
// \controller|Selector24~1_combout  = (\controller|Selector24~0_combout  & ((\controller|BranchSel~0_combout ) # ((\Seg1|Op [2] & !\Seg1|Op [0]))))

	.dataa(\Seg1|Op [2]),
	.datab(\controller|BranchSel~0_combout ),
	.datac(\controller|Selector24~0_combout ),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector24~1 .lut_mask = 16'hC0E0;
defparam \controller|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cycloneii_lcell_comb \controller|Selector25~0 (
// Equation(s):
// \controller|Selector25~0_combout  = (\controller|Decoder2~2_combout  & ((\Seg1|Op [2]) # ((!\Seg1|Op [1] & \controller|Selector17~7_combout ))))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [1]),
	.datac(\controller|Decoder2~2_combout ),
	.datad(\controller|Selector17~7_combout ),
	.cin(gnd),
	.combout(\controller|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector25~0 .lut_mask = 16'hB0A0;
defparam \controller|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneii_lcell_comb \seg2|PC_Add_out~11 (
// Equation(s):
// \seg2|PC_Add_out~11_combout  = (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [8] & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [8]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~11 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N30
cycloneii_lcell_comb \seg2|PC_Add_out~13 (
// Equation(s):
// \seg2|PC_Add_out~13_combout  = (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & (\Seg1|PC_Add_out [10] & !\seg2|Jump_out~regout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\Seg1|PC_Add_out [10]),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~13 .lut_mask = 16'h0010;
defparam \seg2|PC_Add_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneii_lcell_comb \seg2|PC_Add_out~20 (
// Equation(s):
// \seg2|PC_Add_out~20_combout  = (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [17] & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [17]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~20 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneii_lcell_comb \mipsregister|Mux22~0 (
// Equation(s):
// \mipsregister|Mux22~0_combout  = (\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~9_combout )) # (!\seg4|Rd_Write_Byte_en_out [0] & (((\Rd_in~17_combout  & \seg4|Rd_Write_Byte_en_out [2]))))

	.dataa(\Rd_in~9_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\Rd_in~17_combout ),
	.datad(\seg4|Rd_Write_Byte_en_out [2]),
	.cin(gnd),
	.combout(\mipsregister|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux22~0 .lut_mask = 16'hB888;
defparam \mipsregister|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneii_lcell_comb \mipsregister|Mux18~0 (
// Equation(s):
// \mipsregister|Mux18~0_combout  = (\seg4|Rd_Write_Byte_en_out [0] & (((\Rd_in~13_combout )))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~21_combout  & ((\seg4|Rd_Write_Byte_en_out [2]))))

	.dataa(\Rd_in~21_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\Rd_in~13_combout ),
	.datad(\seg4|Rd_Write_Byte_en_out [2]),
	.cin(gnd),
	.combout(\mipsregister|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux18~0 .lut_mask = 16'hE2C0;
defparam \mipsregister|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneii_lcell_comb \mipsregister|Mux17~0 (
// Equation(s):
// \mipsregister|Mux17~0_combout  = (\seg4|Rd_Write_Byte_en_out [0] & (((\Rd_in~14_combout )))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~22_combout  & (\seg4|Rd_Write_Byte_en_out [2])))

	.dataa(\Rd_in~22_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [2]),
	.datac(\seg4|Rd_Write_Byte_en_out [0]),
	.datad(\Rd_in~14_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux17~0 .lut_mask = 16'hF808;
defparam \mipsregister|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneii_lcell_comb \mipsregister|register~1674 (
// Equation(s):
// \mipsregister|register~1674_combout  = (\seg4|Rd_out [0] & (!\seg4|Rd_out [2] & (!\seg4|Rd_out [1] & \seg4|Rd_out [3])))

	.dataa(\seg4|Rd_out [0]),
	.datab(\seg4|Rd_out [2]),
	.datac(\seg4|Rd_out [1]),
	.datad(\seg4|Rd_out [3]),
	.cin(gnd),
	.combout(\mipsregister|register~1674_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1674 .lut_mask = 16'h0200;
defparam \mipsregister|register~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \controller|Selector26~0 (
// Equation(s):
// \controller|Selector26~0_combout  = (\Seg1|Op [1] & ((\Seg1|Op [5] & (\Seg1|Op [0])) # (!\Seg1|Op [5] & ((\Seg1|Op [3]))))) # (!\Seg1|Op [1] & (((\Seg1|Op [3]))))

	.dataa(\Seg1|Op [0]),
	.datab(\Seg1|Op [1]),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector26~0 .lut_mask = 16'hBF80;
defparam \controller|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \controller|Selector26~1 (
// Equation(s):
// \controller|Selector26~1_combout  = (!\Seg1|Op [5] & ((\controller|Selector17~18_combout ) # (\controller|Selector17~19_combout )))

	.dataa(\controller|Selector17~18_combout ),
	.datab(\controller|Selector17~19_combout ),
	.datac(\Seg1|Op [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector26~1 .lut_mask = 16'h0E0E;
defparam \controller|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \controller|Selector26~2 (
// Equation(s):
// \controller|Selector26~2_combout  = (\Seg1|Op [2] & ((\controller|Selector26~0_combout  & (\controller|Selector26~1_combout )) # (!\controller|Selector26~0_combout  & ((!\Seg1|Op [4])))))

	.dataa(\controller|Selector26~1_combout ),
	.datab(\Seg1|Op [2]),
	.datac(\Seg1|Op [4]),
	.datad(\controller|Selector26~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector26~2 .lut_mask = 16'h880C;
defparam \controller|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneii_lcell_comb \controller|Selector28~1 (
// Equation(s):
// \controller|Selector28~1_combout  = (!\Seg1|Op [4] & (\Seg1|Op [2] $ (((\Seg1|Op [3]) # (\Seg1|Op [1])))))

	.dataa(\Seg1|Op [3]),
	.datab(\Seg1|Op [1]),
	.datac(\Seg1|Op [2]),
	.datad(\Seg1|Op [4]),
	.cin(gnd),
	.combout(\controller|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector28~1 .lut_mask = 16'h001E;
defparam \controller|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneii_lcell_comb \seg2|Rd_Write_Byte_en_out~2 (
// Equation(s):
// \seg2|Rd_Write_Byte_en_out~2_combout  = (!\controller|Selector17~15_combout  & !\Seg1|Op [3])

	.dataa(vcc),
	.datab(\controller|Selector17~15_combout ),
	.datac(vcc),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\seg2|Rd_Write_Byte_en_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_Write_Byte_en_out~2 .lut_mask = 16'h0033;
defparam \seg2|Rd_Write_Byte_en_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneii_lcell_comb \controller|Selector17~29 (
// Equation(s):
// \controller|Selector17~29_combout  = (\Seg1|Func [1] & ((\Seg1|Func [2] & (\Seg1|Func [5] $ (\Seg1|Func [0]))) # (!\Seg1|Func [2] & ((\Seg1|Func [5]) # (!\Seg1|Func [0]))))) # (!\Seg1|Func [1] & (!\Seg1|Func [2] & (\Seg1|Func [5] & !\Seg1|Func [0])))

	.dataa(\Seg1|Func [1]),
	.datab(\Seg1|Func [2]),
	.datac(\Seg1|Func [5]),
	.datad(\Seg1|Func [0]),
	.cin(gnd),
	.combout(\controller|Selector17~29_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~29 .lut_mask = 16'h28B2;
defparam \controller|Selector17~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N6
cycloneii_lcell_comb \mipsregister|register~1715 (
// Equation(s):
// \mipsregister|register~1715_combout  = !\mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux31~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1715_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1715 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
cycloneii_lcell_comb \mipsregister|register~1720 (
// Equation(s):
// \mipsregister|register~1720_combout  = !\mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1720_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1720 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N16
cycloneii_lcell_comb \mipsregister|register~1721 (
// Equation(s):
// \mipsregister|register~1721_combout  = !\mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1721_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1721 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
cycloneii_lcell_comb \mipsregister|register~1725 (
// Equation(s):
// \mipsregister|register~1725_combout  = !\mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1725_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1725 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneii_lcell_comb \mipsregister|register~1727 (
// Equation(s):
// \mipsregister|register~1727_combout  = !\mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux29~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1727_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1727 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneii_lcell_comb \mipsregister|register~1728 (
// Equation(s):
// \mipsregister|register~1728_combout  = !\mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux29~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1728_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1728 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneii_lcell_comb \mipsregister|register~1731 (
// Equation(s):
// \mipsregister|register~1731_combout  = !\mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux29~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1731_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1731 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cycloneii_lcell_comb \mipsregister|register~1732 (
// Equation(s):
// \mipsregister|register~1732_combout  = !\mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux29~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1732_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1732 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cycloneii_lcell_comb \mipsregister|register~1733 (
// Equation(s):
// \mipsregister|register~1733_combout  = !\mipsregister|Mux28~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux28~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1733_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1733 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N30
cycloneii_lcell_comb \mipsregister|register~1734 (
// Equation(s):
// \mipsregister|register~1734_combout  = !\mipsregister|Mux28~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux28~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1734_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1734 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cycloneii_lcell_comb \mipsregister|register~1735 (
// Equation(s):
// \mipsregister|register~1735_combout  = !\mipsregister|Mux28~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux28~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1735_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1735 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
cycloneii_lcell_comb \mipsregister|register~1737 (
// Equation(s):
// \mipsregister|register~1737_combout  = !\mipsregister|Mux28~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux28~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1737_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1737 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
cycloneii_lcell_comb \mipsregister|register~1738 (
// Equation(s):
// \mipsregister|register~1738_combout  = !\mipsregister|Mux28~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux28~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1738_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1738 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneii_lcell_comb \mipsregister|register~1739 (
// Equation(s):
// \mipsregister|register~1739_combout  = !\mipsregister|Mux27~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux27~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1739_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1739 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
cycloneii_lcell_comb \mipsregister|register~1741 (
// Equation(s):
// \mipsregister|register~1741_combout  = !\mipsregister|Mux27~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux27~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1741_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1741 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneii_lcell_comb \mipsregister|register~1744 (
// Equation(s):
// \mipsregister|register~1744_combout  = !\mipsregister|Mux26~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux26~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1744_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1744 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
cycloneii_lcell_comb \mipsregister|register~1745 (
// Equation(s):
// \mipsregister|register~1745_combout  = !\mipsregister|Mux26~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux26~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1745_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1745 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneii_lcell_comb \mipsregister|register~1747 (
// Equation(s):
// \mipsregister|register~1747_combout  = !\mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1747_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1747 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneii_lcell_comb \mipsregister|register~1748 (
// Equation(s):
// \mipsregister|register~1748_combout  = !\mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux25~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1748_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1748 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cycloneii_lcell_comb \mipsregister|register~1751 (
// Equation(s):
// \mipsregister|register~1751_combout  = !\mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux25~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1751_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1751 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \mipsregister|register~1752 (
// Equation(s):
// \mipsregister|register~1752_combout  = !\mipsregister|Mux24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux24~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1752_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1752 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N10
cycloneii_lcell_comb \mipsregister|register~1753 (
// Equation(s):
// \mipsregister|register~1753_combout  = !\mipsregister|Mux24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux24~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1753_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1753 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cycloneii_lcell_comb \mipsregister|register~1754 (
// Equation(s):
// \mipsregister|register~1754_combout  = !\mipsregister|Mux24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux24~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1754_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1754 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneii_lcell_comb \mipsregister|register~1757 (
// Equation(s):
// \mipsregister|register~1757_combout  = !\mipsregister|Mux24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux24~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1757_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1757 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneii_lcell_comb \mipsregister|register~1760 (
// Equation(s):
// \mipsregister|register~1760_combout  = !\mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux23~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1760_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1760 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneii_lcell_comb \mipsregister|register~1762 (
// Equation(s):
// \mipsregister|register~1762_combout  = !\mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux23~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1762_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1762 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
cycloneii_lcell_comb \mipsregister|register~1763 (
// Equation(s):
// \mipsregister|register~1763_combout  = !\mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux23~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1763_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1763 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N30
cycloneii_lcell_comb \mipsregister|register~1764 (
// Equation(s):
// \mipsregister|register~1764_combout  = !\mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux23~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1764_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1764 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N6
cycloneii_lcell_comb \mipsregister|register~1766 (
// Equation(s):
// \mipsregister|register~1766_combout  = !\mipsregister|Mux22~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux22~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1766_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1766 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cycloneii_lcell_comb \mipsregister|register~1769 (
// Equation(s):
// \mipsregister|register~1769_combout  = !\mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1769_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1769 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cycloneii_lcell_comb \mipsregister|register~1770 (
// Equation(s):
// \mipsregister|register~1770_combout  = !\mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux21~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1770_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1770 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N10
cycloneii_lcell_comb \mipsregister|register~1775 (
// Equation(s):
// \mipsregister|register~1775_combout  = !\mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux20~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1775_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1775 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneii_lcell_comb \mipsregister|register~1778 (
// Equation(s):
// \mipsregister|register~1778_combout  = !\mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux20~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1778_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1778 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneii_lcell_comb \mipsregister|register~1779 (
// Equation(s):
// \mipsregister|register~1779_combout  = !\mipsregister|Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux19~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1779_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1779 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N24
cycloneii_lcell_comb \mipsregister|register~1780 (
// Equation(s):
// \mipsregister|register~1780_combout  = !\mipsregister|Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux19~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1780_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1780 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
cycloneii_lcell_comb \mipsregister|register~1781 (
// Equation(s):
// \mipsregister|register~1781_combout  = !\mipsregister|Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux19~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1781_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1781 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
cycloneii_lcell_comb \mipsregister|register~1782 (
// Equation(s):
// \mipsregister|register~1782_combout  = !\mipsregister|Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux19~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1782_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1782 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneii_lcell_comb \mipsregister|register~1783 (
// Equation(s):
// \mipsregister|register~1783_combout  = !\mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux18~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1783_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1783 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
cycloneii_lcell_comb \mipsregister|register~1785 (
// Equation(s):
// \mipsregister|register~1785_combout  = !\mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux18~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1785_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1785 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N0
cycloneii_lcell_comb \mipsregister|register~1786 (
// Equation(s):
// \mipsregister|register~1786_combout  = !\mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux18~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1786_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1786 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneii_lcell_comb \mipsregister|register~1787 (
// Equation(s):
// \mipsregister|register~1787_combout  = !\mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux18~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1787_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1787 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
cycloneii_lcell_comb \mipsregister|register~1788 (
// Equation(s):
// \mipsregister|register~1788_combout  = !\mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux18~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1788_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1788 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneii_lcell_comb \mipsregister|register~1791 (
// Equation(s):
// \mipsregister|register~1791_combout  = !\mipsregister|Mux17~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux17~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1791_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1791 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneii_lcell_comb \mipsregister|register~1792 (
// Equation(s):
// \mipsregister|register~1792_combout  = !\mipsregister|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux16~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1792_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1792 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N6
cycloneii_lcell_comb \mipsregister|register~1793 (
// Equation(s):
// \mipsregister|register~1793_combout  = !\mipsregister|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux16~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1793_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1793 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N12
cycloneii_lcell_comb \mipsregister|register~1795 (
// Equation(s):
// \mipsregister|register~1795_combout  = !\mipsregister|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux16~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1795_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1795 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneii_lcell_comb \mipsregister|register~1797 (
// Equation(s):
// \mipsregister|register~1797_combout  = !\mipsregister|Mux15~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux15~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1797_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1797 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N24
cycloneii_lcell_comb \mipsregister|register~1798 (
// Equation(s):
// \mipsregister|register~1798_combout  = !\mipsregister|Mux15~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux15~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1798_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1798 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
cycloneii_lcell_comb \mipsregister|register~1799 (
// Equation(s):
// \mipsregister|register~1799_combout  = !\mipsregister|Mux15~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux15~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1799_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1799 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneii_lcell_comb \mipsregister|register~1800 (
// Equation(s):
// \mipsregister|register~1800_combout  = !\mipsregister|Mux15~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux15~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1800_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1800 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneii_lcell_comb \mipsregister|register~1802 (
// Equation(s):
// \mipsregister|register~1802_combout  = !\mipsregister|Mux15~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux15~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1802_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1802 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneii_lcell_comb \mipsregister|register~1803 (
// Equation(s):
// \mipsregister|register~1803_combout  = !\mipsregister|Mux14~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux14~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1803_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1803 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N16
cycloneii_lcell_comb \mipsregister|register~1804 (
// Equation(s):
// \mipsregister|register~1804_combout  = !\mipsregister|Mux14~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux14~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1804_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1804 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N16
cycloneii_lcell_comb \mipsregister|register~1806 (
// Equation(s):
// \mipsregister|register~1806_combout  = !\mipsregister|Mux14~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux14~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1806_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1806 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N20
cycloneii_lcell_comb \mipsregister|register~1807 (
// Equation(s):
// \mipsregister|register~1807_combout  = !\mipsregister|Mux14~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux14~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1807_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1807 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N0
cycloneii_lcell_comb \mipsregister|register~1808 (
// Equation(s):
// \mipsregister|register~1808_combout  = !\mipsregister|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux13~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1808_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1808 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneii_lcell_comb \mipsregister|register~1810 (
// Equation(s):
// \mipsregister|register~1810_combout  = !\mipsregister|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux13~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1810_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1810 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneii_lcell_comb \mipsregister|register~1811 (
// Equation(s):
// \mipsregister|register~1811_combout  = !\mipsregister|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux13~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1811_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1811 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneii_lcell_comb \mipsregister|register~1813 (
// Equation(s):
// \mipsregister|register~1813_combout  = !\mipsregister|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux12~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1813_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1813 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneii_lcell_comb \mipsregister|register~1815 (
// Equation(s):
// \mipsregister|register~1815_combout  = !\mipsregister|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux12~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1815_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1815 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N10
cycloneii_lcell_comb \mipsregister|register~1818 (
// Equation(s):
// \mipsregister|register~1818_combout  = !\mipsregister|Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1818_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1818 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneii_lcell_comb \mipsregister|register~1821 (
// Equation(s):
// \mipsregister|register~1821_combout  = !\mipsregister|Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1821_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1821 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
cycloneii_lcell_comb \mipsregister|register~1825 (
// Equation(s):
// \mipsregister|register~1825_combout  = !\mipsregister|Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux10~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1825_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1825 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneii_lcell_comb \mipsregister|register~1828 (
// Equation(s):
// \mipsregister|register~1828_combout  = !\mipsregister|Mux9~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux9~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1828_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1828 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
cycloneii_lcell_comb \mipsregister|register~1831 (
// Equation(s):
// \mipsregister|register~1831_combout  = !\mipsregister|Mux9~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux9~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1831_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1831 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneii_lcell_comb \mipsregister|register~1833 (
// Equation(s):
// \mipsregister|register~1833_combout  = !\mipsregister|Mux9~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux9~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1833_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1833 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
cycloneii_lcell_comb \mipsregister|register~1836 (
// Equation(s):
// \mipsregister|register~1836_combout  = !\mipsregister|Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux8~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1836_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1836 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneii_lcell_comb \mipsregister|register~1838 (
// Equation(s):
// \mipsregister|register~1838_combout  = !\mipsregister|Mux7~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux7~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1838_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1838 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cycloneii_lcell_comb \mipsregister|register~1841 (
// Equation(s):
// \mipsregister|register~1841_combout  = !\mipsregister|Mux7~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux7~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1841_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1841 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N26
cycloneii_lcell_comb \mipsregister|register~1843 (
// Equation(s):
// \mipsregister|register~1843_combout  = !\mipsregister|Mux7~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux7~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1843_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1843 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneii_lcell_comb \mipsregister|register~1844 (
// Equation(s):
// \mipsregister|register~1844_combout  = !\mipsregister|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux6~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1844_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1844 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneii_lcell_comb \mipsregister|register~1846 (
// Equation(s):
// \mipsregister|register~1846_combout  = !\mipsregister|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux6~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1846_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1846 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneii_lcell_comb \mipsregister|register~1848 (
// Equation(s):
// \mipsregister|register~1848_combout  = !\mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux5~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1848_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1848 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N22
cycloneii_lcell_comb \mipsregister|register~1849 (
// Equation(s):
// \mipsregister|register~1849_combout  = !\mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1849_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1849 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneii_lcell_comb \mipsregister|register~1853 (
// Equation(s):
// \mipsregister|register~1853_combout  = !\mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1853_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1853 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cycloneii_lcell_comb \mipsregister|register~1854 (
// Equation(s):
// \mipsregister|register~1854_combout  = !\mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux5~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1854_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1854 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneii_lcell_comb \mipsregister|register~1857 (
// Equation(s):
// \mipsregister|register~1857_combout  = !\mipsregister|Mux4~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux4~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1857_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1857 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cycloneii_lcell_comb \mipsregister|register~1858 (
// Equation(s):
// \mipsregister|register~1858_combout  = !\mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1858_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1858 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N18
cycloneii_lcell_comb \mipsregister|register~1862 (
// Equation(s):
// \mipsregister|register~1862_combout  = !\mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux3~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1862_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1862 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneii_lcell_comb \mipsregister|register~1863 (
// Equation(s):
// \mipsregister|register~1863_combout  = !\mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1863_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1863 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N10
cycloneii_lcell_comb \mipsregister|register~1866 (
// Equation(s):
// \mipsregister|register~1866_combout  = !\mipsregister|Mux2~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux2~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1866_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1866 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N12
cycloneii_lcell_comb \mipsregister|register~1867 (
// Equation(s):
// \mipsregister|register~1867_combout  = !\mipsregister|Mux2~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux2~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1867_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1867 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N14
cycloneii_lcell_comb \mipsregister|register~1871 (
// Equation(s):
// \mipsregister|register~1871_combout  = !\mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1871_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1871 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N24
cycloneii_lcell_comb \mipsregister|register~1872 (
// Equation(s):
// \mipsregister|register~1872_combout  = !\mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1872_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1872 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N6
cycloneii_lcell_comb \mipsregister|register~1873 (
// Equation(s):
// \mipsregister|register~1873_combout  = !\mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1873_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1873 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
cycloneii_lcell_comb \mipsregister|register~1875 (
// Equation(s):
// \mipsregister|register~1875_combout  = !\mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1875_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1875 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneii_lcell_comb \mipsregister|register~1876 (
// Equation(s):
// \mipsregister|register~1876_combout  = !\mipsregister|Mux0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1876_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1876 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N20
cycloneii_lcell_comb \seg4|WBData_out[31]~feeder (
// Equation(s):
// \seg4|WBData_out[31]~feeder_combout  = \seg3|WBData_out [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg3|WBData_out [31]),
	.cin(gnd),
	.combout(\seg4|WBData_out[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg4|WBData_out[31]~feeder .lut_mask = 16'hFF00;
defparam \seg4|WBData_out[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneii_lcell_comb \mipsregister|register~480feeder (
// Equation(s):
// \mipsregister|register~480feeder_combout  = \mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~480feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~480feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~480feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
cycloneii_lcell_comb \mipsregister|register~736feeder (
// Equation(s):
// \mipsregister|register~736feeder_combout  = \mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~736feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~736feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~736feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
cycloneii_lcell_comb \mipsregister|register~352feeder (
// Equation(s):
// \mipsregister|register~352feeder_combout  = \mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~352feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneii_lcell_comb \mipsregister|register~225feeder (
// Equation(s):
// \mipsregister|register~225feeder_combout  = \mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~225feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cycloneii_lcell_comb \mipsregister|register~930feeder (
// Equation(s):
// \mipsregister|register~930feeder_combout  = \mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux29~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~930feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~930feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~930feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
cycloneii_lcell_comb \mipsregister|register~867feeder (
// Equation(s):
// \mipsregister|register~867feeder_combout  = \mipsregister|Mux28~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux28~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~867feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneii_lcell_comb \mipsregister|register~836feeder (
// Equation(s):
// \mipsregister|register~836feeder_combout  = \mipsregister|Mux27~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux27~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~836feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneii_lcell_comb \mipsregister|register~196feeder (
// Equation(s):
// \mipsregister|register~196feeder_combout  = \mipsregister|Mux27~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux27~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~196feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~196feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~196feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneii_lcell_comb \mipsregister|register~197feeder (
// Equation(s):
// \mipsregister|register~197feeder_combout  = \mipsregister|Mux26~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux26~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~197feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneii_lcell_comb \mipsregister|register~486feeder (
// Equation(s):
// \mipsregister|register~486feeder_combout  = \mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~486feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~486feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~486feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneii_lcell_comb \mipsregister|register~934feeder (
// Equation(s):
// \mipsregister|register~934feeder_combout  = \mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~934feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~934feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~934feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneii_lcell_comb \mipsregister|register~774feeder (
// Equation(s):
// \mipsregister|register~774feeder_combout  = \mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~774feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~774feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~774feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneii_lcell_comb \mipsregister|register~838feeder (
// Equation(s):
// \mipsregister|register~838feeder_combout  = \mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~838feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~838feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~838feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneii_lcell_comb \mipsregister|register~70feeder (
// Equation(s):
// \mipsregister|register~70feeder_combout  = \mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~70feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cycloneii_lcell_comb \mipsregister|register~679feeder (
// Equation(s):
// \mipsregister|register~679feeder_combout  = \mipsregister|Mux24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux24~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~679feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~679feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~679feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
cycloneii_lcell_comb \mipsregister|register~488feeder (
// Equation(s):
// \mipsregister|register~488feeder_combout  = \mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux23~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~488feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~488feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~488feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
cycloneii_lcell_comb \mipsregister|register~104feeder (
// Equation(s):
// \mipsregister|register~104feeder_combout  = \mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux23~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~104feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneii_lcell_comb \mipsregister|register~200feeder (
// Equation(s):
// \mipsregister|register~200feeder_combout  = \mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux23~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~200feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
cycloneii_lcell_comb \mipsregister|register~297feeder (
// Equation(s):
// \mipsregister|register~297feeder_combout  = \mipsregister|Mux22~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux22~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~297feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~297feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~297feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
cycloneii_lcell_comb \mipsregister|register~458feeder (
// Equation(s):
// \mipsregister|register~458feeder_combout  = \mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~458feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cycloneii_lcell_comb \mipsregister|register~490feeder (
// Equation(s):
// \mipsregister|register~490feeder_combout  = \mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~490feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~490feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~490feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \mipsregister|register~651feeder (
// Equation(s):
// \mipsregister|register~651feeder_combout  = \mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux20~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~651feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~651feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~651feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \mipsregister|register~907feeder (
// Equation(s):
// \mipsregister|register~907feeder_combout  = \mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux20~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~907feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~907feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~907feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N6
cycloneii_lcell_comb \mipsregister|register~811feeder (
// Equation(s):
// \mipsregister|register~811feeder_combout  = \mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux20~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~811feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~811feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~811feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
cycloneii_lcell_comb \mipsregister|register~492feeder (
// Equation(s):
// \mipsregister|register~492feeder_combout  = \mipsregister|Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux19~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~492feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~492feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~492feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneii_lcell_comb \mipsregister|register~844feeder (
// Equation(s):
// \mipsregister|register~844feeder_combout  = \mipsregister|Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux19~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~844feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~844feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~844feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N8
cycloneii_lcell_comb \mipsregister|register~300feeder (
// Equation(s):
// \mipsregister|register~300feeder_combout  = \mipsregister|Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux19~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~300feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneii_lcell_comb \mipsregister|register~685feeder (
// Equation(s):
// \mipsregister|register~685feeder_combout  = \mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux18~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~685feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~685feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~685feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneii_lcell_comb \mipsregister|register~237feeder (
// Equation(s):
// \mipsregister|register~237feeder_combout  = \mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux18~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~237feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N30
cycloneii_lcell_comb \mipsregister|register~750feeder (
// Equation(s):
// \mipsregister|register~750feeder_combout  = \mipsregister|Mux17~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux17~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~750feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~750feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~750feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneii_lcell_comb \mipsregister|register~111feeder (
// Equation(s):
// \mipsregister|register~111feeder_combout  = \mipsregister|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux16~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~111feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N28
cycloneii_lcell_comb \mipsregister|register~879feeder (
// Equation(s):
// \mipsregister|register~879feeder_combout  = \mipsregister|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux16~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~879feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~879feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~879feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N14
cycloneii_lcell_comb \mipsregister|register~848feeder (
// Equation(s):
// \mipsregister|register~848feeder_combout  = \mipsregister|Mux15~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux15~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~848feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~848feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~848feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneii_lcell_comb \mipsregister|register~81feeder (
// Equation(s):
// \mipsregister|register~81feeder_combout  = \mipsregister|Mux14~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux14~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~81feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneii_lcell_comb \mipsregister|register~211feeder (
// Equation(s):
// \mipsregister|register~211feeder_combout  = \mipsregister|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux12~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~211feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \mipsregister|register~915feeder (
// Equation(s):
// \mipsregister|register~915feeder_combout  = \mipsregister|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux12~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~915feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~915feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~915feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
cycloneii_lcell_comb \mipsregister|register~468feeder (
// Equation(s):
// \mipsregister|register~468feeder_combout  = \mipsregister|Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux11~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~468feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneii_lcell_comb \mipsregister|register~181feeder (
// Equation(s):
// \mipsregister|register~181feeder_combout  = \mipsregister|Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux10~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~181feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneii_lcell_comb \mipsregister|register~854feeder (
// Equation(s):
// \mipsregister|register~854feeder_combout  = \mipsregister|Mux9~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux9~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~854feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~854feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~854feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cycloneii_lcell_comb \mipsregister|register~951feeder (
// Equation(s):
// \mipsregister|register~951feeder_combout  = \mipsregister|Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux8~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~951feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~951feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~951feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \mipsregister|register~919feeder (
// Equation(s):
// \mipsregister|register~919feeder_combout  = \mipsregister|Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux8~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~919feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~919feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~919feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
cycloneii_lcell_comb \mipsregister|register~760feeder (
// Equation(s):
// \mipsregister|register~760feeder_combout  = \mipsregister|Mux7~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux7~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~760feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~760feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~760feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneii_lcell_comb \mipsregister|register~889feeder (
// Equation(s):
// \mipsregister|register~889feeder_combout  = \mipsregister|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux6~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~889feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~889feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~889feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneii_lcell_comb \mipsregister|register~858feeder (
// Equation(s):
// \mipsregister|register~858feeder_combout  = \mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux5~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~858feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~858feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~858feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N10
cycloneii_lcell_comb \mipsregister|register~90feeder (
// Equation(s):
// \mipsregister|register~90feeder_combout  = \mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux5~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~90feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneii_lcell_comb \mipsregister|register~506feeder (
// Equation(s):
// \mipsregister|register~506feeder_combout  = \mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~506feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~506feeder .lut_mask = 16'hF0F0;
defparam \mipsregister|register~506feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneii_lcell_comb \mipsregister|register~955feeder (
// Equation(s):
// \mipsregister|register~955feeder_combout  = \mipsregister|Mux4~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux4~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~955feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~955feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~955feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneii_lcell_comb \mipsregister|register~507feeder (
// Equation(s):
// \mipsregister|register~507feeder_combout  = \mipsregister|Mux4~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux4~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~507feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~507feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~507feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
cycloneii_lcell_comb \mipsregister|register~187feeder (
// Equation(s):
// \mipsregister|register~187feeder_combout  = \mipsregister|Mux4~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux4~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~187feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
cycloneii_lcell_comb \mipsregister|register~251feeder (
// Equation(s):
// \mipsregister|register~251feeder_combout  = \mipsregister|Mux4~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux4~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~251feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneii_lcell_comb \mipsregister|register~508feeder (
// Equation(s):
// \mipsregister|register~508feeder_combout  = \mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux3~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~508feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~508feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~508feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N30
cycloneii_lcell_comb \mipsregister|register~764feeder (
// Equation(s):
// \mipsregister|register~764feeder_combout  = \mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux3~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~764feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~764feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~764feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
cycloneii_lcell_comb \mipsregister|register~476feeder (
// Equation(s):
// \mipsregister|register~476feeder_combout  = \mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux3~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~476feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~476feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~476feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneii_lcell_comb \mipsregister|register~860feeder (
// Equation(s):
// \mipsregister|register~860feeder_combout  = \mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux3~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~860feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~860feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~860feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneii_lcell_comb \mipsregister|register~829feeder (
// Equation(s):
// \mipsregister|register~829feeder_combout  = \mipsregister|Mux2~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux2~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~829feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~829feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~829feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \mipsregister|register~701feeder (
// Equation(s):
// \mipsregister|register~701feeder_combout  = \mipsregister|Mux2~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux2~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~701feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~701feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~701feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N20
cycloneii_lcell_comb \mipsregister|register~126feeder (
// Equation(s):
// \mipsregister|register~126feeder_combout  = \mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~126feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
cycloneii_lcell_comb \mipsregister|register~62feeder (
// Equation(s):
// \mipsregister|register~62feeder_combout  = \mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~62feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneii_lcell_comb \mipsregister|register~831feeder (
// Equation(s):
// \mipsregister|register~831feeder_combout  = \mipsregister|Mux0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux0~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~831feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~831feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~831feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneii_lcell_comb \mipsregister|register~959feeder (
// Equation(s):
// \mipsregister|register~959feeder_combout  = \mipsregister|Mux0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux0~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~959feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~959feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~959feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneii_lcell_comb \seg3|Branch_out~0 (
// Equation(s):
// \seg3|Branch_out~0_combout  = (\seg2|Branch_out~regout  & !\condition_check|BranchValid~combout )

	.dataa(\seg2|Branch_out~regout ),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|Branch_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Branch_out~0 .lut_mask = 16'h0A0A;
defparam \seg3|Branch_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N3
cycloneii_lcell_ff \seg3|Branch_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_out~regout ));

// Location: LCCOMB_X29_Y28_N22
cycloneii_lcell_comb \seg3|Condition_out~1 (
// Equation(s):
// \seg3|Condition_out~1_combout  = (\seg2|condition_out [0] & !\condition_check|BranchValid~combout )

	.dataa(\seg2|condition_out [0]),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|Condition_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Condition_out~1 .lut_mask = 16'h0A0A;
defparam \seg3|Condition_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N23
cycloneii_lcell_ff \seg3|Condition_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Condition_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Condition_out [0]));

// Location: LCCOMB_X29_Y28_N10
cycloneii_lcell_comb \Seg1|PC_Add_out[2]~87 (
// Equation(s):
// \Seg1|PC_Add_out[2]~87_combout  = !\pc|PC_out [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|PC_out [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Seg1|PC_Add_out[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Seg1|PC_Add_out[2]~87 .lut_mask = 16'h0F0F;
defparam \Seg1|PC_Add_out[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N11
cycloneii_lcell_ff \Seg1|PC_Add_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[2]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [2]));

// Location: LCCOMB_X29_Y28_N0
cycloneii_lcell_comb \seg2|PC_Add_out~5 (
// Equation(s):
// \seg2|PC_Add_out~5_combout  = (!\hazard|LoadUse~7_combout  & (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & \Seg1|PC_Add_out [2])))

	.dataa(\hazard|LoadUse~7_combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Seg1|PC_Add_out [2]),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~5 .lut_mask = 16'h0100;
defparam \seg2|PC_Add_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N1
cycloneii_lcell_ff \seg2|PC_Add_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [2]));

// Location: LCCOMB_X29_Y30_N2
cycloneii_lcell_comb \seg3|Branch_addr_out[2]~31 (
// Equation(s):
// \seg3|Branch_addr_out[2]~31_combout  = (\seg2|Immediate32_out [0] & (\seg2|PC_Add_out [2] $ (VCC))) # (!\seg2|Immediate32_out [0] & (\seg2|PC_Add_out [2] & VCC))
// \seg3|Branch_addr_out[2]~32  = CARRY((\seg2|Immediate32_out [0] & \seg2|PC_Add_out [2]))

	.dataa(\seg2|Immediate32_out [0]),
	.datab(\seg2|PC_Add_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|Branch_addr_out[2]~31_combout ),
	.cout(\seg3|Branch_addr_out[2]~32 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[2]~31 .lut_mask = 16'h6688;
defparam \seg3|Branch_addr_out[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N3
cycloneii_lcell_ff \seg3|Branch_addr_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[2]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [2]));

// Location: LCCOMB_X29_Y28_N4
cycloneii_lcell_comb \PC_selcet|Data[2]~61 (
// Equation(s):
// \PC_selcet|Data[2]~61_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [2])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & ((\Seg1|PC_Add_out [2]))))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\seg3|Branch_addr_out [2]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Seg1|PC_Add_out [2]),
	.cin(gnd),
	.combout(\PC_selcet|Data[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[2]~61 .lut_mask = 16'hC5C0;
defparam \PC_selcet|Data[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N10
cycloneii_lcell_comb \Seg1|PC_Add_out[6]~35 (
// Equation(s):
// \Seg1|PC_Add_out[6]~35_combout  = (\pc|PC_out [6] & (!\Seg1|PC_Add_out[5]~34 )) # (!\pc|PC_out [6] & ((\Seg1|PC_Add_out[5]~34 ) # (GND)))
// \Seg1|PC_Add_out[6]~36  = CARRY((!\Seg1|PC_Add_out[5]~34 ) # (!\pc|PC_out [6]))

	.dataa(vcc),
	.datab(\pc|PC_out [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[5]~34 ),
	.combout(\Seg1|PC_Add_out[6]~35_combout ),
	.cout(\Seg1|PC_Add_out[6]~36 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[6]~35 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N14
cycloneii_lcell_comb \Seg1|PC_Add_out[8]~39 (
// Equation(s):
// \Seg1|PC_Add_out[8]~39_combout  = (\pc|PC_out [8] & (!\Seg1|PC_Add_out[7]~38 )) # (!\pc|PC_out [8] & ((\Seg1|PC_Add_out[7]~38 ) # (GND)))
// \Seg1|PC_Add_out[8]~40  = CARRY((!\Seg1|PC_Add_out[7]~38 ) # (!\pc|PC_out [8]))

	.dataa(\pc|PC_out [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[7]~38 ),
	.combout(\Seg1|PC_Add_out[8]~39_combout ),
	.cout(\Seg1|PC_Add_out[8]~40 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[8]~39 .lut_mask = 16'h5A5F;
defparam \Seg1|PC_Add_out[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y29_N15
cycloneii_lcell_ff \Seg1|PC_Add_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[8]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [8]));

// Location: LCCOMB_X29_Y28_N18
cycloneii_lcell_comb \PC_selcet|Data[8]~67 (
// Equation(s):
// \PC_selcet|Data[8]~67_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [8])) # (!\condition_check|BranchValid~combout  & (((\Seg1|PC_Add_out [8] & !\seg2|Jump_out~regout ))))

	.dataa(\seg3|Branch_addr_out [8]),
	.datab(\Seg1|PC_Add_out [8]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[8]~67 .lut_mask = 16'hA0AC;
defparam \PC_selcet|Data[8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \instruct|ram~34 (
// Equation(s):
// \instruct|ram~34_combout  = (\pc|PC_out [4] & (\pc|PC_out [2] & (\pc|PC_out [5] & !\pc|PC_out [6]))) # (!\pc|PC_out [4] & (!\pc|PC_out [2] & (!\pc|PC_out [5] & \pc|PC_out [6])))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [2]),
	.datac(\pc|PC_out [5]),
	.datad(\pc|PC_out [6]),
	.cin(gnd),
	.combout(\instruct|ram~34_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~34 .lut_mask = 16'h0180;
defparam \instruct|ram~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \instruct|ram~35 (
// Equation(s):
// \instruct|ram~35_combout  = (!\pc|PC_out [3] & (\instruct|ram~24_combout  & \instruct|ram~34_combout ))

	.dataa(vcc),
	.datab(\pc|PC_out [3]),
	.datac(\instruct|ram~24_combout ),
	.datad(\instruct|ram~34_combout ),
	.cin(gnd),
	.combout(\instruct|ram~35_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~35 .lut_mask = 16'h3000;
defparam \instruct|ram~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N7
cycloneii_lcell_ff \Seg1|Shamt[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instruct|ram~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Shamt [0]));

// Location: LCCOMB_X29_Y26_N24
cycloneii_lcell_comb \seg2|Immediate32_out~6 (
// Equation(s):
// \seg2|Immediate32_out~6_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Shamt [0] & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\Seg1|Op [0]),
	.datab(\controller|Decoder2~4_combout ),
	.datac(\hazard|ID_EX_flush~combout ),
	.datad(\Seg1|Shamt [0]),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~6 .lut_mask = 16'h0700;
defparam \seg2|Immediate32_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N25
cycloneii_lcell_ff \seg2|Immediate32_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [6]));

// Location: LCCOMB_X30_Y28_N30
cycloneii_lcell_comb \PC_selcet|Data[8]~97 (
// Equation(s):
// \PC_selcet|Data[8]~97_combout  = (\PC_selcet|Data[8]~67_combout ) # ((\seg2|Jump_out~regout  & (\seg2|Immediate32_out [6] & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\PC_selcet|Data[8]~67_combout ),
	.datac(\seg2|Immediate32_out [6]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[8]~97 .lut_mask = 16'hCCEC;
defparam \PC_selcet|Data[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N31
cycloneii_lcell_ff \pc|PC_out[8] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[8]~97_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [8]));

// Location: LCCOMB_X32_Y30_N26
cycloneii_lcell_comb \seg2|PC_Add_out~7 (
// Equation(s):
// \seg2|PC_Add_out~7_combout  = (\Seg1|PC_Add_out [4] & (!\hazard|LoadUse~7_combout  & (!\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\Seg1|PC_Add_out [4]),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~7 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N27
cycloneii_lcell_ff \seg2|PC_Add_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [4]));

// Location: LCCOMB_X26_Y30_N20
cycloneii_lcell_comb \seg2|PC_Add_out~6 (
// Equation(s):
// \seg2|PC_Add_out~6_combout  = (\Seg1|PC_Add_out [3] & (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\Seg1|PC_Add_out [3]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~6 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N21
cycloneii_lcell_ff \seg2|PC_Add_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [3]));

// Location: LCCOMB_X29_Y30_N6
cycloneii_lcell_comb \seg3|Branch_addr_out[4]~35 (
// Equation(s):
// \seg3|Branch_addr_out[4]~35_combout  = ((\seg2|Immediate32_out [2] $ (\seg2|PC_Add_out [4] $ (!\seg3|Branch_addr_out[3]~34 )))) # (GND)
// \seg3|Branch_addr_out[4]~36  = CARRY((\seg2|Immediate32_out [2] & ((\seg2|PC_Add_out [4]) # (!\seg3|Branch_addr_out[3]~34 ))) # (!\seg2|Immediate32_out [2] & (\seg2|PC_Add_out [4] & !\seg3|Branch_addr_out[3]~34 )))

	.dataa(\seg2|Immediate32_out [2]),
	.datab(\seg2|PC_Add_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[3]~34 ),
	.combout(\seg3|Branch_addr_out[4]~35_combout ),
	.cout(\seg3|Branch_addr_out[4]~36 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[4]~35 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y30_N7
cycloneii_lcell_ff \seg3|Branch_addr_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[4]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [4]));

// Location: LCCOMB_X32_Y30_N28
cycloneii_lcell_comb \PC_selcet|Data[4]~63 (
// Equation(s):
// \PC_selcet|Data[4]~63_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [4])))) # (!\condition_check|BranchValid~combout  & (\Seg1|PC_Add_out [4] & ((!\seg2|Jump_out~regout ))))

	.dataa(\Seg1|PC_Add_out [4]),
	.datab(\seg3|Branch_addr_out [4]),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[4]~63 .lut_mask = 16'hCC0A;
defparam \PC_selcet|Data[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N22
cycloneii_lcell_comb \PC_selcet|Data[4]~93 (
// Equation(s):
// \PC_selcet|Data[4]~93_combout  = (\PC_selcet|Data[4]~63_combout ) # ((\seg2|Immediate32_out [2] & (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Immediate32_out [2]),
	.datab(\PC_selcet|Data[4]~63_combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[4]~93 .lut_mask = 16'hCCEC;
defparam \PC_selcet|Data[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y21_N1
cycloneii_lcell_ff \pc|PC_out[4] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_selcet|Data[4]~93_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [4]));

// Location: LCCOMB_X26_Y21_N8
cycloneii_lcell_comb \instruct|ram~36 (
// Equation(s):
// \instruct|ram~36_combout  = (\pc|PC_out [3] & ((\pc|PC_out [4] & (!\pc|PC_out [2] & !\pc|PC_out [5])) # (!\pc|PC_out [4] & ((\pc|PC_out [5]))))) # (!\pc|PC_out [3] & (((\pc|PC_out [5]))))

	.dataa(\pc|PC_out [2]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~36_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~36 .lut_mask = 16'h3F40;
defparam \instruct|ram~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \instruct|ram~25 (
// Equation(s):
// \instruct|ram~25_combout  = (!\pc|PC_out [3] & (!\pc|PC_out [4] & !\pc|PC_out [5]))

	.dataa(vcc),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~25_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~25 .lut_mask = 16'h0003;
defparam \instruct|ram~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneii_lcell_comb \instruct|ram~26 (
// Equation(s):
// \instruct|ram~26_combout  = (!\pc|PC_out [2] & (\pc|PC_out [6] & \instruct|ram~25_combout ))

	.dataa(\pc|PC_out [2]),
	.datab(\pc|PC_out [6]),
	.datac(vcc),
	.datad(\instruct|ram~25_combout ),
	.cin(gnd),
	.combout(\instruct|ram~26_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~26 .lut_mask = 16'h4400;
defparam \instruct|ram~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneii_lcell_comb \instruct|ram~37 (
// Equation(s):
// \instruct|ram~37_combout  = (\instruct|ram~24_combout  & ((\instruct|ram~26_combout ) # ((!\pc|PC_out [6] & \instruct|ram~36_combout ))))

	.dataa(\pc|PC_out [6]),
	.datab(\instruct|ram~36_combout ),
	.datac(\instruct|ram~24_combout ),
	.datad(\instruct|ram~26_combout ),
	.cin(gnd),
	.combout(\instruct|ram~37_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~37 .lut_mask = 16'hF040;
defparam \instruct|ram~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y21_N11
cycloneii_lcell_ff \Seg1|Shamt[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Shamt [1]));

// Location: LCCOMB_X29_Y24_N16
cycloneii_lcell_comb \seg2|Immediate32_out~7 (
// Equation(s):
// \seg2|Immediate32_out~7_combout  = (\Seg1|Shamt [1] & (!\hazard|ID_EX_flush~combout  & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\Seg1|Op [0]),
	.datab(\controller|Decoder2~4_combout ),
	.datac(\Seg1|Shamt [1]),
	.datad(\hazard|ID_EX_flush~combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~7 .lut_mask = 16'h0070;
defparam \seg2|Immediate32_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N17
cycloneii_lcell_ff \seg2|Immediate32_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [7]));

// Location: LCCOMB_X27_Y29_N10
cycloneii_lcell_comb \PC_selcet|Data[9]~98 (
// Equation(s):
// \PC_selcet|Data[9]~98_combout  = (\PC_selcet|Data[9]~68_combout ) # ((\seg2|Immediate32_out [7] & (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\PC_selcet|Data[9]~68_combout ),
	.datab(\seg2|Immediate32_out [7]),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[9]~98 .lut_mask = 16'hAAEA;
defparam \PC_selcet|Data[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cycloneii_lcell_comb \pc|PC_out[9]~feeder (
// Equation(s):
// \pc|PC_out[9]~feeder_combout  = \PC_selcet|Data[9]~98_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[9]~98_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[9]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N29
cycloneii_lcell_ff \pc|PC_out[9] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [9]));

// Location: LCCOMB_X26_Y20_N30
cycloneii_lcell_comb \instruct|ram~24 (
// Equation(s):
// \instruct|ram~24_combout  = (!\pc|PC_out [8] & (!\pc|PC_out [9] & !\pc|PC_out [7]))

	.dataa(vcc),
	.datab(\pc|PC_out [8]),
	.datac(\pc|PC_out [9]),
	.datad(\pc|PC_out [7]),
	.cin(gnd),
	.combout(\instruct|ram~24_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~24 .lut_mask = 16'h0003;
defparam \instruct|ram~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneii_lcell_comb \instruct|ram~28 (
// Equation(s):
// \instruct|ram~28_combout  = (\instruct|ram~24_combout  & ((\instruct|ram~26_combout ) # ((\instruct|ram~27_combout  & !\pc|PC_out [6]))))

	.dataa(\instruct|ram~27_combout ),
	.datab(\instruct|ram~24_combout ),
	.datac(\pc|PC_out [6]),
	.datad(\instruct|ram~26_combout ),
	.cin(gnd),
	.combout(\instruct|ram~28_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~28 .lut_mask = 16'hCC08;
defparam \instruct|ram~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y21_N27
cycloneii_lcell_ff \Seg1|Func[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Func [3]));

// Location: LCCOMB_X29_Y26_N4
cycloneii_lcell_comb \seg2|Immediate32_out~3 (
// Equation(s):
// \seg2|Immediate32_out~3_combout  = (\Seg1|Func [3] & (!\hazard|ID_EX_flush~combout  & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\Seg1|Op [0]),
	.datab(\Seg1|Func [3]),
	.datac(\hazard|ID_EX_flush~combout ),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~3 .lut_mask = 16'h040C;
defparam \seg2|Immediate32_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N5
cycloneii_lcell_ff \seg2|Immediate32_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [3]));

// Location: LCCOMB_X27_Y30_N10
cycloneii_lcell_comb \seg2|PC_Add_out~8 (
// Equation(s):
// \seg2|PC_Add_out~8_combout  = (\Seg1|PC_Add_out [5] & (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & !\seg2|Jump_out~regout )))

	.dataa(\Seg1|PC_Add_out [5]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~8 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N11
cycloneii_lcell_ff \seg2|PC_Add_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [5]));

// Location: LCCOMB_X29_Y30_N8
cycloneii_lcell_comb \seg3|Branch_addr_out[5]~37 (
// Equation(s):
// \seg3|Branch_addr_out[5]~37_combout  = (\seg2|Immediate32_out [3] & ((\seg2|PC_Add_out [5] & (\seg3|Branch_addr_out[4]~36  & VCC)) # (!\seg2|PC_Add_out [5] & (!\seg3|Branch_addr_out[4]~36 )))) # (!\seg2|Immediate32_out [3] & ((\seg2|PC_Add_out [5] & 
// (!\seg3|Branch_addr_out[4]~36 )) # (!\seg2|PC_Add_out [5] & ((\seg3|Branch_addr_out[4]~36 ) # (GND)))))
// \seg3|Branch_addr_out[5]~38  = CARRY((\seg2|Immediate32_out [3] & (!\seg2|PC_Add_out [5] & !\seg3|Branch_addr_out[4]~36 )) # (!\seg2|Immediate32_out [3] & ((!\seg3|Branch_addr_out[4]~36 ) # (!\seg2|PC_Add_out [5]))))

	.dataa(\seg2|Immediate32_out [3]),
	.datab(\seg2|PC_Add_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[4]~36 ),
	.combout(\seg3|Branch_addr_out[5]~37_combout ),
	.cout(\seg3|Branch_addr_out[5]~38 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[5]~37 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y30_N9
cycloneii_lcell_ff \seg3|Branch_addr_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[5]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [5]));

// Location: LCCOMB_X26_Y29_N8
cycloneii_lcell_comb \Seg1|PC_Add_out[5]~33 (
// Equation(s):
// \Seg1|PC_Add_out[5]~33_combout  = (\pc|PC_out [5] & (\Seg1|PC_Add_out[4]~32  $ (GND))) # (!\pc|PC_out [5] & (!\Seg1|PC_Add_out[4]~32  & VCC))
// \Seg1|PC_Add_out[5]~34  = CARRY((\pc|PC_out [5] & !\Seg1|PC_Add_out[4]~32 ))

	.dataa(vcc),
	.datab(\pc|PC_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[4]~32 ),
	.combout(\Seg1|PC_Add_out[5]~33_combout ),
	.cout(\Seg1|PC_Add_out[5]~34 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[5]~33 .lut_mask = 16'hC30C;
defparam \Seg1|PC_Add_out[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y29_N9
cycloneii_lcell_ff \Seg1|PC_Add_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[5]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [5]));

// Location: LCCOMB_X29_Y26_N30
cycloneii_lcell_comb \PC_selcet|Data[5]~64 (
// Equation(s):
// \PC_selcet|Data[5]~64_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [5])) # (!\condition_check|BranchValid~combout  & (((\Seg1|PC_Add_out [5] & !\seg2|Jump_out~regout ))))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg3|Branch_addr_out [5]),
	.datac(\Seg1|PC_Add_out [5]),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[5]~64 .lut_mask = 16'h88D8;
defparam \PC_selcet|Data[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneii_lcell_comb \PC_selcet|Data[5]~94 (
// Equation(s):
// \PC_selcet|Data[5]~94_combout  = (\PC_selcet|Data[5]~64_combout ) # ((\seg2|Jump_out~regout  & (\seg2|Immediate32_out [3] & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\seg2|Immediate32_out [3]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\PC_selcet|Data[5]~64_combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[5]~94_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[5]~94 .lut_mask = 16'hFF08;
defparam \PC_selcet|Data[5]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneii_lcell_comb \pc|PC_out[5]~feeder (
// Equation(s):
// \pc|PC_out[5]~feeder_combout  = \PC_selcet|Data[5]~94_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[5]~94_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[5]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N7
cycloneii_lcell_ff \pc|PC_out[5] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [5]));

// Location: LCFF_X26_Y29_N11
cycloneii_lcell_ff \Seg1|PC_Add_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[6]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [6]));

// Location: LCCOMB_X26_Y21_N18
cycloneii_lcell_comb \instruct|ram~29 (
// Equation(s):
// \instruct|ram~29_combout  = (\pc|PC_out [5] & (((!\pc|PC_out [2] & !\pc|PC_out [3])) # (!\pc|PC_out [4])))

	.dataa(\pc|PC_out [2]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~29_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~29 .lut_mask = 16'h1F00;
defparam \instruct|ram~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneii_lcell_comb \instruct|ram~30 (
// Equation(s):
// \instruct|ram~30_combout  = (\instruct|ram~24_combout  & (!\pc|PC_out [6] & \instruct|ram~29_combout ))

	.dataa(vcc),
	.datab(\instruct|ram~24_combout ),
	.datac(\pc|PC_out [6]),
	.datad(\instruct|ram~29_combout ),
	.cin(gnd),
	.combout(\instruct|ram~30_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~30 .lut_mask = 16'h0C00;
defparam \instruct|ram~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y21_N31
cycloneii_lcell_ff \Seg1|Func[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Func [4]));

// Location: LCCOMB_X26_Y24_N24
cycloneii_lcell_comb \seg2|Immediate32_out~4 (
// Equation(s):
// \seg2|Immediate32_out~4_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Func [4] & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\Seg1|Op [0]),
	.datab(\hazard|ID_EX_flush~combout ),
	.datac(\Seg1|Func [4]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~4 .lut_mask = 16'h1030;
defparam \seg2|Immediate32_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y24_N25
cycloneii_lcell_ff \seg2|Immediate32_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [4]));

// Location: LCCOMB_X29_Y30_N10
cycloneii_lcell_comb \seg3|Branch_addr_out[6]~39 (
// Equation(s):
// \seg3|Branch_addr_out[6]~39_combout  = ((\seg2|PC_Add_out [6] $ (\seg2|Immediate32_out [4] $ (!\seg3|Branch_addr_out[5]~38 )))) # (GND)
// \seg3|Branch_addr_out[6]~40  = CARRY((\seg2|PC_Add_out [6] & ((\seg2|Immediate32_out [4]) # (!\seg3|Branch_addr_out[5]~38 ))) # (!\seg2|PC_Add_out [6] & (\seg2|Immediate32_out [4] & !\seg3|Branch_addr_out[5]~38 )))

	.dataa(\seg2|PC_Add_out [6]),
	.datab(\seg2|Immediate32_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[5]~38 ),
	.combout(\seg3|Branch_addr_out[6]~39_combout ),
	.cout(\seg3|Branch_addr_out[6]~40 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[6]~39 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y30_N11
cycloneii_lcell_ff \seg3|Branch_addr_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[6]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [6]));

// Location: LCCOMB_X27_Y30_N16
cycloneii_lcell_comb \PC_selcet|Data[6]~65 (
// Equation(s):
// \PC_selcet|Data[6]~65_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [6])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [6])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [6]),
	.datac(\seg3|Branch_addr_out [6]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[6]~65 .lut_mask = 16'hF044;
defparam \PC_selcet|Data[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N18
cycloneii_lcell_comb \PC_selcet|Data[6]~95 (
// Equation(s):
// \PC_selcet|Data[6]~95_combout  = (\PC_selcet|Data[6]~65_combout ) # ((\seg2|Immediate32_out [4] & (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Immediate32_out [4]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\PC_selcet|Data[6]~65_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[6]~95_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[6]~95 .lut_mask = 16'hF0F8;
defparam \PC_selcet|Data[6]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N4
cycloneii_lcell_comb \pc|PC_out[6]~feeder (
// Equation(s):
// \pc|PC_out[6]~feeder_combout  = \PC_selcet|Data[6]~95_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[6]~95_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[6]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N5
cycloneii_lcell_ff \pc|PC_out[6] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [6]));

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \instruct|ram~18 (
// Equation(s):
// \instruct|ram~18_combout  = (!\pc|PC_out [7] & \pc|PC_out [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|PC_out [7]),
	.datad(\pc|PC_out [6]),
	.cin(gnd),
	.combout(\instruct|ram~18_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~18 .lut_mask = 16'h0F00;
defparam \instruct|ram~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneii_lcell_comb \instruct|ram~10 (
// Equation(s):
// \instruct|ram~10_combout  = (!\pc|PC_out [9] & !\pc|PC_out [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|PC_out [9]),
	.datad(\pc|PC_out [8]),
	.cin(gnd),
	.combout(\instruct|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~10 .lut_mask = 16'h000F;
defparam \instruct|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \instruct|ram~14 (
// Equation(s):
// \instruct|ram~14_combout  = (\pc|PC_out [4] & (((!\pc|PC_out [3] & !\pc|PC_out [2])) # (!\pc|PC_out [5]))) # (!\pc|PC_out [4] & (\pc|PC_out [3] $ (\pc|PC_out [2] $ (\pc|PC_out [5]))))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~14_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~14 .lut_mask = 16'h43BE;
defparam \instruct|ram~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \instruct|ram~15 (
// Equation(s):
// \instruct|ram~15_combout  = (\pc|PC_out [4]) # ((\pc|PC_out [5]) # ((\pc|PC_out [3] & \pc|PC_out [2])))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~15_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~15 .lut_mask = 16'hFFEA;
defparam \instruct|ram~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \instruct|ram~16 (
// Equation(s):
// \instruct|ram~16_combout  = (!\pc|PC_out [6] & ((\pc|PC_out [7] & ((!\instruct|ram~15_combout ))) # (!\pc|PC_out [7] & (\instruct|ram~14_combout ))))

	.dataa(\pc|PC_out [6]),
	.datab(\instruct|ram~14_combout ),
	.datac(\instruct|ram~15_combout ),
	.datad(\pc|PC_out [7]),
	.cin(gnd),
	.combout(\instruct|ram~16_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~16 .lut_mask = 16'h0544;
defparam \instruct|ram~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \instruct|ram~19 (
// Equation(s):
// \instruct|ram~19_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~16_combout ) # ((\instruct|ram~17_combout  & \instruct|ram~18_combout ))))

	.dataa(\instruct|ram~17_combout ),
	.datab(\instruct|ram~18_combout ),
	.datac(\instruct|ram~10_combout ),
	.datad(\instruct|ram~16_combout ),
	.cin(gnd),
	.combout(\instruct|ram~19_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~19 .lut_mask = 16'hF080;
defparam \instruct|ram~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N25
cycloneii_lcell_ff \Seg1|Func[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Func [1]));

// Location: LCCOMB_X29_Y24_N10
cycloneii_lcell_comb \seg2|Immediate32_out~1 (
// Equation(s):
// \seg2|Immediate32_out~1_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Func [1] & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\hazard|ID_EX_flush~combout ),
	.datab(\Seg1|Func [1]),
	.datac(\Seg1|Op [0]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~1 .lut_mask = 16'h0444;
defparam \seg2|Immediate32_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N11
cycloneii_lcell_ff \seg2|Immediate32_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [1]));

// Location: LCCOMB_X25_Y29_N0
cycloneii_lcell_comb \PC_selcet|Data[3]~92 (
// Equation(s):
// \PC_selcet|Data[3]~92_combout  = (\PC_selcet|Data[3]~62_combout ) # ((\seg2|Jump_out~regout  & (\seg2|Immediate32_out [1] & !\condition_check|BranchValid~combout )))

	.dataa(\PC_selcet|Data[3]~62_combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\seg2|Immediate32_out [1]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[3]~92_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[3]~92 .lut_mask = 16'hAAEA;
defparam \PC_selcet|Data[3]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N22
cycloneii_lcell_comb \pc|PC_out[3]~feeder (
// Equation(s):
// \pc|PC_out[3]~feeder_combout  = \PC_selcet|Data[3]~92_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[3]~92_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[3]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N23
cycloneii_lcell_ff \pc|PC_out[3] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [3]));

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \instruct|ram~100 (
// Equation(s):
// \instruct|ram~100_combout  = (\pc|PC_out [4]) # ((\pc|PC_out [3] & ((!\pc|PC_out [5]) # (!\pc|PC_out [2]))) # (!\pc|PC_out [3] & ((\pc|PC_out [5]))))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~100_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~100 .lut_mask = 16'hBFEE;
defparam \instruct|ram~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneii_lcell_comb \instruct|ram~66 (
// Equation(s):
// \instruct|ram~66_combout  = (!\pc|PC_out [9] & (!\pc|PC_out [8] & (\pc|PC_out [6] $ (\pc|PC_out [7]))))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [7]),
	.datac(\pc|PC_out [9]),
	.datad(\pc|PC_out [8]),
	.cin(gnd),
	.combout(\instruct|ram~66_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~66 .lut_mask = 16'h0006;
defparam \instruct|ram~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \instruct|ram~101 (
// Equation(s):
// \instruct|ram~101_combout  = (\instruct|ram~66_combout  & ((\pc|PC_out [7] & ((\instruct|ram~25_combout ))) # (!\pc|PC_out [7] & (\instruct|ram~100_combout ))))

	.dataa(\pc|PC_out [7]),
	.datab(\instruct|ram~100_combout ),
	.datac(\instruct|ram~25_combout ),
	.datad(\instruct|ram~66_combout ),
	.cin(gnd),
	.combout(\instruct|ram~101_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~101 .lut_mask = 16'hE400;
defparam \instruct|ram~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N17
cycloneii_lcell_ff \Seg1|Op[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~101_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Op [5]));

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \instruct|ram~83 (
// Equation(s):
// \instruct|ram~83_combout  = (\pc|PC_out [5] & (\pc|PC_out [3] & (!\pc|PC_out [4] & \pc|PC_out [2])))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~83_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~83 .lut_mask = 16'h0800;
defparam \instruct|ram~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneii_lcell_comb \instruct|ram~38 (
// Equation(s):
// \instruct|ram~38_combout  = (!\pc|PC_out [6] & (\pc|PC_out [4] & (!\pc|PC_out [3] & \pc|PC_out [5])))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [4]),
	.datac(\pc|PC_out [3]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~38_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~38 .lut_mask = 16'h0400;
defparam \instruct|ram~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \instruct|ram~90 (
// Equation(s):
// \instruct|ram~90_combout  = (!\pc|PC_out [7] & ((\instruct|ram~38_combout ) # ((\pc|PC_out [6] & !\instruct|ram~83_combout ))))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [7]),
	.datac(\instruct|ram~83_combout ),
	.datad(\instruct|ram~38_combout ),
	.cin(gnd),
	.combout(\instruct|ram~90_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~90 .lut_mask = 16'h3302;
defparam \instruct|ram~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \instruct|ram~92 (
// Equation(s):
// \instruct|ram~92_combout  = (\pc|PC_out [4]) # (\pc|PC_out [5] $ (((\pc|PC_out [3] & !\pc|PC_out [2]))))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~92_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~92 .lut_mask = 16'hFAF6;
defparam \instruct|ram~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \instruct|ram~91 (
// Equation(s):
// \instruct|ram~91_combout  = (!\pc|PC_out [6] & \pc|PC_out [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|PC_out [6]),
	.datad(\pc|PC_out [7]),
	.cin(gnd),
	.combout(\instruct|ram~91_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~91 .lut_mask = 16'h0F00;
defparam \instruct|ram~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \instruct|ram~93 (
// Equation(s):
// \instruct|ram~93_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~90_combout ) # ((!\instruct|ram~92_combout  & \instruct|ram~91_combout ))))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~90_combout ),
	.datac(\instruct|ram~92_combout ),
	.datad(\instruct|ram~91_combout ),
	.cin(gnd),
	.combout(\instruct|ram~93_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~93 .lut_mask = 16'h8A88;
defparam \instruct|ram~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N9
cycloneii_lcell_ff \Seg1|Op[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Op [1]));

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \instruct|ram~97 (
// Equation(s):
// \instruct|ram~97_combout  = (!\pc|PC_out [7] & (\pc|PC_out [5] $ (((!\pc|PC_out [4] & \pc|PC_out [6])))))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [7]),
	.datac(\pc|PC_out [6]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~97_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~97 .lut_mask = 16'h2310;
defparam \instruct|ram~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \instruct|ram~98 (
// Equation(s):
// \instruct|ram~98_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~97_combout ) # ((\instruct|ram~91_combout  & \instruct|ram~25_combout ))))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~91_combout ),
	.datac(\instruct|ram~25_combout ),
	.datad(\instruct|ram~97_combout ),
	.cin(gnd),
	.combout(\instruct|ram~98_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~98 .lut_mask = 16'hAA80;
defparam \instruct|ram~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N11
cycloneii_lcell_ff \Seg1|Op[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~98_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Op [3]));

// Location: LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \controller|Decoder2~3 (
// Equation(s):
// \controller|Decoder2~3_combout  = (\Seg1|Op [2] & (\Seg1|Op [1] & (!\Seg1|Op [4] & \Seg1|Op [3])))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [1]),
	.datac(\Seg1|Op [4]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Decoder2~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder2~3 .lut_mask = 16'h0800;
defparam \controller|Decoder2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneii_lcell_comb \controller|Decoder2~4 (
// Equation(s):
// \controller|Decoder2~4_combout  = (!\Seg1|Op [5] & \controller|Decoder2~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Seg1|Op [5]),
	.datad(\controller|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\controller|Decoder2~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder2~4 .lut_mask = 16'h0F00;
defparam \controller|Decoder2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \instruct|ram~107 (
// Equation(s):
// \instruct|ram~107_combout  = (!\pc|PC_out [4] & ((\pc|PC_out [7] & (\pc|PC_out [2] & !\pc|PC_out [6])) # (!\pc|PC_out [7] & (!\pc|PC_out [2] & \pc|PC_out [6]))))

	.dataa(\pc|PC_out [7]),
	.datab(\pc|PC_out [2]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [6]),
	.cin(gnd),
	.combout(\instruct|ram~107_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~107 .lut_mask = 16'h0108;
defparam \instruct|ram~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \instruct|ram~108 (
// Equation(s):
// \instruct|ram~108_combout  = (\instruct|ram~107_combout  & (((\pc|PC_out [6] & \pc|PC_out [5])) # (!\pc|PC_out [3])))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [5]),
	.datad(\instruct|ram~107_combout ),
	.cin(gnd),
	.combout(\instruct|ram~108_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~108 .lut_mask = 16'hB300;
defparam \instruct|ram~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \instruct|ram~11 (
// Equation(s):
// \instruct|ram~11_combout  = (!\pc|PC_out [7] & \pc|PC_out [4])

	.dataa(\pc|PC_out [7]),
	.datab(vcc),
	.datac(\pc|PC_out [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\instruct|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~11 .lut_mask = 16'h5050;
defparam \instruct|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \instruct|ram~12 (
// Equation(s):
// \instruct|ram~12_combout  = (\pc|PC_out [2] & (\pc|PC_out [5] & (\pc|PC_out [6] $ (\pc|PC_out [3])))) # (!\pc|PC_out [2] & (\pc|PC_out [5] $ (((\pc|PC_out [6]) # (\pc|PC_out [3])))))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [5]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~12 .lut_mask = 16'h601E;
defparam \instruct|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \instruct|ram~13 (
// Equation(s):
// \instruct|ram~13_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~108_combout ) # ((\instruct|ram~11_combout  & !\instruct|ram~12_combout ))))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~108_combout ),
	.datac(\instruct|ram~11_combout ),
	.datad(\instruct|ram~12_combout ),
	.cin(gnd),
	.combout(\instruct|ram~13_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~13 .lut_mask = 16'h88A8;
defparam \instruct|ram~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N17
cycloneii_lcell_ff \Seg1|Func[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Func [0]));

// Location: LCCOMB_X29_Y25_N6
cycloneii_lcell_comb \seg2|Immediate32_out~0 (
// Equation(s):
// \seg2|Immediate32_out~0_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Func [0] & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\hazard|ID_EX_flush~combout ),
	.datab(\Seg1|Op [0]),
	.datac(\controller|Decoder2~4_combout ),
	.datad(\Seg1|Func [0]),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~0 .lut_mask = 16'h1500;
defparam \seg2|Immediate32_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N7
cycloneii_lcell_ff \seg2|Immediate32_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [0]));

// Location: LCCOMB_X30_Y28_N12
cycloneii_lcell_comb \PC_selcet|Data[2]~91 (
// Equation(s):
// \PC_selcet|Data[2]~91_combout  = (\PC_selcet|Data[2]~61_combout ) # ((\seg2|Jump_out~regout  & (\seg2|Immediate32_out [0] & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\PC_selcet|Data[2]~61_combout ),
	.datac(\seg2|Immediate32_out [0]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[2]~91 .lut_mask = 16'hCCEC;
defparam \PC_selcet|Data[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneii_lcell_comb \pc|PC_out[2]~feeder (
// Equation(s):
// \pc|PC_out[2]~feeder_combout  = \PC_selcet|Data[2]~91_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[2]~91_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[2]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N9
cycloneii_lcell_ff \pc|PC_out[2] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [2]));

// Location: LCCOMB_X29_Y22_N30
cycloneii_lcell_comb \instruct|ram~73 (
// Equation(s):
// \instruct|ram~73_combout  = (!\pc|PC_out [4] & !\pc|PC_out [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [3]),
	.cin(gnd),
	.combout(\instruct|ram~73_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~73 .lut_mask = 16'h000F;
defparam \instruct|ram~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \instruct|ram~94 (
// Equation(s):
// \instruct|ram~94_combout  = (\pc|PC_out [6] & (\pc|PC_out [2] & (!\pc|PC_out [5] & \instruct|ram~73_combout )))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [2]),
	.datac(\pc|PC_out [5]),
	.datad(\instruct|ram~73_combout ),
	.cin(gnd),
	.combout(\instruct|ram~94_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~94 .lut_mask = 16'h0800;
defparam \instruct|ram~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \instruct|ram~99 (
// Equation(s):
// \instruct|ram~99_combout  = (\instruct|ram~24_combout  & ((\instruct|ram~94_combout ) # ((\instruct|ram~52_combout  & \pc|PC_out [4]))))

	.dataa(\instruct|ram~52_combout ),
	.datab(\instruct|ram~94_combout ),
	.datac(\pc|PC_out [4]),
	.datad(\instruct|ram~24_combout ),
	.cin(gnd),
	.combout(\instruct|ram~99_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~99 .lut_mask = 16'hEC00;
defparam \instruct|ram~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N25
cycloneii_lcell_ff \Seg1|Op[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~99_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Op [4]));

// Location: LCCOMB_X27_Y24_N4
cycloneii_lcell_comb \controller|Decoder2~2 (
// Equation(s):
// \controller|Decoder2~2_combout  = (!\Seg1|Op [4] & (!\Seg1|Op [5] & !\Seg1|Op [3]))

	.dataa(vcc),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Decoder2~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder2~2 .lut_mask = 16'h0003;
defparam \controller|Decoder2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneii_lcell_comb \controller|Decoder2~7 (
// Equation(s):
// \controller|Decoder2~7_combout  = (!\Seg1|Op [2] & (\controller|Decoder2~2_combout  & (\Seg1|Op [1] & !\Seg1|Op [0])))

	.dataa(\Seg1|Op [2]),
	.datab(\controller|Decoder2~2_combout ),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Decoder2~7_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder2~7 .lut_mask = 16'h0040;
defparam \controller|Decoder2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N9
cycloneii_lcell_ff \seg2|Jump_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Decoder2~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Jump_out~regout ));

// Location: LCCOMB_X31_Y28_N24
cycloneii_lcell_comb \seg2|Rt_out~2 (
// Equation(s):
// \seg2|Rt_out~2_combout  = (\Seg1|Rt [2] & (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & !\seg2|Jump_out~regout )))

	.dataa(\Seg1|Rt [2]),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|Rt_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rt_out~2 .lut_mask = 16'h0002;
defparam \seg2|Rt_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N25
cycloneii_lcell_ff \seg2|Rt_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rt_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rt_out [2]));

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \instruct|ram~63 (
// Equation(s):
// \instruct|ram~63_combout  = (\pc|PC_out [3] & (\pc|PC_out [4] $ (((!\pc|PC_out [6]))))) # (!\pc|PC_out [3] & ((\pc|PC_out [4]) # ((!\pc|PC_out [2] & \pc|PC_out [6]))))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [6]),
	.cin(gnd),
	.combout(\instruct|ram~63_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~63 .lut_mask = 16'hAB66;
defparam \instruct|ram~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \instruct|ram~64 (
// Equation(s):
// \instruct|ram~64_combout  = (\pc|PC_out [5] & (\pc|PC_out [4] & ((\pc|PC_out [6])))) # (!\pc|PC_out [5] & (((!\instruct|ram~63_combout ))))

	.dataa(\pc|PC_out [4]),
	.datab(\instruct|ram~63_combout ),
	.datac(\pc|PC_out [6]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~64_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~64 .lut_mask = 16'hA033;
defparam \instruct|ram~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \instruct|ram~59 (
// Equation(s):
// \instruct|ram~59_combout  = (\instruct|ram~25_combout  & (!\pc|PC_out [6] & \pc|PC_out [7]))

	.dataa(\instruct|ram~25_combout ),
	.datab(vcc),
	.datac(\pc|PC_out [6]),
	.datad(\pc|PC_out [7]),
	.cin(gnd),
	.combout(\instruct|ram~59_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~59 .lut_mask = 16'h0A00;
defparam \instruct|ram~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \instruct|ram~65 (
// Equation(s):
// \instruct|ram~65_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~59_combout ) # ((!\pc|PC_out [7] & \instruct|ram~64_combout ))))

	.dataa(\pc|PC_out [7]),
	.datab(\instruct|ram~64_combout ),
	.datac(\instruct|ram~10_combout ),
	.datad(\instruct|ram~59_combout ),
	.cin(gnd),
	.combout(\instruct|ram~65_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~65 .lut_mask = 16'hF040;
defparam \instruct|ram~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N15
cycloneii_lcell_ff \Seg1|Rt[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rt [3]));

// Location: LCCOMB_X30_Y28_N0
cycloneii_lcell_comb \seg2|Rt_out~3 (
// Equation(s):
// \seg2|Rt_out~3_combout  = (!\seg2|Jump_out~regout  & (\Seg1|Rt [3] & (!\hazard|LoadUse~7_combout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|Rt [3]),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|Rt_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rt_out~3 .lut_mask = 16'h0004;
defparam \seg2|Rt_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N7
cycloneii_lcell_ff \seg2|Rt_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg2|Rt_out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rt_out [3]));

// Location: LCCOMB_X27_Y28_N20
cycloneii_lcell_comb \hazard|LoadUse~5 (
// Equation(s):
// \hazard|LoadUse~5_combout  = (\Seg1|Rt [2] & (\seg2|Rt_out [2] & (\Seg1|Rt [3] $ (!\seg2|Rt_out [3])))) # (!\Seg1|Rt [2] & (!\seg2|Rt_out [2] & (\Seg1|Rt [3] $ (!\seg2|Rt_out [3]))))

	.dataa(\Seg1|Rt [2]),
	.datab(\seg2|Rt_out [2]),
	.datac(\Seg1|Rt [3]),
	.datad(\seg2|Rt_out [3]),
	.cin(gnd),
	.combout(\hazard|LoadUse~5_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|LoadUse~5 .lut_mask = 16'h9009;
defparam \hazard|LoadUse~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \instruct|ram~56 (
// Equation(s):
// \instruct|ram~56_combout  = (\pc|PC_out [4] & (((!\pc|PC_out [5])) # (!\pc|PC_out [3]))) # (!\pc|PC_out [4] & ((\pc|PC_out [3]) # ((\pc|PC_out [2]) # (\pc|PC_out [5]))))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~56_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~56 .lut_mask = 16'h77FE;
defparam \instruct|ram~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \instruct|ram~57 (
// Equation(s):
// \instruct|ram~57_combout  = (!\pc|PC_out [6] & ((\pc|PC_out [7] & (\instruct|ram~25_combout )) # (!\pc|PC_out [7] & ((!\instruct|ram~56_combout )))))

	.dataa(\pc|PC_out [7]),
	.datab(\pc|PC_out [6]),
	.datac(\instruct|ram~25_combout ),
	.datad(\instruct|ram~56_combout ),
	.cin(gnd),
	.combout(\instruct|ram~57_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~57 .lut_mask = 16'h2031;
defparam \instruct|ram~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \instruct|ram~58 (
// Equation(s):
// \instruct|ram~58_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~57_combout ) # ((\instruct|ram~18_combout  & \instruct|ram~15_combout ))))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~18_combout ),
	.datac(\instruct|ram~15_combout ),
	.datad(\instruct|ram~57_combout ),
	.cin(gnd),
	.combout(\instruct|ram~58_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~58 .lut_mask = 16'hAA80;
defparam \instruct|ram~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N5
cycloneii_lcell_ff \Seg1|Rt[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rt [1]));

// Location: LCCOMB_X34_Y28_N4
cycloneii_lcell_comb \seg2|Rt_out~1 (
// Equation(s):
// \seg2|Rt_out~1_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (!\hazard|LoadUse~7_combout  & \Seg1|Rt [1])))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\Seg1|Rt [1]),
	.cin(gnd),
	.combout(\seg2|Rt_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rt_out~1 .lut_mask = 16'h0100;
defparam \seg2|Rt_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N5
cycloneii_lcell_ff \seg2|Rt_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rt_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rt_out [1]));

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \instruct|ram~52 (
// Equation(s):
// \instruct|ram~52_combout  = (\pc|PC_out [3] & (\pc|PC_out [5] & !\pc|PC_out [6]))

	.dataa(vcc),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [5]),
	.datad(\pc|PC_out [6]),
	.cin(gnd),
	.combout(\instruct|ram~52_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~52 .lut_mask = 16'h00C0;
defparam \instruct|ram~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \instruct|ram~55 (
// Equation(s):
// \instruct|ram~55_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~54_combout ) # ((\instruct|ram~11_combout  & !\instruct|ram~52_combout ))))

	.dataa(\instruct|ram~54_combout ),
	.datab(\instruct|ram~10_combout ),
	.datac(\instruct|ram~11_combout ),
	.datad(\instruct|ram~52_combout ),
	.cin(gnd),
	.combout(\instruct|ram~55_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~55 .lut_mask = 16'h88C8;
defparam \instruct|ram~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N11
cycloneii_lcell_ff \Seg1|Rt[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rt [0]));

// Location: LCCOMB_X30_Y28_N16
cycloneii_lcell_comb \seg2|Rt_out~0 (
// Equation(s):
// \seg2|Rt_out~0_combout  = (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & \Seg1|Rt [0])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\Seg1|Rt [0]),
	.cin(gnd),
	.combout(\seg2|Rt_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rt_out~0 .lut_mask = 16'h0100;
defparam \seg2|Rt_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N17
cycloneii_lcell_ff \seg2|Rt_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rt_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rt_out [0]));

// Location: LCCOMB_X31_Y28_N8
cycloneii_lcell_comb \hazard|LoadUse~4 (
// Equation(s):
// \hazard|LoadUse~4_combout  = (\Seg1|Rt [0] & (\seg2|Rt_out [0] & (\seg2|Rt_out [1] $ (!\Seg1|Rt [1])))) # (!\Seg1|Rt [0] & (!\seg2|Rt_out [0] & (\seg2|Rt_out [1] $ (!\Seg1|Rt [1]))))

	.dataa(\Seg1|Rt [0]),
	.datab(\seg2|Rt_out [1]),
	.datac(\Seg1|Rt [1]),
	.datad(\seg2|Rt_out [0]),
	.cin(gnd),
	.combout(\hazard|LoadUse~4_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|LoadUse~4 .lut_mask = 16'h8241;
defparam \hazard|LoadUse~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \instruct|ram~68 (
// Equation(s):
// \instruct|ram~68_combout  = (\instruct|ram~66_combout  & ((\pc|PC_out [7] & ((!\instruct|ram~15_combout ))) # (!\pc|PC_out [7] & (\instruct|ram~67_combout ))))

	.dataa(\instruct|ram~67_combout ),
	.datab(\instruct|ram~66_combout ),
	.datac(\instruct|ram~15_combout ),
	.datad(\pc|PC_out [7]),
	.cin(gnd),
	.combout(\instruct|ram~68_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~68 .lut_mask = 16'h0C88;
defparam \instruct|ram~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N11
cycloneii_lcell_ff \Seg1|Rt[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rt [4]));

// Location: LCCOMB_X31_Y28_N2
cycloneii_lcell_comb \hazard|LoadUse~6 (
// Equation(s):
// \hazard|LoadUse~6_combout  = (\hazard|LoadUse~5_combout  & (\hazard|LoadUse~4_combout  & (\seg2|Rt_out [4] $ (!\Seg1|Rt [4]))))

	.dataa(\seg2|Rt_out [4]),
	.datab(\hazard|LoadUse~5_combout ),
	.datac(\hazard|LoadUse~4_combout ),
	.datad(\Seg1|Rt [4]),
	.cin(gnd),
	.combout(\hazard|LoadUse~6_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|LoadUse~6 .lut_mask = 16'h8040;
defparam \hazard|LoadUse~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \controller|WideOr46~0 (
// Equation(s):
// \controller|WideOr46~0_combout  = (\Seg1|Op [3]) # ((\Seg1|Op [2] & (\Seg1|Op [0] & \Seg1|Op [1])))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|WideOr46~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr46~0 .lut_mask = 16'hFF80;
defparam \controller|WideOr46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \controller|WideOr46~1 (
// Equation(s):
// \controller|WideOr46~1_combout  = (!\Seg1|Op [4] & (\Seg1|Op [5] & !\controller|WideOr46~0_combout ))

	.dataa(vcc),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [5]),
	.datad(\controller|WideOr46~0_combout ),
	.cin(gnd),
	.combout(\controller|WideOr46~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr46~1 .lut_mask = 16'h0030;
defparam \controller|WideOr46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N21
cycloneii_lcell_ff \seg2|MemWBSrc_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|WideOr46~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|MemWBSrc_out~regout ));

// Location: LCCOMB_X29_Y22_N4
cycloneii_lcell_comb \instruct|ram~20 (
// Equation(s):
// \instruct|ram~20_combout  = (\pc|PC_out [7] & (!\pc|PC_out [5] & (!\pc|PC_out [2] & !\pc|PC_out [4]))) # (!\pc|PC_out [7] & ((\pc|PC_out [4] & ((\pc|PC_out [2]))) # (!\pc|PC_out [4] & (\pc|PC_out [5]))))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [7]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [4]),
	.cin(gnd),
	.combout(\instruct|ram~20_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~20 .lut_mask = 16'h3026;
defparam \instruct|ram~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \instruct|ram~21 (
// Equation(s):
// \instruct|ram~21_combout  = (\pc|PC_out [7]) # (\pc|PC_out [2] $ (((\pc|PC_out [5]) # (\pc|PC_out [4]))))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [7]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [4]),
	.cin(gnd),
	.combout(\instruct|ram~21_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~21 .lut_mask = 16'hCFDE;
defparam \instruct|ram~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \instruct|ram~22 (
// Equation(s):
// \instruct|ram~22_combout  = (\pc|PC_out [3] & ((!\instruct|ram~21_combout ) # (!\instruct|ram~20_combout ))) # (!\pc|PC_out [3] & ((\instruct|ram~21_combout )))

	.dataa(vcc),
	.datab(\pc|PC_out [3]),
	.datac(\instruct|ram~20_combout ),
	.datad(\instruct|ram~21_combout ),
	.cin(gnd),
	.combout(\instruct|ram~22_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~22 .lut_mask = 16'h3FCC;
defparam \instruct|ram~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneii_lcell_comb \instruct|ram~23 (
// Equation(s):
// \instruct|ram~23_combout  = (\instruct|ram~10_combout  & (!\instruct|ram~22_combout  & (\instruct|ram~20_combout  $ (\pc|PC_out [6]))))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~20_combout ),
	.datac(\pc|PC_out [6]),
	.datad(\instruct|ram~22_combout ),
	.cin(gnd),
	.combout(\instruct|ram~23_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~23 .lut_mask = 16'h0028;
defparam \instruct|ram~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N11
cycloneii_lcell_ff \Seg1|Func[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Func [2]));

// Location: LCCOMB_X29_Y24_N14
cycloneii_lcell_comb \controller|Selector17~30 (
// Equation(s):
// \controller|Selector17~30_combout  = (\controller|Selector17~29_combout  & (((!\Seg1|Func [2] & \Seg1|Func [0])) # (!\Seg1|Func [3])))

	.dataa(\controller|Selector17~29_combout ),
	.datab(\Seg1|Func [2]),
	.datac(\Seg1|Func [3]),
	.datad(\Seg1|Func [0]),
	.cin(gnd),
	.combout(\controller|Selector17~30_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~30 .lut_mask = 16'h2A0A;
defparam \controller|Selector17~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneii_lcell_comb \instruct|ram~104 (
// Equation(s):
// \instruct|ram~104_combout  = (!\pc|PC_out [9] & (!\pc|PC_out [8] & ((\instruct|ram~62_combout ) # (\instruct|ram~59_combout ))))

	.dataa(\instruct|ram~62_combout ),
	.datab(\instruct|ram~59_combout ),
	.datac(\pc|PC_out [9]),
	.datad(\pc|PC_out [8]),
	.cin(gnd),
	.combout(\instruct|ram~104_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~104 .lut_mask = 16'h000E;
defparam \instruct|ram~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y20_N15
cycloneii_lcell_ff \Seg1|Rt[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~104_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rt [2]));

// Location: LCCOMB_X27_Y28_N26
cycloneii_lcell_comb \controller|Selector17~16 (
// Equation(s):
// \controller|Selector17~16_combout  = (!\Seg1|Rt [1] & (\Seg1|Op [0] & (!\Seg1|Rt [3] & !\Seg1|Rt [2])))

	.dataa(\Seg1|Rt [1]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Rt [3]),
	.datad(\Seg1|Rt [2]),
	.cin(gnd),
	.combout(\controller|Selector17~16_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~16 .lut_mask = 16'h0004;
defparam \controller|Selector17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneii_lcell_comb \controller|Selector17~17 (
// Equation(s):
// \controller|Selector17~17_combout  = (!\Seg1|Rt [0] & (\controller|Selector17~16_combout  & !\Seg1|Rt [4]))

	.dataa(\Seg1|Rt [0]),
	.datab(vcc),
	.datac(\controller|Selector17~16_combout ),
	.datad(\Seg1|Rt [4]),
	.cin(gnd),
	.combout(\controller|Selector17~17_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~17 .lut_mask = 16'h0050;
defparam \controller|Selector17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneii_lcell_comb \controller|Selector18~2 (
// Equation(s):
// \controller|Selector18~2_combout  = (!\Seg1|Op [1] & ((\controller|Selector17~17_combout ) # ((\controller|Selector17~5_combout  & \controller|Selector17~30_combout ))))

	.dataa(\controller|Selector17~5_combout ),
	.datab(\controller|Selector17~30_combout ),
	.datac(\Seg1|Op [1]),
	.datad(\controller|Selector17~17_combout ),
	.cin(gnd),
	.combout(\controller|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector18~2 .lut_mask = 16'h0F08;
defparam \controller|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneii_lcell_comb \instruct|ram~106 (
// Equation(s):
// \instruct|ram~106_combout  = (!\pc|PC_out [9] & (!\pc|PC_out [8] & ((\instruct|ram~96_combout ) # (\instruct|ram~59_combout ))))

	.dataa(\instruct|ram~96_combout ),
	.datab(\instruct|ram~59_combout ),
	.datac(\pc|PC_out [9]),
	.datad(\pc|PC_out [8]),
	.cin(gnd),
	.combout(\instruct|ram~106_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~106 .lut_mask = 16'h000E;
defparam \instruct|ram~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y20_N9
cycloneii_lcell_ff \Seg1|Op[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~106_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Op [2]));

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \controller|Selector17~15 (
// Equation(s):
// \controller|Selector17~15_combout  = (\Seg1|Op [4]) # ((\Seg1|Op [2] & ((\Seg1|Op [0]) # (!\Seg1|Op [1]))))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [4]),
	.datad(\Seg1|Op [1]),
	.cin(gnd),
	.combout(\controller|Selector17~15_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~15 .lut_mask = 16'hF8FA;
defparam \controller|Selector17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \controller|Selector18~1 (
// Equation(s):
// \controller|Selector18~1_combout  = (\Seg1|Op [3] & ((\Seg1|Op [5] & ((!\controller|Selector17~15_combout ))) # (!\Seg1|Op [5] & (\controller|Selector18~0_combout ))))

	.dataa(\controller|Selector18~0_combout ),
	.datab(\controller|Selector17~15_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector18~1 .lut_mask = 16'h3A00;
defparam \controller|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneii_lcell_comb \controller|Selector18~3 (
// Equation(s):
// \controller|Selector18~3_combout  = (\controller|Selector18~1_combout ) # ((\controller|Decoder2~2_combout  & ((\controller|Selector18~2_combout ) # (\Seg1|Op [2]))))

	.dataa(\controller|Decoder2~2_combout ),
	.datab(\controller|Selector18~2_combout ),
	.datac(\Seg1|Op [2]),
	.datad(\controller|Selector18~1_combout ),
	.cin(gnd),
	.combout(\controller|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector18~3 .lut_mask = 16'hFFA8;
defparam \controller|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneii_lcell_comb \hazard|LoadUse~7 (
// Equation(s):
// \hazard|LoadUse~7_combout  = (\seg2|MemWBSrc_out~regout  & ((\hazard|LoadUse~3_combout ) # ((\hazard|LoadUse~6_combout  & \controller|Selector18~3_combout ))))

	.dataa(\hazard|LoadUse~3_combout ),
	.datab(\hazard|LoadUse~6_combout ),
	.datac(\seg2|MemWBSrc_out~regout ),
	.datad(\controller|Selector18~3_combout ),
	.cin(gnd),
	.combout(\hazard|LoadUse~7_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|LoadUse~7 .lut_mask = 16'hE0A0;
defparam \hazard|LoadUse~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneii_lcell_comb \hazard|ID_EX_flush (
// Equation(s):
// \hazard|ID_EX_flush~combout  = (\condition_check|BranchValid~combout ) # ((\hazard|LoadUse~7_combout ) # (\seg2|Jump_out~regout ))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(vcc),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\hazard|ID_EX_flush~combout ),
	.cout());
// synopsys translate_off
defparam \hazard|ID_EX_flush .lut_mask = 16'hFFEE;
defparam \hazard|ID_EX_flush .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneii_lcell_comb \instruct|ram~31 (
// Equation(s):
// \instruct|ram~31_combout  = (\pc|PC_out [2] & (!\pc|PC_out [4] & (\pc|PC_out [3] $ (!\pc|PC_out [5]))))

	.dataa(\pc|PC_out [2]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~31_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~31 .lut_mask = 16'h0802;
defparam \instruct|ram~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneii_lcell_comb \instruct|ram~32 (
// Equation(s):
// \instruct|ram~32_combout  = (\pc|PC_out [4] & (\pc|PC_out [3] $ (((\pc|PC_out [2]) # (\pc|PC_out [5]))))) # (!\pc|PC_out [4] & (\pc|PC_out [5] & (\pc|PC_out [2] $ (!\pc|PC_out [3]))))

	.dataa(\pc|PC_out [2]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~32_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~32 .lut_mask = 16'h3960;
defparam \instruct|ram~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneii_lcell_comb \instruct|ram~33 (
// Equation(s):
// \instruct|ram~33_combout  = (\instruct|ram~24_combout  & ((\pc|PC_out [6] & (\instruct|ram~31_combout )) # (!\pc|PC_out [6] & ((!\instruct|ram~32_combout )))))

	.dataa(\pc|PC_out [6]),
	.datab(\instruct|ram~24_combout ),
	.datac(\instruct|ram~31_combout ),
	.datad(\instruct|ram~32_combout ),
	.cin(gnd),
	.combout(\instruct|ram~33_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~33 .lut_mask = 16'h80C4;
defparam \instruct|ram~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y21_N5
cycloneii_lcell_ff \Seg1|Func[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Func [5]));

// Location: LCCOMB_X29_Y26_N18
cycloneii_lcell_comb \seg2|Immediate32_out~5 (
// Equation(s):
// \seg2|Immediate32_out~5_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Func [5] & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\Seg1|Op [0]),
	.datab(\hazard|ID_EX_flush~combout ),
	.datac(\Seg1|Func [5]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~5 .lut_mask = 16'h1030;
defparam \seg2|Immediate32_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N19
cycloneii_lcell_ff \seg2|Immediate32_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [5]));

// Location: LCCOMB_X26_Y30_N6
cycloneii_lcell_comb \PC_selcet|Data[7]~96 (
// Equation(s):
// \PC_selcet|Data[7]~96_combout  = (\PC_selcet|Data[7]~66_combout ) # ((\seg2|Immediate32_out [5] & (!\condition_check|BranchValid~combout  & \seg2|Jump_out~regout )))

	.dataa(\PC_selcet|Data[7]~66_combout ),
	.datab(\seg2|Immediate32_out [5]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[7]~96_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[7]~96 .lut_mask = 16'hAEAA;
defparam \PC_selcet|Data[7]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N4
cycloneii_lcell_comb \pc|PC_out[7]~feeder (
// Equation(s):
// \pc|PC_out[7]~feeder_combout  = \PC_selcet|Data[7]~96_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[7]~96_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[7]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N5
cycloneii_lcell_ff \pc|PC_out[7] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [7]));

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \instruct|ram~88 (
// Equation(s):
// \instruct|ram~88_combout  = (\pc|PC_out [5] & (!\pc|PC_out [6] & ((\pc|PC_out [3]) # (!\pc|PC_out [2])))) # (!\pc|PC_out [5] & (\pc|PC_out [6] & ((!\pc|PC_out [2]) # (!\pc|PC_out [3]))))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [6]),
	.cin(gnd),
	.combout(\instruct|ram~88_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~88 .lut_mask = 16'h158A;
defparam \instruct|ram~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \instruct|ram~105 (
// Equation(s):
// \instruct|ram~105_combout  = (\instruct|ram~87_combout  & (\pc|PC_out [7] $ (((\instruct|ram~88_combout ))))) # (!\instruct|ram~87_combout  & (!\pc|PC_out [7] & (\pc|PC_out [4] & \instruct|ram~88_combout )))

	.dataa(\instruct|ram~87_combout ),
	.datab(\pc|PC_out [7]),
	.datac(\pc|PC_out [4]),
	.datad(\instruct|ram~88_combout ),
	.cin(gnd),
	.combout(\instruct|ram~105_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~105 .lut_mask = 16'h3288;
defparam \instruct|ram~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \instruct|ram~87 (
// Equation(s):
// \instruct|ram~87_combout  = (\pc|PC_out [3] & ((\pc|PC_out [5] & ((!\pc|PC_out [6]))) # (!\pc|PC_out [5] & (!\pc|PC_out [2])))) # (!\pc|PC_out [3] & (\pc|PC_out [2] & (\pc|PC_out [5] $ (\pc|PC_out [6]))))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [6]),
	.cin(gnd),
	.combout(\instruct|ram~87_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~87 .lut_mask = 16'h14AC;
defparam \instruct|ram~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \instruct|ram~89 (
// Equation(s):
// \instruct|ram~89_combout  = (\instruct|ram~10_combout  & (\instruct|ram~105_combout  & ((!\instruct|ram~87_combout ) # (!\pc|PC_out [4]))))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~105_combout ),
	.datac(\pc|PC_out [4]),
	.datad(\instruct|ram~87_combout ),
	.cin(gnd),
	.combout(\instruct|ram~89_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~89 .lut_mask = 16'h0888;
defparam \instruct|ram~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N23
cycloneii_lcell_ff \Seg1|Op[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Op [0]));

// Location: LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \controller|Selector40~1 (
// Equation(s):
// \controller|Selector40~1_combout  = (\Seg1|Op [2]) # ((\Seg1|Op [4]) # ((\Seg1|Op [0] & \Seg1|Op [3])))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [4]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector40~1 .lut_mask = 16'hFEFA;
defparam \controller|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \controller|WideOr8~0 (
// Equation(s):
// \controller|WideOr8~0_combout  = (\Seg1|Func [2]) # ((\Seg1|Func [0] & ((!\Seg1|Func [3]) # (!\Seg1|Func [1]))) # (!\Seg1|Func [0] & ((\Seg1|Func [3]))))

	.dataa(\Seg1|Func [0]),
	.datab(\Seg1|Func [1]),
	.datac(\Seg1|Func [3]),
	.datad(\Seg1|Func [2]),
	.cin(gnd),
	.combout(\controller|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr8~0 .lut_mask = 16'hFF7A;
defparam \controller|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \controller|Decoder2~6 (
// Equation(s):
// \controller|Decoder2~6_combout  = (!\Seg1|Op [1] & !\Seg1|Op [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Decoder2~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder2~6 .lut_mask = 16'h000F;
defparam \controller|Decoder2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \controller|Selector40~0 (
// Equation(s):
// \controller|Selector40~0_combout  = (!\Seg1|Op [3] & (((\controller|WideOr8~0_combout ) # (!\controller|Decoder2~6_combout )) # (!\controller|Selector17~21_combout )))

	.dataa(\controller|Selector17~21_combout ),
	.datab(\Seg1|Op [3]),
	.datac(\controller|WideOr8~0_combout ),
	.datad(\controller|Decoder2~6_combout ),
	.cin(gnd),
	.combout(\controller|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector40~0 .lut_mask = 16'h3133;
defparam \controller|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneii_lcell_comb \controller|Selector40~2 (
// Equation(s):
// \controller|Selector40~2_combout  = (!\controller|Selector40~1_combout  & (!\Seg1|Op [5] & !\controller|Selector40~0_combout ))

	.dataa(vcc),
	.datab(\controller|Selector40~1_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\controller|Selector40~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector40~2 .lut_mask = 16'h0003;
defparam \controller|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N23
cycloneii_lcell_ff \seg2|ALUOp_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector40~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ALUOp_out [2]));

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \controller|Selector21~0 (
// Equation(s):
// \controller|Selector21~0_combout  = (!\Seg1|Func [4] & (!\Seg1|Func [3] & (\Seg1|Func [5] & !\Seg1|Func [2])))

	.dataa(\Seg1|Func [4]),
	.datab(\Seg1|Func [3]),
	.datac(\Seg1|Func [5]),
	.datad(\Seg1|Func [2]),
	.cin(gnd),
	.combout(\controller|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector21~0 .lut_mask = 16'h0010;
defparam \controller|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneii_lcell_comb \controller|Selector41~5 (
// Equation(s):
// \controller|Selector41~5_combout  = (\Seg1|Op [0] & (((\Seg1|Op [1])))) # (!\Seg1|Op [0] & (!\Seg1|Func [1] & (!\Seg1|Op [1] & \controller|Selector21~0_combout )))

	.dataa(\Seg1|Func [1]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [1]),
	.datad(\controller|Selector21~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector41~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector41~5 .lut_mask = 16'hC1C0;
defparam \controller|Selector41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \controller|Selector17~21 (
// Equation(s):
// \controller|Selector17~21_combout  = (\Seg1|Func [5] & !\Seg1|Func [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Seg1|Func [5]),
	.datad(\Seg1|Func [4]),
	.cin(gnd),
	.combout(\controller|Selector17~21_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~21 .lut_mask = 16'h00F0;
defparam \controller|Selector17~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneii_lcell_comb \controller|Selector41~2 (
// Equation(s):
// \controller|Selector41~2_combout  = (\Seg1|Op [3] & (((\Seg1|Op [2])))) # (!\Seg1|Op [3] & (\controller|Selector17~21_combout  & (!\controller|WideOr8~0_combout  & !\Seg1|Op [2])))

	.dataa(\Seg1|Op [3]),
	.datab(\controller|Selector17~21_combout ),
	.datac(\controller|WideOr8~0_combout ),
	.datad(\Seg1|Op [2]),
	.cin(gnd),
	.combout(\controller|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector41~2 .lut_mask = 16'hAA04;
defparam \controller|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneii_lcell_comb \controller|Selector41~3 (
// Equation(s):
// \controller|Selector41~3_combout  = (!\Seg1|Op [5] & ((\Seg1|Op [4] & (\controller|Selector41~2_combout  & \Seg1|Op [3])) # (!\Seg1|Op [4] & (\controller|Selector41~2_combout  $ (\Seg1|Op [3])))))

	.dataa(\Seg1|Op [5]),
	.datab(\Seg1|Op [4]),
	.datac(\controller|Selector41~2_combout ),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector41~3 .lut_mask = 16'h4110;
defparam \controller|Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \controller|Selector41~4 (
// Equation(s):
// \controller|Selector41~4_combout  = (\controller|Selector41~3_combout  & ((\Seg1|Op [4] & ((\controller|Selector41~5_combout ))) # (!\Seg1|Op [4] & (\controller|Decoder2~6_combout ))))

	.dataa(\controller|Decoder2~6_combout ),
	.datab(\controller|Selector41~5_combout ),
	.datac(\Seg1|Op [4]),
	.datad(\controller|Selector41~3_combout ),
	.cin(gnd),
	.combout(\controller|Selector41~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector41~4 .lut_mask = 16'hCA00;
defparam \controller|Selector41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N1
cycloneii_lcell_ff \seg2|ALUOp_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector41~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ALUOp_out [1]));

// Location: LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \controller|Selector39~2 (
// Equation(s):
// \controller|Selector39~2_combout  = (\Seg1|Op [2] & ((\Seg1|Op [4] $ (\Seg1|Op [0])) # (!\Seg1|Op [1]))) # (!\Seg1|Op [2] & ((\Seg1|Op [4]) # ((\Seg1|Op [1]) # (\Seg1|Op [0]))))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector39~2 .lut_mask = 16'h7FDE;
defparam \controller|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \controller|Selector39~0 (
// Equation(s):
// \controller|Selector39~0_combout  = (!\Seg1|Op [2] & (!\Seg1|Op [4] & (!\Seg1|Op [1] & !\Seg1|Op [0])))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector39~0 .lut_mask = 16'h0001;
defparam \controller|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \controller|WideOr6~0 (
// Equation(s):
// \controller|WideOr6~0_combout  = (\Seg1|Func [0]) # ((\Seg1|Func [3]) # ((!\Seg1|Func [1] & \Seg1|Func [2])))

	.dataa(\Seg1|Func [0]),
	.datab(\Seg1|Func [1]),
	.datac(\Seg1|Func [3]),
	.datad(\Seg1|Func [2]),
	.cin(gnd),
	.combout(\controller|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr6~0 .lut_mask = 16'hFBFA;
defparam \controller|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneii_lcell_comb \controller|Selector39~1 (
// Equation(s):
// \controller|Selector39~1_combout  = (!\Seg1|Op [3] & (\controller|Selector39~0_combout  & (!\controller|WideOr6~0_combout  & \controller|Selector17~21_combout )))

	.dataa(\Seg1|Op [3]),
	.datab(\controller|Selector39~0_combout ),
	.datac(\controller|WideOr6~0_combout ),
	.datad(\controller|Selector17~21_combout ),
	.cin(gnd),
	.combout(\controller|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector39~1 .lut_mask = 16'h0400;
defparam \controller|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneii_lcell_comb \controller|Selector39~3 (
// Equation(s):
// \controller|Selector39~3_combout  = (!\Seg1|Op [5] & ((\controller|Selector39~1_combout ) # ((!\controller|Selector39~2_combout  & \Seg1|Op [3]))))

	.dataa(\Seg1|Op [5]),
	.datab(\controller|Selector39~2_combout ),
	.datac(\controller|Selector39~1_combout ),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector39~3 .lut_mask = 16'h5150;
defparam \controller|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N25
cycloneii_lcell_ff \seg2|ALUOp_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector39~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ALUOp_out [3]));

// Location: LCCOMB_X33_Y23_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[5]~11 (
// Equation(s):
// \alu|MUX|ALU_out[5]~11_combout  = (\seg2|ALUOp_out [1] & (((\seg2|ALUOp_out [2]) # (\seg2|ALUOp_out [3])))) # (!\seg2|ALUOp_out [1] & (((!\seg2|ALUOp_out [0] & !\seg2|ALUOp_out [2])) # (!\seg2|ALUOp_out [3])))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[5]~11 .lut_mask = 16'hF1CF;
defparam \alu|MUX|ALU_out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneii_lcell_comb \controller|Selector17~19 (
// Equation(s):
// \controller|Selector17~19_combout  = (\Seg1|Op [1] & ((\Seg1|Op [0]) # (!\Seg1|Op [4])))

	.dataa(\Seg1|Op [0]),
	.datab(vcc),
	.datac(\Seg1|Op [4]),
	.datad(\Seg1|Op [1]),
	.cin(gnd),
	.combout(\controller|Selector17~19_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~19 .lut_mask = 16'hAF00;
defparam \controller|Selector17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneii_lcell_comb \controller|Selector17~18 (
// Equation(s):
// \controller|Selector17~18_combout  = (\controller|Selector17~10_combout  & (!\Seg1|Op [0] & (\Seg1|Op [4] & \controller|Selector21~0_combout )))

	.dataa(\controller|Selector17~10_combout ),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [4]),
	.datad(\controller|Selector21~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~18_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~18 .lut_mask = 16'h2000;
defparam \controller|Selector17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \controller|Selector17~4 (
// Equation(s):
// \controller|Selector17~4_combout  = (\Seg1|Op [4]) # ((\Seg1|Op [1] & \Seg1|Op [0]))

	.dataa(vcc),
	.datab(\Seg1|Op [1]),
	.datac(\Seg1|Op [4]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~4 .lut_mask = 16'hFCF0;
defparam \controller|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \controller|Selector17~20 (
// Equation(s):
// \controller|Selector17~20_combout  = (\Seg1|Op [2] & ((\controller|Selector17~19_combout ) # ((\controller|Selector17~18_combout )))) # (!\Seg1|Op [2] & (((!\controller|Selector17~4_combout ))))

	.dataa(\Seg1|Op [2]),
	.datab(\controller|Selector17~19_combout ),
	.datac(\controller|Selector17~18_combout ),
	.datad(\controller|Selector17~4_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~20_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~20 .lut_mask = 16'hA8FD;
defparam \controller|Selector17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneii_lcell_comb \controller|Selector39~4 (
// Equation(s):
// \controller|Selector39~4_combout  = (!\Seg1|Op [2] & (!\Seg1|Op [4] & !\Seg1|Op [0]))

	.dataa(\Seg1|Op [2]),
	.datab(vcc),
	.datac(\Seg1|Op [4]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector39~4 .lut_mask = 16'h0005;
defparam \controller|Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \controller|WideOr1~0 (
// Equation(s):
// \controller|WideOr1~0_combout  = (\Seg1|Func [0] & (((\Seg1|Func [2]) # (!\Seg1|Func [1])))) # (!\Seg1|Func [0] & ((\Seg1|Func [3]) # ((!\Seg1|Func [1] & \Seg1|Func [2]))))

	.dataa(\Seg1|Func [0]),
	.datab(\Seg1|Func [3]),
	.datac(\Seg1|Func [1]),
	.datad(\Seg1|Func [2]),
	.cin(gnd),
	.combout(\controller|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr1~0 .lut_mask = 16'hEF4E;
defparam \controller|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneii_lcell_comb \controller|Selector17~22 (
// Equation(s):
// \controller|Selector17~22_combout  = (\controller|Selector39~4_combout  & ((\Seg1|Op [1]) # ((\controller|Selector17~21_combout  & !\controller|WideOr1~0_combout ))))

	.dataa(\controller|Selector17~21_combout ),
	.datab(\controller|Selector39~4_combout ),
	.datac(\Seg1|Op [1]),
	.datad(\controller|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~22_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~22 .lut_mask = 16'hC0C8;
defparam \controller|Selector17~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \seg2|ALUShiftSrc_out~0 (
// Equation(s):
// \seg2|ALUShiftSrc_out~0_combout  = (\Seg1|Op [3] & (\controller|Selector17~20_combout )) # (!\Seg1|Op [3] & ((\controller|Selector17~22_combout )))

	.dataa(\Seg1|Op [3]),
	.datab(\controller|Selector17~20_combout ),
	.datac(vcc),
	.datad(\controller|Selector17~22_combout ),
	.cin(gnd),
	.combout(\seg2|ALUShiftSrc_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|ALUShiftSrc_out~0 .lut_mask = 16'hDD88;
defparam \seg2|ALUShiftSrc_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneii_lcell_comb \controller|Selector17~13 (
// Equation(s):
// \controller|Selector17~13_combout  = (\Seg1|Op [2] & ((\Seg1|Op [1] & (\Seg1|Op [0])) # (!\Seg1|Op [1] & ((\Seg1|Op [3])))))

	.dataa(\Seg1|Op [0]),
	.datab(\Seg1|Op [1]),
	.datac(\Seg1|Op [2]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Selector17~13_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~13 .lut_mask = 16'hB080;
defparam \controller|Selector17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \controller|Selector17~14 (
// Equation(s):
// \controller|Selector17~14_combout  = (!\Seg1|Op [4] & !\controller|Selector17~13_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Seg1|Op [4]),
	.datad(\controller|Selector17~13_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~14_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~14 .lut_mask = 16'h000F;
defparam \controller|Selector17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N29
cycloneii_lcell_ff \seg2|ALUShiftSrc_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|ALUShiftSrc_out~0_combout ),
	.sdata(\controller|Selector17~14_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(\Seg1|Op [5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ALUShiftSrc_out~regout ));

// Location: LCCOMB_X35_Y24_N30
cycloneii_lcell_comb \controller|Decoder2~5 (
// Equation(s):
// \controller|Decoder2~5_combout  = (\Seg1|Op [1] & !\Seg1|Op [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Decoder2~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder2~5 .lut_mask = 16'h00F0;
defparam \controller|Decoder2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneii_lcell_comb \controller|Selector16~0 (
// Equation(s):
// \controller|Selector16~0_combout  = (!\Seg1|Op [4] & ((\controller|Selector18~2_combout ) # ((\Seg1|Op [2]) # (\controller|Decoder2~5_combout ))))

	.dataa(\Seg1|Op [4]),
	.datab(\controller|Selector18~2_combout ),
	.datac(\Seg1|Op [2]),
	.datad(\controller|Decoder2~5_combout ),
	.cin(gnd),
	.combout(\controller|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector16~0 .lut_mask = 16'h5554;
defparam \controller|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \controller|Selector16~1 (
// Equation(s):
// \controller|Selector16~1_combout  = (!\Seg1|Op [5] & ((\Seg1|Op [3] & (\controller|Selector17~20_combout )) # (!\Seg1|Op [3] & ((\controller|Selector16~0_combout )))))

	.dataa(\Seg1|Op [3]),
	.datab(\controller|Selector17~20_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\controller|Selector16~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector16~1 .lut_mask = 16'h0D08;
defparam \controller|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = (\Seg1|Rt [4] & ((\controller|Selector16~1_combout ) # ((\Seg1|Op [5] & \controller|Selector17~14_combout ))))

	.dataa(\Seg1|Op [5]),
	.datab(\Seg1|Rt [4]),
	.datac(\controller|Selector17~14_combout ),
	.datad(\controller|Selector16~1_combout ),
	.cin(gnd),
	.combout(\comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb~4 .lut_mask = 16'hCC80;
defparam \comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneii_lcell_comb \seg2|Rd_out~3 (
// Equation(s):
// \seg2|Rd_out~3_combout  = (\Seg1|Func [4] & (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & !\seg2|Jump_out~regout )))

	.dataa(\Seg1|Func [4]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|Rd_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_out~3 .lut_mask = 16'h0002;
defparam \seg2|Rd_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y28_N23
cycloneii_lcell_ff \seg2|Rd_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rd_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rd_out [3]));

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \controller|WideOr51~0 (
// Equation(s):
// \controller|WideOr51~0_combout  = (\Seg1|Op [3] & ((\Seg1|Op [2] & ((\Seg1|Op [1]))) # (!\Seg1|Op [2] & ((!\Seg1|Op [1]) # (!\Seg1|Op [0])))))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|WideOr51~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr51~0 .lut_mask = 16'hB500;
defparam \controller|WideOr51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \controller|WideOr60~0 (
// Equation(s):
// \controller|WideOr60~0_combout  = (!\Seg1|Op [4] & ((\Seg1|Op [5] & (!\controller|WideOr46~0_combout )) # (!\Seg1|Op [5] & ((\controller|WideOr51~0_combout )))))

	.dataa(\controller|WideOr46~0_combout ),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [5]),
	.datad(\controller|WideOr51~0_combout ),
	.cin(gnd),
	.combout(\controller|WideOr60~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr60~0 .lut_mask = 16'h1310;
defparam \controller|WideOr60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N1
cycloneii_lcell_ff \seg2|RegDst_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|WideOr60~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|RegDst_out [0]));

// Location: LCCOMB_X27_Y24_N0
cycloneii_lcell_comb \controller|BranchSel~0 (
// Equation(s):
// \controller|BranchSel~0_combout  = (!\Seg1|Op [2] & (\Seg1|Rt [0] & (!\Seg1|Op [1] & \controller|Selector17~16_combout )))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Rt [0]),
	.datac(\Seg1|Op [1]),
	.datad(\controller|Selector17~16_combout ),
	.cin(gnd),
	.combout(\controller|BranchSel~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|BranchSel~0 .lut_mask = 16'h0400;
defparam \controller|BranchSel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneii_lcell_comb \controller|BranchSel~1 (
// Equation(s):
// \controller|BranchSel~1_combout  = (\Seg1|Rt [4] & (\controller|Decoder2~2_combout  & \controller|BranchSel~0_combout ))

	.dataa(vcc),
	.datab(\Seg1|Rt [4]),
	.datac(\controller|Decoder2~2_combout ),
	.datad(\controller|BranchSel~0_combout ),
	.cin(gnd),
	.combout(\controller|BranchSel~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|BranchSel~1 .lut_mask = 16'hC000;
defparam \controller|BranchSel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N17
cycloneii_lcell_ff \seg2|BranchSel_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|BranchSel~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|BranchSel_out~regout ));

// Location: LCCOMB_X27_Y28_N8
cycloneii_lcell_comb \seg3|Rd_out~3 (
// Equation(s):
// \seg3|Rd_out~3_combout  = (\seg2|RegDst_out [0] & (\seg2|Rt_out [3] & ((!\seg2|BranchSel_out~regout )))) # (!\seg2|RegDst_out [0] & (((\seg2|Rd_out [3]) # (\seg2|BranchSel_out~regout ))))

	.dataa(\seg2|Rt_out [3]),
	.datab(\seg2|Rd_out [3]),
	.datac(\seg2|RegDst_out [0]),
	.datad(\seg2|BranchSel_out~regout ),
	.cin(gnd),
	.combout(\seg3|Rd_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Rd_out~3 .lut_mask = 16'h0FAC;
defparam \seg3|Rd_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N11
cycloneii_lcell_ff \seg3|Rd_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_out~3_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Rd_out [3]));

// Location: LCFF_X31_Y28_N1
cycloneii_lcell_ff \seg4|Rd_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_out [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|Rd_out [3]));

// Location: LCCOMB_X31_Y28_N20
cycloneii_lcell_comb \forward|Rt_LoudUse_Forward~1 (
// Equation(s):
// \forward|Rt_LoudUse_Forward~1_combout  = (\seg4|Rd_out [2] & (\Seg1|Rt [2] & (\seg4|Rd_out [3] $ (!\Seg1|Rt [3])))) # (!\seg4|Rd_out [2] & (!\Seg1|Rt [2] & (\seg4|Rd_out [3] $ (!\Seg1|Rt [3]))))

	.dataa(\seg4|Rd_out [2]),
	.datab(\seg4|Rd_out [3]),
	.datac(\Seg1|Rt [2]),
	.datad(\Seg1|Rt [3]),
	.cin(gnd),
	.combout(\forward|Rt_LoudUse_Forward~1_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_LoudUse_Forward~1 .lut_mask = 16'h8421;
defparam \forward|Rt_LoudUse_Forward~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneii_lcell_comb \forward|Rt_LoudUse_Forward~2 (
// Equation(s):
// \forward|Rt_LoudUse_Forward~2_combout  = (\forward|Rt_LoudUse_Forward~1_combout  & (\seg4|Rd_out [4] $ (!\Seg1|Rt [4])))

	.dataa(\seg4|Rd_out [4]),
	.datab(\forward|Rt_LoudUse_Forward~1_combout ),
	.datac(vcc),
	.datad(\Seg1|Rt [4]),
	.cin(gnd),
	.combout(\forward|Rt_LoudUse_Forward~2_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_LoudUse_Forward~2 .lut_mask = 16'h8844;
defparam \forward|Rt_LoudUse_Forward~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \controller|Selector17~28 (
// Equation(s):
// \controller|Selector17~28_combout  = (\Seg1|Op [5] & (((!\Seg1|Op [4] & !\controller|Selector17~13_combout )))) # (!\Seg1|Op [5] & (\controller|Selector17~12_combout ))

	.dataa(\controller|Selector17~12_combout ),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [5]),
	.datad(\controller|Selector17~13_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~28_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~28 .lut_mask = 16'h0A3A;
defparam \controller|Selector17~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneii_lcell_comb \controller|Selector28~2 (
// Equation(s):
// \controller|Selector28~2_combout  = (\Seg1|Op [2] & ((\Seg1|Op [3] & (!\Seg1|Op [1])) # (!\Seg1|Op [3] & ((\Seg1|Op [4]))))) # (!\Seg1|Op [2] & (((\Seg1|Op [1]) # (\Seg1|Op [4]))))

	.dataa(\Seg1|Op [3]),
	.datab(\Seg1|Op [1]),
	.datac(\Seg1|Op [2]),
	.datad(\Seg1|Op [4]),
	.cin(gnd),
	.combout(\controller|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector28~2 .lut_mask = 16'h7F2C;
defparam \controller|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N30
cycloneii_lcell_comb \controller|Selector28~0 (
// Equation(s):
// \controller|Selector28~0_combout  = (\Seg1|Op [5] & (((\Seg1|Op [1])))) # (!\Seg1|Op [5] & (!\Seg1|Op [1] & ((\controller|WideOr14~0_combout ) # (\Seg1|Rt [3]))))

	.dataa(\controller|WideOr14~0_combout ),
	.datab(\Seg1|Rt [3]),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Op [1]),
	.cin(gnd),
	.combout(\controller|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector28~0 .lut_mask = 16'hF00E;
defparam \controller|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneii_lcell_comb \controller|Selector28~3 (
// Equation(s):
// \controller|Selector28~3_combout  = (\Seg1|Op [0] & ((\controller|Selector28~0_combout  & (\controller|Selector28~1_combout )) # (!\controller|Selector28~0_combout  & ((!\controller|Selector28~2_combout )))))

	.dataa(\controller|Selector28~1_combout ),
	.datab(\controller|Selector28~2_combout ),
	.datac(\Seg1|Op [0]),
	.datad(\controller|Selector28~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector28~3 .lut_mask = 16'hA030;
defparam \controller|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N7
cycloneii_lcell_ff \seg2|PC_write_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector28~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_write_out [0]));

// Location: LCCOMB_X34_Y27_N4
cycloneii_lcell_comb \seg3|PC_write_out~2 (
// Equation(s):
// \seg3|PC_write_out~2_combout  = (!\condition_check|BranchValid~combout  & \seg2|PC_write_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|PC_write_out [0]),
	.cin(gnd),
	.combout(\seg3|PC_write_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|PC_write_out~2 .lut_mask = 16'h0F00;
defparam \seg3|PC_write_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N5
cycloneii_lcell_ff \seg3|PC_write_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|PC_write_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|PC_write_out [0]));

// Location: LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \controller|Selector21~1 (
// Equation(s):
// \controller|Selector21~1_combout  = (\controller|Selector39~0_combout  & ((\Seg1|Op [3]) # ((\controller|Selector21~0_combout  & !\Seg1|Func [0]))))

	.dataa(\Seg1|Op [3]),
	.datab(\controller|Selector21~0_combout ),
	.datac(\Seg1|Func [0]),
	.datad(\controller|Selector39~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector21~1 .lut_mask = 16'hAE00;
defparam \controller|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneii_lcell_comb \controller|Selector21~2 (
// Equation(s):
// \controller|Selector21~2_combout  = (!\Seg1|Op [5] & \controller|Selector21~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Seg1|Op [5]),
	.datad(\controller|Selector21~1_combout ),
	.cin(gnd),
	.combout(\controller|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector21~2 .lut_mask = 16'h0F00;
defparam \controller|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N15
cycloneii_lcell_ff \seg2|OverflowEn_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector21~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OverflowEn_out~regout ));

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \seg3|OverflowEn_out~0 (
// Equation(s):
// \seg3|OverflowEn_out~0_combout  = (!\condition_check|BranchValid~combout  & \seg2|OverflowEn_out~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|OverflowEn_out~regout ),
	.cin(gnd),
	.combout(\seg3|OverflowEn_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|OverflowEn_out~0 .lut_mask = 16'h0F00;
defparam \seg3|OverflowEn_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N9
cycloneii_lcell_ff \seg3|OverflowEn_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|OverflowEn_out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|OverflowEn_out~regout ));

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \controller|Selector27~0 (
// Equation(s):
// \controller|Selector27~0_combout  = (\Seg1|Op [2] & (!\Seg1|Op [5] & ((\Seg1|Op [3]) # (!\Seg1|Op [4])))) # (!\Seg1|Op [2] & (!\Seg1|Op [4] & (\Seg1|Op [5])))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector27~0 .lut_mask = 16'h1A12;
defparam \controller|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \controller|Selector27~1 (
// Equation(s):
// \controller|Selector27~1_combout  = (\Seg1|Op [1] & ((\Seg1|Op [0] & ((\controller|Selector27~0_combout ))) # (!\Seg1|Op [0] & (!\Seg1|Op [4]))))

	.dataa(\Seg1|Op [1]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [4]),
	.datad(\controller|Selector27~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector27~1 .lut_mask = 16'h8A02;
defparam \controller|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N15
cycloneii_lcell_ff \seg2|PC_write_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_write_out [1]));

// Location: LCCOMB_X33_Y27_N0
cycloneii_lcell_comb \seg3|PC_write_out~1 (
// Equation(s):
// \seg3|PC_write_out~1_combout  = (!\condition_check|BranchValid~combout  & \seg2|PC_write_out [1])

	.dataa(\condition_check|BranchValid~combout ),
	.datab(vcc),
	.datac(\seg2|PC_write_out [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|PC_write_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|PC_write_out~1 .lut_mask = 16'h5050;
defparam \seg3|PC_write_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N31
cycloneii_lcell_ff \seg3|PC_write_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|PC_write_out~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|PC_write_out [1]));

// Location: LCCOMB_X34_Y27_N0
cycloneii_lcell_comb \condition_check|RdWriteEn[0]~7 (
// Equation(s):
// \condition_check|RdWriteEn[0]~7_combout  = (\seg3|MemWBSrc_out~regout  & (!\seg3|PC_write_out [0] & ((\seg3|PC_write_out [1])))) # (!\seg3|MemWBSrc_out~regout  & (((\seg3|OverflowEn_out~regout ))))

	.dataa(\seg3|MemWBSrc_out~regout ),
	.datab(\seg3|PC_write_out [0]),
	.datac(\seg3|OverflowEn_out~regout ),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[0]~7 .lut_mask = 16'h7250;
defparam \condition_check|RdWriteEn[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \controller|Selector24~0 (
// Equation(s):
// \controller|Selector24~0_combout  = (!\Seg1|Op [4] & !\Seg1|Op [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Seg1|Op [4]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector24~0 .lut_mask = 16'h000F;
defparam \controller|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneii_lcell_comb \controller|Selector17~26 (
// Equation(s):
// \controller|Selector17~26_combout  = (\controller|Selector24~0_combout  & ((\Seg1|Op [1] $ (\Seg1|Op [0])) # (!\Seg1|Op [2])))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [1]),
	.datac(\controller|Selector24~0_combout ),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Selector17~26_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~26 .lut_mask = 16'h70D0;
defparam \controller|Selector17~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneii_lcell_comb \seg2|Rd_Write_Byte_en_out[1]~feeder (
// Equation(s):
// \seg2|Rd_Write_Byte_en_out[1]~feeder_combout  = \controller|Selector17~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controller|Selector17~26_combout ),
	.cin(gnd),
	.combout(\seg2|Rd_Write_Byte_en_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_Write_Byte_en_out[1]~feeder .lut_mask = 16'hFF00;
defparam \seg2|Rd_Write_Byte_en_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneii_lcell_comb \controller|Selector17~24 (
// Equation(s):
// \controller|Selector17~24_combout  = (\Seg1|Rt [0] & (\controller|Selector17~16_combout  & \Seg1|Rt [4]))

	.dataa(\Seg1|Rt [0]),
	.datab(vcc),
	.datac(\controller|Selector17~16_combout ),
	.datad(\Seg1|Rt [4]),
	.cin(gnd),
	.combout(\controller|Selector17~24_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~24 .lut_mask = 16'hA000;
defparam \controller|Selector17~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneii_lcell_comb \controller|Selector17~23 (
// Equation(s):
// \controller|Selector17~23_combout  = (!\Seg1|Op [4] & (!\Seg1|Op [1] & !\Seg1|Op [2]))

	.dataa(\Seg1|Op [4]),
	.datab(\Seg1|Op [1]),
	.datac(\Seg1|Op [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Selector17~23_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~23 .lut_mask = 16'h0101;
defparam \controller|Selector17~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cycloneii_lcell_comb \controller|Selector17~25 (
// Equation(s):
// \controller|Selector17~25_combout  = (\controller|Selector17~23_combout  & ((\controller|Selector17~24_combout ) # ((\controller|Selector17~5_combout  & \controller|Selector17~30_combout ))))

	.dataa(\controller|Selector17~5_combout ),
	.datab(\controller|Selector17~30_combout ),
	.datac(\controller|Selector17~24_combout ),
	.datad(\controller|Selector17~23_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~25_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~25 .lut_mask = 16'hF800;
defparam \controller|Selector17~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \seg2|Rd_Write_Byte_en_out[0]~0 (
// Equation(s):
// \seg2|Rd_Write_Byte_en_out[0]~0_combout  = (\Seg1|Op [3] & (\controller|Selector17~20_combout )) # (!\Seg1|Op [3] & ((\controller|Selector17~25_combout )))

	.dataa(\Seg1|Op [3]),
	.datab(\controller|Selector17~20_combout ),
	.datac(vcc),
	.datad(\controller|Selector17~25_combout ),
	.cin(gnd),
	.combout(\seg2|Rd_Write_Byte_en_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_Write_Byte_en_out[0]~0 .lut_mask = 16'hDD88;
defparam \seg2|Rd_Write_Byte_en_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y23_N5
cycloneii_lcell_ff \seg2|Rd_Write_Byte_en_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rd_Write_Byte_en_out[1]~feeder_combout ),
	.sdata(\seg2|Rd_Write_Byte_en_out[0]~0_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(!\Seg1|Op [5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rd_Write_Byte_en_out [1]));

// Location: LCCOMB_X27_Y27_N18
cycloneii_lcell_comb \seg3|Rd_Write_Byte_en_out~1 (
// Equation(s):
// \seg3|Rd_Write_Byte_en_out~1_combout  = (!\condition_check|BranchValid~combout  & \seg2|Rd_Write_Byte_en_out [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Rd_Write_Byte_en_out [1]),
	.cin(gnd),
	.combout(\seg3|Rd_Write_Byte_en_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Rd_Write_Byte_en_out~1 .lut_mask = 16'h0F00;
defparam \seg3|Rd_Write_Byte_en_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N15
cycloneii_lcell_ff \seg3|Rd_Write_Byte_en_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_Write_Byte_en_out~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Rd_Write_Byte_en_out [1]));

// Location: LCCOMB_X33_Y23_N2
cycloneii_lcell_comb \alu|ALU_Con|ALU_ctr[1]~1 (
// Equation(s):
// \alu|ALU_Con|ALU_ctr[1]~1_combout  = (\seg2|ALUOp_out [1] & ((\seg2|ALUOp_out [3]) # ((!\seg2|ALUOp_out [0] & \seg2|ALUOp_out [2])))) # (!\seg2|ALUOp_out [1] & (!\seg2|ALUOp_out [2] & ((!\seg2|ALUOp_out [3]) # (!\seg2|ALUOp_out [0]))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ALU_Con|ALU_ctr[1]~1 .lut_mask = 16'hF143;
defparam \alu|ALU_Con|ALU_ctr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneii_lcell_comb \seg2|ALUSrcA_out~2 (
// Equation(s):
// \seg2|ALUSrcA_out~2_combout  = (\Seg1|Op [0] & (\controller|Decoder2~3_combout  & (!\Seg1|Op [5] & !\hazard|ID_EX_flush~combout )))

	.dataa(\Seg1|Op [0]),
	.datab(\controller|Decoder2~3_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\hazard|ID_EX_flush~combout ),
	.cin(gnd),
	.combout(\seg2|ALUSrcA_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|ALUSrcA_out~2 .lut_mask = 16'h0008;
defparam \seg2|ALUSrcA_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N13
cycloneii_lcell_ff \seg2|ALUSrcA_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg2|ALUSrcA_out~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ALUSrcA_out~regout ));

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \controller|WideOr39~0 (
// Equation(s):
// \controller|WideOr39~0_combout  = (\Seg1|Op [3] & (((!\Seg1|Op [0] & \Seg1|Op [1])) # (!\Seg1|Op [2])))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [1]),
	.datad(\Seg1|Op [3]),
	.cin(gnd),
	.combout(\controller|WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr39~0 .lut_mask = 16'h7500;
defparam \controller|WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \seg2|MemDataSrc_out~0 (
// Equation(s):
// \seg2|MemDataSrc_out~0_combout  = (!\hazard|ID_EX_flush~combout  & (!\Seg1|Op [4] & (\Seg1|Op [5] & \controller|WideOr39~0_combout )))

	.dataa(\hazard|ID_EX_flush~combout ),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [5]),
	.datad(\controller|WideOr39~0_combout ),
	.cin(gnd),
	.combout(\seg2|MemDataSrc_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|MemDataSrc_out~0 .lut_mask = 16'h1000;
defparam \seg2|MemDataSrc_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N3
cycloneii_lcell_ff \seg2|MemDataSrc_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|MemDataSrc_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|MemDataSrc_out [0]));

// Location: LCCOMB_X33_Y23_N10
cycloneii_lcell_comb \seg3|Mem_Byte_Write_out~0 (
// Equation(s):
// \seg3|Mem_Byte_Write_out~0_combout  = (\seg2|MemDataSrc_out [0] & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg2|MemDataSrc_out [0]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|Mem_Byte_Write_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Mem_Byte_Write_out~0 .lut_mask = 16'h00F0;
defparam \seg3|Mem_Byte_Write_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N11
cycloneii_lcell_ff \seg3|Mem_Byte_Write_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Mem_Byte_Write_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Mem_Byte_Write_out [0]));

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X36_Y26_N19
cycloneii_lcell_ff \seg3|WBData_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [2]));

// Location: LCCOMB_X27_Y28_N30
cycloneii_lcell_comb \seg3|Rd_out~2 (
// Equation(s):
// \seg3|Rd_out~2_combout  = (\seg2|BranchSel_out~regout  & (((!\seg2|RegDst_out [0])))) # (!\seg2|BranchSel_out~regout  & ((\seg2|RegDst_out [0] & ((\seg2|Rt_out [2]))) # (!\seg2|RegDst_out [0] & (\seg2|Rd_out [2]))))

	.dataa(\seg2|Rd_out [2]),
	.datab(\seg2|BranchSel_out~regout ),
	.datac(\seg2|RegDst_out [0]),
	.datad(\seg2|Rt_out [2]),
	.cin(gnd),
	.combout(\seg3|Rd_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Rd_out~2 .lut_mask = 16'h3E0E;
defparam \seg3|Rd_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N13
cycloneii_lcell_ff \seg3|Rd_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_out~2_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Rd_out [2]));

// Location: LCCOMB_X32_Y28_N12
cycloneii_lcell_comb \forward|Rt_EX_Forward[0]~4 (
// Equation(s):
// \forward|Rt_EX_Forward[0]~4_combout  = (\seg2|Rt_out [3] & (\seg3|Rd_out [3] & (\seg2|Rt_out [2] $ (!\seg3|Rd_out [2])))) # (!\seg2|Rt_out [3] & (!\seg3|Rd_out [3] & (\seg2|Rt_out [2] $ (!\seg3|Rd_out [2]))))

	.dataa(\seg2|Rt_out [3]),
	.datab(\seg2|Rt_out [2]),
	.datac(\seg3|Rd_out [2]),
	.datad(\seg3|Rd_out [3]),
	.cin(gnd),
	.combout(\forward|Rt_EX_Forward[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_EX_Forward[0]~4 .lut_mask = 16'h8241;
defparam \forward|Rt_EX_Forward[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneii_lcell_comb \seg2|RtRead_out~0 (
// Equation(s):
// \seg2|RtRead_out~0_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (!\hazard|LoadUse~7_combout  & \controller|Selector18~3_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\controller|Selector18~3_combout ),
	.cin(gnd),
	.combout(\seg2|RtRead_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|RtRead_out~0 .lut_mask = 16'h0100;
defparam \seg2|RtRead_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N29
cycloneii_lcell_ff \seg2|RtRead_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|RtRead_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|RtRead_out [0]));

// Location: LCCOMB_X32_Y29_N26
cycloneii_lcell_comb \seg2|Rd_out~4 (
// Equation(s):
// \seg2|Rd_out~4_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|Shamt [0] & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|Shamt [0]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Rd_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_out~4 .lut_mask = 16'h0010;
defparam \seg2|Rd_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N27
cycloneii_lcell_ff \seg2|Rd_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rd_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rd_out [4]));

// Location: LCCOMB_X27_Y28_N18
cycloneii_lcell_comb \seg3|Rd_out~4 (
// Equation(s):
// \seg3|Rd_out~4_combout  = (\seg2|BranchSel_out~regout  & (((!\seg2|RegDst_out [0])))) # (!\seg2|BranchSel_out~regout  & ((\seg2|RegDst_out [0] & (\seg2|Rt_out [4])) # (!\seg2|RegDst_out [0] & ((\seg2|Rd_out [4])))))

	.dataa(\seg2|Rt_out [4]),
	.datab(\seg2|BranchSel_out~regout ),
	.datac(\seg2|RegDst_out [0]),
	.datad(\seg2|Rd_out [4]),
	.cin(gnd),
	.combout(\seg3|Rd_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Rd_out~4 .lut_mask = 16'h2F2C;
defparam \seg3|Rd_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N1
cycloneii_lcell_ff \seg3|Rd_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_out~4_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Rd_out [4]));

// Location: LCCOMB_X31_Y28_N12
cycloneii_lcell_comb \seg2|Rt_out~4 (
// Equation(s):
// \seg2|Rt_out~4_combout  = (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & (!\seg2|Jump_out~regout  & \Seg1|Rt [4])))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\Seg1|Rt [4]),
	.cin(gnd),
	.combout(\seg2|Rt_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rt_out~4 .lut_mask = 16'h0100;
defparam \seg2|Rt_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N13
cycloneii_lcell_ff \seg2|Rt_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rt_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rt_out [4]));

// Location: LCCOMB_X32_Y28_N0
cycloneii_lcell_comb \forward|Rt_EX_Forward[0]~5 (
// Equation(s):
// \forward|Rt_EX_Forward[0]~5_combout  = (\seg2|RtRead_out [0] & (\seg3|Rd_out [4] $ (!\seg2|Rt_out [4])))

	.dataa(vcc),
	.datab(\seg2|RtRead_out [0]),
	.datac(\seg3|Rd_out [4]),
	.datad(\seg2|Rt_out [4]),
	.cin(gnd),
	.combout(\forward|Rt_EX_Forward[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_EX_Forward[0]~5 .lut_mask = 16'hC00C;
defparam \forward|Rt_EX_Forward[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneii_lcell_comb \condition_check|Equal0~0 (
// Equation(s):
// \condition_check|Equal0~0_combout  = (\seg3|PC_write_out [2] & (!\seg3|PC_write_out [0] & \seg3|PC_write_out [1]))

	.dataa(\seg3|PC_write_out [2]),
	.datab(vcc),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\condition_check|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|Equal0~0 .lut_mask = 16'h0A00;
defparam \condition_check|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneii_lcell_comb \seg3|MemWBSrc_out~0 (
// Equation(s):
// \seg3|MemWBSrc_out~0_combout  = (!\condition_check|BranchValid~combout  & \seg2|MemWBSrc_out~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\seg3|MemWBSrc_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemWBSrc_out~0 .lut_mask = 16'h0F00;
defparam \seg3|MemWBSrc_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N19
cycloneii_lcell_ff \seg3|MemWBSrc_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemWBSrc_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemWBSrc_out~regout ));

// Location: LCCOMB_X34_Y27_N14
cycloneii_lcell_comb \condition_check|RdWriteEn[1]~5 (
// Equation(s):
// \condition_check|RdWriteEn[1]~5_combout  = (\seg3|PC_write_out [1] & (!\seg3|PC_write_out [0] & \seg3|MemWBSrc_out~regout ))

	.dataa(vcc),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[1]~5 .lut_mask = 16'h0C00;
defparam \condition_check|RdWriteEn[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \controller|WideOr51~2 (
// Equation(s):
// \controller|WideOr51~2_combout  = (!\Seg1|Op [4] & ((\Seg1|Op [5] & (!\controller|WideOr51~1_combout )) # (!\Seg1|Op [5] & ((\controller|WideOr51~0_combout )))))

	.dataa(\controller|WideOr51~1_combout ),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [5]),
	.datad(\controller|WideOr51~0_combout ),
	.cin(gnd),
	.combout(\controller|WideOr51~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|WideOr51~2 .lut_mask = 16'h1310;
defparam \controller|WideOr51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N31
cycloneii_lcell_ff \seg2|ALUSrcB_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|WideOr51~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ALUSrcB_out~regout ));

// Location: LCCOMB_X29_Y26_N12
cycloneii_lcell_comb \seg2|Immediate32_out~20 (
// Equation(s):
// \seg2|Immediate32_out~20_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Shamt [0] & ((\Seg1|Op [0]) # (!\controller|Decoder2~4_combout ))))

	.dataa(\Seg1|Op [0]),
	.datab(\controller|Decoder2~4_combout ),
	.datac(\hazard|ID_EX_flush~combout ),
	.datad(\Seg1|Shamt [0]),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~20 .lut_mask = 16'h0B00;
defparam \seg2|Immediate32_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N13
cycloneii_lcell_ff \seg2|Immediate32_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [22]));

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \controller|Decoder0~2 (
// Equation(s):
// \controller|Decoder0~2_combout  = (!\Seg1|Func [3] & (!\Seg1|Func [5] & \Seg1|Func [1]))

	.dataa(vcc),
	.datab(\Seg1|Func [3]),
	.datac(\Seg1|Func [5]),
	.datad(\Seg1|Func [1]),
	.cin(gnd),
	.combout(\controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder0~2 .lut_mask = 16'h0300;
defparam \controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneii_lcell_comb \controller|Selector46~0 (
// Equation(s):
// \controller|Selector46~0_combout  = (!\Seg1|Func [4] & (!\Seg1|Op [2] & (\controller|Decoder2~6_combout  & \controller|Decoder2~2_combout )))

	.dataa(\Seg1|Func [4]),
	.datab(\Seg1|Op [2]),
	.datac(\controller|Decoder2~6_combout ),
	.datad(\controller|Decoder2~2_combout ),
	.cin(gnd),
	.combout(\controller|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector46~0 .lut_mask = 16'h1000;
defparam \controller|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \controller|Decoder0~4 (
// Equation(s):
// \controller|Decoder0~4_combout  = (!\Seg1|Func [0] & (!\Seg1|Func [2] & (\controller|Decoder0~2_combout  & \controller|Selector46~0_combout )))

	.dataa(\Seg1|Func [0]),
	.datab(\Seg1|Func [2]),
	.datac(\controller|Decoder0~2_combout ),
	.datad(\controller|Selector46~0_combout ),
	.cin(gnd),
	.combout(\controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder0~4 .lut_mask = 16'h1000;
defparam \controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N3
cycloneii_lcell_ff \seg2|ShiftOp_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Decoder0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ShiftOp_out [0]));

// Location: LCCOMB_X32_Y29_N22
cycloneii_lcell_comb \seg2|Shamt_out~3 (
// Equation(s):
// \seg2|Shamt_out~3_combout  = (\Seg1|Shamt [4] & (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & !\seg2|Jump_out~regout )))

	.dataa(\Seg1|Shamt [4]),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|Shamt_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Shamt_out~3 .lut_mask = 16'h0002;
defparam \seg2|Shamt_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N23
cycloneii_lcell_ff \seg2|Shamt_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Shamt_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Shamt_out [4]));

// Location: LCCOMB_X26_Y21_N2
cycloneii_lcell_comb \instruct|ram~46 (
// Equation(s):
// \instruct|ram~46_combout  = (\pc|PC_out [4]) # ((\pc|PC_out [2] & ((!\pc|PC_out [5]) # (!\pc|PC_out [3]))) # (!\pc|PC_out [2] & ((\pc|PC_out [3]) # (\pc|PC_out [5]))))

	.dataa(\pc|PC_out [2]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~46_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~46 .lut_mask = 16'hF7FE;
defparam \instruct|ram~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \instruct|ram~69 (
// Equation(s):
// \instruct|ram~69_combout  = (\pc|PC_out [5] & (!\pc|PC_out [7] & (\pc|PC_out [2] $ (\pc|PC_out [3])))) # (!\pc|PC_out [5] & (!\pc|PC_out [2] & (\pc|PC_out [3] & \pc|PC_out [7])))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [2]),
	.datac(\pc|PC_out [3]),
	.datad(\pc|PC_out [7]),
	.cin(gnd),
	.combout(\instruct|ram~69_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~69 .lut_mask = 16'h1028;
defparam \instruct|ram~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \instruct|ram~70 (
// Equation(s):
// \instruct|ram~70_combout  = (\pc|PC_out [6]) # ((\pc|PC_out [7] & ((\pc|PC_out [4]) # (!\instruct|ram~69_combout ))) # (!\pc|PC_out [7] & (\pc|PC_out [4] & !\instruct|ram~69_combout )))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [7]),
	.datac(\pc|PC_out [4]),
	.datad(\instruct|ram~69_combout ),
	.cin(gnd),
	.combout(\instruct|ram~70_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~70 .lut_mask = 16'hEAFE;
defparam \instruct|ram~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \instruct|ram~71 (
// Equation(s):
// \instruct|ram~71_combout  = (\instruct|ram~10_combout  & (((!\instruct|ram~46_combout  & \instruct|ram~18_combout )) # (!\instruct|ram~70_combout )))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~46_combout ),
	.datac(\instruct|ram~18_combout ),
	.datad(\instruct|ram~70_combout ),
	.cin(gnd),
	.combout(\instruct|ram~71_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~71 .lut_mask = 16'h20AA;
defparam \instruct|ram~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N25
cycloneii_lcell_ff \Seg1|Rs[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rs [0]));

// Location: LCCOMB_X34_Y28_N14
cycloneii_lcell_comb \seg2|Rs_out~0 (
// Equation(s):
// \seg2|Rs_out~0_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|Rs [0] & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|Rs [0]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Rs_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rs_out~0 .lut_mask = 16'h0010;
defparam \seg2|Rs_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N15
cycloneii_lcell_ff \seg2|Rs_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rs_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rs_out [0]));

// Location: LCCOMB_X29_Y22_N8
cycloneii_lcell_comb \instruct|ram~74 (
// Equation(s):
// \instruct|ram~74_combout  = (\pc|PC_out [5] & (\pc|PC_out [7] & (\pc|PC_out [2] & \instruct|ram~73_combout )))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [7]),
	.datac(\pc|PC_out [2]),
	.datad(\instruct|ram~73_combout ),
	.cin(gnd),
	.combout(\instruct|ram~74_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~74 .lut_mask = 16'h8000;
defparam \instruct|ram~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneii_lcell_comb \instruct|ram~75 (
// Equation(s):
// \instruct|ram~75_combout  = (\pc|PC_out [2] & ((\pc|PC_out [4]) # ((!\pc|PC_out [3] & \pc|PC_out [5])))) # (!\pc|PC_out [2] & (((\pc|PC_out [3]))))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~75_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~75 .lut_mask = 16'hBCAC;
defparam \instruct|ram~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \instruct|ram~76 (
// Equation(s):
// \instruct|ram~76_combout  = (\instruct|ram~72_combout  & ((\instruct|ram~74_combout ) # ((!\pc|PC_out [7] & \instruct|ram~75_combout ))))

	.dataa(\instruct|ram~72_combout ),
	.datab(\pc|PC_out [7]),
	.datac(\instruct|ram~74_combout ),
	.datad(\instruct|ram~75_combout ),
	.cin(gnd),
	.combout(\instruct|ram~76_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~76 .lut_mask = 16'hA2A0;
defparam \instruct|ram~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N25
cycloneii_lcell_ff \Seg1|Rs[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rs [1]));

// Location: LCCOMB_X34_Y28_N28
cycloneii_lcell_comb \seg2|Rs_out~1 (
// Equation(s):
// \seg2|Rs_out~1_combout  = (!\hazard|LoadUse~7_combout  & (\Seg1|Rs [1] & (!\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\hazard|LoadUse~7_combout ),
	.datab(\Seg1|Rs [1]),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|Rs_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rs_out~1 .lut_mask = 16'h0004;
defparam \seg2|Rs_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N29
cycloneii_lcell_ff \seg2|Rs_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rs_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rs_out [1]));

// Location: LCCOMB_X34_Y28_N18
cycloneii_lcell_comb \seg3|Rd_out~1 (
// Equation(s):
// \seg3|Rd_out~1_combout  = (\seg2|RegDst_out [0] & (((\seg2|Rt_out [1] & !\seg2|BranchSel_out~regout )))) # (!\seg2|RegDst_out [0] & ((\seg2|Rd_out [1]) # ((\seg2|BranchSel_out~regout ))))

	.dataa(\seg2|Rd_out [1]),
	.datab(\seg2|Rt_out [1]),
	.datac(\seg2|RegDst_out [0]),
	.datad(\seg2|BranchSel_out~regout ),
	.cin(gnd),
	.combout(\seg3|Rd_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Rd_out~1 .lut_mask = 16'h0FCA;
defparam \seg3|Rd_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N19
cycloneii_lcell_ff \seg3|Rd_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Rd_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Rd_out [1]));

// Location: LCCOMB_X34_Y28_N26
cycloneii_lcell_comb \forward|Rs_EX_Forward[0]~0 (
// Equation(s):
// \forward|Rs_EX_Forward[0]~0_combout  = (\seg3|Rd_out [0] & (\seg2|Rs_out [0] & (\seg2|Rs_out [1] $ (!\seg3|Rd_out [1])))) # (!\seg3|Rd_out [0] & (!\seg2|Rs_out [0] & (\seg2|Rs_out [1] $ (!\seg3|Rd_out [1]))))

	.dataa(\seg3|Rd_out [0]),
	.datab(\seg2|Rs_out [0]),
	.datac(\seg2|Rs_out [1]),
	.datad(\seg3|Rd_out [1]),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[0]~0 .lut_mask = 16'h9009;
defparam \forward|Rs_EX_Forward[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneii_lcell_comb \seg3|WBData_out~28 (
// Equation(s):
// \seg3|WBData_out~28_combout  = (\seg2|ALUShiftSrc_out~regout  & (!\condition_check|BranchValid~combout  & !\seg2|BranchSel_out~regout ))

	.dataa(vcc),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|BranchSel_out~regout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~28 .lut_mask = 16'h000C;
defparam \seg3|WBData_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N2
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \seg2|PC_Add_out [2] $ (VCC)
// \Add2~1  = CARRY(\seg2|PC_Add_out [2])

	.dataa(\seg2|PC_Add_out [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N4
cycloneii_lcell_comb \Add2~3 (
// Equation(s):
// \Add2~3_combout  = (\seg2|PC_Add_out [3] & (!\Add2~1 )) # (!\seg2|PC_Add_out [3] & ((\Add2~1 ) # (GND)))
// \Add2~4  = CARRY((!\Add2~1 ) # (!\seg2|PC_Add_out [3]))

	.dataa(\seg2|PC_Add_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~3_combout ),
	.cout(\Add2~4 ));
// synopsys translate_off
defparam \Add2~3 .lut_mask = 16'h5A5F;
defparam \Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N6
cycloneii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\seg2|PC_Add_out [4] & (\Add2~4  $ (GND))) # (!\seg2|PC_Add_out [4] & (!\Add2~4  & VCC))
// \Add2~7  = CARRY((\seg2|PC_Add_out [4] & !\Add2~4 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~4 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'hC30C;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \seg2|MemDataSrc_out~1 (
// Equation(s):
// \seg2|MemDataSrc_out~1_combout  = (!\hazard|ID_EX_flush~combout  & ((\Seg1|Op [4]) # ((!\controller|WideOr39~0_combout ) # (!\Seg1|Op [5]))))

	.dataa(\hazard|ID_EX_flush~combout ),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [5]),
	.datad(\controller|WideOr39~0_combout ),
	.cin(gnd),
	.combout(\seg2|MemDataSrc_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|MemDataSrc_out~1 .lut_mask = 16'h4555;
defparam \seg2|MemDataSrc_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N9
cycloneii_lcell_ff \seg2|MemDataSrc_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|MemDataSrc_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|MemDataSrc_out [1]));

// Location: LCCOMB_X36_Y27_N18
cycloneii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (\seg2|MemDataSrc_out [0] & (\mux4_two|Data[4]~7_combout  & ((!\seg2|MemDataSrc_out [1])))) # (!\seg2|MemDataSrc_out [0] & (((\Add2~6_combout  & \seg2|MemDataSrc_out [1]))))

	.dataa(\mux4_two|Data[4]~7_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\Add2~6_combout ),
	.datad(\seg2|MemDataSrc_out [1]),
	.cin(gnd),
	.combout(\Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h3088;
defparam \Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneii_lcell_comb \controller|Selector46~1 (
// Equation(s):
// \controller|Selector46~1_combout  = (\controller|Shift_Op~0_combout  & (!\Seg1|Func [5] & \controller|Selector46~0_combout ))

	.dataa(\controller|Shift_Op~0_combout ),
	.datab(vcc),
	.datac(\Seg1|Func [5]),
	.datad(\controller|Selector46~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector46~1 .lut_mask = 16'h0A00;
defparam \controller|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N5
cycloneii_lcell_ff \seg2|ShiftOp_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector46~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ShiftOp_out [1]));

// Location: LCCOMB_X29_Y22_N18
cycloneii_lcell_comb \instruct|ram~85 (
// Equation(s):
// \instruct|ram~85_combout  = (\pc|PC_out [3] & (!\pc|PC_out [4] & (!\pc|PC_out [2]))) # (!\pc|PC_out [3] & (((\pc|PC_out [2] & \pc|PC_out [5]))))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~85_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~85 .lut_mask = 16'h3404;
defparam \instruct|ram~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneii_lcell_comb \instruct|ram~86 (
// Equation(s):
// \instruct|ram~86_combout  = (\instruct|ram~72_combout  & ((\instruct|ram~74_combout ) # ((!\pc|PC_out [7] & \instruct|ram~85_combout ))))

	.dataa(\instruct|ram~72_combout ),
	.datab(\instruct|ram~74_combout ),
	.datac(\pc|PC_out [7]),
	.datad(\instruct|ram~85_combout ),
	.cin(gnd),
	.combout(\instruct|ram~86_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~86 .lut_mask = 16'h8A88;
defparam \instruct|ram~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N21
cycloneii_lcell_ff \Seg1|Rs[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rs [4]));

// Location: LCCOMB_X32_Y28_N18
cycloneii_lcell_comb \seg2|Rs_out~4 (
// Equation(s):
// \seg2|Rs_out~4_combout  = (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & (\Seg1|Rs [4] & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\Seg1|Rs [4]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Rs_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rs_out~4 .lut_mask = 16'h0010;
defparam \seg2|Rs_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N19
cycloneii_lcell_ff \seg2|Rs_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rs_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rs_out [4]));

// Location: LCCOMB_X32_Y28_N10
cycloneii_lcell_comb \forward|Rs_EX_Forward[0]~2 (
// Equation(s):
// \forward|Rs_EX_Forward[0]~2_combout  = (\seg2|RtRead_out [1] & (\seg3|Rd_out [4] $ (!\seg2|Rs_out [4])))

	.dataa(\seg2|RtRead_out [1]),
	.datab(\seg3|Rd_out [4]),
	.datac(vcc),
	.datad(\seg2|Rs_out [4]),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[0]~2 .lut_mask = 16'h8822;
defparam \forward|Rs_EX_Forward[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \instruct|ram~77 (
// Equation(s):
// \instruct|ram~77_combout  = (\pc|PC_out [3] & (!\pc|PC_out [4])) # (!\pc|PC_out [3] & (\pc|PC_out [5] $ (((\pc|PC_out [4] & !\pc|PC_out [2])))))

	.dataa(\pc|PC_out [4]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~77_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~77 .lut_mask = 16'h7546;
defparam \instruct|ram~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneii_lcell_comb \instruct|ram~78 (
// Equation(s):
// \instruct|ram~78_combout  = (!\pc|PC_out [6] & (!\pc|PC_out [7] & \instruct|ram~77_combout ))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [7]),
	.datac(vcc),
	.datad(\instruct|ram~77_combout ),
	.cin(gnd),
	.combout(\instruct|ram~78_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~78 .lut_mask = 16'h1100;
defparam \instruct|ram~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneii_lcell_comb \instruct|ram~79 (
// Equation(s):
// \instruct|ram~79_combout  = (\pc|PC_out [5] & (\pc|PC_out [7] & (\pc|PC_out [2] & !\pc|PC_out [6]))) # (!\pc|PC_out [5] & (!\pc|PC_out [7] & (!\pc|PC_out [2] & \pc|PC_out [6])))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [7]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [6]),
	.cin(gnd),
	.combout(\instruct|ram~79_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~79 .lut_mask = 16'h0180;
defparam \instruct|ram~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \instruct|ram~80 (
// Equation(s):
// \instruct|ram~80_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~78_combout ) # ((\instruct|ram~79_combout  & \instruct|ram~73_combout ))))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~78_combout ),
	.datac(\instruct|ram~79_combout ),
	.datad(\instruct|ram~73_combout ),
	.cin(gnd),
	.combout(\instruct|ram~80_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~80 .lut_mask = 16'hA888;
defparam \instruct|ram~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N3
cycloneii_lcell_ff \Seg1|Rs[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rs [2]));

// Location: LCCOMB_X32_Y28_N30
cycloneii_lcell_comb \seg2|Rs_out~2 (
// Equation(s):
// \seg2|Rs_out~2_combout  = (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & (\Seg1|Rs [2] & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\Seg1|Rs [2]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Rs_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rs_out~2 .lut_mask = 16'h0010;
defparam \seg2|Rs_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N31
cycloneii_lcell_ff \seg2|Rs_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rs_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rs_out [2]));

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \instruct|ram~81 (
// Equation(s):
// \instruct|ram~81_combout  = (\pc|PC_out [5] & ((\pc|PC_out [3] & (\pc|PC_out [2] & !\pc|PC_out [4])) # (!\pc|PC_out [3] & (!\pc|PC_out [2])))) # (!\pc|PC_out [5] & (\pc|PC_out [4] $ (((\pc|PC_out [3] & \pc|PC_out [2])))))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [2]),
	.datad(\pc|PC_out [4]),
	.cin(gnd),
	.combout(\instruct|ram~81_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~81 .lut_mask = 16'h17C2;
defparam \instruct|ram~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \instruct|ram~82 (
// Equation(s):
// \instruct|ram~82_combout  = (!\pc|PC_out [6] & ((\instruct|ram~74_combout ) # ((!\pc|PC_out [7] & !\instruct|ram~81_combout ))))

	.dataa(\pc|PC_out [6]),
	.datab(\pc|PC_out [7]),
	.datac(\instruct|ram~74_combout ),
	.datad(\instruct|ram~81_combout ),
	.cin(gnd),
	.combout(\instruct|ram~82_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~82 .lut_mask = 16'h5051;
defparam \instruct|ram~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \instruct|ram~84 (
// Equation(s):
// \instruct|ram~84_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~82_combout ) # ((\instruct|ram~83_combout  & \instruct|ram~18_combout ))))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~83_combout ),
	.datac(\instruct|ram~18_combout ),
	.datad(\instruct|ram~82_combout ),
	.cin(gnd),
	.combout(\instruct|ram~84_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~84 .lut_mask = 16'hAA80;
defparam \instruct|ram~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N31
cycloneii_lcell_ff \Seg1|Rs[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rs [3]));

// Location: LCCOMB_X32_Y28_N16
cycloneii_lcell_comb \seg2|Rs_out~3 (
// Equation(s):
// \seg2|Rs_out~3_combout  = (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & (\Seg1|Rs [3] & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\Seg1|Rs [3]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Rs_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rs_out~3 .lut_mask = 16'h0010;
defparam \seg2|Rs_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N17
cycloneii_lcell_ff \seg2|Rs_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rs_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rs_out [3]));

// Location: LCCOMB_X32_Y28_N14
cycloneii_lcell_comb \forward|Rs_EX_Forward[0]~1 (
// Equation(s):
// \forward|Rs_EX_Forward[0]~1_combout  = (\seg3|Rd_out [2] & (\seg2|Rs_out [2] & (\seg2|Rs_out [3] $ (!\seg3|Rd_out [3])))) # (!\seg3|Rd_out [2] & (!\seg2|Rs_out [2] & (\seg2|Rs_out [3] $ (!\seg3|Rd_out [3]))))

	.dataa(\seg3|Rd_out [2]),
	.datab(\seg2|Rs_out [2]),
	.datac(\seg2|Rs_out [3]),
	.datad(\seg3|Rd_out [3]),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[0]~1 .lut_mask = 16'h9009;
defparam \forward|Rs_EX_Forward[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneii_lcell_comb \forward|Rs_EX_Forward[0]~3 (
// Equation(s):
// \forward|Rs_EX_Forward[0]~3_combout  = (\forward|Rs_EX_Forward[0]~0_combout  & (\forward|Rs_EX_Forward[0]~2_combout  & \forward|Rs_EX_Forward[0]~1_combout ))

	.dataa(\forward|Rs_EX_Forward[0]~0_combout ),
	.datab(vcc),
	.datac(\forward|Rs_EX_Forward[0]~2_combout ),
	.datad(\forward|Rs_EX_Forward[0]~1_combout ),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[0]~3 .lut_mask = 16'hA000;
defparam \forward|Rs_EX_Forward[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneii_lcell_comb \mux4_one|Data[3]~6 (
// Equation(s):
// \mux4_one|Data[3]~6_combout  = (\seg3|WBData_out [3] & (\forward|Rs_EX_Forward[0]~3_combout  & !\forward|Equal1~0_combout ))

	.dataa(\seg3|WBData_out [3]),
	.datab(vcc),
	.datac(\forward|Rs_EX_Forward[0]~3_combout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux4_one|Data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[3]~6 .lut_mask = 16'h00A0;
defparam \mux4_one|Data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \controller|Decoder0~5 (
// Equation(s):
// \controller|Decoder0~5_combout  = (\Seg1|Func [0] & (\Seg1|Func [2] & (\controller|Decoder0~2_combout  & \controller|Selector46~0_combout )))

	.dataa(\Seg1|Func [0]),
	.datab(\Seg1|Func [2]),
	.datac(\controller|Decoder0~2_combout ),
	.datad(\controller|Selector46~0_combout ),
	.cin(gnd),
	.combout(\controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Decoder0~5 .lut_mask = 16'h8000;
defparam \controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N5
cycloneii_lcell_ff \seg2|ShiftAmountSrc_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Decoder0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ShiftAmountSrc_out~regout ));

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\Seg1|Rt [2] & ((\controller|Selector16~1_combout ) # ((\controller|Selector17~14_combout  & \Seg1|Op [5]))))

	.dataa(\controller|Selector17~14_combout ),
	.datab(\Seg1|Op [5]),
	.datac(\Seg1|Rt [2]),
	.datad(\controller|Selector16~1_combout ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hF080;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = (\Seg1|Rt [0] & ((\controller|Selector16~1_combout ) # ((\controller|Selector17~14_combout  & \Seg1|Op [5]))))

	.dataa(\controller|Selector17~14_combout ),
	.datab(\Seg1|Op [5]),
	.datac(\Seg1|Rt [0]),
	.datad(\controller|Selector16~1_combout ),
	.cin(gnd),
	.combout(\comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb~3 .lut_mask = 16'hF080;
defparam \comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneii_lcell_comb \seg2|Shamt_out~1 (
// Equation(s):
// \seg2|Shamt_out~1_combout  = (\Seg1|Shamt [2] & (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & !\seg2|Jump_out~regout )))

	.dataa(\Seg1|Shamt [2]),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|Shamt_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Shamt_out~1 .lut_mask = 16'h0002;
defparam \seg2|Shamt_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N15
cycloneii_lcell_ff \seg2|Shamt_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Shamt_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Shamt_out [2]));

// Location: LCCOMB_X34_Y28_N24
cycloneii_lcell_comb \mux4_one|Data[2]~4 (
// Equation(s):
// \mux4_one|Data[2]~4_combout  = (\seg3|WBData_out [2] & (\forward|Rs_EX_Forward[0]~3_combout  & !\forward|Equal1~0_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [2]),
	.datac(\forward|Rs_EX_Forward[0]~3_combout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux4_one|Data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[2]~4 .lut_mask = 16'h00C0;
defparam \mux4_one|Data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cycloneii_lcell_comb \forward|Rs_EX_Forward[0]~8 (
// Equation(s):
// \forward|Rs_EX_Forward[0]~8_combout  = (\seg2|RtRead_out [1] & (\forward|Rs_EX_Forward[0]~1_combout  & (\seg2|Rs_out [4] $ (!\seg3|Rd_out [4]))))

	.dataa(\seg2|RtRead_out [1]),
	.datab(\seg2|Rs_out [4]),
	.datac(\forward|Rs_EX_Forward[0]~1_combout ),
	.datad(\seg3|Rd_out [4]),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[0]~8 .lut_mask = 16'h8020;
defparam \forward|Rs_EX_Forward[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cycloneii_lcell_comb \forward|Rs_EX_Forward[0] (
// Equation(s):
// \forward|Rs_EX_Forward [0] = (\forward|Rs_EX_Forward[0]~0_combout  & (\forward|Rs_EX_Forward[0]~8_combout  & !\forward|Equal1~0_combout ))

	.dataa(\forward|Rs_EX_Forward[0]~0_combout ),
	.datab(vcc),
	.datac(\forward|Rs_EX_Forward[0]~8_combout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward [0]),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[0] .lut_mask = 16'h00A0;
defparam \forward|Rs_EX_Forward[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneii_lcell_comb \hazard|LoadUse~7_wirecell (
// Equation(s):
// \hazard|LoadUse~7_wirecell_combout  = !\hazard|LoadUse~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\hazard|LoadUse~7_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|LoadUse~7_wirecell .lut_mask = 16'h00FF;
defparam \hazard|LoadUse~7_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N25
cycloneii_lcell_ff \seg4|Rd_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_out [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|Rd_out [4]));

// Location: LCCOMB_X33_Y28_N12
cycloneii_lcell_comb \mipsregister|register~1665 (
// Equation(s):
// \mipsregister|register~1665_combout  = (\forward|Equal3~0_combout  & ((\mipsregister|register~1664_combout ) # (\seg4|Rd_out [4])))

	.dataa(\mipsregister|register~1664_combout ),
	.datab(\forward|Equal3~0_combout ),
	.datac(vcc),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1665_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1665 .lut_mask = 16'hCC88;
defparam \mipsregister|register~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N24
cycloneii_lcell_comb \seg4|MemData_out[14]~2 (
// Equation(s):
// \seg4|MemData_out[14]~2_combout  = (\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\seg4|MemData_out[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg4|MemData_out[14]~2 .lut_mask = 16'hF0FF;
defparam \seg4|MemData_out[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneii_lcell_comb \seg3|PC_write_out~0 (
// Equation(s):
// \seg3|PC_write_out~0_combout  = (\seg2|PC_write_out [2] & !\condition_check|BranchValid~combout )

	.dataa(\seg2|PC_write_out [2]),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|PC_write_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|PC_write_out~0 .lut_mask = 16'h0A0A;
defparam \seg3|PC_write_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N13
cycloneii_lcell_ff \seg3|PC_write_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|PC_write_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|PC_write_out [2]));

// Location: LCCOMB_X33_Y30_N4
cycloneii_lcell_comb \memshift|mux8_1_12|out[1]~2 (
// Equation(s):
// \memshift|mux8_1_12|out[1]~2_combout  = (\seg3|PC_write_out [1] & (\seg3|WBData_out [1] & (!\seg3|PC_write_out [2]))) # (!\seg3|PC_write_out [1] & (((\seg3|PC_write_out [0]))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[1]~2 .lut_mask = 16'h3B08;
defparam \memshift|mux8_1_12|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N28
cycloneii_lcell_comb \memshift|mux8_1_12|out[0]~3 (
// Equation(s):
// \memshift|mux8_1_12|out[0]~3_combout  = (\memshift|mux8_1_12|out[0]~1_combout  & (((!\seg4|MemData_out[14]~2_combout  & \memshift|mux4_1_10|out[0]~2_combout )) # (!\memshift|mux8_1_12|out[1]~2_combout ))) # (!\memshift|mux8_1_12|out[0]~1_combout  & 
// (!\seg4|MemData_out[14]~2_combout  & ((\memshift|mux4_1_10|out[0]~2_combout ))))

	.dataa(\memshift|mux8_1_12|out[0]~1_combout ),
	.datab(\seg4|MemData_out[14]~2_combout ),
	.datac(\memshift|mux8_1_12|out[1]~2_combout ),
	.datad(\memshift|mux4_1_10|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[0]~3 .lut_mask = 16'h3B0A;
defparam \memshift|mux8_1_12|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y30_N29
cycloneii_lcell_ff \seg4|MemData_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_12|out[0]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [8]));

// Location: LCFF_X33_Y28_N3
cycloneii_lcell_ff \seg4|Rd_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_out [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|Rd_out [2]));

// Location: LCCOMB_X31_Y28_N10
cycloneii_lcell_comb \forward|Rt_EX_Forward[1]~0 (
// Equation(s):
// \forward|Rt_EX_Forward[1]~0_combout  = (\seg2|Rt_out [3] & (\seg4|Rd_out [3] & (\seg2|Rt_out [2] $ (!\seg4|Rd_out [2])))) # (!\seg2|Rt_out [3] & (!\seg4|Rd_out [3] & (\seg2|Rt_out [2] $ (!\seg4|Rd_out [2]))))

	.dataa(\seg2|Rt_out [3]),
	.datab(\seg4|Rd_out [3]),
	.datac(\seg2|Rt_out [2]),
	.datad(\seg4|Rd_out [2]),
	.cin(gnd),
	.combout(\forward|Rt_EX_Forward[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_EX_Forward[1]~0 .lut_mask = 16'h9009;
defparam \forward|Rt_EX_Forward[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneii_lcell_comb \forward|Rt_EX_Forward[1]~7 (
// Equation(s):
// \forward|Rt_EX_Forward[1]~7_combout  = (\forward|Rt_EX_Forward[1]~2_combout  & (\forward|Equal3~0_combout  & (!\forward|Rt_EX_Forward[1]~6_combout  & \forward|Rt_EX_Forward[1]~0_combout )))

	.dataa(\forward|Rt_EX_Forward[1]~2_combout ),
	.datab(\forward|Equal3~0_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~0_combout ),
	.cin(gnd),
	.combout(\forward|Rt_EX_Forward[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_EX_Forward[1]~7 .lut_mask = 16'h0800;
defparam \forward|Rt_EX_Forward[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneii_lcell_comb \mux4_two|Data[8]~14 (
// Equation(s):
// \mux4_two|Data[8]~14_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~8_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [8]))))

	.dataa(\seg2|OperandB_out [8]),
	.datab(\Rd_in~8_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[8]~14 .lut_mask = 16'h0C0A;
defparam \mux4_two|Data[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneii_lcell_comb \mux4_two|Data[8]~15 (
// Equation(s):
// \mux4_two|Data[8]~15_combout  = (\mux4_two|Data[8]~14_combout ) # ((\seg3|WBData_out [8] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [8]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[8]~14_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[8]~15 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneii_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (\seg2|MemDataSrc_out [0] & (((!\seg2|MemDataSrc_out [1] & \mux4_two|Data[8]~15_combout )))) # (!\seg2|MemDataSrc_out [0] & (\Add2~18_combout  & (\seg2|MemDataSrc_out [1])))

	.dataa(\Add2~18_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\mux4_two|Data[8]~15_combout ),
	.cin(gnd),
	.combout(\Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h2C20;
defparam \Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cycloneii_lcell_comb \shifter|comb~7 (
// Equation(s):
// \shifter|comb~7_combout  = (\ShiftAmount~3_combout  & ((\seg2|ShiftOp_out [1]) # (\seg2|ShiftOp_out [0])))

	.dataa(\seg2|ShiftOp_out [1]),
	.datab(vcc),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~3_combout ),
	.cin(gnd),
	.combout(\shifter|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~7 .lut_mask = 16'hFA00;
defparam \shifter|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneii_lcell_comb \mux4_one|Data[1]~2 (
// Equation(s):
// \mux4_one|Data[1]~2_combout  = (\forward|Rs_EX_Forward[0]~0_combout  & (\forward|Rs_EX_Forward[0]~8_combout  & (\seg3|WBData_out [1] & !\forward|Equal1~0_combout )))

	.dataa(\forward|Rs_EX_Forward[0]~0_combout ),
	.datab(\forward|Rs_EX_Forward[0]~8_combout ),
	.datac(\seg3|WBData_out [1]),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux4_one|Data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[1]~2 .lut_mask = 16'h0080;
defparam \mux4_one|Data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneii_lcell_comb \seg2|Shamt_out~0 (
// Equation(s):
// \seg2|Shamt_out~0_combout  = (\Seg1|Shamt [1] & (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & !\seg2|Jump_out~regout )))

	.dataa(\Seg1|Shamt [1]),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|Shamt_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Shamt_out~0 .lut_mask = 16'h0002;
defparam \seg2|Shamt_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N15
cycloneii_lcell_ff \seg2|Shamt_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Shamt_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Shamt_out [1]));

// Location: LCCOMB_X33_Y28_N4
cycloneii_lcell_comb \forward|Rs_EX_Forward[1]~5 (
// Equation(s):
// \forward|Rs_EX_Forward[1]~5_combout  = (\seg2|Rs_out [2] & (\seg4|Rd_out [2] & (\seg4|Rd_out [3] $ (!\seg2|Rs_out [3])))) # (!\seg2|Rs_out [2] & (!\seg4|Rd_out [2] & (\seg4|Rd_out [3] $ (!\seg2|Rs_out [3]))))

	.dataa(\seg2|Rs_out [2]),
	.datab(\seg4|Rd_out [2]),
	.datac(\seg4|Rd_out [3]),
	.datad(\seg2|Rs_out [3]),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[1]~5 .lut_mask = 16'h9009;
defparam \forward|Rs_EX_Forward[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneii_lcell_comb \seg3|Rd_out~0 (
// Equation(s):
// \seg3|Rd_out~0_combout  = (\seg2|RegDst_out [0] & (((\seg2|Rt_out [0] & !\seg2|BranchSel_out~regout )))) # (!\seg2|RegDst_out [0] & ((\seg2|Rd_out [0]) # ((\seg2|BranchSel_out~regout ))))

	.dataa(\seg2|Rd_out [0]),
	.datab(\seg2|Rt_out [0]),
	.datac(\seg2|RegDst_out [0]),
	.datad(\seg2|BranchSel_out~regout ),
	.cin(gnd),
	.combout(\seg3|Rd_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Rd_out~0 .lut_mask = 16'h0FCA;
defparam \seg3|Rd_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N17
cycloneii_lcell_ff \seg3|Rd_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Rd_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Rd_out [0]));

// Location: LCFF_X33_Y28_N1
cycloneii_lcell_ff \seg4|Rd_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_out [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|Rd_out [0]));

// Location: LCCOMB_X33_Y28_N10
cycloneii_lcell_comb \forward|Rs_EX_Forward[1]~4 (
// Equation(s):
// \forward|Rs_EX_Forward[1]~4_combout  = (\seg4|Rd_out [1] & (\seg2|Rs_out [1] & (\seg4|Rd_out [0] $ (!\seg2|Rs_out [0])))) # (!\seg4|Rd_out [1] & (!\seg2|Rs_out [1] & (\seg4|Rd_out [0] $ (!\seg2|Rs_out [0]))))

	.dataa(\seg4|Rd_out [1]),
	.datab(\seg4|Rd_out [0]),
	.datac(\seg2|Rs_out [0]),
	.datad(\seg2|Rs_out [1]),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[1]~4 .lut_mask = 16'h8241;
defparam \forward|Rs_EX_Forward[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneii_lcell_comb \forward|Rs_EX_Forward[1]~7 (
// Equation(s):
// \forward|Rs_EX_Forward[1]~7_combout  = (\forward|Rs_EX_Forward[1]~6_combout  & (\forward|Equal3~0_combout  & (\forward|Rs_EX_Forward[1]~5_combout  & \forward|Rs_EX_Forward[1]~4_combout )))

	.dataa(\forward|Rs_EX_Forward[1]~6_combout ),
	.datab(\forward|Equal3~0_combout ),
	.datac(\forward|Rs_EX_Forward[1]~5_combout ),
	.datad(\forward|Rs_EX_Forward[1]~4_combout ),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[1]~7 .lut_mask = 16'h8000;
defparam \forward|Rs_EX_Forward[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cycloneii_lcell_comb \forward|Rs_EX_Forward[1]~9 (
// Equation(s):
// \forward|Rs_EX_Forward[1]~9_combout  = (\forward|Rs_EX_Forward[1]~7_combout  & (((\forward|Equal1~0_combout ) # (!\forward|Rs_EX_Forward[0]~8_combout )) # (!\forward|Rs_EX_Forward[0]~0_combout )))

	.dataa(\forward|Rs_EX_Forward[0]~0_combout ),
	.datab(\forward|Rs_EX_Forward[0]~8_combout ),
	.datac(\forward|Rs_EX_Forward[1]~7_combout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\forward|Rs_EX_Forward[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_EX_Forward[1]~9 .lut_mask = 16'hF070;
defparam \forward|Rs_EX_Forward[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N16
cycloneii_lcell_comb \memshift|mux8_1_13|out[1]~2 (
// Equation(s):
// \memshift|mux8_1_13|out[1]~2_combout  = (\seg3|PC_write_out [1] & ((\seg3|WBData_out [1]) # ((\seg3|PC_write_out [2])))) # (!\seg3|PC_write_out [1] & (((!\seg3|PC_write_out [0]))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[1]~2 .lut_mask = 16'hC8FB;
defparam \memshift|mux8_1_13|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
cycloneii_lcell_comb \seg4|MemData_out[0]~0 (
// Equation(s):
// \seg4|MemData_out[0]~0_combout  = (\seg3|PC_write_out [1] & ((\seg3|PC_write_out [2]))) # (!\seg3|PC_write_out [1] & (!\seg3|PC_write_out [0]))

	.dataa(\seg3|PC_write_out [0]),
	.datab(vcc),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|PC_write_out [2]),
	.cin(gnd),
	.combout(\seg4|MemData_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg4|MemData_out[0]~0 .lut_mask = 16'hF505;
defparam \seg4|MemData_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N24
cycloneii_lcell_comb \regshift|Rt_out_shift_ctr~0 (
// Equation(s):
// \regshift|Rt_out_shift_ctr~0_combout  = (\seg3|PC_write_out [1] & ((!\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [2])))

	.dataa(vcc),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|Rt_out_shift_ctr~0_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|Rt_out_shift_ctr~0 .lut_mask = 16'h0CCC;
defparam \regshift|Rt_out_shift_ctr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneii_lcell_comb \shifter|comb~2 (
// Equation(s):
// \shifter|comb~2_combout  = (\ShiftAmount~1_combout  & (\seg2|ShiftOp_out [1] $ (!\seg2|ShiftOp_out [0])))

	.dataa(\seg2|ShiftOp_out [1]),
	.datab(vcc),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~1_combout ),
	.cin(gnd),
	.combout(\shifter|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~2 .lut_mask = 16'hA500;
defparam \shifter|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
cycloneii_lcell_comb \mux4_one|Data[0]~0 (
// Equation(s):
// \mux4_one|Data[0]~0_combout  = (!\forward|Equal1~0_combout  & (\seg3|WBData_out [0] & \forward|Rs_EX_Forward[0]~3_combout ))

	.dataa(\forward|Equal1~0_combout ),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\forward|Rs_EX_Forward[0]~3_combout ),
	.cin(gnd),
	.combout(\mux4_one|Data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[0]~0 .lut_mask = 16'h5000;
defparam \mux4_one|Data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneii_lcell_comb \ShiftAmount~0 (
// Equation(s):
// \ShiftAmount~0_combout  = (\seg2|ShiftAmountSrc_out~regout  & (((\mux4_one|Data[0]~0_combout ) # (\mux4_one|Data[0]~1_combout )))) # (!\seg2|ShiftAmountSrc_out~regout  & (\seg2|Rd_out [4]))

	.dataa(\seg2|ShiftAmountSrc_out~regout ),
	.datab(\seg2|Rd_out [4]),
	.datac(\mux4_one|Data[0]~0_combout ),
	.datad(\mux4_one|Data[0]~1_combout ),
	.cin(gnd),
	.combout(\ShiftAmount~0_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftAmount~0 .lut_mask = 16'hEEE4;
defparam \ShiftAmount~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneii_lcell_comb \shifter|comb~1 (
// Equation(s):
// \shifter|comb~1_combout  = (\ShiftAmount~0_combout  & ((\seg2|ShiftOp_out [1]) # (\seg2|ShiftOp_out [0])))

	.dataa(vcc),
	.datab(\seg2|ShiftOp_out [1]),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~0_combout ),
	.cin(gnd),
	.combout(\shifter|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~1 .lut_mask = 16'hFC00;
defparam \shifter|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneii_lcell_comb \shifter|comb~4 (
// Equation(s):
// \shifter|comb~4_combout  = (\ShiftAmount~2_combout  & (\seg2|ShiftOp_out [1] $ (!\seg2|ShiftOp_out [0])))

	.dataa(\seg2|ShiftOp_out [1]),
	.datab(vcc),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~2_combout ),
	.cin(gnd),
	.combout(\shifter|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~4 .lut_mask = 16'hA500;
defparam \shifter|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[6]~33 (
// Equation(s):
// \alu|MUX|ALU_out[6]~33_combout  = (\seg2|ALUOp_out [0] & (!\seg2|ALUOp_out [2] & (!\seg2|ALUOp_out [1] & \seg2|ALUOp_out [3]))) # (!\seg2|ALUOp_out [0] & (\seg2|ALUOp_out [2] & (\seg2|ALUOp_out [1] & !\seg2|ALUOp_out [3])))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[6]~33 .lut_mask = 16'h0240;
defparam \alu|MUX|ALU_out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N19
cycloneii_lcell_ff \seg4|Rd_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_out [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|Rd_out [1]));

// Location: LCCOMB_X38_Y25_N2
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \seg2|Rd_Write_Byte_en_out[0]~feeder (
// Equation(s):
// \seg2|Rd_Write_Byte_en_out[0]~feeder_combout  = \seg2|Rd_Write_Byte_en_out[0]~0_combout 

	.dataa(\seg2|Rd_Write_Byte_en_out[0]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg2|Rd_Write_Byte_en_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_Write_Byte_en_out[0]~feeder .lut_mask = 16'hAAAA;
defparam \seg2|Rd_Write_Byte_en_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \seg2|Rd_Write_Byte_en_out~1 (
// Equation(s):
// \seg2|Rd_Write_Byte_en_out~1_combout  = (\controller|Selector24~0_combout  & (((!\Seg1|Op [1]) # (!\Seg1|Op [0])) # (!\Seg1|Op [2])))

	.dataa(\Seg1|Op [2]),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Op [1]),
	.datad(\controller|Selector24~0_combout ),
	.cin(gnd),
	.combout(\seg2|Rd_Write_Byte_en_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_Write_Byte_en_out~1 .lut_mask = 16'h7F00;
defparam \seg2|Rd_Write_Byte_en_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N31
cycloneii_lcell_ff \seg2|Rd_Write_Byte_en_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rd_Write_Byte_en_out[0]~feeder_combout ),
	.sdata(\seg2|Rd_Write_Byte_en_out~1_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(\Seg1|Op [5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rd_Write_Byte_en_out [0]));

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \seg3|Rd_Write_Byte_en_out~0 (
// Equation(s):
// \seg3|Rd_Write_Byte_en_out~0_combout  = (!\condition_check|BranchValid~combout  & \seg2|Rd_Write_Byte_en_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Rd_Write_Byte_en_out [0]),
	.cin(gnd),
	.combout(\seg3|Rd_Write_Byte_en_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Rd_Write_Byte_en_out~0 .lut_mask = 16'h0F00;
defparam \seg3|Rd_Write_Byte_en_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N13
cycloneii_lcell_ff \seg3|Rd_Write_Byte_en_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|Rd_Write_Byte_en_out~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Rd_Write_Byte_en_out [0]));

// Location: LCCOMB_X33_Y27_N18
cycloneii_lcell_comb \condition_check|RdWriteEn[0]~6 (
// Equation(s):
// \condition_check|RdWriteEn[0]~6_combout  = (\condition_check|RdWriteEn[0]~4_combout ) # ((\condition_check|RdWriteEn[1]~5_combout  & ((\memshift|mux4_1_13|out[7]~0_combout ) # (\condition_check|Equal0~0_combout ))))

	.dataa(\memshift|mux4_1_13|out[7]~0_combout ),
	.datab(\condition_check|RdWriteEn[0]~4_combout ),
	.datac(\condition_check|RdWriteEn[1]~5_combout ),
	.datad(\condition_check|Equal0~0_combout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[0]~6 .lut_mask = 16'hFCEC;
defparam \condition_check|RdWriteEn[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneii_lcell_comb \condition_check|RdWriteEn[0]~8 (
// Equation(s):
// \condition_check|RdWriteEn[0]~8_combout  = (\condition_check|RdWriteEn[0]~6_combout ) # ((!\condition_check|RdWriteEn[0]~7_combout  & \seg3|Rd_Write_Byte_en_out [0]))

	.dataa(vcc),
	.datab(\condition_check|RdWriteEn[0]~7_combout ),
	.datac(\seg3|Rd_Write_Byte_en_out [0]),
	.datad(\condition_check|RdWriteEn[0]~6_combout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[0]~8 .lut_mask = 16'hFF30;
defparam \condition_check|RdWriteEn[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N27
cycloneii_lcell_ff \seg4|Rd_Write_Byte_en_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\condition_check|RdWriteEn[0]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|Rd_Write_Byte_en_out [0]));

// Location: LCCOMB_X38_Y28_N14
cycloneii_lcell_comb \forward|Equal3~1 (
// Equation(s):
// \forward|Equal3~1_combout  = (!\seg4|Rd_Write_Byte_en_out [1] & !\seg4|Rd_Write_Byte_en_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg4|Rd_Write_Byte_en_out [1]),
	.datad(\seg4|Rd_Write_Byte_en_out [0]),
	.cin(gnd),
	.combout(\forward|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Equal3~1 .lut_mask = 16'h000F;
defparam \forward|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneii_lcell_comb \condition_check|RdWriteEn[2]~11 (
// Equation(s):
// \condition_check|RdWriteEn[2]~11_combout  = (\seg3|PC_write_out [1] & (!\seg3|PC_write_out [0] & \seg3|MemWBSrc_out~regout ))

	.dataa(vcc),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[2]~11 .lut_mask = 16'h0C00;
defparam \condition_check|RdWriteEn[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneii_lcell_comb \condition_check|RdWriteEn[2]~10 (
// Equation(s):
// \condition_check|RdWriteEn[2]~10_combout  = (\seg3|MemWBSrc_out~regout  & (\seg3|Rd_Write_Byte_en_out [2])) # (!\seg3|MemWBSrc_out~regout  & ((\seg3|OverflowEn_out~regout  & ((!\seg3|Overflow_out~regout ))) # (!\seg3|OverflowEn_out~regout  & 
// (\seg3|Rd_Write_Byte_en_out [2]))))

	.dataa(\seg3|Rd_Write_Byte_en_out [2]),
	.datab(\seg3|MemWBSrc_out~regout ),
	.datac(\seg3|OverflowEn_out~regout ),
	.datad(\seg3|Overflow_out~regout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[2]~10 .lut_mask = 16'h8ABA;
defparam \condition_check|RdWriteEn[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneii_lcell_comb \condition_check|RdWriteEn[2]~16 (
// Equation(s):
// \condition_check|RdWriteEn[2]~16_combout  = (\seg3|WBData_out [1] & ((\condition_check|Equal0~0_combout ) # (!\seg3|WBData_out [0]))) # (!\seg3|WBData_out [1] & ((!\condition_check|Equal0~0_combout )))

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(\seg3|WBData_out [1]),
	.datad(\condition_check|Equal0~0_combout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[2]~16 .lut_mask = 16'hF05F;
defparam \condition_check|RdWriteEn[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cycloneii_lcell_comb \condition_check|RdWriteEn[2]~12 (
// Equation(s):
// \condition_check|RdWriteEn[2]~12_combout  = (\condition_check|RdWriteEn[2]~11_combout  & ((\condition_check|RdWriteEn[2]~16_combout ))) # (!\condition_check|RdWriteEn[2]~11_combout  & (\condition_check|RdWriteEn[2]~10_combout ))

	.dataa(vcc),
	.datab(\condition_check|RdWriteEn[2]~11_combout ),
	.datac(\condition_check|RdWriteEn[2]~10_combout ),
	.datad(\condition_check|RdWriteEn[2]~16_combout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[2]~12 .lut_mask = 16'hFC30;
defparam \condition_check|RdWriteEn[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N23
cycloneii_lcell_ff \seg4|Rd_Write_Byte_en_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\condition_check|RdWriteEn[2]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|Rd_Write_Byte_en_out [2]));

// Location: LCCOMB_X38_Y28_N4
cycloneii_lcell_comb \mipsregister|Mux24~0 (
// Equation(s):
// \mipsregister|Mux24~0_combout  = (\seg4|Rd_Write_Byte_en_out [0]) # ((!\seg4|Rd_Write_Byte_en_out [1] & \seg4|Rd_Write_Byte_en_out [2]))

	.dataa(\seg4|Rd_Write_Byte_en_out [1]),
	.datab(\seg4|Rd_Write_Byte_en_out [2]),
	.datac(vcc),
	.datad(\seg4|Rd_Write_Byte_en_out [0]),
	.cin(gnd),
	.combout(\mipsregister|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux24~0 .lut_mask = 16'hFF44;
defparam \mipsregister|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N1
cycloneii_lcell_ff \seg4|MemWBSrc_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|MemWBSrc_out~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemWBSrc_out~regout ));

// Location: LCCOMB_X30_Y29_N30
cycloneii_lcell_comb \seg2|PC_Add_out~12 (
// Equation(s):
// \seg2|PC_Add_out~12_combout  = (\Seg1|PC_Add_out [9] & (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & !\hazard|LoadUse~7_combout )))

	.dataa(\Seg1|PC_Add_out [9]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~12 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N31
cycloneii_lcell_ff \seg2|PC_Add_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [9]));

// Location: LCCOMB_X26_Y30_N26
cycloneii_lcell_comb \seg2|PC_Add_out~10 (
// Equation(s):
// \seg2|PC_Add_out~10_combout  = (\Seg1|PC_Add_out [7] & (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\Seg1|PC_Add_out [7]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~10 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N27
cycloneii_lcell_ff \seg2|PC_Add_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [7]));

// Location: LCCOMB_X27_Y30_N24
cycloneii_lcell_comb \seg2|PC_Add_out~9 (
// Equation(s):
// \seg2|PC_Add_out~9_combout  = (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & (\Seg1|PC_Add_out [6] & !\seg2|Jump_out~regout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\Seg1|PC_Add_out [6]),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~9 .lut_mask = 16'h0010;
defparam \seg2|PC_Add_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N25
cycloneii_lcell_ff \seg2|PC_Add_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [6]));

// Location: LCCOMB_X30_Y30_N8
cycloneii_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_combout  = (\seg2|PC_Add_out [5] & (!\Add2~7 )) # (!\seg2|PC_Add_out [5] & ((\Add2~7 ) # (GND)))
// \Add2~10  = CARRY((!\Add2~7 ) # (!\seg2|PC_Add_out [5]))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~9_combout ),
	.cout(\Add2~10 ));
// synopsys translate_off
defparam \Add2~9 .lut_mask = 16'h3C3F;
defparam \Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N16
cycloneii_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_combout  = (\seg2|PC_Add_out [9] & (!\Add2~19 )) # (!\seg2|PC_Add_out [9] & ((\Add2~19 ) # (GND)))
// \Add2~22  = CARRY((!\Add2~19 ) # (!\seg2|PC_Add_out [9]))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~21_combout ),
	.cout(\Add2~22 ));
// synopsys translate_off
defparam \Add2~21 .lut_mask = 16'h3C3F;
defparam \Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneii_lcell_comb \Add2~23 (
// Equation(s):
// \Add2~23_combout  = (\seg2|MemDataSrc_out [1] & (((\Add2~21_combout  & !\seg2|MemDataSrc_out [0])))) # (!\seg2|MemDataSrc_out [1] & (\mux4_two|Data[9]~17_combout  & ((\seg2|MemDataSrc_out [0]))))

	.dataa(\mux4_two|Data[9]~17_combout ),
	.datab(\Add2~21_combout ),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\seg2|MemDataSrc_out [0]),
	.cin(gnd),
	.combout(\Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~23 .lut_mask = 16'h0AC0;
defparam \Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[10]~44 (
// Equation(s):
// \alu|MUX|ALU_out[10]~44_combout  = ((\seg2|ALUOp_out [2] & ((\seg2|ALUOp_out [0]) # (\seg2|ALUOp_out [3]))) # (!\seg2|ALUOp_out [2] & ((!\seg2|ALUOp_out [3])))) # (!\seg2|ALUOp_out [1])

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[10]~44 .lut_mask = 16'hCFBF;
defparam \alu|MUX|ALU_out[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneii_lcell_comb \ALU_OpA~13 (
// Equation(s):
// \ALU_OpA~13_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~9_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [9]))))

	.dataa(\seg2|OperandA_out [9]),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\Rd_in~9_combout ),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~13 .lut_mask = 16'h3022;
defparam \ALU_OpA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneii_lcell_comb \ALU_OpA~14 (
// Equation(s):
// \ALU_OpA~14_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~13_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [9]))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\seg3|WBData_out [9]),
	.datad(\ALU_OpA~13_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~14 .lut_mask = 16'h5540;
defparam \ALU_OpA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \instruct|ram~43 (
// Equation(s):
// \instruct|ram~43_combout  = (!\pc|PC_out [4] & (\pc|PC_out [2] & ((\pc|PC_out [3]) # (!\pc|PC_out [5]))))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~43_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~43 .lut_mask = 16'h0D00;
defparam \instruct|ram~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \instruct|ram~41 (
// Equation(s):
// \instruct|ram~41_combout  = (\pc|PC_out [5] & ((\pc|PC_out [3] & (!\pc|PC_out [4] & !\pc|PC_out [2])) # (!\pc|PC_out [3] & ((\pc|PC_out [2])))))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~41_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~41 .lut_mask = 16'h2208;
defparam \instruct|ram~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \instruct|ram~42 (
// Equation(s):
// \instruct|ram~42_combout  = (!\pc|PC_out [6] & ((\pc|PC_out [7] & (\instruct|ram~25_combout )) # (!\pc|PC_out [7] & ((\instruct|ram~41_combout )))))

	.dataa(\instruct|ram~25_combout ),
	.datab(\instruct|ram~41_combout ),
	.datac(\pc|PC_out [6]),
	.datad(\pc|PC_out [7]),
	.cin(gnd),
	.combout(\instruct|ram~42_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~42 .lut_mask = 16'h0A0C;
defparam \instruct|ram~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \instruct|ram~44 (
// Equation(s):
// \instruct|ram~44_combout  = (\instruct|ram~10_combout  & ((\instruct|ram~42_combout ) # ((!\instruct|ram~43_combout  & \instruct|ram~18_combout ))))

	.dataa(\instruct|ram~10_combout ),
	.datab(\instruct|ram~43_combout ),
	.datac(\instruct|ram~18_combout ),
	.datad(\instruct|ram~42_combout ),
	.cin(gnd),
	.combout(\instruct|ram~44_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~44 .lut_mask = 16'hAA20;
defparam \instruct|ram~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N17
cycloneii_lcell_ff \Seg1|Shamt[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Shamt [3]));

// Location: LCCOMB_X29_Y24_N2
cycloneii_lcell_comb \seg2|Immediate32_out~9 (
// Equation(s):
// \seg2|Immediate32_out~9_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Shamt [3] & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\hazard|ID_EX_flush~combout ),
	.datab(\Seg1|Shamt [3]),
	.datac(\Seg1|Op [0]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~9 .lut_mask = 16'h0444;
defparam \seg2|Immediate32_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N3
cycloneii_lcell_ff \seg2|Immediate32_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [9]));

// Location: LCCOMB_X35_Y23_N12
cycloneii_lcell_comb \alu|AndOut[9] (
// Equation(s):
// \alu|AndOut [9] = (\ALU_OpA~14_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [9]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[9]~17_combout ))))

	.dataa(\mux4_two|Data[9]~17_combout ),
	.datab(\ALU_OpA~14_combout ),
	.datac(\seg2|Immediate32_out [9]),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|AndOut [9]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[9] .lut_mask = 16'hC088;
defparam \alu|AndOut[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneii_lcell_comb \forward|Rs_LoudUse_Forward~1 (
// Equation(s):
// \forward|Rs_LoudUse_Forward~1_combout  = (\seg4|Rd_out [2] & (\Seg1|Rs [2] & (\seg4|Rd_out [3] $ (!\Seg1|Rs [3])))) # (!\seg4|Rd_out [2] & (!\Seg1|Rs [2] & (\seg4|Rd_out [3] $ (!\Seg1|Rs [3]))))

	.dataa(\seg4|Rd_out [2]),
	.datab(\Seg1|Rs [2]),
	.datac(\seg4|Rd_out [3]),
	.datad(\Seg1|Rs [3]),
	.cin(gnd),
	.combout(\forward|Rs_LoudUse_Forward~1_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_LoudUse_Forward~1 .lut_mask = 16'h9009;
defparam \forward|Rs_LoudUse_Forward~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneii_lcell_comb \forward|Rs_LoudUse_Forward~2 (
// Equation(s):
// \forward|Rs_LoudUse_Forward~2_combout  = (\forward|Rs_LoudUse_Forward~1_combout  & (\seg4|Rd_out [4] $ (!\Seg1|Rs [4])))

	.dataa(\seg4|Rd_out [4]),
	.datab(\Seg1|Rs [4]),
	.datac(vcc),
	.datad(\forward|Rs_LoudUse_Forward~1_combout ),
	.cin(gnd),
	.combout(\forward|Rs_LoudUse_Forward~2_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_LoudUse_Forward~2 .lut_mask = 16'h9900;
defparam \forward|Rs_LoudUse_Forward~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneii_lcell_comb \forward|Rs_LoudUse_Forward (
// Equation(s):
// \forward|Rs_LoudUse_Forward~combout  = (\forward|Rs_LoudUse_Forward~0_combout  & (\forward|Rs_LoudUse_Forward~2_combout  & (\controller|Selector18~3_combout  & \forward|Equal3~0_combout )))

	.dataa(\forward|Rs_LoudUse_Forward~0_combout ),
	.datab(\forward|Rs_LoudUse_Forward~2_combout ),
	.datac(\controller|Selector18~3_combout ),
	.datad(\forward|Equal3~0_combout ),
	.cin(gnd),
	.combout(\forward|Rs_LoudUse_Forward~combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rs_LoudUse_Forward .lut_mask = 16'h8000;
defparam \forward|Rs_LoudUse_Forward .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \seg2|OperandA_out~8 (
// Equation(s):
// \seg2|OperandA_out~8_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~8_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(\mipsregister|register_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\Rd_in~8_combout ),
	.datac(vcc),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~8 .lut_mask = 16'hCCAA;
defparam \seg2|OperandA_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N15
cycloneii_lcell_ff \seg2|OperandA_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [8]));

// Location: LCCOMB_X32_Y25_N22
cycloneii_lcell_comb \ALU_OpA~11 (
// Equation(s):
// \ALU_OpA~11_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~8_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [8])))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\Rd_in~8_combout ),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\seg2|OperandA_out [8]),
	.cin(gnd),
	.combout(\ALU_OpA~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~11 .lut_mask = 16'h4540;
defparam \ALU_OpA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \ALU_OpA~12 (
// Equation(s):
// \ALU_OpA~12_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~11_combout ) # ((\seg3|WBData_out [8] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\seg3|WBData_out [8]),
	.datac(\forward|Rs_EX_Forward [0]),
	.datad(\ALU_OpA~11_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~12 .lut_mask = 16'h5540;
defparam \ALU_OpA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneii_lcell_comb \shifter|comb~8 (
// Equation(s):
// \shifter|comb~8_combout  = (\ShiftAmount~4_combout  & ((\seg2|ShiftOp_out [1]) # (\seg2|ShiftOp_out [0])))

	.dataa(\seg2|ShiftOp_out [1]),
	.datab(vcc),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~4_combout ),
	.cin(gnd),
	.combout(\shifter|comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~8 .lut_mask = 16'hFA00;
defparam \shifter|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneii_lcell_comb \mipsregister|register~1684 (
// Equation(s):
// \mipsregister|register~1684_combout  = (!\seg4|Rd_out [2] & (\seg4|Rd_out [3] & (!\seg4|Rd_out [0] & !\seg4|Rd_out [1])))

	.dataa(\seg4|Rd_out [2]),
	.datab(\seg4|Rd_out [3]),
	.datac(\seg4|Rd_out [0]),
	.datad(\seg4|Rd_out [1]),
	.cin(gnd),
	.combout(\mipsregister|register~1684_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1684 .lut_mask = 16'h0004;
defparam \mipsregister|register~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneii_lcell_comb \mipsregister|register~1685 (
// Equation(s):
// \mipsregister|register~1685_combout  = (\seg4|Rd_out [4] & (\forward|Equal3~0_combout  & \mipsregister|register~1684_combout ))

	.dataa(\seg4|Rd_out [4]),
	.datab(vcc),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1684_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1685_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1685 .lut_mask = 16'hA000;
defparam \mipsregister|register~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N29
cycloneii_lcell_ff \mipsregister|register~769 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~769_regout ));

// Location: LCCOMB_X43_Y25_N16
cycloneii_lcell_comb \mipsregister|register~1688 (
// Equation(s):
// \mipsregister|register~1688_combout  = (!\seg4|Rd_out [0] & (\seg4|Rd_out [2] & (!\seg4|Rd_out [1] & \seg4|Rd_out [3])))

	.dataa(\seg4|Rd_out [0]),
	.datab(\seg4|Rd_out [2]),
	.datac(\seg4|Rd_out [1]),
	.datad(\seg4|Rd_out [3]),
	.cin(gnd),
	.combout(\mipsregister|register~1688_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1688 .lut_mask = 16'h0400;
defparam \mipsregister|register~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneii_lcell_comb \mipsregister|register~1689 (
// Equation(s):
// \mipsregister|register~1689_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1688_combout  & \seg4|Rd_out [4]))

	.dataa(\forward|Equal3~0_combout ),
	.datab(vcc),
	.datac(\mipsregister|register~1688_combout ),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1689_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1689 .lut_mask = 16'hA000;
defparam \mipsregister|register~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N19
cycloneii_lcell_ff \mipsregister|register~897 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~897_regout ));

// Location: LCCOMB_X33_Y28_N8
cycloneii_lcell_comb \mipsregister|register~1687 (
// Equation(s):
// \mipsregister|register~1687_combout  = (\mipsregister|register~1686_combout  & (\forward|Equal3~0_combout  & \seg4|Rd_out [4]))

	.dataa(\mipsregister|register~1686_combout ),
	.datab(\forward|Equal3~0_combout ),
	.datac(vcc),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1687_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1687 .lut_mask = 16'h8800;
defparam \mipsregister|register~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N27
cycloneii_lcell_ff \mipsregister|register~513 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~513_regout ));

// Location: LCCOMB_X33_Y28_N30
cycloneii_lcell_comb \mipsregister|register~1682 (
// Equation(s):
// \mipsregister|register~1682_combout  = (!\seg4|Rd_out [1] & (!\seg4|Rd_out [0] & (\seg4|Rd_out [2] & !\seg4|Rd_out [3])))

	.dataa(\seg4|Rd_out [1]),
	.datab(\seg4|Rd_out [0]),
	.datac(\seg4|Rd_out [2]),
	.datad(\seg4|Rd_out [3]),
	.cin(gnd),
	.combout(\mipsregister|register~1682_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1682 .lut_mask = 16'h0010;
defparam \mipsregister|register~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneii_lcell_comb \mipsregister|register~1683 (
// Equation(s):
// \mipsregister|register~1683_combout  = (\seg4|Rd_out [4] & (\forward|Equal3~0_combout  & \mipsregister|register~1682_combout ))

	.dataa(\seg4|Rd_out [4]),
	.datab(\forward|Equal3~0_combout ),
	.datac(vcc),
	.datad(\mipsregister|register~1682_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1683_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1683 .lut_mask = 16'h8800;
defparam \mipsregister|register~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N21
cycloneii_lcell_ff \mipsregister|register~641 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~641_regout ));

// Location: LCCOMB_X39_Y21_N26
cycloneii_lcell_comb \mipsregister|register~1048 (
// Equation(s):
// \mipsregister|register~1048_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~641_regout ))) # (!\comb~0_combout  & (\mipsregister|register~513_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~513_regout ),
	.datad(\mipsregister|register~641_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1048_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1048 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \mipsregister|register~1049 (
// Equation(s):
// \mipsregister|register~1049_combout  = (\comb~1_combout  & ((\mipsregister|register~1048_combout  & ((\mipsregister|register~897_regout ))) # (!\mipsregister|register~1048_combout  & (\mipsregister|register~769_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1048_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~769_regout ),
	.datac(\mipsregister|register~897_regout ),
	.datad(\mipsregister|register~1048_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1049_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1049 .lut_mask = 16'hF588;
defparam \mipsregister|register~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneii_lcell_comb \mipsregister|register~1719 (
// Equation(s):
// \mipsregister|register~1719_combout  = !\mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux30~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1719_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1719 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cycloneii_lcell_comb \mipsregister|register~1672 (
// Equation(s):
// \mipsregister|register~1672_combout  = (\seg4|Rd_out [3] & (!\seg4|Rd_out [0] & (\seg4|Rd_out [1] & \seg4|Rd_out [2])))

	.dataa(\seg4|Rd_out [3]),
	.datab(\seg4|Rd_out [0]),
	.datac(\seg4|Rd_out [1]),
	.datad(\seg4|Rd_out [2]),
	.cin(gnd),
	.combout(\mipsregister|register~1672_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1672 .lut_mask = 16'h2000;
defparam \mipsregister|register~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneii_lcell_comb \mipsregister|register~1673 (
// Equation(s):
// \mipsregister|register~1673_combout  = (\seg4|Rd_out [4] & (\forward|Equal3~0_combout  & \mipsregister|register~1672_combout ))

	.dataa(\seg4|Rd_out [4]),
	.datab(vcc),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1672_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1673_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1673 .lut_mask = 16'hA000;
defparam \mipsregister|register~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N23
cycloneii_lcell_ff \mipsregister|register~961 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1719_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~961_regout ));

// Location: LCCOMB_X42_Y26_N28
cycloneii_lcell_comb \mipsregister|register~1668 (
// Equation(s):
// \mipsregister|register~1668_combout  = (!\seg4|Rd_out [2] & (\seg4|Rd_out [3] & (!\seg4|Rd_out [0] & \seg4|Rd_out [1])))

	.dataa(\seg4|Rd_out [2]),
	.datab(\seg4|Rd_out [3]),
	.datac(\seg4|Rd_out [0]),
	.datad(\seg4|Rd_out [1]),
	.cin(gnd),
	.combout(\mipsregister|register~1668_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1668 .lut_mask = 16'h0400;
defparam \mipsregister|register~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneii_lcell_comb \mipsregister|register~1669 (
// Equation(s):
// \mipsregister|register~1669_combout  = (\seg4|Rd_out [4] & (\forward|Equal3~0_combout  & \mipsregister|register~1668_combout ))

	.dataa(\seg4|Rd_out [4]),
	.datab(vcc),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1668_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1669_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1669 .lut_mask = 16'hA000;
defparam \mipsregister|register~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N1
cycloneii_lcell_ff \mipsregister|register~833 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~833_regout ));

// Location: LCCOMB_X39_Y26_N0
cycloneii_lcell_comb \mipsregister|register~705feeder (
// Equation(s):
// \mipsregister|register~705feeder_combout  = \mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~705feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~705feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~705feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneii_lcell_comb \mipsregister|register~1666 (
// Equation(s):
// \mipsregister|register~1666_combout  = (!\seg4|Rd_out [3] & (\seg4|Rd_out [2] & (!\seg4|Rd_out [0] & \seg4|Rd_out [1])))

	.dataa(\seg4|Rd_out [3]),
	.datab(\seg4|Rd_out [2]),
	.datac(\seg4|Rd_out [0]),
	.datad(\seg4|Rd_out [1]),
	.cin(gnd),
	.combout(\mipsregister|register~1666_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1666 .lut_mask = 16'h0400;
defparam \mipsregister|register~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
cycloneii_lcell_comb \mipsregister|register~1667 (
// Equation(s):
// \mipsregister|register~1667_combout  = (\seg4|Rd_out [4] & (\forward|Equal3~0_combout  & \mipsregister|register~1666_combout ))

	.dataa(vcc),
	.datab(\seg4|Rd_out [4]),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1666_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1667_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1667 .lut_mask = 16'hC000;
defparam \mipsregister|register~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y26_N1
cycloneii_lcell_ff \mipsregister|register~705 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~705feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~705_regout ));

// Location: LCCOMB_X43_Y25_N8
cycloneii_lcell_comb \mipsregister|register~1670 (
// Equation(s):
// \mipsregister|register~1670_combout  = (!\seg4|Rd_out [0] & (!\seg4|Rd_out [2] & (\seg4|Rd_out [1] & !\seg4|Rd_out [3])))

	.dataa(\seg4|Rd_out [0]),
	.datab(\seg4|Rd_out [2]),
	.datac(\seg4|Rd_out [1]),
	.datad(\seg4|Rd_out [3]),
	.cin(gnd),
	.combout(\mipsregister|register~1670_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1670 .lut_mask = 16'h0010;
defparam \mipsregister|register~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneii_lcell_comb \mipsregister|register~1671 (
// Equation(s):
// \mipsregister|register~1671_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1670_combout  & \seg4|Rd_out [4]))

	.dataa(\forward|Equal3~0_combout ),
	.datab(vcc),
	.datac(\mipsregister|register~1670_combout ),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1671_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1671 .lut_mask = 16'hA000;
defparam \mipsregister|register~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y26_N27
cycloneii_lcell_ff \mipsregister|register~577 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~577_regout ));

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\Seg1|Rt [3] & ((\controller|Selector16~1_combout ) # ((\controller|Selector17~14_combout  & \Seg1|Op [5]))))

	.dataa(\controller|Selector17~14_combout ),
	.datab(\Seg1|Op [5]),
	.datac(\Seg1|Rt [3]),
	.datad(\controller|Selector16~1_combout ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'hF080;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneii_lcell_comb \mipsregister|register~1046 (
// Equation(s):
// \mipsregister|register~1046_combout  = (\comb~0_combout  & ((\mipsregister|register~705_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~577_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~705_regout ),
	.datac(\mipsregister|register~577_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1046_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1046 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneii_lcell_comb \mipsregister|register~1047 (
// Equation(s):
// \mipsregister|register~1047_combout  = (\comb~1_combout  & ((\mipsregister|register~1046_combout  & (!\mipsregister|register~961_regout )) # (!\mipsregister|register~1046_combout  & ((\mipsregister|register~833_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1046_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~961_regout ),
	.datac(\mipsregister|register~833_regout ),
	.datad(\mipsregister|register~1046_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1047_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1047 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneii_lcell_comb \mipsregister|register~1050 (
// Equation(s):
// \mipsregister|register~1050_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~1047_combout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~1049_combout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1049_combout ),
	.datad(\mipsregister|register~1047_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1050_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1050 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneii_lcell_comb \mipsregister|register~1694 (
// Equation(s):
// \mipsregister|register~1694_combout  = (\seg4|Rd_out [0] & (!\seg4|Rd_out [2] & (\seg4|Rd_out [1] & !\seg4|Rd_out [3])))

	.dataa(\seg4|Rd_out [0]),
	.datab(\seg4|Rd_out [2]),
	.datac(\seg4|Rd_out [1]),
	.datad(\seg4|Rd_out [3]),
	.cin(gnd),
	.combout(\mipsregister|register~1694_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1694 .lut_mask = 16'h0020;
defparam \mipsregister|register~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneii_lcell_comb \mipsregister|register~1695 (
// Equation(s):
// \mipsregister|register~1695_combout  = (\mipsregister|register~1694_combout  & (\forward|Equal3~0_combout  & \seg4|Rd_out [4]))

	.dataa(vcc),
	.datab(\mipsregister|register~1694_combout ),
	.datac(\forward|Equal3~0_combout ),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1695_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1695 .lut_mask = 16'hC000;
defparam \mipsregister|register~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N3
cycloneii_lcell_ff \mipsregister|register~609 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~609_regout ));

// Location: LCCOMB_X47_Y25_N16
cycloneii_lcell_comb \mipsregister|register~865feeder (
// Equation(s):
// \mipsregister|register~865feeder_combout  = \mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~865feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneii_lcell_comb \mipsregister|register~1690 (
// Equation(s):
// \mipsregister|register~1690_combout  = (!\seg4|Rd_out [2] & (\seg4|Rd_out [3] & (\seg4|Rd_out [0] & \seg4|Rd_out [1])))

	.dataa(\seg4|Rd_out [2]),
	.datab(\seg4|Rd_out [3]),
	.datac(\seg4|Rd_out [0]),
	.datad(\seg4|Rd_out [1]),
	.cin(gnd),
	.combout(\mipsregister|register~1690_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1690 .lut_mask = 16'h4000;
defparam \mipsregister|register~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneii_lcell_comb \mipsregister|register~1691 (
// Equation(s):
// \mipsregister|register~1691_combout  = (\seg4|Rd_out [4] & (\forward|Equal3~0_combout  & \mipsregister|register~1690_combout ))

	.dataa(\seg4|Rd_out [4]),
	.datab(vcc),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1690_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1691_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1691 .lut_mask = 16'hA000;
defparam \mipsregister|register~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N17
cycloneii_lcell_ff \mipsregister|register~865 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~865feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~865_regout ));

// Location: LCCOMB_X48_Y25_N2
cycloneii_lcell_comb \mipsregister|register~1051 (
// Equation(s):
// \mipsregister|register~1051_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~865_regout ))) # (!\comb~1_combout  & (\mipsregister|register~609_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~609_regout ),
	.datad(\mipsregister|register~865_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1051_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1051 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneii_lcell_comb \mipsregister|register~1692 (
// Equation(s):
// \mipsregister|register~1692_combout  = (!\seg4|Rd_out [3] & (\seg4|Rd_out [0] & (\seg4|Rd_out [1] & \seg4|Rd_out [2])))

	.dataa(\seg4|Rd_out [3]),
	.datab(\seg4|Rd_out [0]),
	.datac(\seg4|Rd_out [1]),
	.datad(\seg4|Rd_out [2]),
	.cin(gnd),
	.combout(\mipsregister|register~1692_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1692 .lut_mask = 16'h4000;
defparam \mipsregister|register~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneii_lcell_comb \mipsregister|register~1693 (
// Equation(s):
// \mipsregister|register~1693_combout  = (\seg4|Rd_out [4] & (\forward|Equal3~0_combout  & \mipsregister|register~1692_combout ))

	.dataa(vcc),
	.datab(\seg4|Rd_out [4]),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1692_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1693_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1693 .lut_mask = 16'hC000;
defparam \mipsregister|register~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N21
cycloneii_lcell_ff \mipsregister|register~737 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~737_regout ));

// Location: LCCOMB_X48_Y25_N20
cycloneii_lcell_comb \mipsregister|register~1052 (
// Equation(s):
// \mipsregister|register~1052_combout  = (\mipsregister|register~1051_combout  & (((!\comb~0_combout )) # (!\mipsregister|register~993_regout ))) # (!\mipsregister|register~1051_combout  & (((\mipsregister|register~737_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~993_regout ),
	.datab(\mipsregister|register~1051_combout ),
	.datac(\mipsregister|register~737_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1052_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1052 .lut_mask = 16'h74CC;
defparam \mipsregister|register~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
cycloneii_lcell_comb \mipsregister|register~1053 (
// Equation(s):
// \mipsregister|register~1053_combout  = (\comb~3_combout  & ((\mipsregister|register~1050_combout  & ((\mipsregister|register~1052_combout ))) # (!\mipsregister|register~1050_combout  & (\mipsregister|register~1045_combout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1050_combout ))))

	.dataa(\mipsregister|register~1045_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1050_combout ),
	.datad(\mipsregister|register~1052_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1053_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1053 .lut_mask = 16'hF838;
defparam \mipsregister|register~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneii_lcell_comb \mipsregister|register~1664 (
// Equation(s):
// \mipsregister|register~1664_combout  = (\seg4|Rd_out [3]) # ((\seg4|Rd_out [0]) # ((\seg4|Rd_out [2]) # (\seg4|Rd_out [1])))

	.dataa(\seg4|Rd_out [3]),
	.datab(\seg4|Rd_out [0]),
	.datac(\seg4|Rd_out [2]),
	.datad(\seg4|Rd_out [1]),
	.cin(gnd),
	.combout(\mipsregister|register~1664_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1664 .lut_mask = 16'hFFFE;
defparam \mipsregister|register~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneii_lcell_comb \mipsregister|register~1696 (
// Equation(s):
// \mipsregister|register~1696_combout  = (\seg4|Rd_out [2] & (\seg4|Rd_out [3] & (\seg4|Rd_out [0] & \seg4|Rd_out [1])))

	.dataa(\seg4|Rd_out [2]),
	.datab(\seg4|Rd_out [3]),
	.datac(\seg4|Rd_out [0]),
	.datad(\seg4|Rd_out [1]),
	.cin(gnd),
	.combout(\mipsregister|register~1696_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1696 .lut_mask = 16'h8000;
defparam \mipsregister|register~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneii_lcell_comb \mipsregister|register~1713 (
// Equation(s):
// \mipsregister|register~1713_combout  = (!\seg4|Rd_out [4] & (\mipsregister|register~1664_combout  & (\forward|Equal3~0_combout  & \mipsregister|register~1696_combout )))

	.dataa(\seg4|Rd_out [4]),
	.datab(\mipsregister|register~1664_combout ),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1696_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1713_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1713 .lut_mask = 16'h4000;
defparam \mipsregister|register~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N31
cycloneii_lcell_ff \mipsregister|register~481 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~481_regout ));

// Location: LCCOMB_X43_Y28_N10
cycloneii_lcell_comb \mipsregister|register~1711 (
// Equation(s):
// \mipsregister|register~1711_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1664_combout  & (!\seg4|Rd_out [4] & \mipsregister|register~1672_combout )))

	.dataa(\forward|Equal3~0_combout ),
	.datab(\mipsregister|register~1664_combout ),
	.datac(\seg4|Rd_out [4]),
	.datad(\mipsregister|register~1672_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1711_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1711 .lut_mask = 16'h0800;
defparam \mipsregister|register~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N21
cycloneii_lcell_ff \mipsregister|register~449 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~449_regout ));

// Location: LCCOMB_X43_Y25_N22
cycloneii_lcell_comb \mipsregister|register~1712 (
// Equation(s):
// \mipsregister|register~1712_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1664_combout  & (\mipsregister|register~1688_combout  & !\seg4|Rd_out [4])))

	.dataa(\forward|Equal3~0_combout ),
	.datab(\mipsregister|register~1664_combout ),
	.datac(\mipsregister|register~1688_combout ),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1712_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1712 .lut_mask = 16'h0080;
defparam \mipsregister|register~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N15
cycloneii_lcell_ff \mipsregister|register~385 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~385_regout ));

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\Seg1|Rt [1] & ((\controller|Selector16~1_combout ) # ((\Seg1|Op [5] & \controller|Selector17~14_combout ))))

	.dataa(\Seg1|Op [5]),
	.datab(\Seg1|Rt [1]),
	.datac(\controller|Selector17~14_combout ),
	.datad(\controller|Selector16~1_combout ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hCC80;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cycloneii_lcell_comb \mipsregister|register~1061 (
// Equation(s):
// \mipsregister|register~1061_combout  = (\comb~3_combout  & ((\mipsregister|register~417_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~385_regout  & !\comb~2_combout ))))

	.dataa(\mipsregister|register~417_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~385_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1061_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1061 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneii_lcell_comb \mipsregister|register~1062 (
// Equation(s):
// \mipsregister|register~1062_combout  = (\comb~2_combout  & ((\mipsregister|register~1061_combout  & (\mipsregister|register~481_regout )) # (!\mipsregister|register~1061_combout  & ((\mipsregister|register~449_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1061_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~481_regout ),
	.datac(\mipsregister|register~449_regout ),
	.datad(\mipsregister|register~1061_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1062_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1062 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneii_lcell_comb \mipsregister|register~1703 (
// Equation(s):
// \mipsregister|register~1703_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1664_combout  & (!\seg4|Rd_out [4] & \mipsregister|register~1666_combout )))

	.dataa(\forward|Equal3~0_combout ),
	.datab(\mipsregister|register~1664_combout ),
	.datac(\seg4|Rd_out [4]),
	.datad(\mipsregister|register~1666_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1703_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1703 .lut_mask = 16'h0800;
defparam \mipsregister|register~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N21
cycloneii_lcell_ff \mipsregister|register~193 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~193_regout ));

// Location: LCCOMB_X42_Y27_N20
cycloneii_lcell_comb \mipsregister|register~161feeder (
// Equation(s):
// \mipsregister|register~161feeder_combout  = \mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~161feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneii_lcell_comb \mipsregister|register~1676 (
// Equation(s):
// \mipsregister|register~1676_combout  = (\seg4|Rd_out [2] & (!\seg4|Rd_out [3] & (\seg4|Rd_out [0] & !\seg4|Rd_out [1])))

	.dataa(\seg4|Rd_out [2]),
	.datab(\seg4|Rd_out [3]),
	.datac(\seg4|Rd_out [0]),
	.datad(\seg4|Rd_out [1]),
	.cin(gnd),
	.combout(\mipsregister|register~1676_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1676 .lut_mask = 16'h0020;
defparam \mipsregister|register~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneii_lcell_comb \mipsregister|register~1702 (
// Equation(s):
// \mipsregister|register~1702_combout  = (!\seg4|Rd_out [4] & (\mipsregister|register~1676_combout  & (\forward|Equal3~0_combout  & \mipsregister|register~1664_combout )))

	.dataa(\seg4|Rd_out [4]),
	.datab(\mipsregister|register~1676_combout ),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1664_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1702_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1702 .lut_mask = 16'h4000;
defparam \mipsregister|register~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N21
cycloneii_lcell_ff \mipsregister|register~161 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~161feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~161_regout ));

// Location: LCCOMB_X33_Y28_N24
cycloneii_lcell_comb \mipsregister|register~1704 (
// Equation(s):
// \mipsregister|register~1704_combout  = (\mipsregister|register~1664_combout  & (\forward|Equal3~0_combout  & (!\seg4|Rd_out [4] & \mipsregister|register~1682_combout )))

	.dataa(\mipsregister|register~1664_combout ),
	.datab(\forward|Equal3~0_combout ),
	.datac(\seg4|Rd_out [4]),
	.datad(\mipsregister|register~1682_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1704_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1704 .lut_mask = 16'h0800;
defparam \mipsregister|register~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N7
cycloneii_lcell_ff \mipsregister|register~129 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~129_regout ));

// Location: LCCOMB_X41_Y27_N6
cycloneii_lcell_comb \mipsregister|register~1054 (
// Equation(s):
// \mipsregister|register~1054_combout  = (\comb~3_combout  & ((\mipsregister|register~161_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~129_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~161_regout ),
	.datac(\mipsregister|register~129_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1054_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1054 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneii_lcell_comb \mipsregister|register~1055 (
// Equation(s):
// \mipsregister|register~1055_combout  = (\comb~2_combout  & ((\mipsregister|register~1054_combout  & (\mipsregister|register~225_regout )) # (!\mipsregister|register~1054_combout  & ((\mipsregister|register~193_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1054_combout ))))

	.dataa(\mipsregister|register~225_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~193_regout ),
	.datad(\mipsregister|register~1054_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1055_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1055 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cycloneii_lcell_comb \mipsregister|register~1686 (
// Equation(s):
// \mipsregister|register~1686_combout  = (!\seg4|Rd_out [1] & (!\seg4|Rd_out [0] & (!\seg4|Rd_out [2] & !\seg4|Rd_out [3])))

	.dataa(\seg4|Rd_out [1]),
	.datab(\seg4|Rd_out [0]),
	.datac(\seg4|Rd_out [2]),
	.datad(\seg4|Rd_out [3]),
	.cin(gnd),
	.combout(\mipsregister|register~1686_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1686 .lut_mask = 16'h0001;
defparam \mipsregister|register~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneii_lcell_comb \mipsregister|register~1708 (
// Equation(s):
// \mipsregister|register~1708_combout  = (\mipsregister|register~1664_combout  & (\forward|Equal3~0_combout  & (\mipsregister|register~1686_combout  & !\seg4|Rd_out [4])))

	.dataa(\mipsregister|register~1664_combout ),
	.datab(\forward|Equal3~0_combout ),
	.datac(\mipsregister|register~1686_combout ),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1708_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1708 .lut_mask = 16'h0080;
defparam \mipsregister|register~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y25_N9
cycloneii_lcell_ff \mipsregister|register~1 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1_regout ));

// Location: LCCOMB_X45_Y26_N20
cycloneii_lcell_comb \mipsregister|register~1724 (
// Equation(s):
// \mipsregister|register~1724_combout  = !\mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1724_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1724 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneii_lcell_comb \mipsregister|register~1706 (
// Equation(s):
// \mipsregister|register~1706_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1670_combout  & (\mipsregister|register~1664_combout  & !\seg4|Rd_out [4])))

	.dataa(\forward|Equal3~0_combout ),
	.datab(\mipsregister|register~1670_combout ),
	.datac(\mipsregister|register~1664_combout ),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1706_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1706 .lut_mask = 16'h0080;
defparam \mipsregister|register~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N21
cycloneii_lcell_ff \mipsregister|register~65 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1724_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~65_regout ));

// Location: LCCOMB_X44_Y25_N8
cycloneii_lcell_comb \mipsregister|register~1058 (
// Equation(s):
// \mipsregister|register~1058_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((!\mipsregister|register~65_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~1_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1_regout ),
	.datad(\mipsregister|register~65_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1058_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1058 .lut_mask = 16'h98BA;
defparam \mipsregister|register~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneii_lcell_comb \mipsregister|register~1678 (
// Equation(s):
// \mipsregister|register~1678_combout  = (!\seg4|Rd_out [3] & (\seg4|Rd_out [0] & (!\seg4|Rd_out [1] & !\seg4|Rd_out [2])))

	.dataa(\seg4|Rd_out [3]),
	.datab(\seg4|Rd_out [0]),
	.datac(\seg4|Rd_out [1]),
	.datad(\seg4|Rd_out [2]),
	.cin(gnd),
	.combout(\mipsregister|register~1678_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1678 .lut_mask = 16'h0004;
defparam \mipsregister|register~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cycloneii_lcell_comb \mipsregister|register~1707 (
// Equation(s):
// \mipsregister|register~1707_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1664_combout  & (!\seg4|Rd_out [4] & \mipsregister|register~1678_combout )))

	.dataa(\forward|Equal3~0_combout ),
	.datab(\mipsregister|register~1664_combout ),
	.datac(\seg4|Rd_out [4]),
	.datad(\mipsregister|register~1678_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1707_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1707 .lut_mask = 16'h0800;
defparam \mipsregister|register~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y25_N15
cycloneii_lcell_ff \mipsregister|register~33 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~33_regout ));

// Location: LCCOMB_X44_Y25_N14
cycloneii_lcell_comb \mipsregister|register~1059 (
// Equation(s):
// \mipsregister|register~1059_combout  = (\mipsregister|register~1058_combout  & (((!\comb~3_combout )) # (!\mipsregister|register~97_regout ))) # (!\mipsregister|register~1058_combout  & (((\mipsregister|register~33_regout  & \comb~3_combout ))))

	.dataa(\mipsregister|register~97_regout ),
	.datab(\mipsregister|register~1058_combout ),
	.datac(\mipsregister|register~33_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1059_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1059 .lut_mask = 16'h74CC;
defparam \mipsregister|register~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N12
cycloneii_lcell_comb \mipsregister|register~1723 (
// Equation(s):
// \mipsregister|register~1723_combout  = !\mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux30~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1723_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1723 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneii_lcell_comb \mipsregister|register~1701 (
// Equation(s):
// \mipsregister|register~1701_combout  = (!\seg4|Rd_out [4] & (\mipsregister|register~1664_combout  & (\forward|Equal3~0_combout  & \mipsregister|register~1690_combout )))

	.dataa(\seg4|Rd_out [4]),
	.datab(\mipsregister|register~1664_combout ),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1690_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1701_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1701 .lut_mask = 16'h4000;
defparam \mipsregister|register~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N13
cycloneii_lcell_ff \mipsregister|register~353 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1723_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~353_regout ));

// Location: LCCOMB_X45_Y21_N8
cycloneii_lcell_comb \mipsregister|register~1722 (
// Equation(s):
// \mipsregister|register~1722_combout  = !\mipsregister|Mux30~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux30~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1722_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1722 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneii_lcell_comb \mipsregister|register~1698 (
// Equation(s):
// \mipsregister|register~1698_combout  = (!\seg4|Rd_out [4] & (\mipsregister|register~1664_combout  & (\forward|Equal3~0_combout  & \mipsregister|register~1668_combout )))

	.dataa(\seg4|Rd_out [4]),
	.datab(\mipsregister|register~1664_combout ),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1668_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1698_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1698 .lut_mask = 16'h4000;
defparam \mipsregister|register~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N9
cycloneii_lcell_ff \mipsregister|register~321 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1722_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~321_regout ));

// Location: LCCOMB_X42_Y26_N20
cycloneii_lcell_comb \mipsregister|register~1700 (
// Equation(s):
// \mipsregister|register~1700_combout  = (!\seg4|Rd_out [4] & (\mipsregister|register~1664_combout  & (\forward|Equal3~0_combout  & \mipsregister|register~1684_combout )))

	.dataa(\seg4|Rd_out [4]),
	.datab(\mipsregister|register~1664_combout ),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1684_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1700_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1700 .lut_mask = 16'h4000;
defparam \mipsregister|register~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N15
cycloneii_lcell_ff \mipsregister|register~257 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux30~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~257_regout ));

// Location: LCCOMB_X45_Y21_N14
cycloneii_lcell_comb \mipsregister|register~1056 (
// Equation(s):
// \mipsregister|register~1056_combout  = (\comb~2_combout  & (((\comb~3_combout )) # (!\mipsregister|register~321_regout ))) # (!\comb~2_combout  & (((\mipsregister|register~257_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~321_regout ),
	.datac(\mipsregister|register~257_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1056_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1056 .lut_mask = 16'hAA72;
defparam \mipsregister|register~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N0
cycloneii_lcell_comb \mipsregister|register~1057 (
// Equation(s):
// \mipsregister|register~1057_combout  = (\mipsregister|register~1056_combout  & (((!\comb~3_combout ) # (!\mipsregister|register~353_regout )))) # (!\mipsregister|register~1056_combout  & (!\mipsregister|register~289_regout  & ((\comb~3_combout ))))

	.dataa(\mipsregister|register~289_regout ),
	.datab(\mipsregister|register~353_regout ),
	.datac(\mipsregister|register~1056_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1057_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1057 .lut_mask = 16'h35F0;
defparam \mipsregister|register~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cycloneii_lcell_comb \mipsregister|register~1060 (
// Equation(s):
// \mipsregister|register~1060_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~1057_combout ))) # (!\comb~1_combout  & (\mipsregister|register~1059_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1059_combout ),
	.datad(\mipsregister|register~1057_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1060_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1060 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
cycloneii_lcell_comb \mipsregister|register~1063 (
// Equation(s):
// \mipsregister|register~1063_combout  = (\comb~0_combout  & ((\mipsregister|register~1060_combout  & (\mipsregister|register~1062_combout )) # (!\mipsregister|register~1060_combout  & ((\mipsregister|register~1055_combout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1060_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1062_combout ),
	.datac(\mipsregister|register~1055_combout ),
	.datad(\mipsregister|register~1060_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1063_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1063 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneii_lcell_comb \seg2|OperandB_out~2 (
// Equation(s):
// \seg2|OperandB_out~2_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1053_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1063_combout )))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1053_combout ),
	.datad(\mipsregister|register~1063_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~2 .lut_mask = 16'h5140;
defparam \seg2|OperandB_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneii_lcell_comb \seg2|OperandB_out~3 (
// Equation(s):
// \seg2|OperandB_out~3_combout  = (\seg2|OperandB_out~2_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~0_combout ))

	.dataa(vcc),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\Rd_in~0_combout ),
	.datad(\seg2|OperandB_out~2_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~3 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N7
cycloneii_lcell_ff \seg2|OperandB_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [1]));

// Location: LCCOMB_X31_Y26_N2
cycloneii_lcell_comb \mux4_two|Data[1]~0 (
// Equation(s):
// \mux4_two|Data[1]~0_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~0_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [1])))))

	.dataa(\Rd_in~0_combout ),
	.datab(\seg2|OperandB_out [1]),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[1]~0 .lut_mask = 16'h00AC;
defparam \mux4_two|Data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneii_lcell_comb \mux4_two|Data[1]~1 (
// Equation(s):
// \mux4_two|Data[1]~1_combout  = (\mux4_two|Data[1]~0_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [1]))

	.dataa(vcc),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\seg3|WBData_out [1]),
	.datad(\mux4_two|Data[1]~0_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[1]~1 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneii_lcell_comb \shifter|comb~0 (
// Equation(s):
// \shifter|comb~0_combout  = (\ShiftAmount~0_combout  & (\seg2|ShiftOp_out [1] $ (!\seg2|ShiftOp_out [0])))

	.dataa(vcc),
	.datab(\seg2|ShiftOp_out [1]),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~0_combout ),
	.cin(gnd),
	.combout(\shifter|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~0 .lut_mask = 16'hC300;
defparam \shifter|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneii_lcell_comb \shifter|Mux1|Data[2]~0 (
// Equation(s):
// \shifter|Mux1|Data[2]~0_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[1]~1_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[2]~3_combout )))))

	.dataa(\shifter|comb~1_combout ),
	.datab(\mux4_two|Data[1]~1_combout ),
	.datac(\mux4_two|Data[2]~3_combout ),
	.datad(\shifter|comb~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[2]~0 .lut_mask = 16'h4450;
defparam \shifter|Mux1|Data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneii_lcell_comb \shifter|Mux1|Data[2]~1 (
// Equation(s):
// \shifter|Mux1|Data[2]~1_combout  = (\shifter|Mux1|Data[2]~0_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[3]~5_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\mux4_two|Data[3]~5_combout ),
	.datad(\shifter|Mux1|Data[2]~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[2]~1 .lut_mask = 16'hFFA0;
defparam \shifter|Mux1|Data[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N9
cycloneii_lcell_ff \mipsregister|register~384 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~384_regout ));

// Location: LCCOMB_X41_Y28_N8
cycloneii_lcell_comb \mipsregister|register~1041 (
// Equation(s):
// \mipsregister|register~1041_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~448_regout )) # (!\comb~2_combout  & ((\mipsregister|register~384_regout )))))

	.dataa(\mipsregister|register~448_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~384_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1041_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1041 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneii_lcell_comb \mipsregister|register~1680 (
// Equation(s):
// \mipsregister|register~1680_combout  = (\seg4|Rd_out [3] & (\seg4|Rd_out [0] & (!\seg4|Rd_out [1] & \seg4|Rd_out [2])))

	.dataa(\seg4|Rd_out [3]),
	.datab(\seg4|Rd_out [0]),
	.datac(\seg4|Rd_out [1]),
	.datad(\seg4|Rd_out [2]),
	.cin(gnd),
	.combout(\mipsregister|register~1680_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1680 .lut_mask = 16'h0800;
defparam \mipsregister|register~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneii_lcell_comb \mipsregister|register~1710 (
// Equation(s):
// \mipsregister|register~1710_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1664_combout  & (!\seg4|Rd_out [4] & \mipsregister|register~1680_combout )))

	.dataa(\forward|Equal3~0_combout ),
	.datab(\mipsregister|register~1664_combout ),
	.datac(\seg4|Rd_out [4]),
	.datad(\mipsregister|register~1680_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1710_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1710 .lut_mask = 16'h0800;
defparam \mipsregister|register~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N5
cycloneii_lcell_ff \mipsregister|register~416 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~416_regout ));

// Location: LCCOMB_X40_Y28_N4
cycloneii_lcell_comb \mipsregister|register~1042 (
// Equation(s):
// \mipsregister|register~1042_combout  = (\mipsregister|register~1041_combout  & ((\mipsregister|register~480_regout ) # ((!\comb~3_combout )))) # (!\mipsregister|register~1041_combout  & (((\mipsregister|register~416_regout  & \comb~3_combout ))))

	.dataa(\mipsregister|register~480_regout ),
	.datab(\mipsregister|register~1041_combout ),
	.datac(\mipsregister|register~416_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1042_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1042 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N5
cycloneii_lcell_ff \mipsregister|register~256 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~256_regout ));

// Location: LCCOMB_X44_Y21_N24
cycloneii_lcell_comb \mipsregister|register~288feeder (
// Equation(s):
// \mipsregister|register~288feeder_combout  = \mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~288feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneii_lcell_comb \mipsregister|register~1699 (
// Equation(s):
// \mipsregister|register~1699_combout  = (\mipsregister|register~1674_combout  & (!\seg4|Rd_out [4] & (\mipsregister|register~1664_combout  & \forward|Equal3~0_combout )))

	.dataa(\mipsregister|register~1674_combout ),
	.datab(\seg4|Rd_out [4]),
	.datac(\mipsregister|register~1664_combout ),
	.datad(\forward|Equal3~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1699_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1699 .lut_mask = 16'h2000;
defparam \mipsregister|register~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N25
cycloneii_lcell_ff \mipsregister|register~288 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~288feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~288_regout ));

// Location: LCCOMB_X43_Y21_N4
cycloneii_lcell_comb \mipsregister|register~1034 (
// Equation(s):
// \mipsregister|register~1034_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~288_regout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~256_regout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~256_regout ),
	.datad(\mipsregister|register~288_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1034_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1034 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N3
cycloneii_lcell_ff \mipsregister|register~320 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~320_regout ));

// Location: LCCOMB_X43_Y21_N2
cycloneii_lcell_comb \mipsregister|register~1035 (
// Equation(s):
// \mipsregister|register~1035_combout  = (\mipsregister|register~1034_combout  & ((\mipsregister|register~352_regout ) # ((!\comb~2_combout )))) # (!\mipsregister|register~1034_combout  & (((\mipsregister|register~320_regout  & \comb~2_combout ))))

	.dataa(\mipsregister|register~352_regout ),
	.datab(\mipsregister|register~1034_combout ),
	.datac(\mipsregister|register~320_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1035_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1035 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneii_lcell_comb \mipsregister|register~1718 (
// Equation(s):
// \mipsregister|register~1718_combout  = !\mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux31~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1718_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1718 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneii_lcell_comb \mipsregister|register~1709 (
// Equation(s):
// \mipsregister|register~1709_combout  = (\forward|Equal3~0_combout  & (!\seg4|Rd_out [4] & (\mipsregister|register~1664_combout  & \mipsregister|register~1694_combout )))

	.dataa(\forward|Equal3~0_combout ),
	.datab(\seg4|Rd_out [4]),
	.datac(\mipsregister|register~1664_combout ),
	.datad(\mipsregister|register~1694_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1709_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1709 .lut_mask = 16'h2000;
defparam \mipsregister|register~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N27
cycloneii_lcell_ff \mipsregister|register~96 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1718_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~96_regout ));

// Location: LCFF_X43_Y25_N5
cycloneii_lcell_ff \mipsregister|register~64 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~64_regout ));

// Location: LCCOMB_X44_Y25_N2
cycloneii_lcell_comb \mipsregister|register~1717 (
// Equation(s):
// \mipsregister|register~1717_combout  = !\mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux31~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1717_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1717 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y25_N3
cycloneii_lcell_ff \mipsregister|register~32 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1717_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~32_regout ));

// Location: LCFF_X44_Y25_N21
cycloneii_lcell_ff \mipsregister|register~0 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~0_regout ));

// Location: LCCOMB_X44_Y25_N20
cycloneii_lcell_comb \mipsregister|register~1038 (
// Equation(s):
// \mipsregister|register~1038_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (!\mipsregister|register~32_regout )) # (!\comb~3_combout  & ((\mipsregister|register~0_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~32_regout ),
	.datac(\mipsregister|register~0_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1038_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1038 .lut_mask = 16'hBB50;
defparam \mipsregister|register~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneii_lcell_comb \mipsregister|register~1039 (
// Equation(s):
// \mipsregister|register~1039_combout  = (\comb~2_combout  & ((\mipsregister|register~1038_combout  & (!\mipsregister|register~96_regout )) # (!\mipsregister|register~1038_combout  & ((\mipsregister|register~64_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1038_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~96_regout ),
	.datac(\mipsregister|register~64_regout ),
	.datad(\mipsregister|register~1038_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1039_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1039 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
cycloneii_lcell_comb \mipsregister|register~1716 (
// Equation(s):
// \mipsregister|register~1716_combout  = !\mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux31~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1716_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1716 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N1
cycloneii_lcell_ff \mipsregister|register~160 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1716_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~160_regout ));

// Location: LCCOMB_X43_Y28_N16
cycloneii_lcell_comb \mipsregister|register~1705 (
// Equation(s):
// \mipsregister|register~1705_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1692_combout  & (!\seg4|Rd_out [4] & \mipsregister|register~1664_combout )))

	.dataa(\forward|Equal3~0_combout ),
	.datab(\mipsregister|register~1692_combout ),
	.datac(\seg4|Rd_out [4]),
	.datad(\mipsregister|register~1664_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1705_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1705 .lut_mask = 16'h0800;
defparam \mipsregister|register~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N27
cycloneii_lcell_ff \mipsregister|register~224 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~224_regout ));

// Location: LCFF_X41_Y27_N5
cycloneii_lcell_ff \mipsregister|register~192 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~192_regout ));

// Location: LCFF_X41_Y27_N11
cycloneii_lcell_ff \mipsregister|register~128 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~128_regout ));

// Location: LCCOMB_X41_Y27_N10
cycloneii_lcell_comb \mipsregister|register~1036 (
// Equation(s):
// \mipsregister|register~1036_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~192_regout )) # (!\comb~2_combout  & ((\mipsregister|register~128_regout )))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~192_regout ),
	.datac(\mipsregister|register~128_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1036_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1036 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneii_lcell_comb \mipsregister|register~1037 (
// Equation(s):
// \mipsregister|register~1037_combout  = (\comb~3_combout  & ((\mipsregister|register~1036_combout  & ((\mipsregister|register~224_regout ))) # (!\mipsregister|register~1036_combout  & (!\mipsregister|register~160_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1036_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~160_regout ),
	.datac(\mipsregister|register~224_regout ),
	.datad(\mipsregister|register~1036_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1037_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1037 .lut_mask = 16'hF522;
defparam \mipsregister|register~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N30
cycloneii_lcell_comb \mipsregister|register~1040 (
// Equation(s):
// \mipsregister|register~1040_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~1037_combout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~1039_combout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1039_combout ),
	.datad(\mipsregister|register~1037_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1040_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1040 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
cycloneii_lcell_comb \mipsregister|register~1043 (
// Equation(s):
// \mipsregister|register~1043_combout  = (\comb~1_combout  & ((\mipsregister|register~1040_combout  & (\mipsregister|register~1042_combout )) # (!\mipsregister|register~1040_combout  & ((\mipsregister|register~1035_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1040_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1042_combout ),
	.datac(\mipsregister|register~1035_combout ),
	.datad(\mipsregister|register~1040_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1043_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1043 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N18
cycloneii_lcell_comb \mipsregister|register~1714 (
// Equation(s):
// \mipsregister|register~1714_combout  = !\mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1714_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1714 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N19
cycloneii_lcell_ff \mipsregister|register~960 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1714_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~960_regout ));

// Location: LCFF_X39_Y26_N25
cycloneii_lcell_ff \mipsregister|register~704 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~704_regout ));

// Location: LCCOMB_X40_Y26_N28
cycloneii_lcell_comb \mipsregister|register~832feeder (
// Equation(s):
// \mipsregister|register~832feeder_combout  = \mipsregister|Mux31~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux31~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~832feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~832feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~832feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N29
cycloneii_lcell_ff \mipsregister|register~832 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~832feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~832_regout ));

// Location: LCFF_X39_Y26_N11
cycloneii_lcell_ff \mipsregister|register~576 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~576_regout ));

// Location: LCCOMB_X39_Y26_N10
cycloneii_lcell_comb \mipsregister|register~1024 (
// Equation(s):
// \mipsregister|register~1024_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~832_regout )) # (!\comb~1_combout  & ((\mipsregister|register~576_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~832_regout ),
	.datac(\mipsregister|register~576_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1024_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1024 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneii_lcell_comb \mipsregister|register~1025 (
// Equation(s):
// \mipsregister|register~1025_combout  = (\comb~0_combout  & ((\mipsregister|register~1024_combout  & (!\mipsregister|register~960_regout )) # (!\mipsregister|register~1024_combout  & ((\mipsregister|register~704_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1024_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~960_regout ),
	.datac(\mipsregister|register~704_regout ),
	.datad(\mipsregister|register~1024_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1025_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1025 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneii_lcell_comb \mipsregister|register~1681 (
// Equation(s):
// \mipsregister|register~1681_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1680_combout  & \seg4|Rd_out [4]))

	.dataa(\forward|Equal3~0_combout ),
	.datab(vcc),
	.datac(\mipsregister|register~1680_combout ),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1681_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1681 .lut_mask = 16'hA000;
defparam \mipsregister|register~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N19
cycloneii_lcell_ff \mipsregister|register~928 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~928_regout ));

// Location: LCCOMB_X43_Y25_N18
cycloneii_lcell_comb \mipsregister|register~1675 (
// Equation(s):
// \mipsregister|register~1675_combout  = (\mipsregister|register~1674_combout  & (\seg4|Rd_out [4] & \forward|Equal3~0_combout ))

	.dataa(\mipsregister|register~1674_combout ),
	.datab(\seg4|Rd_out [4]),
	.datac(\forward|Equal3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1675_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1675 .lut_mask = 16'h8080;
defparam \mipsregister|register~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N29
cycloneii_lcell_ff \mipsregister|register~800 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~800_regout ));

// Location: LCCOMB_X43_Y25_N24
cycloneii_lcell_comb \mipsregister|register~1679 (
// Equation(s):
// \mipsregister|register~1679_combout  = (\forward|Equal3~0_combout  & (\mipsregister|register~1678_combout  & \seg4|Rd_out [4]))

	.dataa(\forward|Equal3~0_combout ),
	.datab(vcc),
	.datac(\mipsregister|register~1678_combout ),
	.datad(\seg4|Rd_out [4]),
	.cin(gnd),
	.combout(\mipsregister|register~1679_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1679 .lut_mask = 16'hA000;
defparam \mipsregister|register~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N3
cycloneii_lcell_ff \mipsregister|register~544 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~544_regout ));

// Location: LCCOMB_X41_Y23_N2
cycloneii_lcell_comb \mipsregister|register~1026 (
// Equation(s):
// \mipsregister|register~1026_combout  = (\comb~0_combout  & ((\mipsregister|register~672_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~544_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~672_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~544_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1026_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1026 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneii_lcell_comb \mipsregister|register~1027 (
// Equation(s):
// \mipsregister|register~1027_combout  = (\comb~1_combout  & ((\mipsregister|register~1026_combout  & (\mipsregister|register~928_regout )) # (!\mipsregister|register~1026_combout  & ((\mipsregister|register~800_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1026_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~928_regout ),
	.datac(\mipsregister|register~800_regout ),
	.datad(\mipsregister|register~1026_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1027_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1027 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N9
cycloneii_lcell_ff \mipsregister|register~640 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~640_regout ));

// Location: LCFF_X42_Y21_N15
cycloneii_lcell_ff \mipsregister|register~896 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~896_regout ));

// Location: LCFF_X39_Y21_N9
cycloneii_lcell_ff \mipsregister|register~768 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~768_regout ));

// Location: LCFF_X39_Y21_N7
cycloneii_lcell_ff \mipsregister|register~512 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~512_regout ));

// Location: LCCOMB_X39_Y21_N6
cycloneii_lcell_comb \mipsregister|register~1028 (
// Equation(s):
// \mipsregister|register~1028_combout  = (\comb~1_combout  & ((\mipsregister|register~768_regout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~512_regout  & !\comb~0_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~768_regout ),
	.datac(\mipsregister|register~512_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1028_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1028 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
cycloneii_lcell_comb \mipsregister|register~1029 (
// Equation(s):
// \mipsregister|register~1029_combout  = (\comb~0_combout  & ((\mipsregister|register~1028_combout  & ((\mipsregister|register~896_regout ))) # (!\mipsregister|register~1028_combout  & (\mipsregister|register~640_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1028_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~640_regout ),
	.datac(\mipsregister|register~896_regout ),
	.datad(\mipsregister|register~1028_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1029_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1029 .lut_mask = 16'hF588;
defparam \mipsregister|register~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneii_lcell_comb \mipsregister|register~1030 (
// Equation(s):
// \mipsregister|register~1030_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~1027_combout )))) # (!\comb~3_combout  & (!\comb~2_combout  & ((\mipsregister|register~1029_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1027_combout ),
	.datad(\mipsregister|register~1029_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1030_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1030 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N21
cycloneii_lcell_ff \mipsregister|register~864 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~864_regout ));

// Location: LCFF_X47_Y26_N19
cycloneii_lcell_ff \mipsregister|register~608 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux31~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~608_regout ));

// Location: LCCOMB_X47_Y26_N18
cycloneii_lcell_comb \mipsregister|register~1031 (
// Equation(s):
// \mipsregister|register~1031_combout  = (\comb~0_combout  & ((\mipsregister|register~736_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~608_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~736_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~608_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1031_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1031 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
cycloneii_lcell_comb \mipsregister|register~1032 (
// Equation(s):
// \mipsregister|register~1032_combout  = (\comb~1_combout  & ((\mipsregister|register~1031_combout  & (!\mipsregister|register~992_regout )) # (!\mipsregister|register~1031_combout  & ((\mipsregister|register~864_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1031_combout ))))

	.dataa(\mipsregister|register~992_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~864_regout ),
	.datad(\mipsregister|register~1031_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1032_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1032 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
cycloneii_lcell_comb \mipsregister|register~1033 (
// Equation(s):
// \mipsregister|register~1033_combout  = (\comb~2_combout  & ((\mipsregister|register~1030_combout  & ((\mipsregister|register~1032_combout ))) # (!\mipsregister|register~1030_combout  & (\mipsregister|register~1025_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1030_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1025_combout ),
	.datac(\mipsregister|register~1030_combout ),
	.datad(\mipsregister|register~1032_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1033_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1033 .lut_mask = 16'hF858;
defparam \mipsregister|register~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneii_lcell_comb \seg2|OperandB_out~0 (
// Equation(s):
// \seg2|OperandB_out~0_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1033_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1043_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1043_combout ),
	.datad(\mipsregister|register~1033_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~0 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \seg2|OperandB_out~1 (
// Equation(s):
// \seg2|OperandB_out~1_combout  = (\seg2|OperandB_out~0_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~2_combout ))

	.dataa(vcc),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\Rd_in~2_combout ),
	.datad(\seg2|OperandB_out~0_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~1 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N19
cycloneii_lcell_ff \seg2|OperandB_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [0]));

// Location: LCCOMB_X24_Y26_N12
cycloneii_lcell_comb \mux4_two|Data[0]~62 (
// Equation(s):
// \mux4_two|Data[0]~62_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~2_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [0]))))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(\seg2|OperandB_out [0]),
	.datac(\Rd_in~2_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[0]~62 .lut_mask = 16'h5044;
defparam \mux4_two|Data[0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cycloneii_lcell_comb \mux4_two|Data[0]~63 (
// Equation(s):
// \mux4_two|Data[0]~63_combout  = (\mux4_two|Data[0]~62_combout ) # ((\seg3|WBData_out [0] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[0]~62_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[0]~63 .lut_mask = 16'hFFA0;
defparam \mux4_two|Data[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneii_lcell_comb \shifter|Mux1|Data[0]~30 (
// Equation(s):
// \shifter|Mux1|Data[0]~30_combout  = (\shifter|comb~1_combout  & (((\mux4_two|Data[1]~1_combout )))) # (!\shifter|comb~1_combout  & (!\shifter|comb~0_combout  & ((\mux4_two|Data[0]~63_combout ))))

	.dataa(\shifter|comb~1_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[1]~1_combout ),
	.datad(\mux4_two|Data[0]~63_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[0]~30 .lut_mask = 16'hB1A0;
defparam \shifter|Mux1|Data[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneii_lcell_comb \shifter|Mux2|Data[2]~44 (
// Equation(s):
// \shifter|Mux2|Data[2]~44_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[0]~30_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[2]~1_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|Mux1|Data[2]~1_combout ),
	.datac(\shifter|Mux1|Data[0]~30_combout ),
	.datad(\shifter|comb~2_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[2]~44 .lut_mask = 16'h5044;
defparam \shifter|Mux2|Data[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneii_lcell_comb \seg3|WBData_out[5]~feeder (
// Equation(s):
// \seg3|WBData_out[5]~feeder_combout  = \seg3|WBData_out~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out~39_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|WBData_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[5]~feeder .lut_mask = 16'hF0F0;
defparam \seg3|WBData_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N9
cycloneii_lcell_ff \seg3|WBData_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [5]));

// Location: LCFF_X38_Y29_N7
cycloneii_lcell_ff \seg4|WBData_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [5]));

// Location: LCCOMB_X33_Y29_N0
cycloneii_lcell_comb \memshift|mux8_1_13|out[4]~0 (
// Equation(s):
// \memshift|mux8_1_13|out[4]~0_combout  = (\seg3|WBData_out [1]) # ((\seg3|PC_write_out [1] & ((!\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [2]))))

	.dataa(\seg3|PC_write_out [1]),
	.datab(\seg3|WBData_out [1]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[4]~0 .lut_mask = 16'hCEEE;
defparam \memshift|mux8_1_13|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N26
cycloneii_lcell_comb \regshift|mux8_1_1|out[4]~0 (
// Equation(s):
// \regshift|mux8_1_1|out[4]~0_combout  = ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1])) # (!\seg3|PC_write_out [2])

	.dataa(\seg3|PC_write_out [2]),
	.datab(vcc),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[4]~0 .lut_mask = 16'hFF5F;
defparam \regshift|mux8_1_1|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cycloneii_lcell_comb \seg3|MemData_out~4 (
// Equation(s):
// \seg3|MemData_out~4_combout  = (\Add2~8_combout  & !\condition_check|BranchValid~combout )

	.dataa(\Add2~8_combout ),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~4 .lut_mask = 16'h0A0A;
defparam \seg3|MemData_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N11
cycloneii_lcell_ff \seg3|MemData_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [4]));

// Location: LCCOMB_X32_Y31_N4
cycloneii_lcell_comb \condition_check|sl1|out~37 (
// Equation(s):
// \condition_check|sl1|out~37_combout  = (\seg3|WBData_out [0] & \seg3|MemData_out [4])

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(vcc),
	.datad(\seg3|MemData_out [4]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~37_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~37 .lut_mask = 16'hCC00;
defparam \condition_check|sl1|out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N16
cycloneii_lcell_comb \regshift|mux8_1_1|out[4]~1 (
// Equation(s):
// \regshift|mux8_1_1|out[4]~1_combout  = ((\seg3|PC_write_out [2] & (\seg3|PC_write_out [0])) # (!\seg3|PC_write_out [2] & ((!\seg3|WBData_out [1])))) # (!\seg3|PC_write_out [1])

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[4]~1 .lut_mask = 16'hB3F7;
defparam \regshift|mux8_1_1|out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N20
cycloneii_lcell_comb \regshift|mux8_1_2|out[2]~12 (
// Equation(s):
// \regshift|mux8_1_2|out[2]~12_combout  = ((\seg3|PC_write_out [2] & ((\seg3|WBData_out [1]) # (\seg3|PC_write_out [0])))) # (!\seg3|PC_write_out [1])

	.dataa(\seg3|WBData_out [1]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[2]~12 .lut_mask = 16'hC8FF;
defparam \regshift|mux8_1_2|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cycloneii_lcell_comb \seg2|PC_Add_out~30 (
// Equation(s):
// \seg2|PC_Add_out~30_combout  = (\Seg1|PC_Add_out [27] & (!\seg2|Jump_out~regout  & (!\hazard|LoadUse~7_combout  & !\condition_check|BranchValid~combout )))

	.dataa(\Seg1|PC_Add_out [27]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~30 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N5
cycloneii_lcell_ff \seg2|PC_Add_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [27]));

// Location: LCCOMB_X27_Y29_N0
cycloneii_lcell_comb \PC_selcet|Data[26]~85 (
// Equation(s):
// \PC_selcet|Data[26]~85_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [26])) # (!\condition_check|BranchValid~combout  & (((!\seg2|Jump_out~regout  & \Seg1|PC_Add_out [26]))))

	.dataa(\seg3|Branch_addr_out [26]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\Seg1|PC_Add_out [26]),
	.cin(gnd),
	.combout(\PC_selcet|Data[26]~85_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[26]~85 .lut_mask = 16'h8B88;
defparam \PC_selcet|Data[26]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N28
cycloneii_lcell_comb \PC_selcet|Data[26]~115 (
// Equation(s):
// \PC_selcet|Data[26]~115_combout  = (\PC_selcet|Data[26]~85_combout ) # ((\seg2|Jump_out~regout  & (\seg2|Rs_out [3] & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\PC_selcet|Data[26]~85_combout ),
	.datac(\seg2|Rs_out [3]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[26]~115 .lut_mask = 16'hCCEC;
defparam \PC_selcet|Data[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N26
cycloneii_lcell_comb \pc|PC_out[26]~feeder (
// Equation(s):
// \pc|PC_out[26]~feeder_combout  = \PC_selcet|Data[26]~115_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[26]~115_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[26]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N27
cycloneii_lcell_ff \pc|PC_out[26] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [26]));

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \expansion|Immediate32[6]~6 (
// Equation(s):
// \expansion|Immediate32[6]~6_combout  = (\Seg1|Shamt [0] & (((\Seg1|Op [5]) # (!\Seg1|Op [0])) # (!\controller|Decoder2~3_combout )))

	.dataa(\Seg1|Shamt [0]),
	.datab(\controller|Decoder2~3_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\expansion|Immediate32[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[6]~6 .lut_mask = 16'hA2AA;
defparam \expansion|Immediate32[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cycloneii_lcell_comb \expansion|Immediate32[20]~18 (
// Equation(s):
// \expansion|Immediate32[20]~18_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\expansion|Immediate32[6]~6_combout ) # (\Seg1|Func [4])))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\Seg1|Op [0]),
	.datab(\expansion|Immediate32[6]~6_combout ),
	.datac(\Seg1|Func [4]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[20]~18 .lut_mask = 16'hA8CC;
defparam \expansion|Immediate32[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneii_lcell_comb \seg2|Immediate32_out~18 (
// Equation(s):
// \seg2|Immediate32_out~18_combout  = (!\condition_check|BranchValid~combout  & (\expansion|Immediate32[20]~18_combout  & (!\seg2|Jump_out~regout  & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\expansion|Immediate32[20]~18_combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~18 .lut_mask = 16'h0004;
defparam \seg2|Immediate32_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N9
cycloneii_lcell_ff \seg2|Immediate32_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [20]));

// Location: LCCOMB_X27_Y28_N4
cycloneii_lcell_comb \seg2|PC_Add_out~24 (
// Equation(s):
// \seg2|PC_Add_out~24_combout  = (\Seg1|PC_Add_out [21] & (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & !\seg2|Jump_out~regout )))

	.dataa(\Seg1|PC_Add_out [21]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~24 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y28_N5
cycloneii_lcell_ff \seg2|PC_Add_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [21]));

// Location: LCCOMB_X27_Y28_N0
cycloneii_lcell_comb \PC_selcet|Data[20]~109 (
// Equation(s):
// \PC_selcet|Data[20]~109_combout  = (\PC_selcet|Data[20]~79_combout ) # ((\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & \seg2|Rt_out [2])))

	.dataa(\PC_selcet|Data[20]~79_combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Rt_out [2]),
	.cin(gnd),
	.combout(\PC_selcet|Data[20]~109_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[20]~109 .lut_mask = 16'hAEAA;
defparam \PC_selcet|Data[20]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cycloneii_lcell_comb \pc|PC_out[20]~feeder (
// Equation(s):
// \pc|PC_out[20]~feeder_combout  = \PC_selcet|Data[20]~109_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[20]~109_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[20]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y28_N29
cycloneii_lcell_ff \pc|PC_out[20] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [20]));

// Location: LCCOMB_X29_Y25_N26
cycloneii_lcell_comb \seg2|Immediate32_out~12 (
// Equation(s):
// \seg2|Immediate32_out~12_combout  = (\Seg1|Rd [1] & (!\hazard|ID_EX_flush~combout  & ((!\Seg1|Op [0]) # (!\controller|Decoder2~4_combout ))))

	.dataa(\Seg1|Rd [1]),
	.datab(\controller|Decoder2~4_combout ),
	.datac(\hazard|ID_EX_flush~combout ),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~12 .lut_mask = 16'h020A;
defparam \seg2|Immediate32_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N27
cycloneii_lcell_ff \seg2|Immediate32_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [12]));

// Location: LCCOMB_X26_Y20_N18
cycloneii_lcell_comb \instruct|ram~39 (
// Equation(s):
// \instruct|ram~39_combout  = (\pc|PC_out [5]) # ((\pc|PC_out [4]) # (\pc|PC_out [3] $ (\pc|PC_out [2])))

	.dataa(\pc|PC_out [5]),
	.datab(\pc|PC_out [4]),
	.datac(\pc|PC_out [3]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~39_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~39 .lut_mask = 16'hEFFE;
defparam \instruct|ram~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneii_lcell_comb \instruct|ram~40 (
// Equation(s):
// \instruct|ram~40_combout  = (\pc|PC_out [2] & ((\instruct|ram~38_combout ) # ((!\instruct|ram~39_combout  & \pc|PC_out [6])))) # (!\pc|PC_out [2] & (!\instruct|ram~39_combout  & (\pc|PC_out [6])))

	.dataa(\pc|PC_out [2]),
	.datab(\instruct|ram~39_combout ),
	.datac(\pc|PC_out [6]),
	.datad(\instruct|ram~38_combout ),
	.cin(gnd),
	.combout(\instruct|ram~40_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~40 .lut_mask = 16'hBA30;
defparam \instruct|ram~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneii_lcell_comb \instruct|ram~102 (
// Equation(s):
// \instruct|ram~102_combout  = (!\pc|PC_out [7] & (\instruct|ram~40_combout  & (!\pc|PC_out [9] & !\pc|PC_out [8])))

	.dataa(\pc|PC_out [7]),
	.datab(\instruct|ram~40_combout ),
	.datac(\pc|PC_out [9]),
	.datad(\pc|PC_out [8]),
	.cin(gnd),
	.combout(\instruct|ram~102_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~102 .lut_mask = 16'h0004;
defparam \instruct|ram~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y20_N1
cycloneii_lcell_ff \Seg1|Shamt[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~102_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Shamt [2]));

// Location: LCCOMB_X33_Y21_N28
cycloneii_lcell_comb \seg2|Immediate32_out~8 (
// Equation(s):
// \seg2|Immediate32_out~8_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Shamt [2] & ((!\Seg1|Op [0]) # (!\controller|Decoder2~4_combout ))))

	.dataa(\controller|Decoder2~4_combout ),
	.datab(\hazard|ID_EX_flush~combout ),
	.datac(\Seg1|Shamt [2]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~8 .lut_mask = 16'h1030;
defparam \seg2|Immediate32_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N29
cycloneii_lcell_ff \seg2|Immediate32_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [8]));

// Location: LCCOMB_X27_Y29_N20
cycloneii_lcell_comb \PC_selcet|Data[10]~99 (
// Equation(s):
// \PC_selcet|Data[10]~99_combout  = (\PC_selcet|Data[10]~69_combout ) # ((!\condition_check|BranchValid~combout  & (\seg2|Jump_out~regout  & \seg2|Immediate32_out [8])))

	.dataa(\PC_selcet|Data[10]~69_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\seg2|Immediate32_out [8]),
	.cin(gnd),
	.combout(\PC_selcet|Data[10]~99_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[10]~99 .lut_mask = 16'hBAAA;
defparam \PC_selcet|Data[10]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N15
cycloneii_lcell_ff \pc|PC_out[10] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_selcet|Data[10]~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [10]));

// Location: LCCOMB_X26_Y29_N20
cycloneii_lcell_comb \Seg1|PC_Add_out[11]~45 (
// Equation(s):
// \Seg1|PC_Add_out[11]~45_combout  = (\pc|PC_out [11] & (\Seg1|PC_Add_out[10]~44  $ (GND))) # (!\pc|PC_out [11] & (!\Seg1|PC_Add_out[10]~44  & VCC))
// \Seg1|PC_Add_out[11]~46  = CARRY((\pc|PC_out [11] & !\Seg1|PC_Add_out[10]~44 ))

	.dataa(vcc),
	.datab(\pc|PC_out [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[10]~44 ),
	.combout(\Seg1|PC_Add_out[11]~45_combout ),
	.cout(\Seg1|PC_Add_out[11]~46 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[11]~45 .lut_mask = 16'hC30C;
defparam \Seg1|PC_Add_out[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y29_N21
cycloneii_lcell_ff \Seg1|PC_Add_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[11]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [11]));

// Location: LCCOMB_X27_Y30_N12
cycloneii_lcell_comb \seg2|PC_Add_out~14 (
// Equation(s):
// \seg2|PC_Add_out~14_combout  = (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & (\Seg1|PC_Add_out [11] & !\seg2|Jump_out~regout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\Seg1|PC_Add_out [11]),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~14 .lut_mask = 16'h0010;
defparam \seg2|PC_Add_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N13
cycloneii_lcell_ff \seg2|PC_Add_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [11]));

// Location: LCCOMB_X29_Y30_N20
cycloneii_lcell_comb \seg3|Branch_addr_out[11]~49 (
// Equation(s):
// \seg3|Branch_addr_out[11]~49_combout  = (\seg2|Immediate32_out [9] & ((\seg2|PC_Add_out [11] & (\seg3|Branch_addr_out[10]~48  & VCC)) # (!\seg2|PC_Add_out [11] & (!\seg3|Branch_addr_out[10]~48 )))) # (!\seg2|Immediate32_out [9] & ((\seg2|PC_Add_out [11] & 
// (!\seg3|Branch_addr_out[10]~48 )) # (!\seg2|PC_Add_out [11] & ((\seg3|Branch_addr_out[10]~48 ) # (GND)))))
// \seg3|Branch_addr_out[11]~50  = CARRY((\seg2|Immediate32_out [9] & (!\seg2|PC_Add_out [11] & !\seg3|Branch_addr_out[10]~48 )) # (!\seg2|Immediate32_out [9] & ((!\seg3|Branch_addr_out[10]~48 ) # (!\seg2|PC_Add_out [11]))))

	.dataa(\seg2|Immediate32_out [9]),
	.datab(\seg2|PC_Add_out [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[10]~48 ),
	.combout(\seg3|Branch_addr_out[11]~49_combout ),
	.cout(\seg3|Branch_addr_out[11]~50 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[11]~49 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y30_N21
cycloneii_lcell_ff \seg3|Branch_addr_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[11]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [11]));

// Location: LCCOMB_X26_Y27_N6
cycloneii_lcell_comb \PC_selcet|Data[11]~70 (
// Equation(s):
// \PC_selcet|Data[11]~70_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [11])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & ((\Seg1|PC_Add_out [11]))))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg3|Branch_addr_out [11]),
	.datad(\Seg1|PC_Add_out [11]),
	.cin(gnd),
	.combout(\PC_selcet|Data[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[11]~70 .lut_mask = 16'hD1C0;
defparam \PC_selcet|Data[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneii_lcell_comb \PC_selcet|Data[11]~100 (
// Equation(s):
// \PC_selcet|Data[11]~100_combout  = (\PC_selcet|Data[11]~70_combout ) # ((\seg2|Jump_out~regout  & (\seg2|Immediate32_out [9] & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\seg2|Immediate32_out [9]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\PC_selcet|Data[11]~70_combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[11]~100_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[11]~100 .lut_mask = 16'hFF08;
defparam \PC_selcet|Data[11]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneii_lcell_comb \pc|PC_out[11]~feeder (
// Equation(s):
// \pc|PC_out[11]~feeder_combout  = \PC_selcet|Data[11]~100_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[11]~100_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[11]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y27_N25
cycloneii_lcell_ff \pc|PC_out[11] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [11]));

// Location: LCCOMB_X26_Y29_N22
cycloneii_lcell_comb \Seg1|PC_Add_out[12]~47 (
// Equation(s):
// \Seg1|PC_Add_out[12]~47_combout  = (\pc|PC_out [12] & (!\Seg1|PC_Add_out[11]~46 )) # (!\pc|PC_out [12] & ((\Seg1|PC_Add_out[11]~46 ) # (GND)))
// \Seg1|PC_Add_out[12]~48  = CARRY((!\Seg1|PC_Add_out[11]~46 ) # (!\pc|PC_out [12]))

	.dataa(vcc),
	.datab(\pc|PC_out [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[11]~46 ),
	.combout(\Seg1|PC_Add_out[12]~47_combout ),
	.cout(\Seg1|PC_Add_out[12]~48 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[12]~47 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y29_N23
cycloneii_lcell_ff \Seg1|PC_Add_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[12]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [12]));

// Location: LCCOMB_X26_Y30_N8
cycloneii_lcell_comb \seg2|PC_Add_out~15 (
// Equation(s):
// \seg2|PC_Add_out~15_combout  = (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [12] & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [12]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~15 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N9
cycloneii_lcell_ff \seg2|PC_Add_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [12]));

// Location: LCCOMB_X29_Y30_N22
cycloneii_lcell_comb \seg3|Branch_addr_out[12]~51 (
// Equation(s):
// \seg3|Branch_addr_out[12]~51_combout  = ((\seg2|Immediate32_out [10] $ (\seg2|PC_Add_out [12] $ (!\seg3|Branch_addr_out[11]~50 )))) # (GND)
// \seg3|Branch_addr_out[12]~52  = CARRY((\seg2|Immediate32_out [10] & ((\seg2|PC_Add_out [12]) # (!\seg3|Branch_addr_out[11]~50 ))) # (!\seg2|Immediate32_out [10] & (\seg2|PC_Add_out [12] & !\seg3|Branch_addr_out[11]~50 )))

	.dataa(\seg2|Immediate32_out [10]),
	.datab(\seg2|PC_Add_out [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[11]~50 ),
	.combout(\seg3|Branch_addr_out[12]~51_combout ),
	.cout(\seg3|Branch_addr_out[12]~52 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[12]~51 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y30_N23
cycloneii_lcell_ff \seg3|Branch_addr_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[12]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [12]));

// Location: LCCOMB_X26_Y30_N30
cycloneii_lcell_comb \PC_selcet|Data[12]~71 (
// Equation(s):
// \PC_selcet|Data[12]~71_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [12])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [12])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [12]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg3|Branch_addr_out [12]),
	.cin(gnd),
	.combout(\PC_selcet|Data[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[12]~71 .lut_mask = 16'hF404;
defparam \PC_selcet|Data[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N10
cycloneii_lcell_comb \PC_selcet|Data[12]~101 (
// Equation(s):
// \PC_selcet|Data[12]~101_combout  = (\PC_selcet|Data[12]~71_combout ) # ((\seg2|Immediate32_out [10] & (!\condition_check|BranchValid~combout  & \seg2|Jump_out~regout )))

	.dataa(\seg2|Immediate32_out [10]),
	.datab(\PC_selcet|Data[12]~71_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[12]~101_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[12]~101 .lut_mask = 16'hCECC;
defparam \PC_selcet|Data[12]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N11
cycloneii_lcell_ff \pc|PC_out[12] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[12]~101_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [12]));

// Location: LCCOMB_X26_Y29_N24
cycloneii_lcell_comb \Seg1|PC_Add_out[13]~49 (
// Equation(s):
// \Seg1|PC_Add_out[13]~49_combout  = (\pc|PC_out [13] & (\Seg1|PC_Add_out[12]~48  $ (GND))) # (!\pc|PC_out [13] & (!\Seg1|PC_Add_out[12]~48  & VCC))
// \Seg1|PC_Add_out[13]~50  = CARRY((\pc|PC_out [13] & !\Seg1|PC_Add_out[12]~48 ))

	.dataa(\pc|PC_out [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[12]~48 ),
	.combout(\Seg1|PC_Add_out[13]~49_combout ),
	.cout(\Seg1|PC_Add_out[13]~50 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[13]~49 .lut_mask = 16'hA50A;
defparam \Seg1|PC_Add_out[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N26
cycloneii_lcell_comb \Seg1|PC_Add_out[14]~51 (
// Equation(s):
// \Seg1|PC_Add_out[14]~51_combout  = (\pc|PC_out [14] & (!\Seg1|PC_Add_out[13]~50 )) # (!\pc|PC_out [14] & ((\Seg1|PC_Add_out[13]~50 ) # (GND)))
// \Seg1|PC_Add_out[14]~52  = CARRY((!\Seg1|PC_Add_out[13]~50 ) # (!\pc|PC_out [14]))

	.dataa(vcc),
	.datab(\pc|PC_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[13]~50 ),
	.combout(\Seg1|PC_Add_out[14]~51_combout ),
	.cout(\Seg1|PC_Add_out[14]~52 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[14]~51 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y29_N27
cycloneii_lcell_ff \Seg1|PC_Add_out[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[14]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [14]));

// Location: LCCOMB_X26_Y30_N22
cycloneii_lcell_comb \PC_selcet|Data[14]~73 (
// Equation(s):
// \PC_selcet|Data[14]~73_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [14])) # (!\condition_check|BranchValid~combout  & (((\Seg1|PC_Add_out [14] & !\seg2|Jump_out~regout ))))

	.dataa(\seg3|Branch_addr_out [14]),
	.datab(\Seg1|PC_Add_out [14]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[14]~73 .lut_mask = 16'hA0AC;
defparam \PC_selcet|Data[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N2
cycloneii_lcell_comb \PC_selcet|Data[14]~103 (
// Equation(s):
// \PC_selcet|Data[14]~103_combout  = (\PC_selcet|Data[14]~73_combout ) # ((\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & \seg2|Immediate32_out [12])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Immediate32_out [12]),
	.datad(\PC_selcet|Data[14]~73_combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[14]~103_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[14]~103 .lut_mask = 16'hFF20;
defparam \PC_selcet|Data[14]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N3
cycloneii_lcell_ff \pc|PC_out[14] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[14]~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [14]));

// Location: LCCOMB_X26_Y29_N28
cycloneii_lcell_comb \Seg1|PC_Add_out[15]~53 (
// Equation(s):
// \Seg1|PC_Add_out[15]~53_combout  = (\pc|PC_out [15] & (\Seg1|PC_Add_out[14]~52  $ (GND))) # (!\pc|PC_out [15] & (!\Seg1|PC_Add_out[14]~52  & VCC))
// \Seg1|PC_Add_out[15]~54  = CARRY((\pc|PC_out [15] & !\Seg1|PC_Add_out[14]~52 ))

	.dataa(vcc),
	.datab(\pc|PC_out [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[14]~52 ),
	.combout(\Seg1|PC_Add_out[15]~53_combout ),
	.cout(\Seg1|PC_Add_out[15]~54 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[15]~53 .lut_mask = 16'hC30C;
defparam \Seg1|PC_Add_out[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y29_N29
cycloneii_lcell_ff \Seg1|PC_Add_out[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[15]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [15]));

// Location: LCCOMB_X27_Y30_N14
cycloneii_lcell_comb \seg2|PC_Add_out~18 (
// Equation(s):
// \seg2|PC_Add_out~18_combout  = (!\seg2|Jump_out~regout  & (!\hazard|LoadUse~7_combout  & (\Seg1|PC_Add_out [15] & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\Seg1|PC_Add_out [15]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~18 .lut_mask = 16'h0010;
defparam \seg2|PC_Add_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N15
cycloneii_lcell_ff \seg2|PC_Add_out[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [15]));

// Location: LCCOMB_X26_Y30_N28
cycloneii_lcell_comb \seg2|PC_Add_out~17 (
// Equation(s):
// \seg2|PC_Add_out~17_combout  = (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [14] & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [14]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~17 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N29
cycloneii_lcell_ff \seg2|PC_Add_out[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [14]));

// Location: LCCOMB_X26_Y30_N18
cycloneii_lcell_comb \seg2|PC_Add_out~16 (
// Equation(s):
// \seg2|PC_Add_out~16_combout  = (\Seg1|PC_Add_out [13] & (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\Seg1|PC_Add_out [13]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~16 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N19
cycloneii_lcell_ff \seg2|PC_Add_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [13]));

// Location: LCCOMB_X29_Y30_N28
cycloneii_lcell_comb \seg3|Branch_addr_out[15]~57 (
// Equation(s):
// \seg3|Branch_addr_out[15]~57_combout  = (\seg2|Immediate32_out [13] & ((\seg2|PC_Add_out [15] & (\seg3|Branch_addr_out[14]~56  & VCC)) # (!\seg2|PC_Add_out [15] & (!\seg3|Branch_addr_out[14]~56 )))) # (!\seg2|Immediate32_out [13] & ((\seg2|PC_Add_out [15] 
// & (!\seg3|Branch_addr_out[14]~56 )) # (!\seg2|PC_Add_out [15] & ((\seg3|Branch_addr_out[14]~56 ) # (GND)))))
// \seg3|Branch_addr_out[15]~58  = CARRY((\seg2|Immediate32_out [13] & (!\seg2|PC_Add_out [15] & !\seg3|Branch_addr_out[14]~56 )) # (!\seg2|Immediate32_out [13] & ((!\seg3|Branch_addr_out[14]~56 ) # (!\seg2|PC_Add_out [15]))))

	.dataa(\seg2|Immediate32_out [13]),
	.datab(\seg2|PC_Add_out [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[14]~56 ),
	.combout(\seg3|Branch_addr_out[15]~57_combout ),
	.cout(\seg3|Branch_addr_out[15]~58 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[15]~57 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y30_N29
cycloneii_lcell_ff \seg3|Branch_addr_out[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[15]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [15]));

// Location: LCCOMB_X27_Y30_N0
cycloneii_lcell_comb \PC_selcet|Data[15]~74 (
// Equation(s):
// \PC_selcet|Data[15]~74_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [15])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & ((\Seg1|PC_Add_out [15]))))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\seg3|Branch_addr_out [15]),
	.datac(\Seg1|PC_Add_out [15]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[15]~74_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[15]~74 .lut_mask = 16'hCC50;
defparam \PC_selcet|Data[15]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneii_lcell_comb \instruct|ram~51 (
// Equation(s):
// \instruct|ram~51_combout  = (\instruct|ram~24_combout  & ((\pc|PC_out [6] & ((\instruct|ram~25_combout ))) # (!\pc|PC_out [6] & (\instruct|ram~39_combout ))))

	.dataa(\instruct|ram~39_combout ),
	.datab(\instruct|ram~24_combout ),
	.datac(\pc|PC_out [6]),
	.datad(\instruct|ram~25_combout ),
	.cin(gnd),
	.combout(\instruct|ram~51_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~51 .lut_mask = 16'hC808;
defparam \instruct|ram~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y21_N13
cycloneii_lcell_ff \Seg1|Rd[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rd [2]));

// Location: LCCOMB_X29_Y25_N4
cycloneii_lcell_comb \seg2|Immediate32_out~13 (
// Equation(s):
// \seg2|Immediate32_out~13_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Rd [2] & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\hazard|ID_EX_flush~combout ),
	.datab(\Seg1|Op [0]),
	.datac(\controller|Decoder2~4_combout ),
	.datad(\Seg1|Rd [2]),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~13 .lut_mask = 16'h1500;
defparam \seg2|Immediate32_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N5
cycloneii_lcell_ff \seg2|Immediate32_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [13]));

// Location: LCCOMB_X27_Y30_N22
cycloneii_lcell_comb \PC_selcet|Data[15]~104 (
// Equation(s):
// \PC_selcet|Data[15]~104_combout  = (\PC_selcet|Data[15]~74_combout ) # ((\seg2|Jump_out~regout  & (\seg2|Immediate32_out [13] & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\PC_selcet|Data[15]~74_combout ),
	.datac(\seg2|Immediate32_out [13]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[15]~104_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[15]~104 .lut_mask = 16'hCCEC;
defparam \PC_selcet|Data[15]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N20
cycloneii_lcell_comb \pc|PC_out[15]~feeder (
// Equation(s):
// \pc|PC_out[15]~feeder_combout  = \PC_selcet|Data[15]~104_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[15]~104_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[15]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N21
cycloneii_lcell_ff \pc|PC_out[15] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [15]));

// Location: LCCOMB_X26_Y29_N30
cycloneii_lcell_comb \Seg1|PC_Add_out[16]~55 (
// Equation(s):
// \Seg1|PC_Add_out[16]~55_combout  = (\pc|PC_out [16] & (!\Seg1|PC_Add_out[15]~54 )) # (!\pc|PC_out [16] & ((\Seg1|PC_Add_out[15]~54 ) # (GND)))
// \Seg1|PC_Add_out[16]~56  = CARRY((!\Seg1|PC_Add_out[15]~54 ) # (!\pc|PC_out [16]))

	.dataa(vcc),
	.datab(\pc|PC_out [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[15]~54 ),
	.combout(\Seg1|PC_Add_out[16]~55_combout ),
	.cout(\Seg1|PC_Add_out[16]~56 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[16]~55 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y29_N31
cycloneii_lcell_ff \Seg1|PC_Add_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[16]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [16]));

// Location: LCCOMB_X29_Y30_N30
cycloneii_lcell_comb \seg3|Branch_addr_out[16]~59 (
// Equation(s):
// \seg3|Branch_addr_out[16]~59_combout  = ((\seg2|PC_Add_out [16] $ (\seg2|Immediate32_out [4] $ (!\seg3|Branch_addr_out[15]~58 )))) # (GND)
// \seg3|Branch_addr_out[16]~60  = CARRY((\seg2|PC_Add_out [16] & ((\seg2|Immediate32_out [4]) # (!\seg3|Branch_addr_out[15]~58 ))) # (!\seg2|PC_Add_out [16] & (\seg2|Immediate32_out [4] & !\seg3|Branch_addr_out[15]~58 )))

	.dataa(\seg2|PC_Add_out [16]),
	.datab(\seg2|Immediate32_out [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[15]~58 ),
	.combout(\seg3|Branch_addr_out[16]~59_combout ),
	.cout(\seg3|Branch_addr_out[16]~60 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[16]~59 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y30_N31
cycloneii_lcell_ff \seg3|Branch_addr_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[16]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [16]));

// Location: LCCOMB_X27_Y30_N6
cycloneii_lcell_comb \PC_selcet|Data[16]~75 (
// Equation(s):
// \PC_selcet|Data[16]~75_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [16])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [16])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [16]),
	.datac(\seg3|Branch_addr_out [16]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[16]~75_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[16]~75 .lut_mask = 16'hF044;
defparam \PC_selcet|Data[16]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N26
cycloneii_lcell_comb \PC_selcet|Data[16]~105 (
// Equation(s):
// \PC_selcet|Data[16]~105_combout  = (\PC_selcet|Data[16]~75_combout ) # ((\seg2|Immediate32_out [4] & (!\condition_check|BranchValid~combout  & \seg2|Jump_out~regout )))

	.dataa(\seg2|Immediate32_out [4]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\PC_selcet|Data[16]~75_combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[16]~105_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[16]~105 .lut_mask = 16'hF2F0;
defparam \PC_selcet|Data[16]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N27
cycloneii_lcell_ff \pc|PC_out[16] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[16]~105_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [16]));

// Location: LCCOMB_X26_Y28_N0
cycloneii_lcell_comb \Seg1|PC_Add_out[17]~57 (
// Equation(s):
// \Seg1|PC_Add_out[17]~57_combout  = (\pc|PC_out [17] & (\Seg1|PC_Add_out[16]~56  $ (GND))) # (!\pc|PC_out [17] & (!\Seg1|PC_Add_out[16]~56  & VCC))
// \Seg1|PC_Add_out[17]~58  = CARRY((\pc|PC_out [17] & !\Seg1|PC_Add_out[16]~56 ))

	.dataa(vcc),
	.datab(\pc|PC_out [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[16]~56 ),
	.combout(\Seg1|PC_Add_out[17]~57_combout ),
	.cout(\Seg1|PC_Add_out[17]~58 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[17]~57 .lut_mask = 16'hC30C;
defparam \Seg1|PC_Add_out[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y28_N1
cycloneii_lcell_ff \Seg1|PC_Add_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[17]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [17]));

// Location: LCCOMB_X29_Y29_N0
cycloneii_lcell_comb \seg3|Branch_addr_out[17]~61 (
// Equation(s):
// \seg3|Branch_addr_out[17]~61_combout  = (\seg2|PC_Add_out [17] & ((\seg2|Immediate32_out [6] & (\seg3|Branch_addr_out[16]~60  & VCC)) # (!\seg2|Immediate32_out [6] & (!\seg3|Branch_addr_out[16]~60 )))) # (!\seg2|PC_Add_out [17] & ((\seg2|Immediate32_out 
// [6] & (!\seg3|Branch_addr_out[16]~60 )) # (!\seg2|Immediate32_out [6] & ((\seg3|Branch_addr_out[16]~60 ) # (GND)))))
// \seg3|Branch_addr_out[17]~62  = CARRY((\seg2|PC_Add_out [17] & (!\seg2|Immediate32_out [6] & !\seg3|Branch_addr_out[16]~60 )) # (!\seg2|PC_Add_out [17] & ((!\seg3|Branch_addr_out[16]~60 ) # (!\seg2|Immediate32_out [6]))))

	.dataa(\seg2|PC_Add_out [17]),
	.datab(\seg2|Immediate32_out [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[16]~60 ),
	.combout(\seg3|Branch_addr_out[17]~61_combout ),
	.cout(\seg3|Branch_addr_out[17]~62 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[17]~61 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y29_N1
cycloneii_lcell_ff \seg3|Branch_addr_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[17]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [17]));

// Location: LCCOMB_X29_Y28_N20
cycloneii_lcell_comb \PC_selcet|Data[17]~76 (
// Equation(s):
// \PC_selcet|Data[17]~76_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [17])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [17])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [17]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg3|Branch_addr_out [17]),
	.cin(gnd),
	.combout(\PC_selcet|Data[17]~76_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[17]~76 .lut_mask = 16'hF404;
defparam \PC_selcet|Data[17]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneii_lcell_comb \PC_selcet|Data[17]~106 (
// Equation(s):
// \PC_selcet|Data[17]~106_combout  = (\PC_selcet|Data[17]~76_combout ) # ((\seg2|Jump_out~regout  & (\seg2|Immediate32_out [6] & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\seg2|Immediate32_out [6]),
	.datac(\PC_selcet|Data[17]~76_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[17]~106_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[17]~106 .lut_mask = 16'hF0F8;
defparam \PC_selcet|Data[17]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N5
cycloneii_lcell_ff \pc|PC_out[17] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[17]~106_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [17]));

// Location: LCCOMB_X26_Y28_N2
cycloneii_lcell_comb \Seg1|PC_Add_out[18]~59 (
// Equation(s):
// \Seg1|PC_Add_out[18]~59_combout  = (\pc|PC_out [18] & (!\Seg1|PC_Add_out[17]~58 )) # (!\pc|PC_out [18] & ((\Seg1|PC_Add_out[17]~58 ) # (GND)))
// \Seg1|PC_Add_out[18]~60  = CARRY((!\Seg1|PC_Add_out[17]~58 ) # (!\pc|PC_out [18]))

	.dataa(\pc|PC_out [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[17]~58 ),
	.combout(\Seg1|PC_Add_out[18]~59_combout ),
	.cout(\Seg1|PC_Add_out[18]~60 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[18]~59 .lut_mask = 16'h5A5F;
defparam \Seg1|PC_Add_out[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N4
cycloneii_lcell_comb \Seg1|PC_Add_out[19]~61 (
// Equation(s):
// \Seg1|PC_Add_out[19]~61_combout  = (\pc|PC_out [19] & (\Seg1|PC_Add_out[18]~60  $ (GND))) # (!\pc|PC_out [19] & (!\Seg1|PC_Add_out[18]~60  & VCC))
// \Seg1|PC_Add_out[19]~62  = CARRY((\pc|PC_out [19] & !\Seg1|PC_Add_out[18]~60 ))

	.dataa(\pc|PC_out [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[18]~60 ),
	.combout(\Seg1|PC_Add_out[19]~61_combout ),
	.cout(\Seg1|PC_Add_out[19]~62 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[19]~61 .lut_mask = 16'hA50A;
defparam \Seg1|PC_Add_out[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N6
cycloneii_lcell_comb \Seg1|PC_Add_out[20]~63 (
// Equation(s):
// \Seg1|PC_Add_out[20]~63_combout  = (\pc|PC_out [20] & (!\Seg1|PC_Add_out[19]~62 )) # (!\pc|PC_out [20] & ((\Seg1|PC_Add_out[19]~62 ) # (GND)))
// \Seg1|PC_Add_out[20]~64  = CARRY((!\Seg1|PC_Add_out[19]~62 ) # (!\pc|PC_out [20]))

	.dataa(vcc),
	.datab(\pc|PC_out [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[19]~62 ),
	.combout(\Seg1|PC_Add_out[20]~63_combout ),
	.cout(\Seg1|PC_Add_out[20]~64 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[20]~63 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[20]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y28_N7
cycloneii_lcell_ff \Seg1|PC_Add_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[20]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [20]));

// Location: LCCOMB_X27_Y28_N6
cycloneii_lcell_comb \seg2|PC_Add_out~23 (
// Equation(s):
// \seg2|PC_Add_out~23_combout  = (!\condition_check|BranchValid~combout  & (\Seg1|PC_Add_out [20] & (!\hazard|LoadUse~7_combout  & !\seg2|Jump_out~regout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\Seg1|PC_Add_out [20]),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~23 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y28_N7
cycloneii_lcell_ff \seg2|PC_Add_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [20]));

// Location: LCCOMB_X31_Y25_N0
cycloneii_lcell_comb \seg2|Immediate32_out~15 (
// Equation(s):
// \seg2|Immediate32_out~15_combout  = (\expansion|Immediate32[17]~15_combout  & (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & !\seg2|Jump_out~regout )))

	.dataa(\expansion|Immediate32[17]~15_combout ),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~15 .lut_mask = 16'h0002;
defparam \seg2|Immediate32_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N1
cycloneii_lcell_ff \seg2|Immediate32_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [17]));

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \expansion|Immediate32[16]~14 (
// Equation(s):
// \expansion|Immediate32[16]~14_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\Seg1|Func [0]) # (\expansion|Immediate32[6]~6_combout )))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\Seg1|Func [0]),
	.datab(\controller|Decoder2~4_combout ),
	.datac(\expansion|Immediate32[6]~6_combout ),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\expansion|Immediate32[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[16]~14 .lut_mask = 16'hF830;
defparam \expansion|Immediate32[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneii_lcell_comb \seg2|Immediate32_out~14 (
// Equation(s):
// \seg2|Immediate32_out~14_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\expansion|Immediate32[16]~14_combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\expansion|Immediate32[16]~14_combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~14 .lut_mask = 16'h0010;
defparam \seg2|Immediate32_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N17
cycloneii_lcell_ff \seg2|Immediate32_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [16]));

// Location: LCCOMB_X29_Y29_N2
cycloneii_lcell_comb \seg3|Branch_addr_out[18]~63 (
// Equation(s):
// \seg3|Branch_addr_out[18]~63_combout  = ((\seg2|PC_Add_out [18] $ (\seg2|Immediate32_out [16] $ (!\seg3|Branch_addr_out[17]~62 )))) # (GND)
// \seg3|Branch_addr_out[18]~64  = CARRY((\seg2|PC_Add_out [18] & ((\seg2|Immediate32_out [16]) # (!\seg3|Branch_addr_out[17]~62 ))) # (!\seg2|PC_Add_out [18] & (\seg2|Immediate32_out [16] & !\seg3|Branch_addr_out[17]~62 )))

	.dataa(\seg2|PC_Add_out [18]),
	.datab(\seg2|Immediate32_out [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[17]~62 ),
	.combout(\seg3|Branch_addr_out[18]~63_combout ),
	.cout(\seg3|Branch_addr_out[18]~64 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[18]~63 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cycloneii_lcell_comb \seg3|Branch_addr_out[21]~69 (
// Equation(s):
// \seg3|Branch_addr_out[21]~69_combout  = (\seg2|Immediate32_out [19] & ((\seg2|PC_Add_out [21] & (\seg3|Branch_addr_out[20]~68  & VCC)) # (!\seg2|PC_Add_out [21] & (!\seg3|Branch_addr_out[20]~68 )))) # (!\seg2|Immediate32_out [19] & ((\seg2|PC_Add_out [21] 
// & (!\seg3|Branch_addr_out[20]~68 )) # (!\seg2|PC_Add_out [21] & ((\seg3|Branch_addr_out[20]~68 ) # (GND)))))
// \seg3|Branch_addr_out[21]~70  = CARRY((\seg2|Immediate32_out [19] & (!\seg2|PC_Add_out [21] & !\seg3|Branch_addr_out[20]~68 )) # (!\seg2|Immediate32_out [19] & ((!\seg3|Branch_addr_out[20]~68 ) # (!\seg2|PC_Add_out [21]))))

	.dataa(\seg2|Immediate32_out [19]),
	.datab(\seg2|PC_Add_out [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[20]~68 ),
	.combout(\seg3|Branch_addr_out[21]~69_combout ),
	.cout(\seg3|Branch_addr_out[21]~70 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[21]~69 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cycloneii_lcell_comb \seg3|Branch_addr_out[22]~71 (
// Equation(s):
// \seg3|Branch_addr_out[22]~71_combout  = ((\seg2|PC_Add_out [22] $ (\seg2|Immediate32_out [20] $ (!\seg3|Branch_addr_out[21]~70 )))) # (GND)
// \seg3|Branch_addr_out[22]~72  = CARRY((\seg2|PC_Add_out [22] & ((\seg2|Immediate32_out [20]) # (!\seg3|Branch_addr_out[21]~70 ))) # (!\seg2|PC_Add_out [22] & (\seg2|Immediate32_out [20] & !\seg3|Branch_addr_out[21]~70 )))

	.dataa(\seg2|PC_Add_out [22]),
	.datab(\seg2|Immediate32_out [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[21]~70 ),
	.combout(\seg3|Branch_addr_out[22]~71_combout ),
	.cout(\seg3|Branch_addr_out[22]~72 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[22]~71 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y29_N11
cycloneii_lcell_ff \seg3|Branch_addr_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[22]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [22]));

// Location: LCFF_X29_Y29_N9
cycloneii_lcell_ff \seg3|Branch_addr_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[21]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [21]));

// Location: LCCOMB_X27_Y28_N2
cycloneii_lcell_comb \PC_selcet|Data[21]~80 (
// Equation(s):
// \PC_selcet|Data[21]~80_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [21])))) # (!\condition_check|BranchValid~combout  & (\Seg1|PC_Add_out [21] & ((!\seg2|Jump_out~regout ))))

	.dataa(\Seg1|PC_Add_out [21]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg3|Branch_addr_out [21]),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[21]~80_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[21]~80 .lut_mask = 16'hC0E2;
defparam \PC_selcet|Data[21]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneii_lcell_comb \PC_selcet|Data[21]~110 (
// Equation(s):
// \PC_selcet|Data[21]~110_combout  = (\PC_selcet|Data[21]~80_combout ) # ((\seg2|Rt_out [3] & (!\condition_check|BranchValid~combout  & \seg2|Jump_out~regout )))

	.dataa(\seg2|Rt_out [3]),
	.datab(\PC_selcet|Data[21]~80_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[21]~110_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[21]~110 .lut_mask = 16'hCECC;
defparam \PC_selcet|Data[21]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneii_lcell_comb \pc|PC_out[21]~feeder (
// Equation(s):
// \pc|PC_out[21]~feeder_combout  = \PC_selcet|Data[21]~110_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[21]~110_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[21]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y28_N15
cycloneii_lcell_ff \pc|PC_out[21] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [21]));

// Location: LCCOMB_X26_Y28_N10
cycloneii_lcell_comb \Seg1|PC_Add_out[22]~67 (
// Equation(s):
// \Seg1|PC_Add_out[22]~67_combout  = (\pc|PC_out [22] & (!\Seg1|PC_Add_out[21]~66 )) # (!\pc|PC_out [22] & ((\Seg1|PC_Add_out[21]~66 ) # (GND)))
// \Seg1|PC_Add_out[22]~68  = CARRY((!\Seg1|PC_Add_out[21]~66 ) # (!\pc|PC_out [22]))

	.dataa(vcc),
	.datab(\pc|PC_out [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[21]~66 ),
	.combout(\Seg1|PC_Add_out[22]~67_combout ),
	.cout(\Seg1|PC_Add_out[22]~68 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[22]~67 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[22]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y28_N11
cycloneii_lcell_ff \Seg1|PC_Add_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[22]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [22]));

// Location: LCCOMB_X29_Y28_N26
cycloneii_lcell_comb \PC_selcet|Data[22]~81 (
// Equation(s):
// \PC_selcet|Data[22]~81_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [22])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & ((\Seg1|PC_Add_out [22]))))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\seg3|Branch_addr_out [22]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Seg1|PC_Add_out [22]),
	.cin(gnd),
	.combout(\PC_selcet|Data[22]~81_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[22]~81 .lut_mask = 16'hC5C0;
defparam \PC_selcet|Data[22]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneii_lcell_comb \PC_selcet|Data[22]~111 (
// Equation(s):
// \PC_selcet|Data[22]~111_combout  = (\PC_selcet|Data[22]~81_combout ) # ((\seg2|Rt_out [4] & (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Rt_out [4]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\PC_selcet|Data[22]~81_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[22]~111_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[22]~111 .lut_mask = 16'hF0F8;
defparam \PC_selcet|Data[22]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y28_N13
cycloneii_lcell_ff \pc|PC_out[22] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[22]~111_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [22]));

// Location: LCCOMB_X26_Y28_N12
cycloneii_lcell_comb \Seg1|PC_Add_out[23]~69 (
// Equation(s):
// \Seg1|PC_Add_out[23]~69_combout  = (\pc|PC_out [23] & (\Seg1|PC_Add_out[22]~68  $ (GND))) # (!\pc|PC_out [23] & (!\Seg1|PC_Add_out[22]~68  & VCC))
// \Seg1|PC_Add_out[23]~70  = CARRY((\pc|PC_out [23] & !\Seg1|PC_Add_out[22]~68 ))

	.dataa(vcc),
	.datab(\pc|PC_out [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[22]~68 ),
	.combout(\Seg1|PC_Add_out[23]~69_combout ),
	.cout(\Seg1|PC_Add_out[23]~70 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[23]~69 .lut_mask = 16'hC30C;
defparam \Seg1|PC_Add_out[23]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y28_N13
cycloneii_lcell_ff \Seg1|PC_Add_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[23]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [23]));

// Location: LCCOMB_X26_Y24_N10
cycloneii_lcell_comb \expansion|Immediate32[21]~19 (
// Equation(s):
// \expansion|Immediate32[21]~19_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\expansion|Immediate32[6]~6_combout ) # (\Seg1|Func [5])))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\Seg1|Op [0]),
	.datab(\expansion|Immediate32[6]~6_combout ),
	.datac(\Seg1|Func [5]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[21]~19 .lut_mask = 16'hA8CC;
defparam \expansion|Immediate32[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N12
cycloneii_lcell_comb \seg2|Immediate32_out~19 (
// Equation(s):
// \seg2|Immediate32_out~19_combout  = (!\seg2|Jump_out~regout  & (\expansion|Immediate32[21]~19_combout  & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\expansion|Immediate32[21]~19_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~19 .lut_mask = 16'h0004;
defparam \seg2|Immediate32_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N13
cycloneii_lcell_ff \seg2|Immediate32_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [21]));

// Location: LCCOMB_X29_Y29_N12
cycloneii_lcell_comb \seg3|Branch_addr_out[23]~73 (
// Equation(s):
// \seg3|Branch_addr_out[23]~73_combout  = (\seg2|PC_Add_out [23] & ((\seg2|Immediate32_out [21] & (\seg3|Branch_addr_out[22]~72  & VCC)) # (!\seg2|Immediate32_out [21] & (!\seg3|Branch_addr_out[22]~72 )))) # (!\seg2|PC_Add_out [23] & ((\seg2|Immediate32_out 
// [21] & (!\seg3|Branch_addr_out[22]~72 )) # (!\seg2|Immediate32_out [21] & ((\seg3|Branch_addr_out[22]~72 ) # (GND)))))
// \seg3|Branch_addr_out[23]~74  = CARRY((\seg2|PC_Add_out [23] & (!\seg2|Immediate32_out [21] & !\seg3|Branch_addr_out[22]~72 )) # (!\seg2|PC_Add_out [23] & ((!\seg3|Branch_addr_out[22]~72 ) # (!\seg2|Immediate32_out [21]))))

	.dataa(\seg2|PC_Add_out [23]),
	.datab(\seg2|Immediate32_out [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[22]~72 ),
	.combout(\seg3|Branch_addr_out[23]~73_combout ),
	.cout(\seg3|Branch_addr_out[23]~74 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[23]~73 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y29_N13
cycloneii_lcell_ff \seg3|Branch_addr_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[23]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [23]));

// Location: LCCOMB_X30_Y28_N22
cycloneii_lcell_comb \PC_selcet|Data[23]~82 (
// Equation(s):
// \PC_selcet|Data[23]~82_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [23])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [23])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\Seg1|PC_Add_out [23]),
	.datad(\seg3|Branch_addr_out [23]),
	.cin(gnd),
	.combout(\PC_selcet|Data[23]~82_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[23]~82 .lut_mask = 16'hDC10;
defparam \PC_selcet|Data[23]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneii_lcell_comb \PC_selcet|Data[23]~112 (
// Equation(s):
// \PC_selcet|Data[23]~112_combout  = (\PC_selcet|Data[23]~82_combout ) # ((!\condition_check|BranchValid~combout  & (\seg2|Jump_out~regout  & \seg2|Rs_out [0])))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\seg2|Rs_out [0]),
	.datad(\PC_selcet|Data[23]~82_combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[23]~112_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[23]~112 .lut_mask = 16'hFF40;
defparam \PC_selcet|Data[23]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N31
cycloneii_lcell_ff \pc|PC_out[23] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[23]~112_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [23]));

// Location: LCCOMB_X26_Y28_N14
cycloneii_lcell_comb \Seg1|PC_Add_out[24]~71 (
// Equation(s):
// \Seg1|PC_Add_out[24]~71_combout  = (\pc|PC_out [24] & (!\Seg1|PC_Add_out[23]~70 )) # (!\pc|PC_out [24] & ((\Seg1|PC_Add_out[23]~70 ) # (GND)))
// \Seg1|PC_Add_out[24]~72  = CARRY((!\Seg1|PC_Add_out[23]~70 ) # (!\pc|PC_out [24]))

	.dataa(\pc|PC_out [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[23]~70 ),
	.combout(\Seg1|PC_Add_out[24]~71_combout ),
	.cout(\Seg1|PC_Add_out[24]~72 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[24]~71 .lut_mask = 16'h5A5F;
defparam \Seg1|PC_Add_out[24]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N16
cycloneii_lcell_comb \Seg1|PC_Add_out[25]~73 (
// Equation(s):
// \Seg1|PC_Add_out[25]~73_combout  = (\pc|PC_out [25] & (\Seg1|PC_Add_out[24]~72  $ (GND))) # (!\pc|PC_out [25] & (!\Seg1|PC_Add_out[24]~72  & VCC))
// \Seg1|PC_Add_out[25]~74  = CARRY((\pc|PC_out [25] & !\Seg1|PC_Add_out[24]~72 ))

	.dataa(\pc|PC_out [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[24]~72 ),
	.combout(\Seg1|PC_Add_out[25]~73_combout ),
	.cout(\Seg1|PC_Add_out[25]~74 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[25]~73 .lut_mask = 16'hA50A;
defparam \Seg1|PC_Add_out[25]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N18
cycloneii_lcell_comb \Seg1|PC_Add_out[26]~75 (
// Equation(s):
// \Seg1|PC_Add_out[26]~75_combout  = (\pc|PC_out [26] & (!\Seg1|PC_Add_out[25]~74 )) # (!\pc|PC_out [26] & ((\Seg1|PC_Add_out[25]~74 ) # (GND)))
// \Seg1|PC_Add_out[26]~76  = CARRY((!\Seg1|PC_Add_out[25]~74 ) # (!\pc|PC_out [26]))

	.dataa(vcc),
	.datab(\pc|PC_out [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[25]~74 ),
	.combout(\Seg1|PC_Add_out[26]~75_combout ),
	.cout(\Seg1|PC_Add_out[26]~76 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[26]~75 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[26]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y28_N19
cycloneii_lcell_ff \Seg1|PC_Add_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[26]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [26]));

// Location: LCCOMB_X27_Y29_N2
cycloneii_lcell_comb \seg2|PC_Add_out~29 (
// Equation(s):
// \seg2|PC_Add_out~29_combout  = (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & \Seg1|PC_Add_out [26])))

	.dataa(\hazard|LoadUse~7_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\Seg1|PC_Add_out [26]),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~29 .lut_mask = 16'h0100;
defparam \seg2|PC_Add_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N3
cycloneii_lcell_ff \seg2|PC_Add_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [26]));

// Location: LCCOMB_X32_Y29_N2
cycloneii_lcell_comb \seg2|PC_Add_out~27 (
// Equation(s):
// \seg2|PC_Add_out~27_combout  = (\Seg1|PC_Add_out [24] & (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\Seg1|PC_Add_out [24]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~27 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N3
cycloneii_lcell_ff \seg2|PC_Add_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [24]));

// Location: LCCOMB_X30_Y28_N26
cycloneii_lcell_comb \seg2|PC_Add_out~26 (
// Equation(s):
// \seg2|PC_Add_out~26_combout  = (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [23] & (!\hazard|LoadUse~7_combout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [23]),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~26 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N27
cycloneii_lcell_ff \seg2|PC_Add_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [23]));

// Location: LCCOMB_X29_Y28_N6
cycloneii_lcell_comb \seg2|PC_Add_out~25 (
// Equation(s):
// \seg2|PC_Add_out~25_combout  = (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [22] & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [22]),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~25 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N7
cycloneii_lcell_ff \seg2|PC_Add_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [22]));

// Location: LCFF_X26_Y28_N5
cycloneii_lcell_ff \Seg1|PC_Add_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[19]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [19]));

// Location: LCCOMB_X27_Y29_N24
cycloneii_lcell_comb \seg2|PC_Add_out~22 (
// Equation(s):
// \seg2|PC_Add_out~22_combout  = (!\hazard|LoadUse~7_combout  & (\Seg1|PC_Add_out [19] & (!\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\hazard|LoadUse~7_combout ),
	.datab(\Seg1|PC_Add_out [19]),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~22 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N25
cycloneii_lcell_ff \seg2|PC_Add_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [19]));

// Location: LCFF_X26_Y28_N3
cycloneii_lcell_ff \Seg1|PC_Add_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[18]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [18]));

// Location: LCCOMB_X30_Y28_N2
cycloneii_lcell_comb \seg2|PC_Add_out~21 (
// Equation(s):
// \seg2|PC_Add_out~21_combout  = (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [18] & (!\hazard|LoadUse~7_combout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\Seg1|PC_Add_out [18]),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~21 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N3
cycloneii_lcell_ff \seg2|PC_Add_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [18]));

// Location: LCCOMB_X27_Y30_N8
cycloneii_lcell_comb \seg2|PC_Add_out~19 (
// Equation(s):
// \seg2|PC_Add_out~19_combout  = (!\condition_check|BranchValid~combout  & (\Seg1|PC_Add_out [16] & (!\hazard|LoadUse~7_combout  & !\seg2|Jump_out~regout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\Seg1|PC_Add_out [16]),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~19 .lut_mask = 16'h0004;
defparam \seg2|PC_Add_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N9
cycloneii_lcell_ff \seg2|PC_Add_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [16]));

// Location: LCCOMB_X30_Y30_N18
cycloneii_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (\seg2|PC_Add_out [10] & (\Add2~22  $ (GND))) # (!\seg2|PC_Add_out [10] & (!\Add2~22  & VCC))
// \Add2~25  = CARRY((\seg2|PC_Add_out [10] & !\Add2~22 ))

	.dataa(\seg2|PC_Add_out [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~22 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'hA50A;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N20
cycloneii_lcell_comb \Add2~27 (
// Equation(s):
// \Add2~27_combout  = (\seg2|PC_Add_out [11] & (!\Add2~25 )) # (!\seg2|PC_Add_out [11] & ((\Add2~25 ) # (GND)))
// \Add2~28  = CARRY((!\Add2~25 ) # (!\seg2|PC_Add_out [11]))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~27_combout ),
	.cout(\Add2~28 ));
// synopsys translate_off
defparam \Add2~27 .lut_mask = 16'h3C3F;
defparam \Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N22
cycloneii_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (\seg2|PC_Add_out [12] & (\Add2~28  $ (GND))) # (!\seg2|PC_Add_out [12] & (!\Add2~28  & VCC))
// \Add2~31  = CARRY((\seg2|PC_Add_out [12] & !\Add2~28 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~28 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'hC30C;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N24
cycloneii_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_combout  = (\seg2|PC_Add_out [13] & (!\Add2~31 )) # (!\seg2|PC_Add_out [13] & ((\Add2~31 ) # (GND)))
// \Add2~34  = CARRY((!\Add2~31 ) # (!\seg2|PC_Add_out [13]))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~33_combout ),
	.cout(\Add2~34 ));
// synopsys translate_off
defparam \Add2~33 .lut_mask = 16'h3C3F;
defparam \Add2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N26
cycloneii_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = (\seg2|PC_Add_out [14] & (\Add2~34  $ (GND))) # (!\seg2|PC_Add_out [14] & (!\Add2~34  & VCC))
// \Add2~37  = CARRY((\seg2|PC_Add_out [14] & !\Add2~34 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~34 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'hC30C;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N28
cycloneii_lcell_comb \Add2~39 (
// Equation(s):
// \Add2~39_combout  = (\seg2|PC_Add_out [15] & (!\Add2~37 )) # (!\seg2|PC_Add_out [15] & ((\Add2~37 ) # (GND)))
// \Add2~40  = CARRY((!\Add2~37 ) # (!\seg2|PC_Add_out [15]))

	.dataa(\seg2|PC_Add_out [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~37 ),
	.combout(\Add2~39_combout ),
	.cout(\Add2~40 ));
// synopsys translate_off
defparam \Add2~39 .lut_mask = 16'h5A5F;
defparam \Add2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N30
cycloneii_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_combout  = (\seg2|PC_Add_out [16] & (\Add2~40  $ (GND))) # (!\seg2|PC_Add_out [16] & (!\Add2~40  & VCC))
// \Add2~43  = CARRY((\seg2|PC_Add_out [16] & !\Add2~40 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~40 ),
	.combout(\Add2~42_combout ),
	.cout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'hC30C;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneii_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_combout  = (\seg2|PC_Add_out [17] & (!\Add2~43 )) # (!\seg2|PC_Add_out [17] & ((\Add2~43 ) # (GND)))
// \Add2~46  = CARRY((!\Add2~43 ) # (!\seg2|PC_Add_out [17]))

	.dataa(\seg2|PC_Add_out [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~43 ),
	.combout(\Add2~45_combout ),
	.cout(\Add2~46 ));
// synopsys translate_off
defparam \Add2~45 .lut_mask = 16'h5A5F;
defparam \Add2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneii_lcell_comb \Add2~51 (
// Equation(s):
// \Add2~51_combout  = (\seg2|PC_Add_out [19] & (!\Add2~49 )) # (!\seg2|PC_Add_out [19] & ((\Add2~49 ) # (GND)))
// \Add2~52  = CARRY((!\Add2~49 ) # (!\seg2|PC_Add_out [19]))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~49 ),
	.combout(\Add2~51_combout ),
	.cout(\Add2~52 ));
// synopsys translate_off
defparam \Add2~51 .lut_mask = 16'h3C3F;
defparam \Add2~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cycloneii_lcell_comb \Add2~63 (
// Equation(s):
// \Add2~63_combout  = (\seg2|PC_Add_out [23] & (!\Add2~61 )) # (!\seg2|PC_Add_out [23] & ((\Add2~61 ) # (GND)))
// \Add2~64  = CARRY((!\Add2~61 ) # (!\seg2|PC_Add_out [23]))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~61 ),
	.combout(\Add2~63_combout ),
	.cout(\Add2~64 ));
// synopsys translate_off
defparam \Add2~63 .lut_mask = 16'h3C3F;
defparam \Add2~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneii_lcell_comb \Add2~66 (
// Equation(s):
// \Add2~66_combout  = (\seg2|PC_Add_out [24] & (\Add2~64  $ (GND))) # (!\seg2|PC_Add_out [24] & (!\Add2~64  & VCC))
// \Add2~67  = CARRY((\seg2|PC_Add_out [24] & !\Add2~64 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~64 ),
	.combout(\Add2~66_combout ),
	.cout(\Add2~67 ));
// synopsys translate_off
defparam \Add2~66 .lut_mask = 16'hC30C;
defparam \Add2~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneii_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_combout  = (\seg2|PC_Add_out [25] & (!\Add2~67 )) # (!\seg2|PC_Add_out [25] & ((\Add2~67 ) # (GND)))
// \Add2~70  = CARRY((!\Add2~67 ) # (!\seg2|PC_Add_out [25]))

	.dataa(\seg2|PC_Add_out [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~67 ),
	.combout(\Add2~69_combout ),
	.cout(\Add2~70 ));
// synopsys translate_off
defparam \Add2~69 .lut_mask = 16'h5A5F;
defparam \Add2~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneii_lcell_comb \Add2~72 (
// Equation(s):
// \Add2~72_combout  = (\seg2|PC_Add_out [26] & (\Add2~70  $ (GND))) # (!\seg2|PC_Add_out [26] & (!\Add2~70  & VCC))
// \Add2~73  = CARRY((\seg2|PC_Add_out [26] & !\Add2~70 ))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~70 ),
	.combout(\Add2~72_combout ),
	.cout(\Add2~73 ));
// synopsys translate_off
defparam \Add2~72 .lut_mask = 16'hC30C;
defparam \Add2~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cycloneii_lcell_comb \Add2~75 (
// Equation(s):
// \Add2~75_combout  = (\seg2|PC_Add_out [27] & (!\Add2~73 )) # (!\seg2|PC_Add_out [27] & ((\Add2~73 ) # (GND)))
// \Add2~76  = CARRY((!\Add2~73 ) # (!\seg2|PC_Add_out [27]))

	.dataa(vcc),
	.datab(\seg2|PC_Add_out [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~73 ),
	.combout(\Add2~75_combout ),
	.cout(\Add2~76 ));
// synopsys translate_off
defparam \Add2~75 .lut_mask = 16'h3C3F;
defparam \Add2~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cycloneii_lcell_comb \Add2~78 (
// Equation(s):
// \Add2~78_combout  = (\seg2|PC_Add_out [28] & (\Add2~76  $ (GND))) # (!\seg2|PC_Add_out [28] & (!\Add2~76  & VCC))
// \Add2~79  = CARRY((\seg2|PC_Add_out [28] & !\Add2~76 ))

	.dataa(\seg2|PC_Add_out [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~76 ),
	.combout(\Add2~78_combout ),
	.cout(\Add2~79 ));
// synopsys translate_off
defparam \Add2~78 .lut_mask = 16'hA50A;
defparam \Add2~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneii_lcell_comb \ALU_OpA~41 (
// Equation(s):
// \ALU_OpA~41_combout  = (\forward|Rs_EX_Forward[0]~0_combout  & (\forward|Rs_EX_Forward[0]~8_combout  & (!\seg2|ALUSrcA_out~regout  & !\forward|Equal1~0_combout )))

	.dataa(\forward|Rs_EX_Forward[0]~0_combout ),
	.datab(\forward|Rs_EX_Forward[0]~8_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~41 .lut_mask = 16'h0008;
defparam \ALU_OpA~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneii_lcell_comb \ALU_OpA~59 (
// Equation(s):
// \ALU_OpA~59_combout  = (\seg3|WBData_out [28] & \ALU_OpA~41_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [28]),
	.datad(\ALU_OpA~41_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~59 .lut_mask = 16'hF000;
defparam \ALU_OpA~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cycloneii_lcell_comb \ALU_OpA~60 (
// Equation(s):
// \ALU_OpA~60_combout  = (\Rd_in~28_combout  & (!\seg2|ALUSrcA_out~regout  & (\forward|Rs_EX_Forward[1]~9_combout  & !\forward|Rs_EX_Forward [0])))

	.dataa(\Rd_in~28_combout ),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~60 .lut_mask = 16'h0020;
defparam \ALU_OpA~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneii_lcell_comb \ALU_OpA~48 (
// Equation(s):
// \ALU_OpA~48_combout  = (!\seg2|ALUSrcA_out~regout  & (!\forward|Rs_EX_Forward[1]~7_combout  & ((\ALU_OpA~47_combout ) # (\forward|Equal1~0_combout ))))

	.dataa(\ALU_OpA~47_combout ),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\forward|Equal1~0_combout ),
	.datad(\forward|Rs_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~48 .lut_mask = 16'h0032;
defparam \ALU_OpA~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneii_lcell_comb \ALU_OpA~61 (
// Equation(s):
// \ALU_OpA~61_combout  = (\ALU_OpA~59_combout ) # ((\ALU_OpA~60_combout ) # ((\seg2|OperandA_out [28] & \ALU_OpA~48_combout )))

	.dataa(\seg2|OperandA_out [28]),
	.datab(\ALU_OpA~59_combout ),
	.datac(\ALU_OpA~60_combout ),
	.datad(\ALU_OpA~48_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~61 .lut_mask = 16'hFEFC;
defparam \ALU_OpA~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneii_lcell_comb \seg2|Immediate32_out~26 (
// Equation(s):
// \seg2|Immediate32_out~26_combout  = (\expansion|Immediate32[28]~26_combout  & (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & !\seg2|Jump_out~regout )))

	.dataa(\expansion|Immediate32[28]~26_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~26 .lut_mask = 16'h0002;
defparam \seg2|Immediate32_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y28_N25
cycloneii_lcell_ff \seg2|Immediate32_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [28]));

// Location: LCCOMB_X30_Y27_N0
cycloneii_lcell_comb \ALU_OpB~28 (
// Equation(s):
// \ALU_OpB~28_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [28])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[28]~55_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(vcc),
	.datac(\seg2|Immediate32_out [28]),
	.datad(\mux4_two|Data[28]~55_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~28 .lut_mask = 16'hF5A0;
defparam \ALU_OpB~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[28]~127 (
// Equation(s):
// \alu|MUX|ALU_out[28]~127_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~61_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~28_combout ))) # (!\ALU_OpA~61_combout  & ((\ALU_OpB~28_combout )))))

	.dataa(\alu|MUX|ALU_out[6]~33_combout ),
	.datab(\ALU_OpA~61_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\ALU_OpB~28_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[28]~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[28]~127 .lut_mask = 16'hA288;
defparam \alu|MUX|ALU_out[28]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneii_lcell_comb \alu|ALU_Con|ALU_ctr[2]~2 (
// Equation(s):
// \alu|ALU_Con|ALU_ctr[2]~2_combout  = (\seg2|ALUOp_out [1] & ((\seg2|ALUOp_out [3]) # ((\seg2|ALUOp_out [0] & \seg2|ALUOp_out [2])))) # (!\seg2|ALUOp_out [1] & (((!\seg2|ALUOp_out [3]))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ALU_Con|ALU_ctr[2]~2 .lut_mask = 16'hF08F;
defparam \alu|ALU_Con|ALU_ctr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneii_lcell_comb \instruct|ram~47 (
// Equation(s):
// \instruct|ram~47_combout  = (\pc|PC_out [2] & (!\pc|PC_out [3] & (!\pc|PC_out [4] & !\pc|PC_out [5])))

	.dataa(\pc|PC_out [2]),
	.datab(\pc|PC_out [3]),
	.datac(\pc|PC_out [4]),
	.datad(\pc|PC_out [5]),
	.cin(gnd),
	.combout(\instruct|ram~47_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~47 .lut_mask = 16'h0002;
defparam \instruct|ram~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneii_lcell_comb \instruct|ram~48 (
// Equation(s):
// \instruct|ram~48_combout  = ((\pc|PC_out [6] & ((\instruct|ram~46_combout ))) # (!\pc|PC_out [6] & (\instruct|ram~47_combout ))) # (!\instruct|ram~24_combout )

	.dataa(\pc|PC_out [6]),
	.datab(\instruct|ram~47_combout ),
	.datac(\instruct|ram~24_combout ),
	.datad(\instruct|ram~46_combout ),
	.cin(gnd),
	.combout(\instruct|ram~48_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~48 .lut_mask = 16'hEF4F;
defparam \instruct|ram~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneii_lcell_comb \Seg1|Rd[0]~0 (
// Equation(s):
// \Seg1|Rd[0]~0_combout  = !\instruct|ram~48_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\instruct|ram~48_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Seg1|Rd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Seg1|Rd[0]~0 .lut_mask = 16'h0F0F;
defparam \Seg1|Rd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y21_N23
cycloneii_lcell_ff \Seg1|Rd[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|Rd[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rd [0]));

// Location: LCCOMB_X33_Y21_N30
cycloneii_lcell_comb \expansion|Immediate32[27]~25 (
// Equation(s):
// \expansion|Immediate32[27]~25_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\Seg1|Rd [0]) # (\expansion|Immediate32[6]~6_combout )))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\controller|Decoder2~4_combout ),
	.datab(\Seg1|Rd [0]),
	.datac(\expansion|Immediate32[6]~6_combout ),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\expansion|Immediate32[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[27]~25 .lut_mask = 16'hF850;
defparam \expansion|Immediate32[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \seg2|Immediate32_out~25 (
// Equation(s):
// \seg2|Immediate32_out~25_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\expansion|Immediate32[27]~25_combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\expansion|Immediate32[27]~25_combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~25 .lut_mask = 16'h0010;
defparam \seg2|Immediate32_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N27
cycloneii_lcell_ff \seg2|Immediate32_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [27]));

// Location: LCCOMB_X31_Y21_N14
cycloneii_lcell_comb \controller|Selector42~0 (
// Equation(s):
// \controller|Selector42~0_combout  = (\Seg1|Op [1] & !\Seg1|Op [4])

	.dataa(vcc),
	.datab(\Seg1|Op [1]),
	.datac(vcc),
	.datad(\Seg1|Op [4]),
	.cin(gnd),
	.combout(\controller|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector42~0 .lut_mask = 16'h00CC;
defparam \controller|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \controller|Selector17~27 (
// Equation(s):
// \controller|Selector17~27_combout  = (!\Seg1|Func [1] & (\Seg1|Op [4] & (!\Seg1|Op [1] & \controller|Selector21~0_combout )))

	.dataa(\Seg1|Func [1]),
	.datab(\Seg1|Op [4]),
	.datac(\Seg1|Op [1]),
	.datad(\controller|Selector21~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector17~27_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector17~27 .lut_mask = 16'h0400;
defparam \controller|Selector17~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \controller|Selector42~1 (
// Equation(s):
// \controller|Selector42~1_combout  = (\controller|Selector42~0_combout ) # ((\Seg1|Op [2] & (\Seg1|Func [0] & \controller|Selector17~27_combout )))

	.dataa(\Seg1|Op [2]),
	.datab(\controller|Selector42~0_combout ),
	.datac(\Seg1|Func [0]),
	.datad(\controller|Selector17~27_combout ),
	.cin(gnd),
	.combout(\controller|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector42~1 .lut_mask = 16'hECCC;
defparam \controller|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \controller|Selector42~2 (
// Equation(s):
// \controller|Selector42~2_combout  = (\Seg1|Op [3] & (\controller|Selector42~1_combout  & !\Seg1|Op [0]))

	.dataa(\Seg1|Op [3]),
	.datab(vcc),
	.datac(\controller|Selector42~1_combout ),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\controller|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector42~2 .lut_mask = 16'h00A0;
defparam \controller|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \controller|Selector42~5 (
// Equation(s):
// \controller|Selector42~5_combout  = (!\Seg1|Op [5] & ((\controller|Selector42~2_combout ) # ((\controller|Selector42~4_combout  & \controller|Selector24~0_combout ))))

	.dataa(\controller|Selector42~4_combout ),
	.datab(\controller|Selector42~2_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\controller|Selector24~0_combout ),
	.cin(gnd),
	.combout(\controller|Selector42~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector42~5 .lut_mask = 16'h0E0C;
defparam \controller|Selector42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N15
cycloneii_lcell_ff \seg2|ALUOp_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controller|Selector42~5_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|ALUOp_out [0]));

// Location: LCCOMB_X34_Y24_N20
cycloneii_lcell_comb \alu|comb~4 (
// Equation(s):
// \alu|comb~4_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [27])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[27]~53_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [27]),
	.datac(\mux4_two|Data[27]~53_combout ),
	.datad(\seg2|ALUOp_out [0]),
	.cin(gnd),
	.combout(\alu|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~4 .lut_mask = 16'h27D8;
defparam \alu|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cycloneii_lcell_comb \expansion|Immediate32[25]~23 (
// Equation(s):
// \expansion|Immediate32[25]~23_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\expansion|Immediate32[6]~6_combout ) # (\Seg1|Shamt [3])))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\Seg1|Op [0]),
	.datab(\expansion|Immediate32[6]~6_combout ),
	.datac(\Seg1|Shamt [3]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[25]~23 .lut_mask = 16'hA8CC;
defparam \expansion|Immediate32[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneii_lcell_comb \seg2|Immediate32_out~23 (
// Equation(s):
// \seg2|Immediate32_out~23_combout  = (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & \expansion|Immediate32[25]~23_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\expansion|Immediate32[25]~23_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~23 .lut_mask = 16'h0100;
defparam \seg2|Immediate32_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y27_N3
cycloneii_lcell_ff \seg2|Immediate32_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [25]));

// Location: LCFF_X36_Y26_N15
cycloneii_lcell_ff \seg4|WBData_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [4]));

// Location: LCCOMB_X32_Y31_N28
cycloneii_lcell_comb \regshift|mux8_1_0|out[4]~22 (
// Equation(s):
// \regshift|mux8_1_0|out[4]~22_combout  = (\seg3|MemData_out [28] & ((\seg3|PC_write_out [2] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [2] & ((\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|MemData_out [28]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[4]~22 .lut_mask = 16'hE070;
defparam \regshift|mux8_1_0|out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N16
cycloneii_lcell_comb \regshift|mux8_1_2|out~27 (
// Equation(s):
// \regshift|mux8_1_2|out~27_combout  = (\seg3|MemData_out [4] & ((\seg3|PC_write_out [2] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [2] & ((\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|MemData_out [4]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~27 .lut_mask = 16'hA82A;
defparam \regshift|mux8_1_2|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneii_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = (\seg2|MemDataSrc_out [0] & (\mux4_two|Data[12]~23_combout  & (!\seg2|MemDataSrc_out [1]))) # (!\seg2|MemDataSrc_out [0] & (((\seg2|MemDataSrc_out [1] & \Add2~30_combout ))))

	.dataa(\mux4_two|Data[12]~23_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\Add2~30_combout ),
	.cin(gnd),
	.combout(\Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'h3808;
defparam \Add2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N30
cycloneii_lcell_comb \seg3|MemData_out~12 (
// Equation(s):
// \seg3|MemData_out~12_combout  = (!\condition_check|BranchValid~combout  & \Add2~32_combout )

	.dataa(\condition_check|BranchValid~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~32_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~12 .lut_mask = 16'h5500;
defparam \seg3|MemData_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N31
cycloneii_lcell_ff \seg3|MemData_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [12]));

// Location: LCCOMB_X32_Y30_N0
cycloneii_lcell_comb \regshift|mux8_1_2|out~28 (
// Equation(s):
// \regshift|mux8_1_2|out~28_combout  = (\seg3|MemData_out [12] & ((\seg3|PC_write_out [1] & (\seg3|PC_write_out [2] & !\seg3|PC_write_out [0])) # (!\seg3|PC_write_out [1] & (!\seg3|PC_write_out [2] & \seg3|PC_write_out [0]))))

	.dataa(\seg3|PC_write_out [1]),
	.datab(\seg3|MemData_out [12]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~28 .lut_mask = 16'h0480;
defparam \regshift|mux8_1_2|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N4
cycloneii_lcell_comb \regshift|mux8_1_0|out[4]~21 (
// Equation(s):
// \regshift|mux8_1_0|out[4]~21_combout  = (!\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_2|out~27_combout ) # (\regshift|mux8_1_2|out~28_combout )))

	.dataa(vcc),
	.datab(\regshift|mux8_1_2|out~27_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_2|out~28_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[4]~21 .lut_mask = 16'h0F0C;
defparam \regshift|mux8_1_0|out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N8
cycloneii_lcell_comb \condition_check|sl1|out~10 (
// Equation(s):
// \condition_check|sl1|out~10_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [12])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [4])))

	.dataa(\seg3|MemData_out [12]),
	.datab(\seg3|WBData_out [0]),
	.datac(vcc),
	.datad(\seg3|MemData_out [4]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~10 .lut_mask = 16'hBB88;
defparam \condition_check|sl1|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N16
cycloneii_lcell_comb \regshift|Rt_out_shift_ctr~1 (
// Equation(s):
// \regshift|Rt_out_shift_ctr~1_combout  = (\seg3|PC_write_out [0] & ((\seg3|PC_write_out [2]) # (\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [0] & ((!\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [2])))

	.dataa(vcc),
	.datab(\seg3|PC_write_out [0]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\regshift|Rt_out_shift_ctr~1_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|Rt_out_shift_ctr~1 .lut_mask = 16'hCFF3;
defparam \regshift|Rt_out_shift_ctr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N10
cycloneii_lcell_comb \regshift|mux8_1_0|out[4]~23 (
// Equation(s):
// \regshift|mux8_1_0|out[4]~23_combout  = (!\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~9_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~10_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~10_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\condition_check|sl1|out~9_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[4]~23 .lut_mask = 16'h0E04;
defparam \regshift|mux8_1_0|out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N26
cycloneii_lcell_comb \regshift|mux8_1_0|out[4]~24 (
// Equation(s):
// \regshift|mux8_1_0|out[4]~24_combout  = (\regshift|mux8_1_0|out[4]~21_combout ) # ((\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_0|out[4]~22_combout ) # (\regshift|mux8_1_0|out[4]~23_combout ))))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\regshift|mux8_1_0|out[4]~22_combout ),
	.datac(\regshift|mux8_1_0|out[4]~21_combout ),
	.datad(\regshift|mux8_1_0|out[4]~23_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[4]~24 .lut_mask = 16'hFAF8;
defparam \regshift|mux8_1_0|out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N10
cycloneii_lcell_comb \condition_check|MemWriteEn[0]~7 (
// Equation(s):
// \condition_check|MemWriteEn[0]~7_combout  = (\seg3|Mem_Byte_Write_out [0] & (((\seg3|WBData_out [0] & \seg3|WBData_out [1])) # (!\condition_check|Equal0~0_combout )))

	.dataa(\condition_check|Equal0~0_combout ),
	.datab(\seg3|Mem_Byte_Write_out [0]),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\condition_check|MemWriteEn[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|MemWriteEn[0]~7 .lut_mask = 16'hC444;
defparam \condition_check|MemWriteEn[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cycloneii_lcell_comb \regshift|mux8_1_0|out[0]~4 (
// Equation(s):
// \regshift|mux8_1_0|out[0]~4_combout  = ((\seg3|PC_write_out [2]) # ((!\seg3|WBData_out [0] & !\seg3|WBData_out [1]))) # (!\seg3|PC_write_out [1])

	.dataa(\seg3|WBData_out [0]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|WBData_out [1]),
	.datad(\seg3|PC_write_out [2]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[0]~4 .lut_mask = 16'hFF37;
defparam \regshift|mux8_1_0|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneii_lcell_comb \memshift|mux4_1_13|out[7]~0 (
// Equation(s):
// \memshift|mux4_1_13|out[7]~0_combout  = (!\seg3|WBData_out [0] & !\seg3|WBData_out [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\memshift|mux4_1_13|out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_13|out[7]~0 .lut_mask = 16'h000F;
defparam \memshift|mux4_1_13|out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneii_lcell_comb \condition_check|MemWriteEn[3]~6 (
// Equation(s):
// \condition_check|MemWriteEn[3]~6_combout  = (\seg3|Mem_Byte_Write_out [0] & (((\condition_check|Equal0~0_combout ) # (\memshift|mux4_1_13|out[7]~0_combout )) # (!\condition_check|Right[1]~0_combout )))

	.dataa(\condition_check|Right[1]~0_combout ),
	.datab(\condition_check|Equal0~0_combout ),
	.datac(\seg3|Mem_Byte_Write_out [0]),
	.datad(\memshift|mux4_1_13|out[7]~0_combout ),
	.cin(gnd),
	.combout(\condition_check|MemWriteEn[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|MemWriteEn[3]~6 .lut_mask = 16'hF0D0;
defparam \condition_check|MemWriteEn[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cycloneii_lcell_comb \datamemory|Mux31~2 (
// Equation(s):
// \datamemory|Mux31~2_combout  = (\condition_check|MemWriteEn[2]~8_combout ) # (!\condition_check|MemWriteEn[3]~6_combout )

	.dataa(\condition_check|MemWriteEn[2]~8_combout ),
	.datab(vcc),
	.datac(\condition_check|MemWriteEn[3]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\datamemory|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux31~2 .lut_mask = 16'hAFAF;
defparam \datamemory|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cycloneii_lcell_comb \datamemory|Mux7~0 (
// Equation(s):
// \datamemory|Mux7~0_combout  = (\condition_check|sl2|out[1]~2_combout  & (\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_0|out[0]~4_combout  & !\datamemory|Mux31~2_combout )))

	.dataa(\condition_check|sl2|out[1]~2_combout ),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\regshift|mux8_1_0|out[0]~4_combout ),
	.datad(\datamemory|Mux31~2_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux7~0 .lut_mask = 16'h0080;
defparam \datamemory|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneii_lcell_comb \datamemory|Mux3~0 (
// Equation(s):
// \datamemory|Mux3~0_combout  = (\regshift|mux8_1_0|out[4]~24_combout  & \datamemory|Mux7~0_combout )

	.dataa(vcc),
	.datab(\regshift|mux8_1_0|out[4]~24_combout ),
	.datac(vcc),
	.datad(\datamemory|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux3~0 .lut_mask = 16'hCC00;
defparam \datamemory|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N27
cycloneii_lcell_ff \seg3|WBData_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [6]));

// Location: LCFF_X38_Y26_N5
cycloneii_lcell_ff \seg3|WBData_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [7]));

// Location: LCCOMB_X33_Y30_N2
cycloneii_lcell_comb \datamemory|Mux16~5 (
// Equation(s):
// \datamemory|Mux16~5_combout  = (\seg3|PC_write_out [2] & (!\seg3|PC_write_out [0] & \seg3|PC_write_out [1]))

	.dataa(vcc),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\datamemory|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux16~5 .lut_mask = 16'h0C00;
defparam \datamemory|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N24
cycloneii_lcell_comb \datamemory|Mux16~16 (
// Equation(s):
// \datamemory|Mux16~16_combout  = (!\seg3|WBData_out [1] & (\seg3|WBData_out [0] & (\seg3|Mem_Byte_Write_out [0] & \datamemory|Mux16~5_combout )))

	.dataa(\seg3|WBData_out [1]),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg3|Mem_Byte_Write_out [0]),
	.datad(\datamemory|Mux16~5_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux16~16 .lut_mask = 16'h4000;
defparam \datamemory|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N30
cycloneii_lcell_comb \condition_check|sl1|out~26 (
// Equation(s):
// \condition_check|sl1|out~26_combout  = (\seg3|MemData_out [28] & !\seg3|WBData_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|MemData_out [28]),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~26_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~26 .lut_mask = 16'h00F0;
defparam \condition_check|sl1|out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N22
cycloneii_lcell_comb \regshift|mux8_1_2|out[2]~0 (
// Equation(s):
// \regshift|mux8_1_2|out[2]~0_combout  = (!\seg3|PC_write_out [2] & \seg3|PC_write_out [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[2]~0 .lut_mask = 16'h0F00;
defparam \regshift|mux8_1_2|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N14
cycloneii_lcell_comb \regshift|mux8_1_2|out~29 (
// Equation(s):
// \regshift|mux8_1_2|out~29_combout  = (\seg3|PC_write_out [0] & (((\regshift|mux8_1_2|out~27_combout ) # (\regshift|mux8_1_2|out~28_combout )))) # (!\seg3|PC_write_out [0] & (!\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out~27_combout ) # 
// (\regshift|mux8_1_2|out~28_combout ))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\regshift|mux8_1_2|out[2]~0_combout ),
	.datac(\regshift|mux8_1_2|out~27_combout ),
	.datad(\regshift|mux8_1_2|out~28_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~29 .lut_mask = 16'hBBB0;
defparam \regshift|mux8_1_2|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N6
cycloneii_lcell_comb \regshift|mux8_1_2|out[2]~13 (
// Equation(s):
// \regshift|mux8_1_2|out[2]~13_combout  = ((\seg3|PC_write_out [2] & (\seg3|PC_write_out [0])) # (!\seg3|PC_write_out [2] & ((\seg3|WBData_out [1])))) # (!\seg3|PC_write_out [1])

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[2]~13 .lut_mask = 16'hF7B3;
defparam \regshift|mux8_1_2|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N20
cycloneii_lcell_comb \regshift|mux8_1_2|out[4]~30 (
// Equation(s):
// \regshift|mux8_1_2|out[4]~30_combout  = (\regshift|mux8_1_2|out[2]~12_combout  & ((\regshift|mux8_1_2|out[2]~13_combout  & ((\regshift|mux8_1_2|out~29_combout ))) # (!\regshift|mux8_1_2|out[2]~13_combout  & (\condition_check|sl1|out~10_combout )))) # 
// (!\regshift|mux8_1_2|out[2]~12_combout  & (((\regshift|mux8_1_2|out[2]~13_combout ))))

	.dataa(\condition_check|sl1|out~10_combout ),
	.datab(\regshift|mux8_1_2|out[2]~12_combout ),
	.datac(\regshift|mux8_1_2|out~29_combout ),
	.datad(\regshift|mux8_1_2|out[2]~13_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[4]~30 .lut_mask = 16'hF388;
defparam \regshift|mux8_1_2|out[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N6
cycloneii_lcell_comb \regshift|mux8_1_2|out[4] (
// Equation(s):
// \regshift|mux8_1_2|out [4] = (\regshift|mux8_1_2|out[4]~30_combout  & (((\condition_check|sl1|out~26_combout ) # (!\regshift|mux8_1_2|out[2]~0_combout )))) # (!\regshift|mux8_1_2|out[4]~30_combout  & (\condition_check|sl1|out~25_combout  & 
// ((\regshift|mux8_1_2|out[2]~0_combout ))))

	.dataa(\condition_check|sl1|out~25_combout ),
	.datab(\condition_check|sl1|out~26_combout ),
	.datac(\regshift|mux8_1_2|out[4]~30_combout ),
	.datad(\regshift|mux8_1_2|out[2]~0_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out [4]),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[4] .lut_mask = 16'hCAF0;
defparam \regshift|mux8_1_2|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N16
cycloneii_lcell_comb \datamemory|Mux19~0 (
// Equation(s):
// \datamemory|Mux19~0_combout  = (\condition_check|MemWriteEn[0]~7_combout  & (((\regshift|mux8_1_2|out [4])))) # (!\condition_check|MemWriteEn[0]~7_combout  & (\condition_check|MemWriteEn[2]~5_combout  & (\regshift|mux8_1_1|out[4]~11_combout )))

	.dataa(\condition_check|MemWriteEn[2]~5_combout ),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\regshift|mux8_1_1|out[4]~11_combout ),
	.datad(\regshift|mux8_1_2|out [4]),
	.cin(gnd),
	.combout(\datamemory|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux19~0 .lut_mask = 16'hEC20;
defparam \datamemory|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cycloneii_lcell_comb \datamemory|Mux19~1 (
// Equation(s):
// \datamemory|Mux19~1_combout  = (\condition_check|MemWriteEn[1]~4_combout  & ((\datamemory|Mux19~0_combout ) # ((\regshift|mux8_1_0|out[4]~24_combout  & \datamemory|Mux16~16_combout )))) # (!\condition_check|MemWriteEn[1]~4_combout  & 
// (\regshift|mux8_1_0|out[4]~24_combout  & (\datamemory|Mux16~16_combout )))

	.dataa(\condition_check|MemWriteEn[1]~4_combout ),
	.datab(\regshift|mux8_1_0|out[4]~24_combout ),
	.datac(\datamemory|Mux16~16_combout ),
	.datad(\datamemory|Mux19~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux19~1 .lut_mask = 16'hEAC0;
defparam \datamemory|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneii_lcell_comb \Add2~11 (
// Equation(s):
// \Add2~11_combout  = (\seg2|MemDataSrc_out [0] & (((\mux4_two|Data[5]~9_combout  & !\seg2|MemDataSrc_out [1])))) # (!\seg2|MemDataSrc_out [0] & (\Add2~9_combout  & ((\seg2|MemDataSrc_out [1]))))

	.dataa(\seg2|MemDataSrc_out [0]),
	.datab(\Add2~9_combout ),
	.datac(\mux4_two|Data[5]~9_combout ),
	.datad(\seg2|MemDataSrc_out [1]),
	.cin(gnd),
	.combout(\Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~11 .lut_mask = 16'h44A0;
defparam \Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N4
cycloneii_lcell_comb \seg3|MemData_out~5 (
// Equation(s):
// \seg3|MemData_out~5_combout  = (\Add2~11_combout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~11_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~5 .lut_mask = 16'h00F0;
defparam \seg3|MemData_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N5
cycloneii_lcell_ff \seg3|MemData_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [5]));

// Location: LCCOMB_X34_Y30_N0
cycloneii_lcell_comb \condition_check|sl1|out~38 (
// Equation(s):
// \condition_check|sl1|out~38_combout  = (\seg3|WBData_out [0] & \seg3|MemData_out [5])

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(vcc),
	.datad(\seg3|MemData_out [5]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~38 .lut_mask = 16'hCC00;
defparam \condition_check|sl1|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneii_lcell_comb \shifter|Mux1|Data[27]~55 (
// Equation(s):
// \shifter|Mux1|Data[27]~55_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[26]~51_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[27]~53_combout ))))

	.dataa(\mux4_two|Data[27]~53_combout ),
	.datab(\mux4_two|Data[26]~51_combout ),
	.datac(\shifter|comb~0_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[27]~55 .lut_mask = 16'h00CA;
defparam \shifter|Mux1|Data[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cycloneii_lcell_comb \shifter|Mux1|Data[27]~56 (
// Equation(s):
// \shifter|Mux1|Data[27]~56_combout  = (\shifter|Mux1|Data[27]~55_combout ) # ((\mux4_two|Data[28]~55_combout  & \shifter|comb~1_combout ))

	.dataa(\mux4_two|Data[28]~55_combout ),
	.datab(vcc),
	.datac(\shifter|Mux1|Data[27]~55_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[27]~56 .lut_mask = 16'hFAF0;
defparam \shifter|Mux1|Data[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N15
cycloneii_lcell_ff \seg4|WBData_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [7]));

// Location: LCCOMB_X35_Y29_N14
cycloneii_lcell_comb \memshift|mux4_1_13|out[7]~1 (
// Equation(s):
// \memshift|mux4_1_13|out[7]~1_combout  = (!\seg3|WBData_out [1] & (!\seg3|WBData_out [0] & \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [1]),
	.datac(\seg3|WBData_out [0]),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\memshift|mux4_1_13|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_13|out[7]~1 .lut_mask = 16'h0300;
defparam \memshift|mux4_1_13|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N14
cycloneii_lcell_comb \memshift|MEM_data_shift_ctr~0 (
// Equation(s):
// \memshift|MEM_data_shift_ctr~0_combout  = (\seg3|PC_write_out [0] & ((\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [0] & ((!\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [2])))

	.dataa(vcc),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\memshift|MEM_data_shift_ctr~0_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|MEM_data_shift_ctr~0 .lut_mask = 16'hF30F;
defparam \memshift|MEM_data_shift_ctr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneii_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (\seg2|MemDataSrc_out [0] & (\mux4_two|Data[14]~27_combout  & ((!\seg2|MemDataSrc_out [1])))) # (!\seg2|MemDataSrc_out [0] & (((\Add2~36_combout  & \seg2|MemDataSrc_out [1]))))

	.dataa(\mux4_two|Data[14]~27_combout ),
	.datab(\Add2~36_combout ),
	.datac(\seg2|MemDataSrc_out [0]),
	.datad(\seg2|MemDataSrc_out [1]),
	.cin(gnd),
	.combout(\Add2~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'h0CA0;
defparam \Add2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneii_lcell_comb \seg3|MemData_out~14 (
// Equation(s):
// \seg3|MemData_out~14_combout  = (!\condition_check|BranchValid~combout  & \Add2~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Add2~38_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~14 .lut_mask = 16'h0F00;
defparam \seg3|MemData_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N11
cycloneii_lcell_ff \seg3|MemData_out[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [14]));

// Location: LCCOMB_X35_Y32_N10
cycloneii_lcell_comb \regshift|mux8_1_2|out~36 (
// Equation(s):
// \regshift|mux8_1_2|out~36_combout  = (\seg3|MemData_out [14] & ((\seg3|PC_write_out [2] & (!\seg3|PC_write_out [0] & \seg3|PC_write_out [1])) # (!\seg3|PC_write_out [2] & (\seg3|PC_write_out [0] & !\seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [0]),
	.datac(\seg3|MemData_out [14]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~36 .lut_mask = 16'h2040;
defparam \regshift|mux8_1_2|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
cycloneii_lcell_comb \regshift|mux8_1_0|out[6]~31 (
// Equation(s):
// \regshift|mux8_1_0|out[6]~31_combout  = (!\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_2|out~35_combout ) # (\regshift|mux8_1_2|out~36_combout )))

	.dataa(\regshift|mux8_1_2|out~35_combout ),
	.datab(vcc),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_2|out~36_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[6]~31 .lut_mask = 16'h0F0A;
defparam \regshift|mux8_1_0|out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneii_lcell_comb \memshift|mux8_1_13|out~16 (
// Equation(s):
// \memshift|mux8_1_13|out~16_combout  = (\memshift|mux4_1_10|out[7]~7_combout  & ((\seg3|PC_write_out [2] & ((\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [2] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1])))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [0]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\memshift|mux4_1_10|out[7]~7_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out~16 .lut_mask = 16'hE500;
defparam \memshift|mux8_1_13|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneii_lcell_comb \memshift|mux8_1_11|out[6]~28 (
// Equation(s):
// \memshift|mux8_1_11|out[6]~28_combout  = (\memshift|mux8_1_11|out[6]~27_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(\memshift|mux8_1_11|out[6]~27_combout ),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\memshift|mux8_1_13|out~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[6]~28 .lut_mask = 16'hBABA;
defparam \memshift|mux8_1_11|out[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N19
cycloneii_lcell_ff \seg4|MemData_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_11|out[6]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [22]));

// Location: LCFF_X33_Y29_N27
cycloneii_lcell_ff \seg4|WBData_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [28]));

// Location: LCCOMB_X32_Y30_N10
cycloneii_lcell_comb \seg4|MemData_out[14]~1 (
// Equation(s):
// \seg4|MemData_out[14]~1_combout  = (\seg3|PC_write_out [1] & (((!\seg3|PC_write_out [0] & \seg3|WBData_out [1])) # (!\seg3|PC_write_out [2])))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|WBData_out [1]),
	.datad(\seg3|PC_write_out [2]),
	.cin(gnd),
	.combout(\seg4|MemData_out[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg4|MemData_out[14]~1 .lut_mask = 16'h40CC;
defparam \seg4|MemData_out[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneii_lcell_comb \condition_check|sl1|out~61 (
// Equation(s):
// \condition_check|sl1|out~61_combout  = (\seg3|WBData_out [0] & \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~61_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~61 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneii_lcell_comb \memshift|mux8_1_10|out[4]~8 (
// Equation(s):
// \memshift|mux8_1_10|out[4]~8_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux4_1_10|out[4]~4_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\condition_check|sl1|out~61_combout )))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\memshift|mux4_1_10|out[4]~4_combout ),
	.datac(\seg4|MemData_out[14]~1_combout ),
	.datad(\condition_check|sl1|out~61_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[4]~8 .lut_mask = 16'hD080;
defparam \memshift|mux8_1_10|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N12
cycloneii_lcell_comb \memshift|mux8_1_10|out[4]~9 (
// Equation(s):
// \memshift|mux8_1_10|out[4]~9_combout  = (\memshift|mux8_1_10|out[4]~8_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\memshift|mux8_1_13|out~16_combout ),
	.datac(vcc),
	.datad(\memshift|mux8_1_10|out[4]~8_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[4]~9 .lut_mask = 16'hFF44;
defparam \memshift|mux8_1_10|out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N13
cycloneii_lcell_ff \seg4|MemData_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_10|out[4]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [28]));

// Location: LCCOMB_X33_Y29_N20
cycloneii_lcell_comb \Rd_in~28 (
// Equation(s):
// \Rd_in~28_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [28]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [28]))

	.dataa(vcc),
	.datab(\seg4|WBData_out [28]),
	.datac(\seg4|MemWBSrc_out~regout ),
	.datad(\seg4|MemData_out [28]),
	.cin(gnd),
	.combout(\Rd_in~28_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~28 .lut_mask = 16'hFC0C;
defparam \Rd_in~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N7
cycloneii_lcell_ff \seg4|WBData_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [20]));

// Location: LCCOMB_X36_Y29_N6
cycloneii_lcell_comb \memshift|mux8_1_11|out[4]~21 (
// Equation(s):
// \memshift|mux8_1_11|out[4]~21_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux8_1_11|out[4]~20_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux8_1_11|out[4]~4_combout )))))

	.dataa(\memshift|mux8_1_11|out[4]~20_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\memshift|mux8_1_11|out[4]~4_combout ),
	.datad(\memshift|MEM_data_shift_ctr~0_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[4]~21 .lut_mask = 16'h88C0;
defparam \memshift|mux8_1_11|out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneii_lcell_comb \memshift|mux8_1_11|out[4]~22 (
// Equation(s):
// \memshift|mux8_1_11|out[4]~22_combout  = (\memshift|mux8_1_11|out[4]~21_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(vcc),
	.datab(\memshift|mux8_1_11|out[4]~21_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\memshift|mux8_1_13|out~16_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[4]~22 .lut_mask = 16'hCFCC;
defparam \memshift|mux8_1_11|out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N29
cycloneii_lcell_ff \seg4|MemData_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_11|out[4]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [20]));

// Location: LCCOMB_X33_Y29_N6
cycloneii_lcell_comb \Rd_in~20 (
// Equation(s):
// \Rd_in~20_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [20]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [20]))

	.dataa(vcc),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|WBData_out [20]),
	.datad(\seg4|MemData_out [20]),
	.cin(gnd),
	.combout(\Rd_in~20_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~20 .lut_mask = 16'hFC30;
defparam \Rd_in~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneii_lcell_comb \mipsregister|Mux27~0 (
// Equation(s):
// \mipsregister|Mux27~0_combout  = (\forward|Equal3~1_combout  & ((\mipsregister|Mux24~0_combout  & ((\Rd_in~20_combout ))) # (!\mipsregister|Mux24~0_combout  & (\Rd_in~28_combout )))) # (!\forward|Equal3~1_combout  & (\mipsregister|Mux24~0_combout ))

	.dataa(\forward|Equal3~1_combout ),
	.datab(\mipsregister|Mux24~0_combout ),
	.datac(\Rd_in~28_combout ),
	.datad(\Rd_in~20_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux27~0 .lut_mask = 16'hEC64;
defparam \mipsregister|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cycloneii_lcell_comb \mipsregister|Mux27~1 (
// Equation(s):
// \mipsregister|Mux27~1_combout  = (\mipsregister|Mux27~0_combout  & (((\Rd_in~4_combout ) # (\forward|Equal3~1_combout )))) # (!\mipsregister|Mux27~0_combout  & (\Rd_in~12_combout  & ((!\forward|Equal3~1_combout ))))

	.dataa(\Rd_in~12_combout ),
	.datab(\mipsregister|Mux27~0_combout ),
	.datac(\Rd_in~4_combout ),
	.datad(\forward|Equal3~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux27~1 .lut_mask = 16'hCCE2;
defparam \mipsregister|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneii_lcell_comb \ALU_OpB~7 (
// Equation(s):
// \ALU_OpB~7_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [7])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[7]~13_combout )))

	.dataa(vcc),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [7]),
	.datad(\mux4_two|Data[7]~13_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~7 .lut_mask = 16'hF3C0;
defparam \ALU_OpB~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N19
cycloneii_lcell_ff \seg4|WBData_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [6]));

// Location: LCCOMB_X34_Y27_N8
cycloneii_lcell_comb \condition_check|Right[1]~0 (
// Equation(s):
// \condition_check|Right[1]~0_combout  = (!\seg3|PC_write_out [0] & \seg3|PC_write_out [1])

	.dataa(vcc),
	.datab(\seg3|PC_write_out [0]),
	.datac(vcc),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\condition_check|Right[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|Right[1]~0 .lut_mask = 16'h3300;
defparam \condition_check|Right[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneii_lcell_comb \condition_check|MemWriteEn[2]~8 (
// Equation(s):
// \condition_check|MemWriteEn[2]~8_combout  = (\condition_check|Right[1]~0_combout  & ((\condition_check|Equal0~0_combout  & (!\seg3|WBData_out [0] & !\seg3|WBData_out [1])) # (!\condition_check|Equal0~0_combout  & ((\seg3|WBData_out [1])))))

	.dataa(\seg3|WBData_out [0]),
	.datab(\condition_check|Equal0~0_combout ),
	.datac(\seg3|WBData_out [1]),
	.datad(\condition_check|Right[1]~0_combout ),
	.cin(gnd),
	.combout(\condition_check|MemWriteEn[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|MemWriteEn[2]~8 .lut_mask = 16'h3400;
defparam \condition_check|MemWriteEn[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cycloneii_lcell_comb \condition_check|MemWriteEn[2]~5 (
// Equation(s):
// \condition_check|MemWriteEn[2]~5_combout  = (\seg3|Mem_Byte_Write_out [0] & !\condition_check|MemWriteEn[2]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|Mem_Byte_Write_out [0]),
	.datad(\condition_check|MemWriteEn[2]~8_combout ),
	.cin(gnd),
	.combout(\condition_check|MemWriteEn[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|MemWriteEn[2]~5 .lut_mask = 16'h00F0;
defparam \condition_check|MemWriteEn[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N16
cycloneii_lcell_comb \datamemory|Mux15~0 (
// Equation(s):
// \datamemory|Mux15~0_combout  = (\condition_check|MemWriteEn[1]~4_combout  & ((\condition_check|MemWriteEn[0]~7_combout  & (\condition_check|MemWriteEn[2]~5_combout )) # (!\condition_check|MemWriteEn[0]~7_combout  & ((!\datamemory|Mux31~2_combout )))))

	.dataa(\condition_check|MemWriteEn[1]~4_combout ),
	.datab(\condition_check|MemWriteEn[2]~5_combout ),
	.datac(\condition_check|MemWriteEn[0]~7_combout ),
	.datad(\datamemory|Mux31~2_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux15~0 .lut_mask = 16'h808A;
defparam \datamemory|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N18
cycloneii_lcell_comb \regshift|mux8_1_0|out[4]~25 (
// Equation(s):
// \regshift|mux8_1_0|out[4]~25_combout  = (\regshift|mux8_1_0|out[0]~4_combout  & \regshift|mux8_1_0|out[4]~24_combout )

	.dataa(vcc),
	.datab(\regshift|mux8_1_0|out[0]~4_combout ),
	.datac(vcc),
	.datad(\regshift|mux8_1_0|out[4]~24_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[4]~25 .lut_mask = 16'hCC00;
defparam \regshift|mux8_1_0|out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N26
cycloneii_lcell_comb \datamemory|Mux11~0 (
// Equation(s):
// \datamemory|Mux11~0_combout  = (\datamemory|Mux15~0_combout  & ((\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_1|out[4]~11_combout )) # (!\condition_check|MemWriteEn[0]~7_combout  & ((\regshift|mux8_1_0|out[4]~25_combout )))))

	.dataa(\regshift|mux8_1_1|out[4]~11_combout ),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\datamemory|Mux15~0_combout ),
	.datad(\regshift|mux8_1_0|out[4]~25_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux11~0 .lut_mask = 16'hB080;
defparam \datamemory|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cycloneii_lcell_comb \regshift|mux8_1_0|out[5]~30 (
// Equation(s):
// \regshift|mux8_1_0|out[5]~30_combout  = (\regshift|mux8_1_0|out[0]~4_combout  & \regshift|mux8_1_0|out[5]~29_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[0]~4_combout ),
	.datad(\regshift|mux8_1_0|out[5]~29_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[5]~30 .lut_mask = 16'hF000;
defparam \regshift|mux8_1_0|out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N20
cycloneii_lcell_comb \datamemory|Mux10~0 (
// Equation(s):
// \datamemory|Mux10~0_combout  = (\datamemory|Mux15~0_combout  & ((\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_1|out[5]~13_combout )) # (!\condition_check|MemWriteEn[0]~7_combout  & ((\regshift|mux8_1_0|out[5]~30_combout )))))

	.dataa(\datamemory|Mux15~0_combout ),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\regshift|mux8_1_1|out[5]~13_combout ),
	.datad(\regshift|mux8_1_0|out[5]~30_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux10~0 .lut_mask = 16'hA280;
defparam \datamemory|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N30
cycloneii_lcell_comb \regshift|mux8_1_0|out[6]~35 (
// Equation(s):
// \regshift|mux8_1_0|out[6]~35_combout  = (\regshift|mux8_1_0|out[0]~4_combout  & \regshift|mux8_1_0|out[6]~34_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[0]~4_combout ),
	.datad(\regshift|mux8_1_0|out[6]~34_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[6]~35 .lut_mask = 16'hF000;
defparam \regshift|mux8_1_0|out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N14
cycloneii_lcell_comb \datamemory|Mux9~0 (
// Equation(s):
// \datamemory|Mux9~0_combout  = (\datamemory|Mux15~0_combout  & ((\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_1|out[6]~15_combout )) # (!\condition_check|MemWriteEn[0]~7_combout  & ((\regshift|mux8_1_0|out[6]~35_combout )))))

	.dataa(\regshift|mux8_1_1|out[6]~15_combout ),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\datamemory|Mux15~0_combout ),
	.datad(\regshift|mux8_1_0|out[6]~35_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux9~0 .lut_mask = 16'hB080;
defparam \datamemory|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N24
cycloneii_lcell_comb \condition_check|sl1|out~40 (
// Equation(s):
// \condition_check|sl1|out~40_combout  = (\seg3|MemData_out [7] & \seg3|WBData_out [0])

	.dataa(\seg3|MemData_out [7]),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|sl1|out~40_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~40 .lut_mask = 16'hA0A0;
defparam \condition_check|sl1|out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneii_lcell_comb \shifter|Mux1|Data[1]~61 (
// Equation(s):
// \shifter|Mux1|Data[1]~61_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[0]~63_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[1]~1_combout )))))

	.dataa(\mux4_two|Data[0]~63_combout ),
	.datab(\mux4_two|Data[1]~1_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\shifter|comb~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[1]~61 .lut_mask = 16'h0A0C;
defparam \shifter|Mux1|Data[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneii_lcell_comb \shifter|Mux1|Data[1]~62 (
// Equation(s):
// \shifter|Mux1|Data[1]~62_combout  = (\shifter|Mux1|Data[1]~61_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[2]~3_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\mux4_two|Data[2]~3_combout ),
	.datad(\shifter|Mux1|Data[1]~61_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[1]~62 .lut_mask = 16'hFFA0;
defparam \shifter|Mux1|Data[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneii_lcell_comb \shifter|Mux2|Data[3]~60 (
// Equation(s):
// \shifter|Mux2|Data[3]~60_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[1]~62_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[3]~32_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[3]~32_combout ),
	.datad(\shifter|Mux1|Data[1]~62_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[3]~60 .lut_mask = 16'h5410;
defparam \shifter|Mux2|Data[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneii_lcell_comb \mux4_two|Data[6]~10 (
// Equation(s):
// \mux4_two|Data[6]~10_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~6_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [6]))))

	.dataa(\seg2|OperandB_out [6]),
	.datab(\Rd_in~6_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[6]~10 .lut_mask = 16'h0C0A;
defparam \mux4_two|Data[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneii_lcell_comb \mux4_two|Data[6]~11 (
// Equation(s):
// \mux4_two|Data[6]~11_combout  = (\mux4_two|Data[6]~10_combout ) # ((\seg3|WBData_out [6] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [6]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[6]~10_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[6]~11 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneii_lcell_comb \shifter|Mux1|Data[5]~33 (
// Equation(s):
// \shifter|Mux1|Data[5]~33_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[4]~7_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[5]~9_combout ))))

	.dataa(\mux4_two|Data[5]~9_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[4]~7_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[5]~33 .lut_mask = 16'h00E2;
defparam \shifter|Mux1|Data[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneii_lcell_comb \shifter|Mux1|Data[5]~34 (
// Equation(s):
// \shifter|Mux1|Data[5]~34_combout  = (\shifter|Mux1|Data[5]~33_combout ) # ((\mux4_two|Data[6]~11_combout  & \shifter|comb~1_combout ))

	.dataa(vcc),
	.datab(\mux4_two|Data[6]~11_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\shifter|Mux1|Data[5]~33_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[5]~34 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneii_lcell_comb \shifter|Mux2|Data[3]~61 (
// Equation(s):
// \shifter|Mux2|Data[3]~61_combout  = (\shifter|Mux2|Data[3]~60_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[5]~34_combout ))

	.dataa(\shifter|comb~3_combout ),
	.datab(vcc),
	.datac(\shifter|Mux2|Data[3]~60_combout ),
	.datad(\shifter|Mux1|Data[5]~34_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[3]~61 .lut_mask = 16'hFAF0;
defparam \shifter|Mux2|Data[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneii_lcell_comb \shifter|Mux2|Data[27]~56 (
// Equation(s):
// \shifter|Mux2|Data[27]~56_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[25]~54_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[27]~56_combout )))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[25]~54_combout ),
	.datad(\shifter|Mux1|Data[27]~56_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[27]~56 .lut_mask = 16'h3120;
defparam \shifter|Mux2|Data[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneii_lcell_comb \datamemory|Mux1~0 (
// Equation(s):
// \datamemory|Mux1~0_combout  = (\regshift|mux8_1_0|out[6]~34_combout  & \datamemory|Mux7~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[6]~34_combout ),
	.datad(\datamemory|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux1~0 .lut_mask = 16'hF000;
defparam \datamemory|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N22
cycloneii_lcell_comb \regshift|mux8_1_0|out[7]~37 (
// Equation(s):
// \regshift|mux8_1_0|out[7]~37_combout  = (\seg3|MemData_out [31] & ((\seg3|PC_write_out [2] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [2] & ((\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|MemData_out [31]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[7]~37 .lut_mask = 16'hA28A;
defparam \regshift|mux8_1_0|out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cycloneii_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_combout  = (\seg2|MemDataSrc_out [0] & (\mux4_two|Data[15]~29_combout  & (!\seg2|MemDataSrc_out [1]))) # (!\seg2|MemDataSrc_out [0] & (((\seg2|MemDataSrc_out [1] & \Add2~39_combout ))))

	.dataa(\mux4_two|Data[15]~29_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\Add2~39_combout ),
	.cin(gnd),
	.combout(\Add2~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~41 .lut_mask = 16'h3808;
defparam \Add2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneii_lcell_comb \seg3|MemData_out~15 (
// Equation(s):
// \seg3|MemData_out~15_combout  = (!\condition_check|BranchValid~combout  & \Add2~41_combout )

	.dataa(vcc),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\Add2~41_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~15 .lut_mask = 16'h3030;
defparam \seg3|MemData_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y27_N1
cycloneii_lcell_ff \seg3|MemData_out[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [15]));

// Location: LCCOMB_X34_Y32_N14
cycloneii_lcell_comb \condition_check|sl1|out~16 (
// Equation(s):
// \condition_check|sl1|out~16_combout  = (\seg3|WBData_out [0] & ((\seg3|MemData_out [15]))) # (!\seg3|WBData_out [0] & (\seg3|MemData_out [7]))

	.dataa(\seg3|MemData_out [7]),
	.datab(\seg3|MemData_out [15]),
	.datac(\seg3|WBData_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|sl1|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~16 .lut_mask = 16'hCACA;
defparam \condition_check|sl1|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N4
cycloneii_lcell_comb \regshift|mux8_1_0|out[7]~38 (
// Equation(s):
// \regshift|mux8_1_0|out[7]~38_combout  = (!\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~15_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~16_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~16_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\condition_check|sl1|out~15_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[7]~38 .lut_mask = 16'h0E04;
defparam \regshift|mux8_1_0|out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N20
cycloneii_lcell_comb \regshift|mux8_1_2|out~40 (
// Equation(s):
// \regshift|mux8_1_2|out~40_combout  = (\seg3|MemData_out [15] & ((\seg3|PC_write_out [1] & (\seg3|PC_write_out [2] & !\seg3|PC_write_out [0])) # (!\seg3|PC_write_out [1] & (!\seg3|PC_write_out [2] & \seg3|PC_write_out [0]))))

	.dataa(\seg3|PC_write_out [1]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|MemData_out [15]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~40_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~40 .lut_mask = 16'h1800;
defparam \regshift|mux8_1_2|out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N26
cycloneii_lcell_comb \regshift|mux8_1_2|out~39 (
// Equation(s):
// \regshift|mux8_1_2|out~39_combout  = (\seg3|MemData_out [7] & ((\seg3|PC_write_out [2] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [2] & ((\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|MemData_out [7]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~39 .lut_mask = 16'hA28A;
defparam \regshift|mux8_1_2|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N28
cycloneii_lcell_comb \regshift|mux8_1_0|out[7]~36 (
// Equation(s):
// \regshift|mux8_1_0|out[7]~36_combout  = (!\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_2|out~40_combout ) # (\regshift|mux8_1_2|out~39_combout )))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(vcc),
	.datac(\regshift|mux8_1_2|out~40_combout ),
	.datad(\regshift|mux8_1_2|out~39_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[7]~36 .lut_mask = 16'h5550;
defparam \regshift|mux8_1_0|out[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N30
cycloneii_lcell_comb \regshift|mux8_1_0|out[7]~39 (
// Equation(s):
// \regshift|mux8_1_0|out[7]~39_combout  = (\regshift|mux8_1_0|out[7]~36_combout ) # ((\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_0|out[7]~37_combout ) # (\regshift|mux8_1_0|out[7]~38_combout ))))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\regshift|mux8_1_0|out[7]~37_combout ),
	.datac(\regshift|mux8_1_0|out[7]~38_combout ),
	.datad(\regshift|mux8_1_0|out[7]~36_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[7]~39 .lut_mask = 16'hFFA8;
defparam \regshift|mux8_1_0|out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneii_lcell_comb \datamemory|Mux0~0 (
// Equation(s):
// \datamemory|Mux0~0_combout  = (\regshift|mux8_1_0|out[7]~39_combout  & \datamemory|Mux7~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[7]~39_combout ),
	.datad(\datamemory|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux0~0 .lut_mask = 16'hF000;
defparam \datamemory|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y24
cycloneii_ram_block \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\seg3|Mem_Byte_Write_out [0]),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\seg3|Mem_Byte_Write_out [0]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out~47_combout ,\seg3|WBData_out~45_combout ,\seg3|WBData_out~43_combout ,\seg3|WBData_out~41_combout ,\seg3|WBData_out~39_combout ,\seg3|WBData_out~36_combout ,\seg3|WBData_out~33_combout ,\seg3|WBData_out~30_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|Mux0~0_combout ,\datamemory|Mux1~0_combout ,\datamemory|Mux2~0_combout ,\datamemory|Mux3~0_combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out [9],\seg3|WBData_out [8],\seg3|WBData_out [7],\seg3|WBData_out [6],\seg3|WBData_out [5],\seg3|WBData_out [4],\seg3|WBData_out [3],\seg3|WBData_out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .data_interleave_offset_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .data_interleave_width_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .init_file = "db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .init_file_layout = "port_a";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .logical_ram_name = "DataMemory:datamemory|altsyncram:ram_rtl_0|altsyncram_34i1:auto_generated|altsyncram_6nl1:altsyncram1|ALTSYNCRAM";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .operation_mode = "bidir_dual_port";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_first_bit_number = 28;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_a_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_first_bit_number = 28;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .ram_block_type = "M4K";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .safe_write = "err_on_2clk";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneii_lcell_comb \memshift|mux8_1_11|out[6]~6 (
// Equation(s):
// \memshift|mux8_1_11|out[6]~6_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a22 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a30 )))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a22 ),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a30 ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[6]~6 .lut_mask = 16'hF3C0;
defparam \memshift|mux8_1_11|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N6
cycloneii_lcell_comb \regshift|mux8_1_2|out~41 (
// Equation(s):
// \regshift|mux8_1_2|out~41_combout  = (\seg3|PC_write_out [0] & ((\regshift|mux8_1_2|out~39_combout ) # ((\regshift|mux8_1_2|out~40_combout )))) # (!\seg3|PC_write_out [0] & (!\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out~39_combout ) # 
// (\regshift|mux8_1_2|out~40_combout ))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\regshift|mux8_1_2|out~39_combout ),
	.datac(\regshift|mux8_1_2|out~40_combout ),
	.datad(\regshift|mux8_1_2|out[2]~0_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~41_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~41 .lut_mask = 16'hA8FC;
defparam \regshift|mux8_1_2|out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N8
cycloneii_lcell_comb \regshift|mux8_1_2|out[7]~42 (
// Equation(s):
// \regshift|mux8_1_2|out[7]~42_combout  = (\regshift|mux8_1_2|out[2]~13_combout  & (((\regshift|mux8_1_2|out~41_combout )) # (!\regshift|mux8_1_2|out[2]~12_combout ))) # (!\regshift|mux8_1_2|out[2]~13_combout  & (\regshift|mux8_1_2|out[2]~12_combout  & 
// (\condition_check|sl1|out~16_combout )))

	.dataa(\regshift|mux8_1_2|out[2]~13_combout ),
	.datab(\regshift|mux8_1_2|out[2]~12_combout ),
	.datac(\condition_check|sl1|out~16_combout ),
	.datad(\regshift|mux8_1_2|out~41_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[7]~42 .lut_mask = 16'hEA62;
defparam \regshift|mux8_1_2|out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N18
cycloneii_lcell_comb \condition_check|sl1|out~31 (
// Equation(s):
// \condition_check|sl1|out~31_combout  = (\seg3|WBData_out [0] & ((\seg3|MemData_out [23]))) # (!\seg3|WBData_out [0] & (\seg3|MemData_out [15]))

	.dataa(vcc),
	.datab(\seg3|MemData_out [15]),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [23]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~31 .lut_mask = 16'hFC0C;
defparam \condition_check|sl1|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N10
cycloneii_lcell_comb \regshift|mux8_1_2|out[7] (
// Equation(s):
// \regshift|mux8_1_2|out [7] = (\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out[7]~42_combout  & (\condition_check|sl1|out~32_combout )) # (!\regshift|mux8_1_2|out[7]~42_combout  & ((\condition_check|sl1|out~31_combout ))))) # 
// (!\regshift|mux8_1_2|out[2]~0_combout  & (((\regshift|mux8_1_2|out[7]~42_combout ))))

	.dataa(\condition_check|sl1|out~32_combout ),
	.datab(\regshift|mux8_1_2|out[2]~0_combout ),
	.datac(\regshift|mux8_1_2|out[7]~42_combout ),
	.datad(\condition_check|sl1|out~31_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out [7]),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[7] .lut_mask = 16'hBCB0;
defparam \regshift|mux8_1_2|out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N12
cycloneii_lcell_comb \datamemory|Mux16~14 (
// Equation(s):
// \datamemory|Mux16~14_combout  = (\condition_check|MemWriteEn[0]~7_combout  & (((\regshift|mux8_1_2|out [7])))) # (!\condition_check|MemWriteEn[0]~7_combout  & (\condition_check|MemWriteEn[2]~5_combout  & (\regshift|mux8_1_1|out[7]~17_combout )))

	.dataa(\condition_check|MemWriteEn[2]~5_combout ),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\regshift|mux8_1_1|out[7]~17_combout ),
	.datad(\regshift|mux8_1_2|out [7]),
	.cin(gnd),
	.combout(\datamemory|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux16~14 .lut_mask = 16'hEC20;
defparam \datamemory|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N22
cycloneii_lcell_comb \datamemory|Mux16~15 (
// Equation(s):
// \datamemory|Mux16~15_combout  = (\condition_check|MemWriteEn[1]~4_combout  & ((\datamemory|Mux16~14_combout ) # ((\regshift|mux8_1_0|out[7]~39_combout  & \datamemory|Mux16~16_combout )))) # (!\condition_check|MemWriteEn[1]~4_combout  & 
// (\regshift|mux8_1_0|out[7]~39_combout  & (\datamemory|Mux16~16_combout )))

	.dataa(\condition_check|MemWriteEn[1]~4_combout ),
	.datab(\regshift|mux8_1_0|out[7]~39_combout ),
	.datac(\datamemory|Mux16~16_combout ),
	.datad(\datamemory|Mux16~14_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux16~15 .lut_mask = 16'hEAC0;
defparam \datamemory|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y23
cycloneii_ram_block \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\seg3|Mem_Byte_Write_out [0]),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\seg3|Mem_Byte_Write_out [0]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out~47_combout ,\seg3|WBData_out~45_combout ,\seg3|WBData_out~43_combout ,\seg3|WBData_out~41_combout ,\seg3|WBData_out~39_combout ,\seg3|WBData_out~36_combout ,\seg3|WBData_out~33_combout ,\seg3|WBData_out~30_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|Mux16~15_combout ,\datamemory|Mux17~1_combout ,\datamemory|Mux18~1_combout ,\datamemory|Mux19~1_combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out [9],\seg3|WBData_out [8],\seg3|WBData_out [7],\seg3|WBData_out [6],\seg3|WBData_out [5],\seg3|WBData_out [4],\seg3|WBData_out [3],\seg3|WBData_out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .init_file = "db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .init_file_layout = "port_a";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "DataMemory:datamemory|altsyncram:ram_rtl_0|altsyncram_34i1:auto_generated|altsyncram_6nl1:altsyncram1|ALTSYNCRAM";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 12;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 12;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneii_lcell_comb \condition_check|sl1|out~53 (
// Equation(s):
// \condition_check|sl1|out~53_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a14 )))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a14 ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~53_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~53 .lut_mask = 16'hAFA0;
defparam \condition_check|sl1|out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneii_lcell_comb \memshift|mux4_1_10|out[6]~6 (
// Equation(s):
// \memshift|mux4_1_10|out[6]~6_combout  = (\seg3|WBData_out [1] & ((\condition_check|sl1|out~53_combout ))) # (!\seg3|WBData_out [1] & (\memshift|mux8_1_11|out[6]~6_combout ))

	.dataa(\seg3|WBData_out [1]),
	.datab(\memshift|mux8_1_11|out[6]~6_combout ),
	.datac(vcc),
	.datad(\condition_check|sl1|out~53_combout ),
	.cin(gnd),
	.combout(\memshift|mux4_1_10|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_10|out[6]~6 .lut_mask = 16'hEE44;
defparam \memshift|mux4_1_10|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneii_lcell_comb \memshift|mux8_1_10|out[6]~12 (
// Equation(s):
// \memshift|mux8_1_10|out[6]~12_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux4_1_10|out[6]~6_combout ))) # (!\memshift|MEM_data_shift_ctr~0_combout  & (\condition_check|sl1|out~63_combout ))))

	.dataa(\condition_check|sl1|out~63_combout ),
	.datab(\memshift|MEM_data_shift_ctr~0_combout ),
	.datac(\seg4|MemData_out[14]~1_combout ),
	.datad(\memshift|mux4_1_10|out[6]~6_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[6]~12 .lut_mask = 16'hE020;
defparam \memshift|mux8_1_10|out[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneii_lcell_comb \memshift|mux8_1_10|out[6]~13 (
// Equation(s):
// \memshift|mux8_1_10|out[6]~13_combout  = (\memshift|mux8_1_10|out[6]~12_combout ) # ((\memshift|mux8_1_13|out~16_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(\memshift|mux8_1_13|out~16_combout ),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(vcc),
	.datad(\memshift|mux8_1_10|out[6]~12_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[6]~13 .lut_mask = 16'hFF22;
defparam \memshift|mux8_1_10|out[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N19
cycloneii_lcell_ff \seg4|MemData_out[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memshift|mux8_1_10|out[6]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [30]));

// Location: LCCOMB_X33_Y24_N26
cycloneii_lcell_comb \Rd_in~30 (
// Equation(s):
// \Rd_in~30_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [30]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [30]))

	.dataa(\seg4|WBData_out [30]),
	.datab(\seg4|MemData_out [30]),
	.datac(vcc),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~30_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~30 .lut_mask = 16'hCCAA;
defparam \Rd_in~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneii_lcell_comb \mux4_two|Data[30]~58 (
// Equation(s):
// \mux4_two|Data[30]~58_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~30_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [30]))))

	.dataa(\seg2|OperandB_out [30]),
	.datab(\Rd_in~30_combout ),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[30]~58 .lut_mask = 16'h00CA;
defparam \mux4_two|Data[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneii_lcell_comb \mux4_two|Data[30]~59 (
// Equation(s):
// \mux4_two|Data[30]~59_combout  = (\mux4_two|Data[30]~58_combout ) # ((\seg3|WBData_out [30] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [30]),
	.datab(vcc),
	.datac(\mux4_two|Data[30]~58_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[30]~59 .lut_mask = 16'hFAF0;
defparam \mux4_two|Data[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneii_lcell_comb \mux4_two|Data[29]~56 (
// Equation(s):
// \mux4_two|Data[29]~56_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~29_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [29]))))

	.dataa(\seg2|OperandB_out [29]),
	.datab(\Rd_in~29_combout ),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[29]~56 .lut_mask = 16'h00CA;
defparam \mux4_two|Data[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneii_lcell_comb \mux4_two|Data[29]~57 (
// Equation(s):
// \mux4_two|Data[29]~57_combout  = (\mux4_two|Data[29]~56_combout ) # ((\seg3|WBData_out [29] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [29]),
	.datac(\mux4_two|Data[29]~56_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[29]~57 .lut_mask = 16'hFCF0;
defparam \mux4_two|Data[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cycloneii_lcell_comb \shifter|Mux1|Data[29]~57 (
// Equation(s):
// \shifter|Mux1|Data[29]~57_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[28]~55_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[29]~57_combout )))))

	.dataa(\shifter|comb~1_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[28]~55_combout ),
	.datad(\mux4_two|Data[29]~57_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[29]~57 .lut_mask = 16'h5140;
defparam \shifter|Mux1|Data[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
cycloneii_lcell_comb \shifter|Mux1|Data[29]~58 (
// Equation(s):
// \shifter|Mux1|Data[29]~58_combout  = (\shifter|Mux1|Data[29]~57_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[30]~59_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(\mux4_two|Data[30]~59_combout ),
	.datac(vcc),
	.datad(\shifter|Mux1|Data[29]~57_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[29]~58 .lut_mask = 16'hFF88;
defparam \shifter|Mux1|Data[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cycloneii_lcell_comb \shifter|Mux2|Data[27]~57 (
// Equation(s):
// \shifter|Mux2|Data[27]~57_combout  = (\shifter|Mux2|Data[27]~56_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[29]~58_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[27]~56_combout ),
	.datad(\shifter|Mux1|Data[29]~58_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[27]~57 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cycloneii_lcell_comb \shifter|Mux3|Data[31]~57 (
// Equation(s):
// \shifter|Mux3|Data[31]~57_combout  = (\shifter|Mux3|Data[31]~56_combout  & (((\shifter|Mux2|Data[3]~61_combout )) # (!\shifter|comb~4_combout ))) # (!\shifter|Mux3|Data[31]~56_combout  & (\shifter|comb~4_combout  & ((\shifter|Mux2|Data[27]~57_combout ))))

	.dataa(\shifter|Mux3|Data[31]~56_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[3]~61_combout ),
	.datad(\shifter|Mux2|Data[27]~57_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[31]~57 .lut_mask = 16'hE6A2;
defparam \shifter|Mux3|Data[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneii_lcell_comb \shifter|Mux1|Data[23]~51 (
// Equation(s):
// \shifter|Mux1|Data[23]~51_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[22]~43_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[23]~45_combout ))))

	.dataa(\mux4_two|Data[23]~45_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\mux4_two|Data[22]~43_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[23]~51_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[23]~51 .lut_mask = 16'h0E02;
defparam \shifter|Mux1|Data[23]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneii_lcell_comb \shifter|Mux1|Data[23]~52 (
// Equation(s):
// \shifter|Mux1|Data[23]~52_combout  = (\shifter|Mux1|Data[23]~51_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[24]~47_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\mux4_two|Data[24]~47_combout ),
	.datad(\shifter|Mux1|Data[23]~51_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[23]~52 .lut_mask = 16'hFFA0;
defparam \shifter|Mux1|Data[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneii_lcell_comb \shifter|Mux1|Data[21]~49 (
// Equation(s):
// \shifter|Mux1|Data[21]~49_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[20]~39_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[21]~41_combout )))))

	.dataa(\shifter|comb~0_combout ),
	.datab(\shifter|comb~1_combout ),
	.datac(\mux4_two|Data[20]~39_combout ),
	.datad(\mux4_two|Data[21]~41_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[21]~49 .lut_mask = 16'h3120;
defparam \shifter|Mux1|Data[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneii_lcell_comb \shifter|Mux1|Data[21]~50 (
// Equation(s):
// \shifter|Mux1|Data[21]~50_combout  = (\shifter|Mux1|Data[21]~49_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[22]~43_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~1_combout ),
	.datac(\mux4_two|Data[22]~43_combout ),
	.datad(\shifter|Mux1|Data[21]~49_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[21]~50 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneii_lcell_comb \shifter|Mux2|Data[23]~54 (
// Equation(s):
// \shifter|Mux2|Data[23]~54_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[21]~50_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[23]~52_combout ))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[23]~52_combout ),
	.datad(\shifter|Mux1|Data[21]~50_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[23]~54_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[23]~54 .lut_mask = 16'h3210;
defparam \shifter|Mux2|Data[23]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cycloneii_lcell_comb \shifter|Mux2|Data[23]~55 (
// Equation(s):
// \shifter|Mux2|Data[23]~55_combout  = (\shifter|Mux2|Data[23]~54_combout ) # ((\shifter|Mux1|Data[25]~54_combout  & \shifter|comb~3_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux1|Data[25]~54_combout ),
	.datac(\shifter|comb~3_combout ),
	.datad(\shifter|Mux2|Data[23]~54_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[23]~55 .lut_mask = 16'hFFC0;
defparam \shifter|Mux2|Data[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneii_lcell_comb \shifter|Mux3|Data[23]~54 (
// Equation(s):
// \shifter|Mux3|Data[23]~54_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[19]~53_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[23]~55_combout ))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[23]~55_combout ),
	.datad(\shifter|Mux2|Data[19]~53_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[23]~54_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[23]~54 .lut_mask = 16'h3210;
defparam \shifter|Mux3|Data[23]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N4
cycloneii_lcell_comb \shifter|Mux3|Data[23]~55 (
// Equation(s):
// \shifter|Mux3|Data[23]~55_combout  = (\shifter|Mux3|Data[23]~54_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[27]~57_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux3|Data[23]~54_combout ),
	.datad(\shifter|Mux2|Data[27]~57_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[23]~55 .lut_mask = 16'hFCF0;
defparam \shifter|Mux3|Data[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N26
cycloneii_lcell_comb \shifter|Mux4|Data[23]~21 (
// Equation(s):
// \shifter|Mux4|Data[23]~21_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[15]~53_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[23]~55_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[23]~55_combout ),
	.datad(\shifter|Mux3|Data[15]~53_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[23]~21 .lut_mask = 16'h3210;
defparam \shifter|Mux4|Data[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N0
cycloneii_lcell_comb \shifter|Mux4|Data[23]~22 (
// Equation(s):
// \shifter|Mux4|Data[23]~22_combout  = (\shifter|Mux4|Data[23]~21_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[31]~57_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[31]~57_combout ),
	.datad(\shifter|Mux4|Data[23]~21_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[23]~22 .lut_mask = 16'hFFC0;
defparam \shifter|Mux4|Data[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N18
cycloneii_lcell_comb \shifter|Mux5|Data[23]~30 (
// Equation(s):
// \shifter|Mux5|Data[23]~30_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[23]~22_combout )))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|HighBit~0_combout ),
	.datad(\shifter|Mux4|Data[23]~22_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[23]~30 .lut_mask = 16'h3120;
defparam \shifter|Mux5|Data[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N28
cycloneii_lcell_comb \shifter|Mux5|Data[23]~31 (
// Equation(s):
// \shifter|Mux5|Data[23]~31_combout  = (\shifter|Mux5|Data[23]~30_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[7]~23_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[7]~23_combout ),
	.datad(\shifter|Mux5|Data[23]~30_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[23]~31 .lut_mask = 16'hFFC0;
defparam \shifter|Mux5|Data[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneii_lcell_comb \alu|ALU_Con|ALU_ctr[0]~0 (
// Equation(s):
// \alu|ALU_Con|ALU_ctr[0]~0_combout  = (\seg2|ALUOp_out [2] & ((\seg2|ALUOp_out [3] & ((\seg2|ALUOp_out [1]))) # (!\seg2|ALUOp_out [3] & (\seg2|ALUOp_out [0])))) # (!\seg2|ALUOp_out [2] & (((!\seg2|ALUOp_out [1]))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ALU_Con|ALU_ctr[0]~0 .lut_mask = 16'hC38B;
defparam \alu|ALU_Con|ALU_ctr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneii_lcell_comb \alu|comb~1 (
// Equation(s):
// \alu|comb~1_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [20])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[30]~59_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|Immediate32_out [20]),
	.datac(\mux4_two|Data[30]~59_combout ),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~1 .lut_mask = 16'h665A;
defparam \alu|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneii_lcell_comb \alu|adder|Add0~58 (
// Equation(s):
// \alu|adder|Add0~58_combout  = (\alu|comb~3_combout  & ((\ALU_OpA~61_combout  & (\alu|adder|Add0~57  & VCC)) # (!\ALU_OpA~61_combout  & (!\alu|adder|Add0~57 )))) # (!\alu|comb~3_combout  & ((\ALU_OpA~61_combout  & (!\alu|adder|Add0~57 )) # 
// (!\ALU_OpA~61_combout  & ((\alu|adder|Add0~57 ) # (GND)))))
// \alu|adder|Add0~59  = CARRY((\alu|comb~3_combout  & (!\ALU_OpA~61_combout  & !\alu|adder|Add0~57 )) # (!\alu|comb~3_combout  & ((!\alu|adder|Add0~57 ) # (!\ALU_OpA~61_combout ))))

	.dataa(\alu|comb~3_combout ),
	.datab(\ALU_OpA~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~57 ),
	.combout(\alu|adder|Add0~58_combout ),
	.cout(\alu|adder|Add0~59 ));
// synopsys translate_off
defparam \alu|adder|Add0~58 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneii_lcell_comb \alu|adder|Add0~60 (
// Equation(s):
// \alu|adder|Add0~60_combout  = ((\alu|comb~2_combout  $ (\ALU_OpA~64_combout  $ (!\alu|adder|Add0~59 )))) # (GND)
// \alu|adder|Add0~61  = CARRY((\alu|comb~2_combout  & ((\ALU_OpA~64_combout ) # (!\alu|adder|Add0~59 ))) # (!\alu|comb~2_combout  & (\ALU_OpA~64_combout  & !\alu|adder|Add0~59 )))

	.dataa(\alu|comb~2_combout ),
	.datab(\ALU_OpA~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~59 ),
	.combout(\alu|adder|Add0~60_combout ),
	.cout(\alu|adder|Add0~61 ));
// synopsys translate_off
defparam \alu|adder|Add0~60 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneii_lcell_comb \alu|adder|Add0~64 (
// Equation(s):
// \alu|adder|Add0~64_combout  = ((\ALU_OpA~70_combout  $ (\alu|comb~0_combout  $ (!\alu|adder|Add0~63 )))) # (GND)
// \alu|adder|Add0~65  = CARRY((\ALU_OpA~70_combout  & ((\alu|comb~0_combout ) # (!\alu|adder|Add0~63 ))) # (!\ALU_OpA~70_combout  & (\alu|comb~0_combout  & !\alu|adder|Add0~63 )))

	.dataa(\ALU_OpA~70_combout ),
	.datab(\alu|comb~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~63 ),
	.combout(\alu|adder|Add0~64_combout ),
	.cout(\alu|adder|Add0~65 ));
// synopsys translate_off
defparam \alu|adder|Add0~64 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneii_lcell_comb \alu|adder|Add0~66 (
// Equation(s):
// \alu|adder|Add0~66_combout  = !\alu|adder|Add0~65 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~65 ),
	.combout(\alu|adder|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Add0~66 .lut_mask = 16'h0F0F;
defparam \alu|adder|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneii_lcell_comb \alu|Cmp[31]~1 (
// Equation(s):
// \alu|Cmp[31]~1_combout  = (\alu|Cmp[31]~0_combout  & (((\alu|adder|Add0~66_combout )))) # (!\alu|Cmp[31]~0_combout  & (\alu|adder|Add0~64_combout  $ (((!\alu|adder|Overflow~combout )))))

	.dataa(\alu|Cmp[31]~0_combout ),
	.datab(\alu|adder|Add0~64_combout ),
	.datac(\alu|adder|Add0~66_combout ),
	.datad(\alu|adder|Overflow~combout ),
	.cin(gnd),
	.combout(\alu|Cmp[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Cmp[31]~1 .lut_mask = 16'hE4B1;
defparam \alu|Cmp[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cycloneii_lcell_comb \expansion|Immediate32[23]~21 (
// Equation(s):
// \expansion|Immediate32[23]~21_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\expansion|Immediate32[6]~6_combout ) # (\Seg1|Shamt [1])))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\Seg1|Op [0]),
	.datab(\expansion|Immediate32[6]~6_combout ),
	.datac(\Seg1|Shamt [1]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[23]~21 .lut_mask = 16'hA8CC;
defparam \expansion|Immediate32[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneii_lcell_comb \seg2|Immediate32_out~21 (
// Equation(s):
// \seg2|Immediate32_out~21_combout  = (!\condition_check|BranchValid~combout  & (\expansion|Immediate32[23]~21_combout  & (!\seg2|Jump_out~regout  & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\expansion|Immediate32[23]~21_combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~21 .lut_mask = 16'h0004;
defparam \seg2|Immediate32_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N19
cycloneii_lcell_ff \seg2|Immediate32_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [23]));

// Location: LCCOMB_X32_Y27_N0
cycloneii_lcell_comb \alu|comb~8 (
// Equation(s):
// \alu|comb~8_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [23])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[23]~45_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\seg2|Immediate32_out [23]),
	.datad(\mux4_two|Data[23]~45_combout ),
	.cin(gnd),
	.combout(\alu|comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~8 .lut_mask = 16'h396C;
defparam \alu|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \alu|comb~10 (
// Equation(s):
// \alu|comb~10_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [21])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[21]~41_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [21]),
	.datad(\mux4_two|Data[21]~41_combout ),
	.cin(gnd),
	.combout(\alu|comb~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~10 .lut_mask = 16'h596A;
defparam \alu|comb~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneii_lcell_comb \alu|comb~11 (
// Equation(s):
// \alu|comb~11_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [20])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[20]~39_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [20]),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\mux4_two|Data[20]~39_combout ),
	.cin(gnd),
	.combout(\alu|comb~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~11 .lut_mask = 16'h2D78;
defparam \alu|comb~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cycloneii_lcell_comb \expansion|Immediate32[19]~17 (
// Equation(s):
// \expansion|Immediate32[19]~17_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\Seg1|Func [3]) # (\expansion|Immediate32[6]~6_combout )))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\controller|Decoder2~4_combout ),
	.datab(\Seg1|Func [3]),
	.datac(\Seg1|Op [0]),
	.datad(\expansion|Immediate32[6]~6_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[19]~17 .lut_mask = 16'hF580;
defparam \expansion|Immediate32[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cycloneii_lcell_comb \seg2|Immediate32_out~17 (
// Equation(s):
// \seg2|Immediate32_out~17_combout  = (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & \expansion|Immediate32[19]~17_combout )))

	.dataa(\hazard|LoadUse~7_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\expansion|Immediate32[19]~17_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~17 .lut_mask = 16'h0100;
defparam \seg2|Immediate32_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y24_N21
cycloneii_lcell_ff \seg2|Immediate32_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [19]));

// Location: LCCOMB_X26_Y22_N2
cycloneii_lcell_comb \alu|AndOut[19] (
// Equation(s):
// \alu|AndOut [19] = (\ALU_OpA~34_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [19])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[19]~37_combout )))))

	.dataa(\ALU_OpA~34_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [19]),
	.datad(\mux4_two|Data[19]~37_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [19]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[19] .lut_mask = 16'hA280;
defparam \alu|AndOut[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[19]~92 (
// Equation(s):
// \alu|MUX|ALU_out[19]~92_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|ALU_Con|ALU_ctr[1]~1_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\ALU_OpB~7_combout ))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  
// & (\alu|AndOut [19]))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\alu|AndOut [19]),
	.datad(\ALU_OpB~7_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[19]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[19]~92 .lut_mask = 16'hDC98;
defparam \alu|MUX|ALU_out[19]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N10
cycloneii_lcell_comb \datamemory|Mux29~0 (
// Equation(s):
// \datamemory|Mux29~0_combout  = (\seg3|Mem_Byte_Write_out [0] & ((\seg3|WBData_out [0]) # (!\condition_check|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\condition_check|Equal0~0_combout ),
	.datad(\seg3|Mem_Byte_Write_out [0]),
	.cin(gnd),
	.combout(\datamemory|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux29~0 .lut_mask = 16'hCF00;
defparam \datamemory|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N12
cycloneii_lcell_comb \seg3|MemData_out~0 (
// Equation(s):
// \seg3|MemData_out~0_combout  = (\mux8_one|ALU_out~0_combout  & !\condition_check|BranchValid~combout )

	.dataa(\mux8_one|ALU_out~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~0 .lut_mask = 16'h00AA;
defparam \seg3|MemData_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y30_N13
cycloneii_lcell_ff \seg3|MemData_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [0]));

// Location: LCCOMB_X33_Y30_N30
cycloneii_lcell_comb \condition_check|sl1|out~33 (
// Equation(s):
// \condition_check|sl1|out~33_combout  = (\seg3|WBData_out [0] & \seg3|MemData_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~33 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N8
cycloneii_lcell_comb \regshift|mux8_1_2|out~1 (
// Equation(s):
// \regshift|mux8_1_2|out~1_combout  = (\seg3|MemData_out [0] & ((\seg3|PC_write_out [0]) # ((\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [1]))))

	.dataa(\seg3|MemData_out [0]),
	.datab(\seg3|PC_write_out [0]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~1 .lut_mask = 16'hA8AA;
defparam \regshift|mux8_1_2|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneii_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_combout  = (\seg2|MemDataSrc_out [1] & (((\Add2~42_combout  & !\seg2|MemDataSrc_out [0])))) # (!\seg2|MemDataSrc_out [1] & (\mux4_two|Data[16]~31_combout  & ((\seg2|MemDataSrc_out [0]))))

	.dataa(\mux4_two|Data[16]~31_combout ),
	.datab(\Add2~42_combout ),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\seg2|MemDataSrc_out [0]),
	.cin(gnd),
	.combout(\Add2~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'h0AC0;
defparam \Add2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneii_lcell_comb \seg3|MemData_out~16 (
// Equation(s):
// \seg3|MemData_out~16_combout  = (!\condition_check|BranchValid~combout  & \Add2~44_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Add2~44_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~16 .lut_mask = 16'h0F00;
defparam \seg3|MemData_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y27_N7
cycloneii_lcell_ff \seg3|MemData_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [16]));

// Location: LCCOMB_X33_Y32_N12
cycloneii_lcell_comb \condition_check|sl1|out~1 (
// Equation(s):
// \condition_check|sl1|out~1_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [24])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [16])))

	.dataa(\seg3|MemData_out [24]),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [16]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~1 .lut_mask = 16'hAFA0;
defparam \condition_check|sl1|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N28
cycloneii_lcell_comb \regshift|mux8_1_1|out[0]~2 (
// Equation(s):
// \regshift|mux8_1_1|out[0]~2_combout  = (\regshift|mux8_1_1|out[4]~1_combout  & ((\regshift|mux8_1_2|out[2]~12_combout  & (\regshift|mux8_1_2|out~1_combout )) # (!\regshift|mux8_1_2|out[2]~12_combout  & ((\condition_check|sl1|out~1_combout ))))) # 
// (!\regshift|mux8_1_1|out[4]~1_combout  & (((\regshift|mux8_1_2|out[2]~12_combout ))))

	.dataa(\regshift|mux8_1_1|out[4]~1_combout ),
	.datab(\regshift|mux8_1_2|out~1_combout ),
	.datac(\regshift|mux8_1_2|out[2]~12_combout ),
	.datad(\condition_check|sl1|out~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[0]~2 .lut_mask = 16'hDAD0;
defparam \regshift|mux8_1_1|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N30
cycloneii_lcell_comb \regshift|mux8_1_1|out[0]~3 (
// Equation(s):
// \regshift|mux8_1_1|out[0]~3_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (((\regshift|mux8_1_1|out[0]~2_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & ((\regshift|mux8_1_1|out[0]~2_combout  & (\condition_check|sl1|out~17_combout )) # 
// (!\regshift|mux8_1_1|out[0]~2_combout  & ((\condition_check|sl1|out~33_combout )))))

	.dataa(\condition_check|sl1|out~17_combout ),
	.datab(\regshift|mux8_1_1|out[4]~0_combout ),
	.datac(\condition_check|sl1|out~33_combout ),
	.datad(\regshift|mux8_1_1|out[0]~2_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[0]~3 .lut_mask = 16'hEE30;
defparam \regshift|mux8_1_1|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cycloneii_lcell_comb \Add2~68 (
// Equation(s):
// \Add2~68_combout  = (\seg2|MemDataSrc_out [0] & (((!\seg2|MemDataSrc_out [1] & \mux4_two|Data[24]~47_combout )))) # (!\seg2|MemDataSrc_out [0] & (\Add2~66_combout  & (\seg2|MemDataSrc_out [1])))

	.dataa(\seg2|MemDataSrc_out [0]),
	.datab(\Add2~66_combout ),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\mux4_two|Data[24]~47_combout ),
	.cin(gnd),
	.combout(\Add2~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~68 .lut_mask = 16'h4A40;
defparam \Add2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cycloneii_lcell_comb \seg3|MemData_out~24 (
// Equation(s):
// \seg3|MemData_out~24_combout  = (!\condition_check|BranchValid~combout  & \Add2~68_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Add2~68_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~24 .lut_mask = 16'h0F00;
defparam \seg3|MemData_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N17
cycloneii_lcell_ff \seg3|MemData_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [24]));

// Location: LCCOMB_X33_Y32_N8
cycloneii_lcell_comb \condition_check|sl1|out~18 (
// Equation(s):
// \condition_check|sl1|out~18_combout  = (!\seg3|WBData_out [0] & \seg3|MemData_out [24])

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(\seg3|MemData_out [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|sl1|out~18_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~18 .lut_mask = 16'h5050;
defparam \condition_check|sl1|out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneii_lcell_comb \seg3|MemData_out~8 (
// Equation(s):
// \seg3|MemData_out~8_combout  = (\Add2~20_combout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~20_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~8 .lut_mask = 16'h00F0;
defparam \seg3|MemData_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N31
cycloneii_lcell_ff \seg3|MemData_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [8]));

// Location: LCCOMB_X33_Y32_N24
cycloneii_lcell_comb \regshift|mux8_1_2|out~10 (
// Equation(s):
// \regshift|mux8_1_2|out~10_combout  = (\seg3|MemData_out [8] & ((\seg3|PC_write_out [2] & (\seg3|PC_write_out [1] & !\seg3|PC_write_out [0])) # (!\seg3|PC_write_out [2] & (!\seg3|PC_write_out [1] & \seg3|PC_write_out [0]))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|MemData_out [8]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~10 .lut_mask = 16'h1800;
defparam \regshift|mux8_1_2|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N14
cycloneii_lcell_comb \regshift|mux8_1_2|out~11 (
// Equation(s):
// \regshift|mux8_1_2|out~11_combout  = (\regshift|mux8_1_2|out~9_combout  & ((\seg3|PC_write_out [0]) # ((!\regshift|mux8_1_2|out[2]~0_combout )))) # (!\regshift|mux8_1_2|out~9_combout  & (\regshift|mux8_1_2|out~10_combout  & ((\seg3|PC_write_out [0]) # 
// (!\regshift|mux8_1_2|out[2]~0_combout ))))

	.dataa(\regshift|mux8_1_2|out~9_combout ),
	.datab(\seg3|PC_write_out [0]),
	.datac(\regshift|mux8_1_2|out~10_combout ),
	.datad(\regshift|mux8_1_2|out[2]~0_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~11 .lut_mask = 16'hC8FA;
defparam \regshift|mux8_1_2|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N26
cycloneii_lcell_comb \condition_check|sl1|out~2 (
// Equation(s):
// \condition_check|sl1|out~2_combout  = (\seg3|WBData_out [0] & ((\seg3|MemData_out [8]))) # (!\seg3|WBData_out [0] & (\seg3|MemData_out [0]))

	.dataa(\seg3|MemData_out [0]),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [8]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~2 .lut_mask = 16'hFA0A;
defparam \condition_check|sl1|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N16
cycloneii_lcell_comb \regshift|mux8_1_2|out[0]~14 (
// Equation(s):
// \regshift|mux8_1_2|out[0]~14_combout  = (\regshift|mux8_1_2|out[2]~13_combout  & (((\regshift|mux8_1_2|out~11_combout )) # (!\regshift|mux8_1_2|out[2]~12_combout ))) # (!\regshift|mux8_1_2|out[2]~13_combout  & (\regshift|mux8_1_2|out[2]~12_combout  & 
// ((\condition_check|sl1|out~2_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~13_combout ),
	.datab(\regshift|mux8_1_2|out[2]~12_combout ),
	.datac(\regshift|mux8_1_2|out~11_combout ),
	.datad(\condition_check|sl1|out~2_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[0]~14 .lut_mask = 16'hE6A2;
defparam \regshift|mux8_1_2|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N22
cycloneii_lcell_comb \regshift|mux8_1_2|out[0] (
// Equation(s):
// \regshift|mux8_1_2|out [0] = (\regshift|mux8_1_2|out[0]~14_combout  & (((\condition_check|sl1|out~18_combout ) # (!\regshift|mux8_1_2|out[2]~0_combout )))) # (!\regshift|mux8_1_2|out[0]~14_combout  & (\condition_check|sl1|out~17_combout  & 
// ((\regshift|mux8_1_2|out[2]~0_combout ))))

	.dataa(\condition_check|sl1|out~17_combout ),
	.datab(\condition_check|sl1|out~18_combout ),
	.datac(\regshift|mux8_1_2|out[0]~14_combout ),
	.datad(\regshift|mux8_1_2|out[2]~0_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out [0]),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[0] .lut_mask = 16'hCAF0;
defparam \regshift|mux8_1_2|out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N18
cycloneii_lcell_comb \regshift|mux8_1_0|out[0]~1 (
// Equation(s):
// \regshift|mux8_1_0|out[0]~1_combout  = (\seg3|MemData_out [24] & ((\seg3|PC_write_out [1] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [2]))) # (!\seg3|PC_write_out [1] & ((\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|MemData_out [24]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[0]~1 .lut_mask = 16'hA82A;
defparam \regshift|mux8_1_0|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N4
cycloneii_lcell_comb \regshift|mux8_1_0|out[0]~0 (
// Equation(s):
// \regshift|mux8_1_0|out[0]~0_combout  = (!\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_2|out~9_combout ) # (\regshift|mux8_1_2|out~10_combout )))

	.dataa(\regshift|mux8_1_2|out~9_combout ),
	.datab(vcc),
	.datac(\regshift|mux8_1_2|out~10_combout ),
	.datad(\regshift|Rt_out_shift_ctr~0_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[0]~0 .lut_mask = 16'h00FA;
defparam \regshift|mux8_1_0|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N0
cycloneii_lcell_comb \regshift|mux8_1_0|out[0]~2 (
// Equation(s):
// \regshift|mux8_1_0|out[0]~2_combout  = (!\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~1_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~2_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~2_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\condition_check|sl1|out~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[0]~2 .lut_mask = 16'h0E04;
defparam \regshift|mux8_1_0|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N2
cycloneii_lcell_comb \regshift|mux8_1_0|out[0]~3 (
// Equation(s):
// \regshift|mux8_1_0|out[0]~3_combout  = (\regshift|mux8_1_0|out[0]~0_combout ) # ((\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_0|out[0]~1_combout ) # (\regshift|mux8_1_0|out[0]~2_combout ))))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\regshift|mux8_1_0|out[0]~1_combout ),
	.datac(\regshift|mux8_1_0|out[0]~0_combout ),
	.datad(\regshift|mux8_1_0|out[0]~2_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[0]~3 .lut_mask = 16'hFAF8;
defparam \regshift|mux8_1_0|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneii_lcell_comb \regshift|mux8_1_0|out[0]~5 (
// Equation(s):
// \regshift|mux8_1_0|out[0]~5_combout  = (\regshift|mux8_1_0|out[0]~4_combout  & \regshift|mux8_1_0|out[0]~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[0]~4_combout ),
	.datad(\regshift|mux8_1_0|out[0]~3_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[0]~5 .lut_mask = 16'hF000;
defparam \regshift|mux8_1_0|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cycloneii_lcell_comb \datamemory|Mux31~0 (
// Equation(s):
// \datamemory|Mux31~0_combout  = (\datamemory|Mux29~1_combout  & ((\datamemory|Mux29~0_combout ) # ((\regshift|mux8_1_2|out [0])))) # (!\datamemory|Mux29~1_combout  & (!\datamemory|Mux29~0_combout  & ((\regshift|mux8_1_0|out[0]~5_combout ))))

	.dataa(\datamemory|Mux29~1_combout ),
	.datab(\datamemory|Mux29~0_combout ),
	.datac(\regshift|mux8_1_2|out [0]),
	.datad(\regshift|mux8_1_0|out[0]~5_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux31~0 .lut_mask = 16'hB9A8;
defparam \datamemory|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cycloneii_lcell_comb \datamemory|Mux31~1 (
// Equation(s):
// \datamemory|Mux31~1_combout  = (\datamemory|Mux29~0_combout  & ((\datamemory|Mux31~0_combout  & (\regshift|mux8_1_3|out[0]~3_combout )) # (!\datamemory|Mux31~0_combout  & ((\regshift|mux8_1_1|out[0]~3_combout ))))) # (!\datamemory|Mux29~0_combout  & 
// (((\datamemory|Mux31~0_combout ))))

	.dataa(\regshift|mux8_1_3|out[0]~3_combout ),
	.datab(\datamemory|Mux29~0_combout ),
	.datac(\regshift|mux8_1_1|out[0]~3_combout ),
	.datad(\datamemory|Mux31~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux31~1 .lut_mask = 16'hBBC0;
defparam \datamemory|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneii_lcell_comb \mux8_one|ALU_out~1 (
// Equation(s):
// \mux8_one|ALU_out~1_combout  = (\seg2|MemDataSrc_out [0] & (((!\seg2|MemDataSrc_out [1] & \mux4_two|Data[1]~1_combout )))) # (!\seg2|MemDataSrc_out [0] & (\seg2|PC_Add_out [0] & (\seg2|MemDataSrc_out [1])))

	.dataa(\seg2|PC_Add_out [0]),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\mux4_two|Data[1]~1_combout ),
	.cin(gnd),
	.combout(\mux8_one|ALU_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux8_one|ALU_out~1 .lut_mask = 16'h2C20;
defparam \mux8_one|ALU_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cycloneii_lcell_comb \seg3|MemData_out~1 (
// Equation(s):
// \seg3|MemData_out~1_combout  = (!\condition_check|BranchValid~combout  & \mux8_one|ALU_out~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\mux8_one|ALU_out~1_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~1 .lut_mask = 16'h0F00;
defparam \seg3|MemData_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N5
cycloneii_lcell_ff \seg3|MemData_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [1]));

// Location: LCCOMB_X34_Y31_N4
cycloneii_lcell_comb \regshift|mux8_1_2|out~2 (
// Equation(s):
// \regshift|mux8_1_2|out~2_combout  = (\seg3|MemData_out [1] & ((\seg3|PC_write_out [0]) # ((\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~2 .lut_mask = 16'hEF00;
defparam \regshift|mux8_1_2|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneii_lcell_comb \condition_check|sl1|out~0 (
// Equation(s):
// \condition_check|sl1|out~0_combout  = (\seg3|WBData_out [1] & \seg3|WBData_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [1]),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~0 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N0
cycloneii_lcell_comb \regshift|mux8_1_3|out[0]~1 (
// Equation(s):
// \regshift|mux8_1_3|out[0]~1_combout  = (\condition_check|sl1|out~0_combout  & (!\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|PC_write_out [0]) # (!\regshift|mux8_1_2|out[2]~0_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~0_combout ),
	.datab(\condition_check|sl1|out~0_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[0]~1 .lut_mask = 16'h0C04;
defparam \regshift|mux8_1_3|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneii_lcell_comb \seg3|MemData_out~9 (
// Equation(s):
// \seg3|MemData_out~9_combout  = (\Add2~23_combout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~23_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~9 .lut_mask = 16'h00F0;
defparam \seg3|MemData_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N9
cycloneii_lcell_ff \seg3|MemData_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [9]));

// Location: LCCOMB_X34_Y31_N26
cycloneii_lcell_comb \condition_check|sl1|out~4 (
// Equation(s):
// \condition_check|sl1|out~4_combout  = (\seg3|WBData_out [0] & ((\seg3|MemData_out [9]))) # (!\seg3|WBData_out [0] & (\seg3|MemData_out [1]))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg3|MemData_out [1]),
	.datad(\seg3|MemData_out [9]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~4 .lut_mask = 16'hFC30;
defparam \condition_check|sl1|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneii_lcell_comb \Add2~47 (
// Equation(s):
// \Add2~47_combout  = (\seg2|MemDataSrc_out [1] & (!\seg2|MemDataSrc_out [0] & (\Add2~45_combout ))) # (!\seg2|MemDataSrc_out [1] & (\seg2|MemDataSrc_out [0] & ((\mux4_two|Data[17]~33_combout ))))

	.dataa(\seg2|MemDataSrc_out [1]),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\Add2~45_combout ),
	.datad(\mux4_two|Data[17]~33_combout ),
	.cin(gnd),
	.combout(\Add2~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~47 .lut_mask = 16'h6420;
defparam \Add2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N8
cycloneii_lcell_comb \seg3|MemData_out~17 (
// Equation(s):
// \seg3|MemData_out~17_combout  = (!\condition_check|BranchValid~combout  & \Add2~47_combout )

	.dataa(\condition_check|BranchValid~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~47_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~17 .lut_mask = 16'h5500;
defparam \seg3|MemData_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N9
cycloneii_lcell_ff \seg3|MemData_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [17]));

// Location: LCCOMB_X26_Y27_N8
cycloneii_lcell_comb \seg3|MemData_out~25 (
// Equation(s):
// \seg3|MemData_out~25_combout  = (\Add2~71_combout  & !\condition_check|BranchValid~combout )

	.dataa(\Add2~71_combout ),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~25 .lut_mask = 16'h0A0A;
defparam \seg3|MemData_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y27_N9
cycloneii_lcell_ff \seg3|MemData_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [25]));

// Location: LCCOMB_X34_Y31_N28
cycloneii_lcell_comb \condition_check|sl1|out~3 (
// Equation(s):
// \condition_check|sl1|out~3_combout  = (\seg3|WBData_out [0] & ((\seg3|MemData_out [25]))) # (!\seg3|WBData_out [0] & (\seg3|MemData_out [17]))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg3|MemData_out [17]),
	.datad(\seg3|MemData_out [25]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~3 .lut_mask = 16'hFC30;
defparam \condition_check|sl1|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
cycloneii_lcell_comb \regshift|mux8_1_3|out[1]~4 (
// Equation(s):
// \regshift|mux8_1_3|out[1]~4_combout  = (\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~3_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~4_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~4_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\condition_check|sl1|out~3_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[1]~4 .lut_mask = 16'hE040;
defparam \regshift|mux8_1_3|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N10
cycloneii_lcell_comb \regshift|mux8_1_3|out[1]~5 (
// Equation(s):
// \regshift|mux8_1_3|out[1]~5_combout  = (\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_3|out[1]~4_combout ) # ((\seg3|MemData_out [1] & \regshift|mux8_1_3|out[0]~1_combout ))))

	.dataa(\seg3|MemData_out [1]),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_3|out[0]~1_combout ),
	.datad(\regshift|mux8_1_3|out[1]~4_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[1]~5 .lut_mask = 16'hCC80;
defparam \regshift|mux8_1_3|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N28
cycloneii_lcell_comb \regshift|mux8_1_3|out[1]~6 (
// Equation(s):
// \regshift|mux8_1_3|out[1]~6_combout  = (\regshift|mux8_1_3|out[1]~5_combout ) # ((\regshift|mux8_1_2|out~2_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(vcc),
	.datab(\regshift|mux8_1_2|out~2_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_3|out[1]~5_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[1]~6 .lut_mask = 16'hFF0C;
defparam \regshift|mux8_1_3|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cycloneii_lcell_comb \condition_check|sl1|out~20 (
// Equation(s):
// \condition_check|sl1|out~20_combout  = (!\seg3|WBData_out [0] & \seg3|MemData_out [25])

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(vcc),
	.datad(\seg3|MemData_out [25]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~20 .lut_mask = 16'h3300;
defparam \condition_check|sl1|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N16
cycloneii_lcell_comb \regshift|mux8_1_2|out~16 (
// Equation(s):
// \regshift|mux8_1_2|out~16_combout  = (\seg3|MemData_out [9] & ((\seg3|PC_write_out [0] & (!\seg3|PC_write_out [2] & !\seg3|PC_write_out [1])) # (!\seg3|PC_write_out [0] & (\seg3|PC_write_out [2] & \seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [9]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~16_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~16 .lut_mask = 16'h4200;
defparam \regshift|mux8_1_2|out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N22
cycloneii_lcell_comb \regshift|mux8_1_2|out~15 (
// Equation(s):
// \regshift|mux8_1_2|out~15_combout  = (\seg3|MemData_out [1] & ((\seg3|PC_write_out [0] & ((\seg3|PC_write_out [2]) # (\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [0] & ((!\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [2])))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~15 .lut_mask = 16'hBD00;
defparam \regshift|mux8_1_2|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N14
cycloneii_lcell_comb \regshift|mux8_1_2|out~17 (
// Equation(s):
// \regshift|mux8_1_2|out~17_combout  = (\seg3|PC_write_out [0] & (((\regshift|mux8_1_2|out~16_combout ) # (\regshift|mux8_1_2|out~15_combout )))) # (!\seg3|PC_write_out [0] & (!\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out~16_combout ) # 
// (\regshift|mux8_1_2|out~15_combout ))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\regshift|mux8_1_2|out[2]~0_combout ),
	.datac(\regshift|mux8_1_2|out~16_combout ),
	.datad(\regshift|mux8_1_2|out~15_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~17_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~17 .lut_mask = 16'hBBB0;
defparam \regshift|mux8_1_2|out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N20
cycloneii_lcell_comb \regshift|mux8_1_2|out[1]~18 (
// Equation(s):
// \regshift|mux8_1_2|out[1]~18_combout  = (\regshift|mux8_1_2|out[2]~12_combout  & ((\regshift|mux8_1_2|out[2]~13_combout  & ((\regshift|mux8_1_2|out~17_combout ))) # (!\regshift|mux8_1_2|out[2]~13_combout  & (\condition_check|sl1|out~4_combout )))) # 
// (!\regshift|mux8_1_2|out[2]~12_combout  & (((\regshift|mux8_1_2|out[2]~13_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~12_combout ),
	.datab(\condition_check|sl1|out~4_combout ),
	.datac(\regshift|mux8_1_2|out~17_combout ),
	.datad(\regshift|mux8_1_2|out[2]~13_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[1]~18 .lut_mask = 16'hF588;
defparam \regshift|mux8_1_2|out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N18
cycloneii_lcell_comb \condition_check|sl1|out~19 (
// Equation(s):
// \condition_check|sl1|out~19_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [17])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [9])))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg3|MemData_out [17]),
	.datad(\seg3|MemData_out [9]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~19 .lut_mask = 16'hF3C0;
defparam \condition_check|sl1|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N14
cycloneii_lcell_comb \regshift|mux8_1_2|out[1] (
// Equation(s):
// \regshift|mux8_1_2|out [1] = (\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out[1]~18_combout  & (\condition_check|sl1|out~20_combout )) # (!\regshift|mux8_1_2|out[1]~18_combout  & ((\condition_check|sl1|out~19_combout ))))) # 
// (!\regshift|mux8_1_2|out[2]~0_combout  & (((\regshift|mux8_1_2|out[1]~18_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~0_combout ),
	.datab(\condition_check|sl1|out~20_combout ),
	.datac(\regshift|mux8_1_2|out[1]~18_combout ),
	.datad(\condition_check|sl1|out~19_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out [1]),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[1] .lut_mask = 16'hDAD0;
defparam \regshift|mux8_1_2|out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
cycloneii_lcell_comb \regshift|mux8_1_1|out[1]~4 (
// Equation(s):
// \regshift|mux8_1_1|out[1]~4_combout  = (\regshift|mux8_1_1|out[4]~1_combout  & ((\regshift|mux8_1_2|out[2]~12_combout  & ((\regshift|mux8_1_2|out~2_combout ))) # (!\regshift|mux8_1_2|out[2]~12_combout  & (\condition_check|sl1|out~3_combout )))) # 
// (!\regshift|mux8_1_1|out[4]~1_combout  & (((\regshift|mux8_1_2|out[2]~12_combout ))))

	.dataa(\regshift|mux8_1_1|out[4]~1_combout ),
	.datab(\condition_check|sl1|out~3_combout ),
	.datac(\regshift|mux8_1_2|out~2_combout ),
	.datad(\regshift|mux8_1_2|out[2]~12_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[1]~4 .lut_mask = 16'hF588;
defparam \regshift|mux8_1_1|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneii_lcell_comb \condition_check|sl1|out~34 (
// Equation(s):
// \condition_check|sl1|out~34_combout  = (\seg3|WBData_out [0] & \seg3|MemData_out [1])

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg3|MemData_out [1]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~34_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~34 .lut_mask = 16'hAA00;
defparam \condition_check|sl1|out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cycloneii_lcell_comb \regshift|mux8_1_1|out[1]~5 (
// Equation(s):
// \regshift|mux8_1_1|out[1]~5_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (\regshift|mux8_1_1|out[1]~4_combout )) # (!\regshift|mux8_1_1|out[4]~0_combout  & ((\regshift|mux8_1_1|out[1]~4_combout  & (\condition_check|sl1|out~19_combout )) # 
// (!\regshift|mux8_1_1|out[1]~4_combout  & ((\condition_check|sl1|out~34_combout )))))

	.dataa(\regshift|mux8_1_1|out[4]~0_combout ),
	.datab(\regshift|mux8_1_1|out[1]~4_combout ),
	.datac(\condition_check|sl1|out~19_combout ),
	.datad(\condition_check|sl1|out~34_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[1]~5 .lut_mask = 16'hD9C8;
defparam \regshift|mux8_1_1|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N2
cycloneii_lcell_comb \regshift|mux8_1_0|out[1]~7 (
// Equation(s):
// \regshift|mux8_1_0|out[1]~7_combout  = (\seg3|MemData_out [25] & ((\seg3|PC_write_out [0] & ((\seg3|PC_write_out [2]) # (\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [0] & ((!\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [2])))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [25]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[1]~7 .lut_mask = 16'hBD00;
defparam \regshift|mux8_1_0|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
cycloneii_lcell_comb \regshift|mux8_1_0|out[1]~6 (
// Equation(s):
// \regshift|mux8_1_0|out[1]~6_combout  = (!\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_2|out~16_combout ) # (\regshift|mux8_1_2|out~15_combout )))

	.dataa(vcc),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_2|out~16_combout ),
	.datad(\regshift|mux8_1_2|out~15_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[1]~6 .lut_mask = 16'h3330;
defparam \regshift|mux8_1_0|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
cycloneii_lcell_comb \regshift|mux8_1_0|out[1]~8 (
// Equation(s):
// \regshift|mux8_1_0|out[1]~8_combout  = (!\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~3_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~4_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~4_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\condition_check|sl1|out~3_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[1]~8 .lut_mask = 16'h0E04;
defparam \regshift|mux8_1_0|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N30
cycloneii_lcell_comb \regshift|mux8_1_0|out[1]~9 (
// Equation(s):
// \regshift|mux8_1_0|out[1]~9_combout  = (\regshift|mux8_1_0|out[1]~6_combout ) # ((\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_0|out[1]~7_combout ) # (\regshift|mux8_1_0|out[1]~8_combout ))))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\regshift|mux8_1_0|out[1]~7_combout ),
	.datac(\regshift|mux8_1_0|out[1]~6_combout ),
	.datad(\regshift|mux8_1_0|out[1]~8_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[1]~9 .lut_mask = 16'hFAF8;
defparam \regshift|mux8_1_0|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N12
cycloneii_lcell_comb \regshift|mux8_1_0|out[1]~10 (
// Equation(s):
// \regshift|mux8_1_0|out[1]~10_combout  = (\regshift|mux8_1_0|out[0]~4_combout  & \regshift|mux8_1_0|out[1]~9_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[0]~4_combout ),
	.datad(\regshift|mux8_1_0|out[1]~9_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[1]~10 .lut_mask = 16'hF000;
defparam \regshift|mux8_1_0|out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N20
cycloneii_lcell_comb \datamemory|Mux30~0 (
// Equation(s):
// \datamemory|Mux30~0_combout  = (\datamemory|Mux29~1_combout  & (((\datamemory|Mux29~0_combout )))) # (!\datamemory|Mux29~1_combout  & ((\datamemory|Mux29~0_combout  & (\regshift|mux8_1_1|out[1]~5_combout )) # (!\datamemory|Mux29~0_combout  & 
// ((\regshift|mux8_1_0|out[1]~10_combout )))))

	.dataa(\datamemory|Mux29~1_combout ),
	.datab(\regshift|mux8_1_1|out[1]~5_combout ),
	.datac(\datamemory|Mux29~0_combout ),
	.datad(\regshift|mux8_1_0|out[1]~10_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux30~0 .lut_mask = 16'hE5E0;
defparam \datamemory|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
cycloneii_lcell_comb \datamemory|Mux30~1 (
// Equation(s):
// \datamemory|Mux30~1_combout  = (\datamemory|Mux29~1_combout  & ((\datamemory|Mux30~0_combout  & (\regshift|mux8_1_3|out[1]~6_combout )) # (!\datamemory|Mux30~0_combout  & ((\regshift|mux8_1_2|out [1]))))) # (!\datamemory|Mux29~1_combout  & 
// (((\datamemory|Mux30~0_combout ))))

	.dataa(\datamemory|Mux29~1_combout ),
	.datab(\regshift|mux8_1_3|out[1]~6_combout ),
	.datac(\regshift|mux8_1_2|out [1]),
	.datad(\datamemory|Mux30~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux30~1 .lut_mask = 16'hDDA0;
defparam \datamemory|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cycloneii_lcell_comb \seg3|MemData_out~2 (
// Equation(s):
// \seg3|MemData_out~2_combout  = (!\condition_check|BranchValid~combout  & \Add2~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Add2~2_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~2 .lut_mask = 16'h0F00;
defparam \seg3|MemData_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y27_N29
cycloneii_lcell_ff \seg3|MemData_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [2]));

// Location: LCCOMB_X27_Y27_N4
cycloneii_lcell_comb \Add2~74 (
// Equation(s):
// \Add2~74_combout  = (\seg2|MemDataSrc_out [1] & (((!\seg2|MemDataSrc_out [0] & \Add2~72_combout )))) # (!\seg2|MemDataSrc_out [1] & (\mux4_two|Data[26]~51_combout  & (\seg2|MemDataSrc_out [0])))

	.dataa(\seg2|MemDataSrc_out [1]),
	.datab(\mux4_two|Data[26]~51_combout ),
	.datac(\seg2|MemDataSrc_out [0]),
	.datad(\Add2~72_combout ),
	.cin(gnd),
	.combout(\Add2~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~74 .lut_mask = 16'h4A40;
defparam \Add2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneii_lcell_comb \seg3|MemData_out~26 (
// Equation(s):
// \seg3|MemData_out~26_combout  = (\Add2~74_combout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(\Add2~74_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~26 .lut_mask = 16'h0C0C;
defparam \seg3|MemData_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N9
cycloneii_lcell_ff \seg3|MemData_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [26]));

// Location: LCCOMB_X27_Y27_N24
cycloneii_lcell_comb \seg3|MemData_out~18 (
// Equation(s):
// \seg3|MemData_out~18_combout  = (\Add2~50_combout  & !\condition_check|BranchValid~combout )

	.dataa(\Add2~50_combout ),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~18 .lut_mask = 16'h0A0A;
defparam \seg3|MemData_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N25
cycloneii_lcell_ff \seg3|MemData_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [18]));

// Location: LCCOMB_X32_Y32_N22
cycloneii_lcell_comb \condition_check|sl1|out~5 (
// Equation(s):
// \condition_check|sl1|out~5_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [26])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [18])))

	.dataa(vcc),
	.datab(\seg3|MemData_out [26]),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [18]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~5 .lut_mask = 16'hCFC0;
defparam \condition_check|sl1|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneii_lcell_comb \mux4_two|Data[10]~18 (
// Equation(s):
// \mux4_two|Data[10]~18_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~10_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [10]))))

	.dataa(\seg2|OperandB_out [10]),
	.datab(\Rd_in~10_combout ),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[10]~18 .lut_mask = 16'h00CA;
defparam \mux4_two|Data[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneii_lcell_comb \mux4_two|Data[10]~19 (
// Equation(s):
// \mux4_two|Data[10]~19_combout  = (\mux4_two|Data[10]~18_combout ) # ((\seg3|WBData_out [10] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [10]),
	.datab(vcc),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[10]~18_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[10]~19 .lut_mask = 16'hFFA0;
defparam \mux4_two|Data[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneii_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (\seg2|MemDataSrc_out [1] & (((!\seg2|MemDataSrc_out [0] & \Add2~24_combout )))) # (!\seg2|MemDataSrc_out [1] & (\mux4_two|Data[10]~19_combout  & (\seg2|MemDataSrc_out [0])))

	.dataa(\seg2|MemDataSrc_out [1]),
	.datab(\mux4_two|Data[10]~19_combout ),
	.datac(\seg2|MemDataSrc_out [0]),
	.datad(\Add2~24_combout ),
	.cin(gnd),
	.combout(\Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h4A40;
defparam \Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneii_lcell_comb \seg3|MemData_out~10 (
// Equation(s):
// \seg3|MemData_out~10_combout  = (!\condition_check|BranchValid~combout  & \Add2~26_combout )

	.dataa(vcc),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\Add2~26_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~10 .lut_mask = 16'h3030;
defparam \seg3|MemData_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y27_N23
cycloneii_lcell_ff \seg3|MemData_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [10]));

// Location: LCCOMB_X32_Y32_N4
cycloneii_lcell_comb \condition_check|sl1|out~6 (
// Equation(s):
// \condition_check|sl1|out~6_combout  = (\seg3|WBData_out [0] & ((\seg3|MemData_out [10]))) # (!\seg3|WBData_out [0] & (\seg3|MemData_out [2]))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg3|MemData_out [2]),
	.datad(\seg3|MemData_out [10]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~6 .lut_mask = 16'hFC30;
defparam \condition_check|sl1|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N26
cycloneii_lcell_comb \regshift|mux8_1_3|out[2]~7 (
// Equation(s):
// \regshift|mux8_1_3|out[2]~7_combout  = (\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & (\condition_check|sl1|out~5_combout )) # (!\seg3|WBData_out [1] & ((\condition_check|sl1|out~6_combout )))))

	.dataa(\regshift|Rt_out_shift_ctr~1_combout ),
	.datab(\condition_check|sl1|out~5_combout ),
	.datac(\condition_check|sl1|out~6_combout ),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[2]~7 .lut_mask = 16'h88A0;
defparam \regshift|mux8_1_3|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cycloneii_lcell_comb \regshift|mux8_1_3|out[2]~8 (
// Equation(s):
// \regshift|mux8_1_3|out[2]~8_combout  = (\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_3|out[2]~7_combout ) # ((\regshift|mux8_1_3|out[0]~1_combout  & \seg3|MemData_out [2]))))

	.dataa(\regshift|mux8_1_3|out[0]~1_combout ),
	.datab(\seg3|MemData_out [2]),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_3|out[2]~7_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[2]~8 .lut_mask = 16'hF080;
defparam \regshift|mux8_1_3|out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
cycloneii_lcell_comb \regshift|mux8_1_3|out[2]~9 (
// Equation(s):
// \regshift|mux8_1_3|out[2]~9_combout  = (\regshift|mux8_1_3|out[2]~8_combout ) # ((\regshift|mux8_1_2|out~3_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(\regshift|mux8_1_2|out~3_combout ),
	.datab(vcc),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_3|out[2]~8_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[2]~9 .lut_mask = 16'hFF0A;
defparam \regshift|mux8_1_3|out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N30
cycloneii_lcell_comb \condition_check|sl2|out[1]~2 (
// Equation(s):
// \condition_check|sl2|out[1]~2_combout  = (\seg3|WBData_out [1] & (((\condition_check|Equal0~0_combout ) # (!\seg3|WBData_out [0])) # (!\condition_check|Right[1]~0_combout ))) # (!\seg3|WBData_out [1] & (((!\condition_check|Equal0~0_combout ))))

	.dataa(\condition_check|Right[1]~0_combout ),
	.datab(\seg3|WBData_out [1]),
	.datac(\condition_check|Equal0~0_combout ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl2|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl2|out[1]~2 .lut_mask = 16'hC7CF;
defparam \condition_check|sl2|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
cycloneii_lcell_comb \datamemory|Mux29~1 (
// Equation(s):
// \datamemory|Mux29~1_combout  = (\seg3|Mem_Byte_Write_out [0] & (((\condition_check|sl1|out~0_combout ) # (\condition_check|sl2|out[1]~2_combout )) # (!\condition_check|Equal0~0_combout )))

	.dataa(\condition_check|Equal0~0_combout ),
	.datab(\condition_check|sl1|out~0_combout ),
	.datac(\condition_check|sl2|out[1]~2_combout ),
	.datad(\seg3|Mem_Byte_Write_out [0]),
	.cin(gnd),
	.combout(\datamemory|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux29~1 .lut_mask = 16'hFD00;
defparam \datamemory|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N20
cycloneii_lcell_comb \regshift|mux8_1_0|out[2]~13 (
// Equation(s):
// \regshift|mux8_1_0|out[2]~13_combout  = (!\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & (\condition_check|sl1|out~5_combout )) # (!\seg3|WBData_out [1] & ((\condition_check|sl1|out~6_combout )))))

	.dataa(\regshift|Rt_out_shift_ctr~1_combout ),
	.datab(\condition_check|sl1|out~5_combout ),
	.datac(\condition_check|sl1|out~6_combout ),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[2]~13 .lut_mask = 16'h4450;
defparam \regshift|mux8_1_0|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N18
cycloneii_lcell_comb \regshift|mux8_1_2|out~19 (
// Equation(s):
// \regshift|mux8_1_2|out~19_combout  = (\seg3|MemData_out [2] & ((\seg3|PC_write_out [2] & ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [2] & ((\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [0])))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [0]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [2]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~19_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~19 .lut_mask = 16'hDB00;
defparam \regshift|mux8_1_2|out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N28
cycloneii_lcell_comb \regshift|mux8_1_2|out~20 (
// Equation(s):
// \regshift|mux8_1_2|out~20_combout  = (\seg3|MemData_out [10] & ((\seg3|PC_write_out [2] & (!\seg3|PC_write_out [0] & \seg3|PC_write_out [1])) # (!\seg3|PC_write_out [2] & (\seg3|PC_write_out [0] & !\seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [0]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [10]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~20_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~20 .lut_mask = 16'h2400;
defparam \regshift|mux8_1_2|out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N12
cycloneii_lcell_comb \regshift|mux8_1_0|out[2]~11 (
// Equation(s):
// \regshift|mux8_1_0|out[2]~11_combout  = (!\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_2|out~19_combout ) # (\regshift|mux8_1_2|out~20_combout )))

	.dataa(vcc),
	.datab(\regshift|mux8_1_2|out~19_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_2|out~20_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[2]~11 .lut_mask = 16'h0F0C;
defparam \regshift|mux8_1_0|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N10
cycloneii_lcell_comb \regshift|mux8_1_0|out[2]~14 (
// Equation(s):
// \regshift|mux8_1_0|out[2]~14_combout  = (\regshift|mux8_1_0|out[2]~11_combout ) # ((\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_0|out[2]~12_combout ) # (\regshift|mux8_1_0|out[2]~13_combout ))))

	.dataa(\regshift|mux8_1_0|out[2]~12_combout ),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_0|out[2]~13_combout ),
	.datad(\regshift|mux8_1_0|out[2]~11_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[2]~14 .lut_mask = 16'hFFC8;
defparam \regshift|mux8_1_0|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cycloneii_lcell_comb \regshift|mux8_1_0|out[2]~15 (
// Equation(s):
// \regshift|mux8_1_0|out[2]~15_combout  = (\regshift|mux8_1_0|out[0]~4_combout  & \regshift|mux8_1_0|out[2]~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[0]~4_combout ),
	.datad(\regshift|mux8_1_0|out[2]~14_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[2]~15 .lut_mask = 16'hF000;
defparam \regshift|mux8_1_0|out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N26
cycloneii_lcell_comb \datamemory|Mux29~2 (
// Equation(s):
// \datamemory|Mux29~2_combout  = (\datamemory|Mux29~0_combout  & (((\datamemory|Mux29~1_combout )))) # (!\datamemory|Mux29~0_combout  & ((\datamemory|Mux29~1_combout  & (\regshift|mux8_1_2|out [2])) # (!\datamemory|Mux29~1_combout  & 
// ((\regshift|mux8_1_0|out[2]~15_combout )))))

	.dataa(\regshift|mux8_1_2|out [2]),
	.datab(\datamemory|Mux29~0_combout ),
	.datac(\datamemory|Mux29~1_combout ),
	.datad(\regshift|mux8_1_0|out[2]~15_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux29~2 .lut_mask = 16'hE3E0;
defparam \datamemory|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cycloneii_lcell_comb \datamemory|Mux29~3 (
// Equation(s):
// \datamemory|Mux29~3_combout  = (\datamemory|Mux29~0_combout  & ((\datamemory|Mux29~2_combout  & ((\regshift|mux8_1_3|out[2]~9_combout ))) # (!\datamemory|Mux29~2_combout  & (\regshift|mux8_1_1|out[2]~7_combout )))) # (!\datamemory|Mux29~0_combout  & 
// (((\datamemory|Mux29~2_combout ))))

	.dataa(\regshift|mux8_1_1|out[2]~7_combout ),
	.datab(\datamemory|Mux29~0_combout ),
	.datac(\regshift|mux8_1_3|out[2]~9_combout ),
	.datad(\datamemory|Mux29~2_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux29~3 .lut_mask = 16'hF388;
defparam \datamemory|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneii_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_combout  = (\seg2|MemDataSrc_out [0] & (((\mux4_two|Data[27]~53_combout  & !\seg2|MemDataSrc_out [1])))) # (!\seg2|MemDataSrc_out [0] & (\Add2~75_combout  & ((\seg2|MemDataSrc_out [1]))))

	.dataa(\seg2|MemDataSrc_out [0]),
	.datab(\Add2~75_combout ),
	.datac(\mux4_two|Data[27]~53_combout ),
	.datad(\seg2|MemDataSrc_out [1]),
	.cin(gnd),
	.combout(\Add2~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~77 .lut_mask = 16'h44A0;
defparam \Add2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneii_lcell_comb \seg3|MemData_out~27 (
// Equation(s):
// \seg3|MemData_out~27_combout  = (!\condition_check|BranchValid~combout  & \Add2~77_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Add2~77_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~27 .lut_mask = 16'h0F00;
defparam \seg3|MemData_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N23
cycloneii_lcell_ff \seg3|MemData_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [27]));

// Location: LCCOMB_X35_Y31_N2
cycloneii_lcell_comb \condition_check|sl1|out~24 (
// Equation(s):
// \condition_check|sl1|out~24_combout  = (!\seg3|WBData_out [0] & \seg3|MemData_out [27])

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(\seg3|MemData_out [27]),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|sl1|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~24 .lut_mask = 16'h5050;
defparam \condition_check|sl1|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneii_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_combout  = (\seg2|MemDataSrc_out [0] & (\mux4_two|Data[11]~21_combout  & (!\seg2|MemDataSrc_out [1]))) # (!\seg2|MemDataSrc_out [0] & (((\seg2|MemDataSrc_out [1] & \Add2~27_combout ))))

	.dataa(\mux4_two|Data[11]~21_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\Add2~27_combout ),
	.cin(gnd),
	.combout(\Add2~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~29 .lut_mask = 16'h3808;
defparam \Add2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneii_lcell_comb \seg3|MemData_out~11 (
// Equation(s):
// \seg3|MemData_out~11_combout  = (!\condition_check|BranchValid~combout  & \Add2~29_combout )

	.dataa(vcc),
	.datab(\condition_check|BranchValid~combout ),
	.datac(vcc),
	.datad(\Add2~29_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~11 .lut_mask = 16'h3300;
defparam \seg3|MemData_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N7
cycloneii_lcell_ff \seg3|MemData_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [11]));

// Location: LCCOMB_X23_Y27_N16
cycloneii_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_combout  = (\seg2|MemDataSrc_out [1] & (\Add2~51_combout  & ((!\seg2|MemDataSrc_out [0])))) # (!\seg2|MemDataSrc_out [1] & (((\mux4_two|Data[19]~37_combout  & \seg2|MemDataSrc_out [0]))))

	.dataa(\seg2|MemDataSrc_out [1]),
	.datab(\Add2~51_combout ),
	.datac(\mux4_two|Data[19]~37_combout ),
	.datad(\seg2|MemDataSrc_out [0]),
	.cin(gnd),
	.combout(\Add2~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~53 .lut_mask = 16'h5088;
defparam \Add2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneii_lcell_comb \seg3|MemData_out~19 (
// Equation(s):
// \seg3|MemData_out~19_combout  = (!\condition_check|BranchValid~combout  & \Add2~53_combout )

	.dataa(vcc),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\Add2~53_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~19 .lut_mask = 16'h3030;
defparam \seg3|MemData_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y27_N9
cycloneii_lcell_ff \seg3|MemData_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [19]));

// Location: LCCOMB_X35_Y31_N8
cycloneii_lcell_comb \condition_check|sl1|out~23 (
// Equation(s):
// \condition_check|sl1|out~23_combout  = (\seg3|WBData_out [0] & ((\seg3|MemData_out [19]))) # (!\seg3|WBData_out [0] & (\seg3|MemData_out [11]))

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(\seg3|MemData_out [11]),
	.datad(\seg3|MemData_out [19]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~23 .lut_mask = 16'hFA50;
defparam \condition_check|sl1|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cycloneii_lcell_comb \seg3|MemData_out~3 (
// Equation(s):
// \seg3|MemData_out~3_combout  = (\Add2~5_combout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add2~5_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~3 .lut_mask = 16'h00F0;
defparam \seg3|MemData_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N9
cycloneii_lcell_ff \seg3|MemData_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [3]));

// Location: LCCOMB_X33_Y31_N0
cycloneii_lcell_comb \condition_check|sl1|out~8 (
// Equation(s):
// \condition_check|sl1|out~8_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [11])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [3])))

	.dataa(vcc),
	.datab(\seg3|MemData_out [11]),
	.datac(\seg3|MemData_out [3]),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~8 .lut_mask = 16'hCCF0;
defparam \condition_check|sl1|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N20
cycloneii_lcell_comb \regshift|mux8_1_2|out~24 (
// Equation(s):
// \regshift|mux8_1_2|out~24_combout  = (\seg3|MemData_out [11] & ((\seg3|PC_write_out [0] & (!\seg3|PC_write_out [2] & !\seg3|PC_write_out [1])) # (!\seg3|PC_write_out [0] & (\seg3|PC_write_out [2] & \seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|MemData_out [11]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~24_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~24 .lut_mask = 16'h4020;
defparam \regshift|mux8_1_2|out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N6
cycloneii_lcell_comb \regshift|mux8_1_2|out~23 (
// Equation(s):
// \regshift|mux8_1_2|out~23_combout  = (\seg3|MemData_out [3] & ((\seg3|PC_write_out [0] & ((\seg3|PC_write_out [2]) # (\seg3|PC_write_out [1]))) # (!\seg3|PC_write_out [0] & ((!\seg3|PC_write_out [1]) # (!\seg3|PC_write_out [2])))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|MemData_out [3]),
	.datad(\seg3|PC_write_out [1]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~23_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~23 .lut_mask = 16'hB0D0;
defparam \regshift|mux8_1_2|out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N14
cycloneii_lcell_comb \regshift|mux8_1_2|out~25 (
// Equation(s):
// \regshift|mux8_1_2|out~25_combout  = (\seg3|PC_write_out [0] & (((\regshift|mux8_1_2|out~24_combout ) # (\regshift|mux8_1_2|out~23_combout )))) # (!\seg3|PC_write_out [0] & (!\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out~24_combout ) # 
// (\regshift|mux8_1_2|out~23_combout ))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\regshift|mux8_1_2|out[2]~0_combout ),
	.datac(\regshift|mux8_1_2|out~24_combout ),
	.datad(\regshift|mux8_1_2|out~23_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~25_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~25 .lut_mask = 16'hBBB0;
defparam \regshift|mux8_1_2|out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N28
cycloneii_lcell_comb \regshift|mux8_1_2|out[3]~26 (
// Equation(s):
// \regshift|mux8_1_2|out[3]~26_combout  = (\regshift|mux8_1_2|out[2]~12_combout  & ((\regshift|mux8_1_2|out[2]~13_combout  & ((\regshift|mux8_1_2|out~25_combout ))) # (!\regshift|mux8_1_2|out[2]~13_combout  & (\condition_check|sl1|out~8_combout )))) # 
// (!\regshift|mux8_1_2|out[2]~12_combout  & (((\regshift|mux8_1_2|out[2]~13_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~12_combout ),
	.datab(\condition_check|sl1|out~8_combout ),
	.datac(\regshift|mux8_1_2|out~25_combout ),
	.datad(\regshift|mux8_1_2|out[2]~13_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[3]~26 .lut_mask = 16'hF588;
defparam \regshift|mux8_1_2|out[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N0
cycloneii_lcell_comb \regshift|mux8_1_2|out[3] (
// Equation(s):
// \regshift|mux8_1_2|out [3] = (\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out[3]~26_combout  & (\condition_check|sl1|out~24_combout )) # (!\regshift|mux8_1_2|out[3]~26_combout  & ((\condition_check|sl1|out~23_combout ))))) # 
// (!\regshift|mux8_1_2|out[2]~0_combout  & (((\regshift|mux8_1_2|out[3]~26_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~0_combout ),
	.datab(\condition_check|sl1|out~24_combout ),
	.datac(\condition_check|sl1|out~23_combout ),
	.datad(\regshift|mux8_1_2|out[3]~26_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out [3]),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[3] .lut_mask = 16'hDDA0;
defparam \regshift|mux8_1_2|out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
cycloneii_lcell_comb \regshift|mux8_1_2|out~4 (
// Equation(s):
// \regshift|mux8_1_2|out~4_combout  = (\seg3|MemData_out [3] & ((\seg3|PC_write_out [0]) # ((\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [2]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [3]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~4 .lut_mask = 16'hEF00;
defparam \regshift|mux8_1_2|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
cycloneii_lcell_comb \condition_check|sl1|out~7 (
// Equation(s):
// \condition_check|sl1|out~7_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [27])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [19])))

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(\seg3|MemData_out [27]),
	.datad(\seg3|MemData_out [19]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~7 .lut_mask = 16'hF5A0;
defparam \condition_check|sl1|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N24
cycloneii_lcell_comb \regshift|mux8_1_3|out[3]~10 (
// Equation(s):
// \regshift|mux8_1_3|out[3]~10_combout  = (\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~7_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~8_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\regshift|Rt_out_shift_ctr~1_combout ),
	.datac(\condition_check|sl1|out~8_combout ),
	.datad(\condition_check|sl1|out~7_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[3]~10 .lut_mask = 16'hC840;
defparam \regshift|mux8_1_3|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N12
cycloneii_lcell_comb \regshift|mux8_1_3|out[3]~11 (
// Equation(s):
// \regshift|mux8_1_3|out[3]~11_combout  = (\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_3|out[3]~10_combout ) # ((\seg3|MemData_out [3] & \regshift|mux8_1_3|out[0]~1_combout ))))

	.dataa(\seg3|MemData_out [3]),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_3|out[0]~1_combout ),
	.datad(\regshift|mux8_1_3|out[3]~10_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[3]~11 .lut_mask = 16'hCC80;
defparam \regshift|mux8_1_3|out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cycloneii_lcell_comb \regshift|mux8_1_3|out[3]~12 (
// Equation(s):
// \regshift|mux8_1_3|out[3]~12_combout  = (\regshift|mux8_1_3|out[3]~11_combout ) # ((\regshift|mux8_1_2|out~4_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(vcc),
	.datab(\regshift|mux8_1_2|out~4_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_3|out[3]~11_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[3]~12 .lut_mask = 16'hFF0C;
defparam \regshift|mux8_1_3|out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N2
cycloneii_lcell_comb \regshift|mux8_1_0|out[3]~16 (
// Equation(s):
// \regshift|mux8_1_0|out[3]~16_combout  = (!\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_2|out~24_combout ) # (\regshift|mux8_1_2|out~23_combout )))

	.dataa(\regshift|mux8_1_2|out~24_combout ),
	.datab(vcc),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_2|out~23_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[3]~16 .lut_mask = 16'h0F0A;
defparam \regshift|mux8_1_0|out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N26
cycloneii_lcell_comb \regshift|mux8_1_0|out[3]~18 (
// Equation(s):
// \regshift|mux8_1_0|out[3]~18_combout  = (!\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~7_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~8_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\regshift|Rt_out_shift_ctr~1_combout ),
	.datac(\condition_check|sl1|out~8_combout ),
	.datad(\condition_check|sl1|out~7_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[3]~18 .lut_mask = 16'h3210;
defparam \regshift|mux8_1_0|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
cycloneii_lcell_comb \regshift|mux8_1_0|out[3]~19 (
// Equation(s):
// \regshift|mux8_1_0|out[3]~19_combout  = (\regshift|mux8_1_0|out[3]~16_combout ) # ((\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_0|out[3]~17_combout ) # (\regshift|mux8_1_0|out[3]~18_combout ))))

	.dataa(\regshift|mux8_1_0|out[3]~17_combout ),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_0|out[3]~16_combout ),
	.datad(\regshift|mux8_1_0|out[3]~18_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[3]~19 .lut_mask = 16'hFCF8;
defparam \regshift|mux8_1_0|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N10
cycloneii_lcell_comb \regshift|mux8_1_0|out[3]~20 (
// Equation(s):
// \regshift|mux8_1_0|out[3]~20_combout  = (\regshift|mux8_1_0|out[0]~4_combout  & \regshift|mux8_1_0|out[3]~19_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[0]~4_combout ),
	.datad(\regshift|mux8_1_0|out[3]~19_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[3]~20 .lut_mask = 16'hF000;
defparam \regshift|mux8_1_0|out[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cycloneii_lcell_comb \datamemory|Mux28~0 (
// Equation(s):
// \datamemory|Mux28~0_combout  = (\datamemory|Mux29~0_combout  & ((\regshift|mux8_1_1|out[3]~9_combout ) # ((\datamemory|Mux29~1_combout )))) # (!\datamemory|Mux29~0_combout  & (((!\datamemory|Mux29~1_combout  & \regshift|mux8_1_0|out[3]~20_combout ))))

	.dataa(\regshift|mux8_1_1|out[3]~9_combout ),
	.datab(\datamemory|Mux29~0_combout ),
	.datac(\datamemory|Mux29~1_combout ),
	.datad(\regshift|mux8_1_0|out[3]~20_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux28~0 .lut_mask = 16'hCBC8;
defparam \datamemory|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N26
cycloneii_lcell_comb \datamemory|Mux28~1 (
// Equation(s):
// \datamemory|Mux28~1_combout  = (\datamemory|Mux29~1_combout  & ((\datamemory|Mux28~0_combout  & ((\regshift|mux8_1_3|out[3]~12_combout ))) # (!\datamemory|Mux28~0_combout  & (\regshift|mux8_1_2|out [3])))) # (!\datamemory|Mux29~1_combout  & 
// (((\datamemory|Mux28~0_combout ))))

	.dataa(\datamemory|Mux29~1_combout ),
	.datab(\regshift|mux8_1_2|out [3]),
	.datac(\regshift|mux8_1_3|out[3]~12_combout ),
	.datad(\datamemory|Mux28~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux28~1 .lut_mask = 16'hF588;
defparam \datamemory|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y28
cycloneii_ram_block \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\seg3|Mem_Byte_Write_out [0]),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\seg3|Mem_Byte_Write_out [0]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out~47_combout ,\seg3|WBData_out~45_combout ,\seg3|WBData_out~43_combout ,\seg3|WBData_out~41_combout ,\seg3|WBData_out~39_combout ,\seg3|WBData_out~36_combout ,\seg3|WBData_out~33_combout ,\seg3|WBData_out~30_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|Mux28~1_combout ,\datamemory|Mux29~3_combout ,\datamemory|Mux30~1_combout ,\datamemory|Mux31~1_combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out [9],\seg3|WBData_out [8],\seg3|WBData_out [7],\seg3|WBData_out [6],\seg3|WBData_out [5],\seg3|WBData_out [4],\seg3|WBData_out [3],\seg3|WBData_out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "DataMemory:datamemory|altsyncram:ram_rtl_0|altsyncram_34i1:auto_generated|altsyncram_6nl1:altsyncram1|ALTSYNCRAM";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneii_lcell_comb \memshift|mux8_1_11|out[1]~11 (
// Equation(s):
// \memshift|mux8_1_11|out[1]~11_combout  = (\seg3|WBData_out [1] & (((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1  & !\seg3|WBData_out [0])))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~42_combout ))

	.dataa(\condition_check|sl1|out~42_combout ),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datac(\seg3|WBData_out [1]),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[1]~11 .lut_mask = 16'h0ACA;
defparam \memshift|mux8_1_11|out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneii_lcell_comb \memshift|mux8_1_11|out[1]~12 (
// Equation(s):
// \memshift|mux8_1_11|out[1]~12_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux8_1_11|out[1]~11_combout ))) # (!\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux8_1_11|out[1]~0_combout ))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\memshift|mux8_1_11|out[1]~0_combout ),
	.datac(\memshift|mux8_1_11|out[1]~11_combout ),
	.datad(\seg4|MemData_out[14]~1_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[1]~12 .lut_mask = 16'hE400;
defparam \memshift|mux8_1_11|out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneii_lcell_comb \memshift|mux8_1_11|out[1]~13 (
// Equation(s):
// \memshift|mux8_1_11|out[1]~13_combout  = (\memshift|mux8_1_11|out[1]~12_combout ) # ((\memshift|mux8_1_13|out~16_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(vcc),
	.datab(\memshift|mux8_1_13|out~16_combout ),
	.datac(\memshift|mux8_1_11|out[1]~12_combout ),
	.datad(\regshift|Rt_out_shift_ctr~0_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[1]~13 .lut_mask = 16'hF0FC;
defparam \memshift|mux8_1_11|out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y30_N29
cycloneii_lcell_ff \seg4|MemData_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_11|out[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [17]));

// Location: LCCOMB_X25_Y26_N22
cycloneii_lcell_comb \shifter|Mux2|Data[21]~23 (
// Equation(s):
// \shifter|Mux2|Data[21]~23_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[19]~48_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[21]~50_combout )))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|Mux1|Data[19]~48_combout ),
	.datac(\shifter|comb~2_combout ),
	.datad(\shifter|Mux1|Data[21]~50_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[21]~23 .lut_mask = 16'h4540;
defparam \shifter|Mux2|Data[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneii_lcell_comb \shifter|Mux2|Data[21]~24 (
// Equation(s):
// \shifter|Mux2|Data[21]~24_combout  = (\shifter|Mux2|Data[21]~23_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[23]~52_combout ))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|Mux2|Data[21]~23_combout ),
	.datac(vcc),
	.datad(\shifter|Mux1|Data[23]~52_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[21]~24 .lut_mask = 16'hEECC;
defparam \shifter|Mux2|Data[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
cycloneii_lcell_comb \shifter|Mux3|Data[25]~11 (
// Equation(s):
// \shifter|Mux3|Data[25]~11_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[21]~24_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[25]~26_combout )))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[21]~24_combout ),
	.datad(\shifter|Mux2|Data[25]~26_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[25]~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[25]~11 .lut_mask = 16'h5140;
defparam \shifter|Mux3|Data[25]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
cycloneii_lcell_comb \shifter|Mux1|Data[31]~59 (
// Equation(s):
// \shifter|Mux1|Data[31]~59_combout  = (\shifter|comb~0_combout  & ((\mux4_two|Data[30]~59_combout ) # ((\shifter|comb~1_combout )))) # (!\shifter|comb~0_combout  & (((\mux4_two|Data[31]~61_combout  & !\shifter|comb~1_combout ))))

	.dataa(\mux4_two|Data[30]~59_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[31]~61_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[31]~59 .lut_mask = 16'hCCB8;
defparam \shifter|Mux1|Data[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
cycloneii_lcell_comb \shifter|Mux1|Data[31]~60 (
// Equation(s):
// \shifter|Mux1|Data[31]~60_combout  = (\shifter|comb~1_combout  & ((\shifter|Mux1|Data[31]~59_combout  & (\mux4_two|Data[0]~63_combout )) # (!\shifter|Mux1|Data[31]~59_combout  & ((\shifter|HighBit~0_combout ))))) # (!\shifter|comb~1_combout  & 
// (((\shifter|Mux1|Data[31]~59_combout ))))

	.dataa(\shifter|comb~1_combout ),
	.datab(\mux4_two|Data[0]~63_combout ),
	.datac(\shifter|Mux1|Data[31]~59_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[31]~60 .lut_mask = 16'hDAD0;
defparam \shifter|Mux1|Data[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cycloneii_lcell_comb \shifter|Mux2|Data[29]~27 (
// Equation(s):
// \shifter|Mux2|Data[29]~27_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[27]~56_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[29]~58_combout ))))

	.dataa(\shifter|Mux1|Data[29]~58_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|comb~2_combout ),
	.datad(\shifter|Mux1|Data[27]~56_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[29]~27 .lut_mask = 16'h3202;
defparam \shifter|Mux2|Data[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cycloneii_lcell_comb \shifter|Mux2|Data[29]~28 (
// Equation(s):
// \shifter|Mux2|Data[29]~28_combout  = (\shifter|Mux2|Data[29]~27_combout ) # ((\shifter|Mux1|Data[31]~60_combout  & \shifter|comb~3_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux1|Data[31]~60_combout ),
	.datac(\shifter|comb~3_combout ),
	.datad(\shifter|Mux2|Data[29]~27_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[29]~28 .lut_mask = 16'hFFC0;
defparam \shifter|Mux2|Data[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cycloneii_lcell_comb \shifter|Mux3|Data[25]~12 (
// Equation(s):
// \shifter|Mux3|Data[25]~12_combout  = (\shifter|Mux3|Data[25]~11_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[29]~28_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux3|Data[25]~11_combout ),
	.datad(\shifter|Mux2|Data[29]~28_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[25]~12 .lut_mask = 16'hFCF0;
defparam \shifter|Mux3|Data[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[10]~48 (
// Equation(s):
// \alu|MUX|ALU_out[10]~48_combout  = (\seg2|ALUOp_out [1] & (!\seg2|ALUOp_out [3] & ((!\seg2|ALUOp_out [2]) # (!\seg2|ALUOp_out [0])))) # (!\seg2|ALUOp_out [1] & (\seg2|ALUOp_out [3] & ((\seg2|ALUOp_out [0]) # (\seg2|ALUOp_out [2]))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[10]~48 .lut_mask = 16'h0E70;
defparam \alu|MUX|ALU_out[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N15
cycloneii_lcell_ff \seg4|WBData_out[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [15]));

// Location: LCCOMB_X31_Y27_N14
cycloneii_lcell_comb \Rd_in~15 (
// Equation(s):
// \Rd_in~15_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [15])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [15])))

	.dataa(\seg4|MemData_out [15]),
	.datab(vcc),
	.datac(\seg4|WBData_out [15]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~15_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~15 .lut_mask = 16'hAAF0;
defparam \Rd_in~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N7
cycloneii_lcell_ff \seg4|WBData_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [23]));

// Location: M4K_X37_Y29
cycloneii_ram_block \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\seg3|Mem_Byte_Write_out [0]),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\seg3|Mem_Byte_Write_out [0]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out~47_combout ,\seg3|WBData_out~45_combout ,\seg3|WBData_out~43_combout ,\seg3|WBData_out~41_combout ,\seg3|WBData_out~39_combout ,\seg3|WBData_out~36_combout ,\seg3|WBData_out~33_combout ,\seg3|WBData_out~30_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|Mux8~0_combout ,\datamemory|Mux9~0_combout ,\datamemory|Mux10~0_combout ,\datamemory|Mux11~0_combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out [9],\seg3|WBData_out [8],\seg3|WBData_out [7],\seg3|WBData_out [6],\seg3|WBData_out [5],\seg3|WBData_out [4],\seg3|WBData_out [3],\seg3|WBData_out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .data_interleave_offset_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .data_interleave_width_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .init_file = "db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .init_file_layout = "port_a";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .logical_ram_name = "DataMemory:datamemory|altsyncram:ram_rtl_0|altsyncram_34i1:auto_generated|altsyncram_6nl1:altsyncram1|ALTSYNCRAM";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .operation_mode = "bidir_dual_port";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_first_bit_number = 20;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_a_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_first_bit_number = 20;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .ram_block_type = "M4K";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .safe_write = "err_on_2clk";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cycloneii_lcell_comb \memshift|mux8_1_11|out[7]~7 (
// Equation(s):
// \memshift|mux8_1_11|out[7]~7_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a23 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a31 )))

	.dataa(vcc),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a23 ),
	.datac(\seg3|WBData_out [0]),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a31 ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[7]~7 .lut_mask = 16'hCFC0;
defparam \memshift|mux8_1_11|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
cycloneii_lcell_comb \memshift|mux8_1_11|out[7]~29 (
// Equation(s):
// \memshift|mux8_1_11|out[7]~29_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux4_1_11|out[7]~0_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux8_1_11|out[7]~7_combout )))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\memshift|mux4_1_11|out[7]~0_combout ),
	.datad(\memshift|mux8_1_11|out[7]~7_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[7]~29 .lut_mask = 16'hC480;
defparam \memshift|mux8_1_11|out[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
cycloneii_lcell_comb \memshift|mux8_1_11|out[7]~30 (
// Equation(s):
// \memshift|mux8_1_11|out[7]~30_combout  = (\memshift|mux8_1_11|out[7]~29_combout ) # ((\memshift|mux8_1_13|out~16_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(\memshift|mux8_1_13|out~16_combout ),
	.datab(vcc),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\memshift|mux8_1_11|out[7]~29_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[7]~30 .lut_mask = 16'hFF0A;
defparam \memshift|mux8_1_11|out[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N13
cycloneii_lcell_ff \seg4|MemData_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_11|out[7]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [23]));

// Location: LCCOMB_X34_Y29_N6
cycloneii_lcell_comb \Rd_in~23 (
// Equation(s):
// \Rd_in~23_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [23]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [23]))

	.dataa(vcc),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|WBData_out [23]),
	.datad(\seg4|MemData_out [23]),
	.cin(gnd),
	.combout(\Rd_in~23_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~23 .lut_mask = 16'hFC30;
defparam \Rd_in~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneii_lcell_comb \mipsregister|Mux24~1 (
// Equation(s):
// \mipsregister|Mux24~1_combout  = (\forward|Equal3~1_combout  & (\Rd_in~31_combout  & (!\mipsregister|Mux24~0_combout ))) # (!\forward|Equal3~1_combout  & (((\mipsregister|Mux24~0_combout ) # (\Rd_in~15_combout ))))

	.dataa(\Rd_in~31_combout ),
	.datab(\forward|Equal3~1_combout ),
	.datac(\mipsregister|Mux24~0_combout ),
	.datad(\Rd_in~15_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux24~1 .lut_mask = 16'h3B38;
defparam \mipsregister|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneii_lcell_comb \mipsregister|Mux24~2 (
// Equation(s):
// \mipsregister|Mux24~2_combout  = (\mipsregister|Mux24~0_combout  & ((\mipsregister|Mux24~1_combout  & (\Rd_in~7_combout )) # (!\mipsregister|Mux24~1_combout  & ((\Rd_in~23_combout ))))) # (!\mipsregister|Mux24~0_combout  & (((\mipsregister|Mux24~1_combout 
// ))))

	.dataa(\Rd_in~7_combout ),
	.datab(\Rd_in~23_combout ),
	.datac(\mipsregister|Mux24~0_combout ),
	.datad(\mipsregister|Mux24~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux24~2 .lut_mask = 16'hAFC0;
defparam \mipsregister|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneii_lcell_comb \mipsregister|Mux16~0 (
// Equation(s):
// \mipsregister|Mux16~0_combout  = (\seg4|Rd_Write_Byte_en_out [3] & (!\seg4|Rd_Write_Byte_en_out [0] & (!\seg4|Rd_Write_Byte_en_out [1] & \seg4|Rd_Write_Byte_en_out [2])))

	.dataa(\seg4|Rd_Write_Byte_en_out [3]),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\seg4|Rd_Write_Byte_en_out [1]),
	.datad(\seg4|Rd_Write_Byte_en_out [2]),
	.cin(gnd),
	.combout(\mipsregister|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux16~0 .lut_mask = 16'h0200;
defparam \mipsregister|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cycloneii_lcell_comb \datamemory|Mux15~1 (
// Equation(s):
// \datamemory|Mux15~1_combout  = (\datamemory|Mux15~0_combout  & ((\condition_check|MemWriteEn[0]~7_combout  & ((\regshift|mux8_1_1|out[0]~3_combout ))) # (!\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_0|out[0]~5_combout ))))

	.dataa(\regshift|mux8_1_0|out[0]~5_combout ),
	.datab(\regshift|mux8_1_1|out[0]~3_combout ),
	.datac(\condition_check|MemWriteEn[0]~7_combout ),
	.datad(\datamemory|Mux15~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux15~1 .lut_mask = 16'hCA00;
defparam \datamemory|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N30
cycloneii_lcell_comb \datamemory|Mux14~0 (
// Equation(s):
// \datamemory|Mux14~0_combout  = (\datamemory|Mux15~0_combout  & ((\condition_check|MemWriteEn[0]~7_combout  & ((\regshift|mux8_1_1|out[1]~5_combout ))) # (!\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_0|out[1]~10_combout ))))

	.dataa(\regshift|mux8_1_0|out[1]~10_combout ),
	.datab(\regshift|mux8_1_1|out[1]~5_combout ),
	.datac(\condition_check|MemWriteEn[0]~7_combout ),
	.datad(\datamemory|Mux15~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux14~0 .lut_mask = 16'hCA00;
defparam \datamemory|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cycloneii_lcell_comb \datamemory|Mux13~0 (
// Equation(s):
// \datamemory|Mux13~0_combout  = (\datamemory|Mux15~0_combout  & ((\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_1|out[2]~7_combout )) # (!\condition_check|MemWriteEn[0]~7_combout  & ((\regshift|mux8_1_0|out[2]~15_combout )))))

	.dataa(\regshift|mux8_1_1|out[2]~7_combout ),
	.datab(\regshift|mux8_1_0|out[2]~15_combout ),
	.datac(\condition_check|MemWriteEn[0]~7_combout ),
	.datad(\datamemory|Mux15~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux13~0 .lut_mask = 16'hAC00;
defparam \datamemory|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cycloneii_lcell_comb \datamemory|Mux12~0 (
// Equation(s):
// \datamemory|Mux12~0_combout  = (\datamemory|Mux15~0_combout  & ((\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_1|out[3]~9_combout )) # (!\condition_check|MemWriteEn[0]~7_combout  & ((\regshift|mux8_1_0|out[3]~20_combout )))))

	.dataa(\regshift|mux8_1_1|out[3]~9_combout ),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\regshift|mux8_1_0|out[3]~20_combout ),
	.datad(\datamemory|Mux15~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux12~0 .lut_mask = 16'hB800;
defparam \datamemory|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y27
cycloneii_ram_block \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\seg3|Mem_Byte_Write_out [0]),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\seg3|Mem_Byte_Write_out [0]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out~47_combout ,\seg3|WBData_out~45_combout ,\seg3|WBData_out~43_combout ,\seg3|WBData_out~41_combout ,\seg3|WBData_out~39_combout ,\seg3|WBData_out~36_combout ,\seg3|WBData_out~33_combout ,\seg3|WBData_out~30_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|Mux12~0_combout ,\datamemory|Mux13~0_combout ,\datamemory|Mux14~0_combout ,\datamemory|Mux15~1_combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out [9],\seg3|WBData_out [8],\seg3|WBData_out [7],\seg3|WBData_out [6],\seg3|WBData_out [5],\seg3|WBData_out [4],\seg3|WBData_out [3],\seg3|WBData_out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .data_interleave_offset_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .data_interleave_width_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .init_file = "db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .init_file_layout = "port_a";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .logical_ram_name = "DataMemory:datamemory|altsyncram:ram_rtl_0|altsyncram_34i1:auto_generated|altsyncram_6nl1:altsyncram1|ALTSYNCRAM";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .operation_mode = "bidir_dual_port";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_first_bit_number = 16;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_a_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_first_bit_number = 16;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .ram_block_type = "M4K";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .safe_write = "err_on_2clk";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N20
cycloneii_lcell_comb \condition_check|sl1|out~46 (
// Equation(s):
// \condition_check|sl1|out~46_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout )))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datab(vcc),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~46_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~46 .lut_mask = 16'hAAF0;
defparam \condition_check|sl1|out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N18
cycloneii_lcell_comb \memshift|mux8_1_11|out[0]~8 (
// Equation(s):
// \memshift|mux8_1_11|out[0]~8_combout  = (\seg3|WBData_out [1] & (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout )))) # (!\seg3|WBData_out [1] & (((\condition_check|sl1|out~46_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\seg3|WBData_out [0]),
	.datac(\condition_check|sl1|out~46_combout ),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[0]~8 .lut_mask = 16'h7250;
defparam \memshift|mux8_1_11|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N28
cycloneii_lcell_comb \memshift|mux8_1_11|out[0]~2 (
// Equation(s):
// \memshift|mux8_1_11|out[0]~2_combout  = (\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout ))) # (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout ))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout ),
	.datab(vcc),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[0]~2 .lut_mask = 16'hF0AA;
defparam \memshift|mux8_1_11|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N8
cycloneii_lcell_comb \memshift|mux8_1_11|out[0]~9 (
// Equation(s):
// \memshift|mux8_1_11|out[0]~9_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux8_1_11|out[0]~8_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux8_1_11|out[0]~2_combout )))))

	.dataa(\seg4|MemData_out[14]~1_combout ),
	.datab(\memshift|mux8_1_11|out[0]~8_combout ),
	.datac(\memshift|MEM_data_shift_ctr~0_combout ),
	.datad(\memshift|mux8_1_11|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[0]~9 .lut_mask = 16'h8A80;
defparam \memshift|mux8_1_11|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneii_lcell_comb \memshift|mux8_1_11|out[0]~10 (
// Equation(s):
// \memshift|mux8_1_11|out[0]~10_combout  = (\memshift|mux8_1_11|out[0]~9_combout ) # ((\memshift|mux8_1_13|out~16_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(vcc),
	.datab(\memshift|mux8_1_13|out~16_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\memshift|mux8_1_11|out[0]~9_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[0]~10 .lut_mask = 16'hFF0C;
defparam \memshift|mux8_1_11|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N21
cycloneii_lcell_ff \seg4|MemData_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_11|out[0]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [16]));

// Location: LCCOMB_X21_Y26_N24
cycloneii_lcell_comb \shifter|Mux4|Data[16]~0 (
// Equation(s):
// \shifter|Mux4|Data[16]~0_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & (\shifter|Mux3|Data[8]~1_combout )) # (!\shifter|comb~6_combout  & ((\shifter|Mux3|Data[16]~3_combout )))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|Mux3|Data[8]~1_combout ),
	.datac(\shifter|Mux3|Data[16]~3_combout ),
	.datad(\shifter|comb~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[16]~0 .lut_mask = 16'h00D8;
defparam \shifter|Mux4|Data[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N8
cycloneii_lcell_comb \shifter|Mux3|Data[24]~4 (
// Equation(s):
// \shifter|Mux3|Data[24]~4_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[20]~9_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[24]~11_combout )))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[20]~9_combout ),
	.datad(\shifter|Mux2|Data[24]~11_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[24]~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[24]~4 .lut_mask = 16'h3120;
defparam \shifter|Mux3|Data[24]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneii_lcell_comb \shifter|Mux1|Data[30]~28 (
// Equation(s):
// \shifter|Mux1|Data[30]~28_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[29]~57_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[30]~59_combout )))))

	.dataa(\shifter|comb~0_combout ),
	.datab(\mux4_two|Data[29]~57_combout ),
	.datac(\mux4_two|Data[30]~59_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[30]~28 .lut_mask = 16'h00D8;
defparam \shifter|Mux1|Data[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneii_lcell_comb \shifter|Mux1|Data[30]~29 (
// Equation(s):
// \shifter|Mux1|Data[30]~29_combout  = (\shifter|Mux1|Data[30]~28_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[31]~61_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\mux4_two|Data[31]~61_combout ),
	.datad(\shifter|Mux1|Data[30]~28_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[30]~29 .lut_mask = 16'hFFA0;
defparam \shifter|Mux1|Data[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneii_lcell_comb \shifter|Mux1|Data[28]~26 (
// Equation(s):
// \shifter|Mux1|Data[28]~26_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[27]~53_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[28]~55_combout ))))

	.dataa(\mux4_two|Data[28]~55_combout ),
	.datab(\mux4_two|Data[27]~53_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\shifter|comb~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[28]~26 .lut_mask = 16'h0C0A;
defparam \shifter|Mux1|Data[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneii_lcell_comb \shifter|Mux1|Data[28]~27 (
// Equation(s):
// \shifter|Mux1|Data[28]~27_combout  = (\shifter|Mux1|Data[28]~26_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[29]~57_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\mux4_two|Data[29]~57_combout ),
	.datad(\shifter|Mux1|Data[28]~26_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[28]~27 .lut_mask = 16'hFFA0;
defparam \shifter|Mux1|Data[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N18
cycloneii_lcell_comb \shifter|Mux2|Data[28]~12 (
// Equation(s):
// \shifter|Mux2|Data[28]~12_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[26]~25_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[28]~27_combout )))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[26]~25_combout ),
	.datad(\shifter|Mux1|Data[28]~27_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[28]~12 .lut_mask = 16'h3120;
defparam \shifter|Mux2|Data[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N28
cycloneii_lcell_comb \shifter|Mux2|Data[28]~13 (
// Equation(s):
// \shifter|Mux2|Data[28]~13_combout  = (\shifter|Mux2|Data[28]~12_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[30]~29_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[30]~29_combout ),
	.datad(\shifter|Mux2|Data[28]~12_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[28]~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[28]~13 .lut_mask = 16'hFFC0;
defparam \shifter|Mux2|Data[28]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N2
cycloneii_lcell_comb \shifter|Mux3|Data[24]~5 (
// Equation(s):
// \shifter|Mux3|Data[24]~5_combout  = (\shifter|Mux3|Data[24]~4_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[28]~13_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux3|Data[24]~4_combout ),
	.datad(\shifter|Mux2|Data[28]~13_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[24]~5 .lut_mask = 16'hFCF0;
defparam \shifter|Mux3|Data[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cycloneii_lcell_comb \shifter|Mux4|Data[16]~1 (
// Equation(s):
// \shifter|Mux4|Data[16]~1_combout  = (\shifter|Mux4|Data[16]~0_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[24]~5_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux4|Data[16]~0_combout ),
	.datad(\shifter|Mux3|Data[24]~5_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[16]~1 .lut_mask = 16'hFCF0;
defparam \shifter|Mux4|Data[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cycloneii_lcell_comb \shifter|Mux5|Data[16]~16 (
// Equation(s):
// \shifter|Mux5|Data[16]~16_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[16]~1_combout )))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|Mux4|Data[16]~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[16]~16 .lut_mask = 16'h0D08;
defparam \shifter|Mux5|Data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N2
cycloneii_lcell_comb \shifter|Mux2|Data[0]~14 (
// Equation(s):
// \shifter|Mux2|Data[0]~14_combout  = (\shifter|comb~3_combout  & (((\shifter|Mux1|Data[2]~1_combout )))) # (!\shifter|comb~3_combout  & (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[0]~30_combout )))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[0]~30_combout ),
	.datad(\shifter|Mux1|Data[2]~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[0]~14 .lut_mask = 16'hDC10;
defparam \shifter|Mux2|Data[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cycloneii_lcell_comb \shifter|Mux3|Data[0]~6 (
// Equation(s):
// \shifter|Mux3|Data[0]~6_combout  = (\shifter|comb~5_combout  & (((\shifter|Mux2|Data[4]~1_combout )))) # (!\shifter|comb~5_combout  & (\shifter|Mux2|Data[0]~14_combout  & (!\shifter|comb~4_combout )))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|Mux2|Data[0]~14_combout ),
	.datac(\shifter|comb~4_combout ),
	.datad(\shifter|Mux2|Data[4]~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[0]~6 .lut_mask = 16'hAE04;
defparam \shifter|Mux3|Data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cycloneii_lcell_comb \shifter|Mux4|Data[0]~2 (
// Equation(s):
// \shifter|Mux4|Data[0]~2_combout  = (\shifter|comb~7_combout  & (((\shifter|Mux3|Data[8]~1_combout )))) # (!\shifter|comb~7_combout  & (!\shifter|comb~6_combout  & ((\shifter|Mux3|Data[0]~6_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[8]~1_combout ),
	.datad(\shifter|Mux3|Data[0]~6_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[0]~2 .lut_mask = 16'hD1C0;
defparam \shifter|Mux4|Data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N2
cycloneii_lcell_comb \shifter|Mux5|Data[16]~17 (
// Equation(s):
// \shifter|Mux5|Data[16]~17_combout  = (\shifter|Mux5|Data[16]~16_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[0]~2_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux5|Data[16]~16_combout ),
	.datad(\shifter|Mux4|Data[0]~2_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[16]~17 .lut_mask = 16'hFCF0;
defparam \shifter|Mux5|Data[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N16
cycloneii_lcell_comb \seg3|WBData_out[16]~8 (
// Equation(s):
// \seg3|WBData_out[16]~8_combout  = (\seg2|ALUShiftSrc_out~regout  & (\alu|MUX|ALU_out[16]~82_combout )) # (!\seg2|ALUShiftSrc_out~regout  & ((\shifter|Mux5|Data[16]~17_combout )))

	.dataa(\alu|MUX|ALU_out[16]~82_combout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\shifter|Mux5|Data[16]~17_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[16]~8 .lut_mask = 16'hBB88;
defparam \seg3|WBData_out[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y27_N17
cycloneii_lcell_ff \seg3|WBData_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[16]~8_combout ),
	.sdata(\Add2~44_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [16]));

// Location: LCFF_X29_Y27_N9
cycloneii_lcell_ff \seg4|WBData_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [16]));

// Location: LCCOMB_X29_Y27_N8
cycloneii_lcell_comb \Rd_in~16 (
// Equation(s):
// \Rd_in~16_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [16])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [16])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [16]),
	.datac(\seg4|WBData_out [16]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~16_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~16 .lut_mask = 16'hCCF0;
defparam \Rd_in~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneii_lcell_comb \mipsregister|Mux23~0 (
// Equation(s):
// \mipsregister|Mux23~0_combout  = (\seg4|Rd_Write_Byte_en_out [0] & (((\Rd_in~8_combout )))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\seg4|Rd_Write_Byte_en_out [2] & ((\Rd_in~16_combout ))))

	.dataa(\seg4|Rd_Write_Byte_en_out [0]),
	.datab(\seg4|Rd_Write_Byte_en_out [2]),
	.datac(\Rd_in~8_combout ),
	.datad(\Rd_in~16_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux23~0 .lut_mask = 16'hE4A0;
defparam \mipsregister|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N0
cycloneii_lcell_comb \mipsregister|Mux23~1 (
// Equation(s):
// \mipsregister|Mux23~1_combout  = (\Rd_in~24_combout  & ((\mipsregister|Mux16~0_combout ) # ((\mipsregister|Mux23~0_combout  & \seg4|Rd_Write_Byte_en_out [1])))) # (!\Rd_in~24_combout  & (((\mipsregister|Mux23~0_combout  & \seg4|Rd_Write_Byte_en_out 
// [1]))))

	.dataa(\Rd_in~24_combout ),
	.datab(\mipsregister|Mux16~0_combout ),
	.datac(\mipsregister|Mux23~0_combout ),
	.datad(\seg4|Rd_Write_Byte_en_out [1]),
	.cin(gnd),
	.combout(\mipsregister|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux23~1 .lut_mask = 16'hF888;
defparam \mipsregister|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N6
cycloneii_lcell_comb \mipsregister|Mux22~1 (
// Equation(s):
// \mipsregister|Mux22~1_combout  = (\mipsregister|Mux22~0_combout  & ((\seg4|Rd_Write_Byte_en_out [1]) # ((\mipsregister|Mux16~0_combout  & \Rd_in~25_combout )))) # (!\mipsregister|Mux22~0_combout  & (\mipsregister|Mux16~0_combout  & (\Rd_in~25_combout )))

	.dataa(\mipsregister|Mux22~0_combout ),
	.datab(\mipsregister|Mux16~0_combout ),
	.datac(\Rd_in~25_combout ),
	.datad(\seg4|Rd_Write_Byte_en_out [1]),
	.cin(gnd),
	.combout(\mipsregister|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux22~1 .lut_mask = 16'hEAC0;
defparam \mipsregister|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneii_lcell_comb \mipsregister|Mux21~0 (
// Equation(s):
// \mipsregister|Mux21~0_combout  = (\seg4|Rd_Write_Byte_en_out [0] & (((\Rd_in~10_combout )))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\seg4|Rd_Write_Byte_en_out [2] & (\Rd_in~18_combout )))

	.dataa(\seg4|Rd_Write_Byte_en_out [0]),
	.datab(\seg4|Rd_Write_Byte_en_out [2]),
	.datac(\Rd_in~18_combout ),
	.datad(\Rd_in~10_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux21~0 .lut_mask = 16'hEA40;
defparam \mipsregister|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N4
cycloneii_lcell_comb \mipsregister|Mux21~1 (
// Equation(s):
// \mipsregister|Mux21~1_combout  = (\Rd_in~26_combout  & ((\mipsregister|Mux16~0_combout ) # ((\seg4|Rd_Write_Byte_en_out [1] & \mipsregister|Mux21~0_combout )))) # (!\Rd_in~26_combout  & (\seg4|Rd_Write_Byte_en_out [1] & ((\mipsregister|Mux21~0_combout 
// ))))

	.dataa(\Rd_in~26_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [1]),
	.datac(\mipsregister|Mux16~0_combout ),
	.datad(\mipsregister|Mux21~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux21~1 .lut_mask = 16'hECA0;
defparam \mipsregister|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N21
cycloneii_lcell_ff \seg4|WBData_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [27]));

// Location: LCCOMB_X33_Y24_N20
cycloneii_lcell_comb \Rd_in~27 (
// Equation(s):
// \Rd_in~27_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [27])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [27])))

	.dataa(\seg4|MemData_out [27]),
	.datab(vcc),
	.datac(\seg4|WBData_out [27]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~27_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~27 .lut_mask = 16'hAAF0;
defparam \Rd_in~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N28
cycloneii_lcell_comb \memshift|mux8_1_11|out[3]~3 (
// Equation(s):
// \memshift|mux8_1_11|out[3]~3_combout  = (\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a19 ))) # (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a27 ))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a27 ),
	.datab(vcc),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a19 ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[3]~3 .lut_mask = 16'hF0AA;
defparam \memshift|mux8_1_11|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N16
cycloneii_lcell_comb \datamemory|Mux23~0 (
// Equation(s):
// \datamemory|Mux23~0_combout  = (\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_2|out [0])) # (!\condition_check|MemWriteEn[0]~7_combout  & (((\regshift|mux8_1_1|out[0]~3_combout  & \condition_check|MemWriteEn[2]~5_combout ))))

	.dataa(\regshift|mux8_1_2|out [0]),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\regshift|mux8_1_1|out[0]~3_combout ),
	.datad(\condition_check|MemWriteEn[2]~5_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux23~0 .lut_mask = 16'hB888;
defparam \datamemory|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cycloneii_lcell_comb \datamemory|Mux23~1 (
// Equation(s):
// \datamemory|Mux23~1_combout  = (\condition_check|MemWriteEn[1]~4_combout  & ((\datamemory|Mux23~0_combout ) # ((\regshift|mux8_1_0|out[0]~3_combout  & \datamemory|Mux16~16_combout )))) # (!\condition_check|MemWriteEn[1]~4_combout  & 
// (\regshift|mux8_1_0|out[0]~3_combout  & (\datamemory|Mux16~16_combout )))

	.dataa(\condition_check|MemWriteEn[1]~4_combout ),
	.datab(\regshift|mux8_1_0|out[0]~3_combout ),
	.datac(\datamemory|Mux16~16_combout ),
	.datad(\datamemory|Mux23~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux23~1 .lut_mask = 16'hEAC0;
defparam \datamemory|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cycloneii_lcell_comb \datamemory|Mux22~0 (
// Equation(s):
// \datamemory|Mux22~0_combout  = (\condition_check|MemWriteEn[0]~7_combout  & (((\regshift|mux8_1_2|out [1])))) # (!\condition_check|MemWriteEn[0]~7_combout  & (\condition_check|MemWriteEn[2]~5_combout  & ((\regshift|mux8_1_1|out[1]~5_combout ))))

	.dataa(\condition_check|MemWriteEn[2]~5_combout ),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\regshift|mux8_1_2|out [1]),
	.datad(\regshift|mux8_1_1|out[1]~5_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux22~0 .lut_mask = 16'hE2C0;
defparam \datamemory|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cycloneii_lcell_comb \datamemory|Mux22~1 (
// Equation(s):
// \datamemory|Mux22~1_combout  = (\condition_check|MemWriteEn[1]~4_combout  & ((\datamemory|Mux22~0_combout ) # ((\regshift|mux8_1_0|out[1]~9_combout  & \datamemory|Mux16~16_combout )))) # (!\condition_check|MemWriteEn[1]~4_combout  & 
// (\regshift|mux8_1_0|out[1]~9_combout  & (\datamemory|Mux16~16_combout )))

	.dataa(\condition_check|MemWriteEn[1]~4_combout ),
	.datab(\regshift|mux8_1_0|out[1]~9_combout ),
	.datac(\datamemory|Mux16~16_combout ),
	.datad(\datamemory|Mux22~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux22~1 .lut_mask = 16'hEAC0;
defparam \datamemory|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N30
cycloneii_lcell_comb \condition_check|sl1|out~21 (
// Equation(s):
// \condition_check|sl1|out~21_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [18])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [10])))

	.dataa(\seg3|MemData_out [18]),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [10]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~21 .lut_mask = 16'hAFA0;
defparam \condition_check|sl1|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N8
cycloneii_lcell_comb \condition_check|sl1|out~22 (
// Equation(s):
// \condition_check|sl1|out~22_combout  = (!\seg3|WBData_out [0] & \seg3|MemData_out [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [26]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~22_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~22 .lut_mask = 16'h0F00;
defparam \condition_check|sl1|out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N6
cycloneii_lcell_comb \regshift|mux8_1_2|out~21 (
// Equation(s):
// \regshift|mux8_1_2|out~21_combout  = (\regshift|mux8_1_2|out[2]~0_combout  & (\seg3|PC_write_out [0] & ((\regshift|mux8_1_2|out~19_combout ) # (\regshift|mux8_1_2|out~20_combout )))) # (!\regshift|mux8_1_2|out[2]~0_combout  & 
// ((\regshift|mux8_1_2|out~19_combout ) # ((\regshift|mux8_1_2|out~20_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~0_combout ),
	.datab(\regshift|mux8_1_2|out~19_combout ),
	.datac(\seg3|PC_write_out [0]),
	.datad(\regshift|mux8_1_2|out~20_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~21_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~21 .lut_mask = 16'hF5C4;
defparam \regshift|mux8_1_2|out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N0
cycloneii_lcell_comb \regshift|mux8_1_2|out[2]~22 (
// Equation(s):
// \regshift|mux8_1_2|out[2]~22_combout  = (\regshift|mux8_1_2|out[2]~12_combout  & ((\regshift|mux8_1_2|out[2]~13_combout  & ((\regshift|mux8_1_2|out~21_combout ))) # (!\regshift|mux8_1_2|out[2]~13_combout  & (\condition_check|sl1|out~6_combout )))) # 
// (!\regshift|mux8_1_2|out[2]~12_combout  & (\regshift|mux8_1_2|out[2]~13_combout ))

	.dataa(\regshift|mux8_1_2|out[2]~12_combout ),
	.datab(\regshift|mux8_1_2|out[2]~13_combout ),
	.datac(\condition_check|sl1|out~6_combout ),
	.datad(\regshift|mux8_1_2|out~21_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[2]~22 .lut_mask = 16'hEC64;
defparam \regshift|mux8_1_2|out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N14
cycloneii_lcell_comb \regshift|mux8_1_2|out[2] (
// Equation(s):
// \regshift|mux8_1_2|out [2] = (\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out[2]~22_combout  & ((\condition_check|sl1|out~22_combout ))) # (!\regshift|mux8_1_2|out[2]~22_combout  & (\condition_check|sl1|out~21_combout )))) # 
// (!\regshift|mux8_1_2|out[2]~0_combout  & (((\regshift|mux8_1_2|out[2]~22_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~0_combout ),
	.datab(\condition_check|sl1|out~21_combout ),
	.datac(\condition_check|sl1|out~22_combout ),
	.datad(\regshift|mux8_1_2|out[2]~22_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out [2]),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[2] .lut_mask = 16'hF588;
defparam \regshift|mux8_1_2|out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cycloneii_lcell_comb \datamemory|Mux21~0 (
// Equation(s):
// \datamemory|Mux21~0_combout  = (\condition_check|MemWriteEn[0]~7_combout  & (((\regshift|mux8_1_2|out [2])))) # (!\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_1|out[2]~7_combout  & (\condition_check|MemWriteEn[2]~5_combout )))

	.dataa(\regshift|mux8_1_1|out[2]~7_combout ),
	.datab(\condition_check|MemWriteEn[2]~5_combout ),
	.datac(\condition_check|MemWriteEn[0]~7_combout ),
	.datad(\regshift|mux8_1_2|out [2]),
	.cin(gnd),
	.combout(\datamemory|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux21~0 .lut_mask = 16'hF808;
defparam \datamemory|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N26
cycloneii_lcell_comb \datamemory|Mux21~1 (
// Equation(s):
// \datamemory|Mux21~1_combout  = (\condition_check|MemWriteEn[1]~4_combout  & ((\datamemory|Mux21~0_combout ) # ((\regshift|mux8_1_0|out[2]~14_combout  & \datamemory|Mux16~16_combout )))) # (!\condition_check|MemWriteEn[1]~4_combout  & 
// (\regshift|mux8_1_0|out[2]~14_combout  & (\datamemory|Mux16~16_combout )))

	.dataa(\condition_check|MemWriteEn[1]~4_combout ),
	.datab(\regshift|mux8_1_0|out[2]~14_combout ),
	.datac(\datamemory|Mux16~16_combout ),
	.datad(\datamemory|Mux21~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux21~1 .lut_mask = 16'hEAC0;
defparam \datamemory|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cycloneii_lcell_comb \datamemory|Mux20~0 (
// Equation(s):
// \datamemory|Mux20~0_combout  = (\condition_check|MemWriteEn[0]~7_combout  & (((\regshift|mux8_1_2|out [3])))) # (!\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_1|out[3]~9_combout  & (\condition_check|MemWriteEn[2]~5_combout )))

	.dataa(\regshift|mux8_1_1|out[3]~9_combout ),
	.datab(\condition_check|MemWriteEn[2]~5_combout ),
	.datac(\condition_check|MemWriteEn[0]~7_combout ),
	.datad(\regshift|mux8_1_2|out [3]),
	.cin(gnd),
	.combout(\datamemory|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux20~0 .lut_mask = 16'hF808;
defparam \datamemory|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N6
cycloneii_lcell_comb \datamemory|Mux20~1 (
// Equation(s):
// \datamemory|Mux20~1_combout  = (\condition_check|MemWriteEn[1]~4_combout  & ((\datamemory|Mux20~0_combout ) # ((\regshift|mux8_1_0|out[3]~19_combout  & \datamemory|Mux16~16_combout )))) # (!\condition_check|MemWriteEn[1]~4_combout  & 
// (\regshift|mux8_1_0|out[3]~19_combout  & (\datamemory|Mux16~16_combout )))

	.dataa(\condition_check|MemWriteEn[1]~4_combout ),
	.datab(\regshift|mux8_1_0|out[3]~19_combout ),
	.datac(\datamemory|Mux16~16_combout ),
	.datad(\datamemory|Mux20~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux20~1 .lut_mask = 16'hEAC0;
defparam \datamemory|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y26
cycloneii_ram_block \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\seg3|Mem_Byte_Write_out [0]),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\seg3|Mem_Byte_Write_out [0]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out~47_combout ,\seg3|WBData_out~45_combout ,\seg3|WBData_out~43_combout ,\seg3|WBData_out~41_combout ,\seg3|WBData_out~39_combout ,\seg3|WBData_out~36_combout ,\seg3|WBData_out~33_combout ,\seg3|WBData_out~30_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|Mux20~1_combout ,\datamemory|Mux21~1_combout ,\datamemory|Mux22~1_combout ,\datamemory|Mux23~1_combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out [9],\seg3|WBData_out [8],\seg3|WBData_out [7],\seg3|WBData_out [6],\seg3|WBData_out [5],\seg3|WBData_out [4],\seg3|WBData_out [3],\seg3|WBData_out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .init_file = "db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .init_file_layout = "port_a";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "DataMemory:datamemory|altsyncram:ram_rtl_0|altsyncram_34i1:auto_generated|altsyncram_6nl1:altsyncram1|ALTSYNCRAM";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 8;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 8;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N22
cycloneii_lcell_comb \condition_check|sl1|out~47 (
// Equation(s):
// \condition_check|sl1|out~47_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a11 )))

	.dataa(vcc),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a11 ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~47_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~47 .lut_mask = 16'hCCF0;
defparam \condition_check|sl1|out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N26
cycloneii_lcell_comb \memshift|mux4_1_10|out[3]~3 (
// Equation(s):
// \memshift|mux4_1_10|out[3]~3_combout  = (\seg3|WBData_out [1] & ((\condition_check|sl1|out~47_combout ))) # (!\seg3|WBData_out [1] & (\memshift|mux8_1_11|out[3]~3_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [1]),
	.datac(\memshift|mux8_1_11|out[3]~3_combout ),
	.datad(\condition_check|sl1|out~47_combout ),
	.cin(gnd),
	.combout(\memshift|mux4_1_10|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_10|out[3]~3 .lut_mask = 16'hFC30;
defparam \memshift|mux4_1_10|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N14
cycloneii_lcell_comb \memshift|mux8_1_12|out[3]~10 (
// Equation(s):
// \memshift|mux8_1_12|out[3]~10_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (((\memshift|mux8_1_13|out~16_combout ) # (\seg4|MemData_out[14]~1_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & (\condition_check|sl1|out~60_combout  & 
// ((!\seg4|MemData_out[14]~1_combout ))))

	.dataa(\condition_check|sl1|out~60_combout ),
	.datab(\memshift|mux8_1_13|out~16_combout ),
	.datac(\regshift|mux8_1_1|out[4]~0_combout ),
	.datad(\seg4|MemData_out[14]~1_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[3]~10 .lut_mask = 16'hF0CA;
defparam \memshift|mux8_1_12|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N12
cycloneii_lcell_comb \condition_check|sl1|out~48 (
// Equation(s):
// \condition_check|sl1|out~48_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a11 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a19 )))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a11 ),
	.datab(vcc),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a19 ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~48_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~48 .lut_mask = 16'hAAF0;
defparam \condition_check|sl1|out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N24
cycloneii_lcell_comb \memshift|mux8_1_12|out[3]~11 (
// Equation(s):
// \memshift|mux8_1_12|out[3]~11_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|mux8_1_12|out[3]~10_combout  & (\condition_check|sl1|out~47_combout )) # (!\memshift|mux8_1_12|out[3]~10_combout  & ((\condition_check|sl1|out~48_combout ))))) # 
// (!\seg4|MemData_out[14]~1_combout  & (((\memshift|mux8_1_12|out[3]~10_combout ))))

	.dataa(\seg4|MemData_out[14]~1_combout ),
	.datab(\condition_check|sl1|out~47_combout ),
	.datac(\memshift|mux8_1_12|out[3]~10_combout ),
	.datad(\condition_check|sl1|out~48_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[3]~11 .lut_mask = 16'hDAD0;
defparam \memshift|mux8_1_12|out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N4
cycloneii_lcell_comb \memshift|mux8_1_12|out[3]~12 (
// Equation(s):
// \memshift|mux8_1_12|out[3]~12_combout  = (\memshift|mux8_1_12|out[1]~2_combout  & (\memshift|mux4_1_10|out[3]~3_combout  & ((!\seg4|MemData_out[14]~2_combout )))) # (!\memshift|mux8_1_12|out[1]~2_combout  & ((\memshift|mux8_1_12|out[3]~11_combout ) # 
// ((\memshift|mux4_1_10|out[3]~3_combout  & !\seg4|MemData_out[14]~2_combout ))))

	.dataa(\memshift|mux8_1_12|out[1]~2_combout ),
	.datab(\memshift|mux4_1_10|out[3]~3_combout ),
	.datac(\memshift|mux8_1_12|out[3]~11_combout ),
	.datad(\seg4|MemData_out[14]~2_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[3]~12 .lut_mask = 16'h50DC;
defparam \memshift|mux8_1_12|out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N5
cycloneii_lcell_ff \seg4|MemData_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_12|out[3]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [11]));

// Location: LCCOMB_X27_Y23_N20
cycloneii_lcell_comb \alu|OrOut[14] (
// Equation(s):
// \alu|OrOut [14] = (\ALU_OpA~24_combout ) # ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [4]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[14]~27_combout )))

	.dataa(\ALU_OpA~24_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\mux4_two|Data[14]~27_combout ),
	.datad(\seg2|Immediate32_out [4]),
	.cin(gnd),
	.combout(\alu|OrOut [14]),
	.cout());
// synopsys translate_off
defparam \alu|OrOut[14] .lut_mask = 16'hFEBA;
defparam \alu|OrOut[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneii_lcell_comb \ALU_OpB~14 (
// Equation(s):
// \ALU_OpB~14_combout  = (\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [4]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[14]~27_combout ))

	.dataa(vcc),
	.datab(\mux4_two|Data[14]~27_combout ),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\seg2|Immediate32_out [4]),
	.cin(gnd),
	.combout(\ALU_OpB~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~14 .lut_mask = 16'hFC0C;
defparam \ALU_OpB~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneii_lcell_comb \mipsregister|Mux19~0 (
// Equation(s):
// \mipsregister|Mux19~0_combout  = (\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~12_combout )) # (!\seg4|Rd_Write_Byte_en_out [0] & (((\seg4|Rd_Write_Byte_en_out [2] & \Rd_in~20_combout ))))

	.dataa(\Rd_in~12_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [2]),
	.datac(\seg4|Rd_Write_Byte_en_out [0]),
	.datad(\Rd_in~20_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux19~0 .lut_mask = 16'hACA0;
defparam \mipsregister|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneii_lcell_comb \mipsregister|Mux19~1 (
// Equation(s):
// \mipsregister|Mux19~1_combout  = (\mipsregister|Mux16~0_combout  & ((\Rd_in~28_combout ) # ((\seg4|Rd_Write_Byte_en_out [1] & \mipsregister|Mux19~0_combout )))) # (!\mipsregister|Mux16~0_combout  & (((\seg4|Rd_Write_Byte_en_out [1] & 
// \mipsregister|Mux19~0_combout ))))

	.dataa(\mipsregister|Mux16~0_combout ),
	.datab(\Rd_in~28_combout ),
	.datac(\seg4|Rd_Write_Byte_en_out [1]),
	.datad(\mipsregister|Mux19~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux19~1 .lut_mask = 16'hF888;
defparam \mipsregister|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneii_lcell_comb \mipsregister|Mux18~1 (
// Equation(s):
// \mipsregister|Mux18~1_combout  = (\mipsregister|Mux18~0_combout  & ((\seg4|Rd_Write_Byte_en_out [1]) # ((\Rd_in~29_combout  & \mipsregister|Mux16~0_combout )))) # (!\mipsregister|Mux18~0_combout  & (\Rd_in~29_combout  & ((\mipsregister|Mux16~0_combout 
// ))))

	.dataa(\mipsregister|Mux18~0_combout ),
	.datab(\Rd_in~29_combout ),
	.datac(\seg4|Rd_Write_Byte_en_out [1]),
	.datad(\mipsregister|Mux16~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux18~1 .lut_mask = 16'hECA0;
defparam \mipsregister|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneii_lcell_comb \mipsregister|Mux17~1 (
// Equation(s):
// \mipsregister|Mux17~1_combout  = (\mipsregister|Mux17~0_combout  & ((\seg4|Rd_Write_Byte_en_out [1]) # ((\Rd_in~30_combout  & \mipsregister|Mux16~0_combout )))) # (!\mipsregister|Mux17~0_combout  & (((\Rd_in~30_combout  & \mipsregister|Mux16~0_combout 
// ))))

	.dataa(\mipsregister|Mux17~0_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [1]),
	.datac(\Rd_in~30_combout ),
	.datad(\mipsregister|Mux16~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux17~1 .lut_mask = 16'hF888;
defparam \mipsregister|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneii_lcell_comb \mipsregister|Mux16~1 (
// Equation(s):
// \mipsregister|Mux16~1_combout  = (\seg4|Rd_Write_Byte_en_out [0] & (((\Rd_in~15_combout )))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\seg4|Rd_Write_Byte_en_out [2] & ((\Rd_in~23_combout ))))

	.dataa(\seg4|Rd_Write_Byte_en_out [2]),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\Rd_in~15_combout ),
	.datad(\Rd_in~23_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux16~1 .lut_mask = 16'hE2C0;
defparam \mipsregister|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneii_lcell_comb \mipsregister|Mux16~2 (
// Equation(s):
// \mipsregister|Mux16~2_combout  = (\Rd_in~31_combout  & ((\mipsregister|Mux16~0_combout ) # ((\seg4|Rd_Write_Byte_en_out [1] & \mipsregister|Mux16~1_combout )))) # (!\Rd_in~31_combout  & (((\seg4|Rd_Write_Byte_en_out [1] & \mipsregister|Mux16~1_combout 
// ))))

	.dataa(\Rd_in~31_combout ),
	.datab(\mipsregister|Mux16~0_combout ),
	.datac(\seg4|Rd_Write_Byte_en_out [1]),
	.datad(\mipsregister|Mux16~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux16~2 .lut_mask = 16'hF888;
defparam \mipsregister|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneii_lcell_comb \mipsregister|Mux15~0 (
// Equation(s):
// \mipsregister|Mux15~0_combout  = (\seg4|Rd_Write_Byte_en_out [1] & (\seg4|Rd_Write_Byte_en_out [2] & ((\seg4|Rd_Write_Byte_en_out [3]) # (\seg4|Rd_Write_Byte_en_out [0]))))

	.dataa(\seg4|Rd_Write_Byte_en_out [3]),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\seg4|Rd_Write_Byte_en_out [1]),
	.datad(\seg4|Rd_Write_Byte_en_out [2]),
	.cin(gnd),
	.combout(\mipsregister|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux15~0 .lut_mask = 16'hE000;
defparam \mipsregister|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N14
cycloneii_lcell_comb \memshift|mux8_1_10|out[0]~0 (
// Equation(s):
// \memshift|mux8_1_10|out[0]~0_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux4_1_10|out[0]~2_combout ))) # (!\memshift|MEM_data_shift_ctr~0_combout  & (\condition_check|sl1|out~57_combout ))))

	.dataa(\condition_check|sl1|out~57_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\memshift|MEM_data_shift_ctr~0_combout ),
	.datad(\memshift|mux4_1_10|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[0]~0 .lut_mask = 16'hC808;
defparam \memshift|mux8_1_10|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneii_lcell_comb \memshift|mux8_1_10|out[0]~1 (
// Equation(s):
// \memshift|mux8_1_10|out[0]~1_combout  = (\memshift|mux8_1_10|out[0]~0_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(vcc),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\memshift|mux8_1_10|out[0]~0_combout ),
	.datad(\memshift|mux8_1_13|out~16_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[0]~1 .lut_mask = 16'hF3F0;
defparam \memshift|mux8_1_10|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N29
cycloneii_lcell_ff \seg4|MemData_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_10|out[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [24]));

// Location: LCFF_X34_Y24_N15
cycloneii_lcell_ff \seg4|WBData_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [24]));

// Location: LCCOMB_X34_Y24_N0
cycloneii_lcell_comb \Rd_in~24 (
// Equation(s):
// \Rd_in~24_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [24])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [24])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [24]),
	.datac(\seg4|WBData_out [24]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~24_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~24 .lut_mask = 16'hCCF0;
defparam \Rd_in~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneii_lcell_comb \mipsregister|Mux15~1 (
// Equation(s):
// \mipsregister|Mux15~1_combout  = (\mipsregister|Mux15~0_combout  & ((\seg4|Rd_Write_Byte_en_out [0] & ((\Rd_in~16_combout ))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~24_combout ))))

	.dataa(\seg4|Rd_Write_Byte_en_out [0]),
	.datab(\mipsregister|Mux15~0_combout ),
	.datac(\Rd_in~24_combout ),
	.datad(\Rd_in~16_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux15~1 .lut_mask = 16'hC840;
defparam \mipsregister|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneii_lcell_comb \mipsregister|Mux14~0 (
// Equation(s):
// \mipsregister|Mux14~0_combout  = (\mipsregister|Mux15~0_combout  & ((\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~17_combout )) # (!\seg4|Rd_Write_Byte_en_out [0] & ((\Rd_in~25_combout )))))

	.dataa(\Rd_in~17_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\mipsregister|Mux15~0_combout ),
	.datad(\Rd_in~25_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux14~0 .lut_mask = 16'hB080;
defparam \mipsregister|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N22
cycloneii_lcell_comb \condition_check|sl1|out~43 (
// Equation(s):
// \condition_check|sl1|out~43_combout  = (\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 ))) # (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a10 ))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a10 ),
	.datab(\seg3|WBData_out [0]),
	.datac(vcc),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~43_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~43 .lut_mask = 16'hEE22;
defparam \condition_check|sl1|out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N18
cycloneii_lcell_comb \memshift|mux4_1_10|out[2]~1 (
// Equation(s):
// \memshift|mux4_1_10|out[2]~1_combout  = (\seg3|WBData_out [1] & ((\condition_check|sl1|out~43_combout ))) # (!\seg3|WBData_out [1] & (\memshift|mux8_1_11|out[2]~1_combout ))

	.dataa(\memshift|mux8_1_11|out[2]~1_combout ),
	.datab(\condition_check|sl1|out~43_combout ),
	.datac(\seg3|WBData_out [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\memshift|mux4_1_10|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_10|out[2]~1 .lut_mask = 16'hCACA;
defparam \memshift|mux4_1_10|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneii_lcell_comb \datamemory|Mux7~1 (
// Equation(s):
// \datamemory|Mux7~1_combout  = (\regshift|mux8_1_0|out[0]~3_combout  & \datamemory|Mux7~0_combout )

	.dataa(\regshift|mux8_1_0|out[0]~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\datamemory|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux7~1 .lut_mask = 16'hAA00;
defparam \datamemory|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneii_lcell_comb \datamemory|Mux6~0 (
// Equation(s):
// \datamemory|Mux6~0_combout  = (\regshift|mux8_1_0|out[1]~9_combout  & \datamemory|Mux7~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[1]~9_combout ),
	.datad(\datamemory|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux6~0 .lut_mask = 16'hF000;
defparam \datamemory|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneii_lcell_comb \datamemory|Mux5~0 (
// Equation(s):
// \datamemory|Mux5~0_combout  = (\regshift|mux8_1_0|out[2]~14_combout  & \datamemory|Mux7~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[2]~14_combout ),
	.datad(\datamemory|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux5~0 .lut_mask = 16'hF000;
defparam \datamemory|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneii_lcell_comb \datamemory|Mux4~0 (
// Equation(s):
// \datamemory|Mux4~0_combout  = (\regshift|mux8_1_0|out[3]~19_combout  & \datamemory|Mux7~0_combout )

	.dataa(vcc),
	.datab(\regshift|mux8_1_0|out[3]~19_combout ),
	.datac(vcc),
	.datad(\datamemory|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux4~0 .lut_mask = 16'hCC00;
defparam \datamemory|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y25
cycloneii_ram_block \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\seg3|Mem_Byte_Write_out [0]),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\seg3|Mem_Byte_Write_out [0]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out~47_combout ,\seg3|WBData_out~45_combout ,\seg3|WBData_out~43_combout ,\seg3|WBData_out~41_combout ,\seg3|WBData_out~39_combout ,\seg3|WBData_out~36_combout ,\seg3|WBData_out~33_combout ,\seg3|WBData_out~30_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|Mux4~0_combout ,\datamemory|Mux5~0_combout ,\datamemory|Mux6~0_combout ,\datamemory|Mux7~1_combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out [9],\seg3|WBData_out [8],\seg3|WBData_out [7],\seg3|WBData_out [6],\seg3|WBData_out [5],\seg3|WBData_out [4],\seg3|WBData_out [3],\seg3|WBData_out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .data_interleave_offset_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .data_interleave_width_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .init_file = "db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .init_file_layout = "port_a";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .logical_ram_name = "DataMemory:datamemory|altsyncram:ram_rtl_0|altsyncram_34i1:auto_generated|altsyncram_6nl1:altsyncram1|ALTSYNCRAM";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .operation_mode = "bidir_dual_port";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_first_bit_number = 24;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_a_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_first_bit_number = 24;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .ram_block_type = "M4K";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .safe_write = "err_on_2clk";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N28
cycloneii_lcell_comb \condition_check|sl1|out~59 (
// Equation(s):
// \condition_check|sl1|out~59_combout  = (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a26  & \seg3|WBData_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a26 ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~59_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~59 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N2
cycloneii_lcell_comb \memshift|mux8_1_10|out[2]~4 (
// Equation(s):
// \memshift|mux8_1_10|out[2]~4_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux4_1_10|out[2]~1_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\condition_check|sl1|out~59_combout )))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\memshift|mux4_1_10|out[2]~1_combout ),
	.datad(\condition_check|sl1|out~59_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[2]~4 .lut_mask = 16'hC480;
defparam \memshift|mux8_1_10|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneii_lcell_comb \memshift|mux8_1_10|out[2]~5 (
// Equation(s):
// \memshift|mux8_1_10|out[2]~5_combout  = (\memshift|mux8_1_10|out[2]~4_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\memshift|mux8_1_13|out~16_combout ),
	.datac(vcc),
	.datad(\memshift|mux8_1_10|out[2]~4_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[2]~5 .lut_mask = 16'hFF44;
defparam \memshift|mux8_1_10|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N31
cycloneii_lcell_ff \seg4|MemData_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memshift|mux8_1_10|out[2]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [26]));

// Location: LCCOMB_X33_Y24_N24
cycloneii_lcell_comb \Rd_in~26 (
// Equation(s):
// \Rd_in~26_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [26]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [26]))

	.dataa(\seg4|WBData_out [26]),
	.datab(\seg4|MemData_out [26]),
	.datac(vcc),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~26_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~26 .lut_mask = 16'hCCAA;
defparam \Rd_in~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneii_lcell_comb \mipsregister|Mux13~0 (
// Equation(s):
// \mipsregister|Mux13~0_combout  = (\mipsregister|Mux15~0_combout  & ((\seg4|Rd_Write_Byte_en_out [0] & ((\Rd_in~18_combout ))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~26_combout ))))

	.dataa(\seg4|Rd_Write_Byte_en_out [0]),
	.datab(\Rd_in~26_combout ),
	.datac(\Rd_in~18_combout ),
	.datad(\mipsregister|Mux15~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux13~0 .lut_mask = 16'hE400;
defparam \mipsregister|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneii_lcell_comb \mipsregister|Mux12~0 (
// Equation(s):
// \mipsregister|Mux12~0_combout  = (\mipsregister|Mux15~0_combout  & ((\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~19_combout )) # (!\seg4|Rd_Write_Byte_en_out [0] & ((\Rd_in~27_combout )))))

	.dataa(\Rd_in~19_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\Rd_in~27_combout ),
	.datad(\mipsregister|Mux15~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux12~0 .lut_mask = 16'hB800;
defparam \mipsregister|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneii_lcell_comb \mipsregister|Mux11~0 (
// Equation(s):
// \mipsregister|Mux11~0_combout  = (\mipsregister|Mux15~0_combout  & ((\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~20_combout )) # (!\seg4|Rd_Write_Byte_en_out [0] & ((\Rd_in~28_combout )))))

	.dataa(\seg4|Rd_Write_Byte_en_out [0]),
	.datab(\Rd_in~20_combout ),
	.datac(\Rd_in~28_combout ),
	.datad(\mipsregister|Mux15~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux11~0 .lut_mask = 16'hD800;
defparam \mipsregister|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneii_lcell_comb \mipsregister|Mux10~0 (
// Equation(s):
// \mipsregister|Mux10~0_combout  = (\mipsregister|Mux15~0_combout  & ((\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~21_combout )) # (!\seg4|Rd_Write_Byte_en_out [0] & ((\Rd_in~29_combout )))))

	.dataa(\Rd_in~21_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\mipsregister|Mux15~0_combout ),
	.datad(\Rd_in~29_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux10~0 .lut_mask = 16'hB080;
defparam \mipsregister|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cycloneii_lcell_comb \mipsregister|Mux9~0 (
// Equation(s):
// \mipsregister|Mux9~0_combout  = (\mipsregister|Mux15~0_combout  & ((\seg4|Rd_Write_Byte_en_out [0] & ((\Rd_in~22_combout ))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~30_combout ))))

	.dataa(\seg4|Rd_Write_Byte_en_out [0]),
	.datab(\mipsregister|Mux15~0_combout ),
	.datac(\Rd_in~30_combout ),
	.datad(\Rd_in~22_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux9~0 .lut_mask = 16'hC840;
defparam \mipsregister|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneii_lcell_comb \mipsregister|Mux8~0 (
// Equation(s):
// \mipsregister|Mux8~0_combout  = (\mipsregister|Mux15~0_combout  & ((\seg4|Rd_Write_Byte_en_out [0] & ((\Rd_in~23_combout ))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\Rd_in~31_combout ))))

	.dataa(\Rd_in~31_combout ),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\mipsregister|Mux15~0_combout ),
	.datad(\Rd_in~23_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux8~0 .lut_mask = 16'hE020;
defparam \mipsregister|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneii_lcell_comb \mipsregister|Mux7~3 (
// Equation(s):
// \mipsregister|Mux7~3_combout  = (\mipsregister|Mux7~2_combout  & ((\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [24]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [24]))))

	.dataa(\mipsregister|Mux7~2_combout ),
	.datab(\seg4|WBData_out [24]),
	.datac(\seg4|MemData_out [24]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\mipsregister|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux7~3 .lut_mask = 16'hA088;
defparam \mipsregister|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneii_lcell_comb \condition_check|sl1|out~58 (
// Equation(s):
// \condition_check|sl1|out~58_combout  = (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a25  & \seg3|WBData_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a25 ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~58_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~58 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneii_lcell_comb \memshift|mux8_1_10|out[1]~2 (
// Equation(s):
// \memshift|mux8_1_10|out[1]~2_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux4_1_10|out[1]~0_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\condition_check|sl1|out~58_combout )))))

	.dataa(\seg4|MemData_out[14]~1_combout ),
	.datab(\memshift|mux4_1_10|out[1]~0_combout ),
	.datac(\condition_check|sl1|out~58_combout ),
	.datad(\memshift|MEM_data_shift_ctr~0_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[1]~2 .lut_mask = 16'h88A0;
defparam \memshift|mux8_1_10|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneii_lcell_comb \memshift|mux8_1_10|out[1]~3 (
// Equation(s):
// \memshift|mux8_1_10|out[1]~3_combout  = (\memshift|mux8_1_10|out[1]~2_combout ) # ((\memshift|mux8_1_13|out~16_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(\memshift|mux8_1_13|out~16_combout ),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(vcc),
	.datad(\memshift|mux8_1_10|out[1]~2_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[1]~3 .lut_mask = 16'hFF22;
defparam \memshift|mux8_1_10|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N7
cycloneii_lcell_ff \seg4|MemData_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_10|out[1]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [25]));

// Location: LCCOMB_X34_Y24_N4
cycloneii_lcell_comb \mipsregister|Mux6~2 (
// Equation(s):
// \mipsregister|Mux6~2_combout  = (\mipsregister|Mux7~2_combout  & ((\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [25]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [25]))))

	.dataa(\mipsregister|Mux7~2_combout ),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|WBData_out [25]),
	.datad(\seg4|MemData_out [25]),
	.cin(gnd),
	.combout(\mipsregister|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux6~2 .lut_mask = 16'hA820;
defparam \mipsregister|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneii_lcell_comb \mipsregister|Mux7~2 (
// Equation(s):
// \mipsregister|Mux7~2_combout  = (\seg4|Rd_Write_Byte_en_out [3] & (\seg4|Rd_Write_Byte_en_out [0] & (\seg4|Rd_Write_Byte_en_out [1] & \seg4|Rd_Write_Byte_en_out [2])))

	.dataa(\seg4|Rd_Write_Byte_en_out [3]),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\seg4|Rd_Write_Byte_en_out [1]),
	.datad(\seg4|Rd_Write_Byte_en_out [2]),
	.cin(gnd),
	.combout(\mipsregister|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux7~2 .lut_mask = 16'h8000;
defparam \mipsregister|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneii_lcell_comb \mipsregister|Mux5~2 (
// Equation(s):
// \mipsregister|Mux5~2_combout  = (\mipsregister|Mux7~2_combout  & ((\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [26]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [26]))))

	.dataa(\seg4|WBData_out [26]),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|MemData_out [26]),
	.datad(\mipsregister|Mux7~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux5~2 .lut_mask = 16'hE200;
defparam \mipsregister|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneii_lcell_comb \mipsregister|Mux4~2 (
// Equation(s):
// \mipsregister|Mux4~2_combout  = (\mipsregister|Mux7~2_combout  & ((\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [27])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [27])))))

	.dataa(\seg4|MemData_out [27]),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|WBData_out [27]),
	.datad(\mipsregister|Mux7~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux4~2 .lut_mask = 16'hB800;
defparam \mipsregister|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cycloneii_lcell_comb \mipsregister|Mux3~2 (
// Equation(s):
// \mipsregister|Mux3~2_combout  = (\mipsregister|Mux7~2_combout  & ((\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [28])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [28])))))

	.dataa(\seg4|MemWBSrc_out~regout ),
	.datab(\seg4|MemData_out [28]),
	.datac(\seg4|WBData_out [28]),
	.datad(\mipsregister|Mux7~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux3~2 .lut_mask = 16'hD800;
defparam \mipsregister|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N16
cycloneii_lcell_comb \memshift|mux8_1_10|out[5]~11 (
// Equation(s):
// \memshift|mux8_1_10|out[5]~11_combout  = (\memshift|mux8_1_10|out[5]~10_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(\memshift|mux8_1_10|out[5]~10_combout ),
	.datab(vcc),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\memshift|mux8_1_13|out~16_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[5]~11 .lut_mask = 16'hAFAA;
defparam \memshift|mux8_1_10|out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N17
cycloneii_lcell_ff \seg4|MemData_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_10|out[5]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [29]));

// Location: LCCOMB_X35_Y29_N20
cycloneii_lcell_comb \mipsregister|Mux2~2 (
// Equation(s):
// \mipsregister|Mux2~2_combout  = (\mipsregister|Mux7~2_combout  & ((\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [29])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [29])))))

	.dataa(\seg4|MemWBSrc_out~regout ),
	.datab(\seg4|MemData_out [29]),
	.datac(\mipsregister|Mux7~2_combout ),
	.datad(\seg4|WBData_out [29]),
	.cin(gnd),
	.combout(\mipsregister|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux2~2 .lut_mask = 16'hD080;
defparam \mipsregister|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneii_lcell_comb \shifter|Mux1|Data[20]~18 (
// Equation(s):
// \shifter|Mux1|Data[20]~18_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[19]~37_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[20]~39_combout ))))

	.dataa(\shifter|comb~0_combout ),
	.datab(\shifter|comb~1_combout ),
	.datac(\mux4_two|Data[20]~39_combout ),
	.datad(\mux4_two|Data[19]~37_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[20]~18 .lut_mask = 16'h3210;
defparam \shifter|Mux1|Data[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneii_lcell_comb \shifter|Mux1|Data[20]~19 (
// Equation(s):
// \shifter|Mux1|Data[20]~19_combout  = (\shifter|Mux1|Data[20]~18_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[21]~41_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~1_combout ),
	.datac(\shifter|Mux1|Data[20]~18_combout ),
	.datad(\mux4_two|Data[21]~41_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[20]~19 .lut_mask = 16'hFCF0;
defparam \shifter|Mux1|Data[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
cycloneii_lcell_comb \mipsregister|register~434feeder (
// Equation(s):
// \mipsregister|register~434feeder_combout  = \mipsregister|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux13~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~434feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~434feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~434feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y29_N25
cycloneii_lcell_ff \mipsregister|register~434 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~434feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~434_regout ));

// Location: LCFF_X42_Y29_N3
cycloneii_lcell_ff \mipsregister|register~498 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~498_regout ));

// Location: LCFF_X42_Y29_N9
cycloneii_lcell_ff \mipsregister|register~466 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~466_regout ));

// Location: LCFF_X41_Y29_N15
cycloneii_lcell_ff \mipsregister|register~402 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~402_regout ));

// Location: LCCOMB_X41_Y29_N14
cycloneii_lcell_comb \mipsregister|register~1401 (
// Equation(s):
// \mipsregister|register~1401_combout  = (\comb~2_combout  & ((\mipsregister|register~466_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~402_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~466_regout ),
	.datac(\mipsregister|register~402_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1401_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1401 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneii_lcell_comb \mipsregister|register~1402 (
// Equation(s):
// \mipsregister|register~1402_combout  = (\comb~3_combout  & ((\mipsregister|register~1401_combout  & ((\mipsregister|register~498_regout ))) # (!\mipsregister|register~1401_combout  & (\mipsregister|register~434_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1401_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~434_regout ),
	.datac(\mipsregister|register~498_regout ),
	.datad(\mipsregister|register~1401_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1402_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1402 .lut_mask = 16'hF588;
defparam \mipsregister|register~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N1
cycloneii_lcell_ff \mipsregister|register~82 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~82_regout ));

// Location: LCFF_X43_Y30_N15
cycloneii_lcell_ff \mipsregister|register~18 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~18_regout ));

// Location: LCCOMB_X43_Y30_N0
cycloneii_lcell_comb \mipsregister|register~50feeder (
// Equation(s):
// \mipsregister|register~50feeder_combout  = \mipsregister|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux13~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~50feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N1
cycloneii_lcell_ff \mipsregister|register~50 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~50feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~50_regout ));

// Location: LCCOMB_X43_Y30_N14
cycloneii_lcell_comb \mipsregister|register~1398 (
// Equation(s):
// \mipsregister|register~1398_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~50_regout ))) # (!\comb~3_combout  & (\mipsregister|register~18_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~18_regout ),
	.datad(\mipsregister|register~50_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1398_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1398 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N0
cycloneii_lcell_comb \mipsregister|register~1399 (
// Equation(s):
// \mipsregister|register~1399_combout  = (\comb~2_combout  & ((\mipsregister|register~1398_combout  & (\mipsregister|register~114_regout )) # (!\mipsregister|register~1398_combout  & ((\mipsregister|register~82_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1398_combout ))))

	.dataa(\mipsregister|register~114_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~82_regout ),
	.datad(\mipsregister|register~1398_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1399_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1399 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneii_lcell_comb \mipsregister|register~1812 (
// Equation(s):
// \mipsregister|register~1812_combout  = !\mipsregister|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux13~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1812_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1812 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N9
cycloneii_lcell_ff \mipsregister|register~178 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1812_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~178_regout ));

// Location: LCFF_X45_Y28_N11
cycloneii_lcell_ff \mipsregister|register~242 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~242_regout ));

// Location: LCFF_X43_Y27_N3
cycloneii_lcell_ff \mipsregister|register~146 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~146_regout ));

// Location: LCFF_X43_Y27_N13
cycloneii_lcell_ff \mipsregister|register~210 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~210_regout ));

// Location: LCCOMB_X43_Y27_N2
cycloneii_lcell_comb \mipsregister|register~1396 (
// Equation(s):
// \mipsregister|register~1396_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~210_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~146_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~146_regout ),
	.datad(\mipsregister|register~210_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1396_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1396 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneii_lcell_comb \mipsregister|register~1397 (
// Equation(s):
// \mipsregister|register~1397_combout  = (\comb~3_combout  & ((\mipsregister|register~1396_combout  & ((\mipsregister|register~242_regout ))) # (!\mipsregister|register~1396_combout  & (!\mipsregister|register~178_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1396_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~178_regout ),
	.datac(\mipsregister|register~242_regout ),
	.datad(\mipsregister|register~1396_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1397_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1397 .lut_mask = 16'hF522;
defparam \mipsregister|register~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneii_lcell_comb \mipsregister|register~1400 (
// Equation(s):
// \mipsregister|register~1400_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~1397_combout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~1399_combout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1399_combout ),
	.datad(\mipsregister|register~1397_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1400_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1400 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneii_lcell_comb \mipsregister|register~1403 (
// Equation(s):
// \mipsregister|register~1403_combout  = (\comb~1_combout  & ((\mipsregister|register~1400_combout  & ((\mipsregister|register~1402_combout ))) # (!\mipsregister|register~1400_combout  & (\mipsregister|register~1395_combout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1400_combout ))))

	.dataa(\mipsregister|register~1395_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1402_combout ),
	.datad(\mipsregister|register~1400_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1403_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1403 .lut_mask = 16'hF388;
defparam \mipsregister|register~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N23
cycloneii_lcell_ff \mipsregister|register~594 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~594_regout ));

// Location: LCFF_X40_Y26_N3
cycloneii_lcell_ff \mipsregister|register~850 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~850_regout ));

// Location: LCCOMB_X42_Y25_N22
cycloneii_lcell_comb \mipsregister|register~1384 (
// Equation(s):
// \mipsregister|register~1384_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~850_regout ))) # (!\comb~1_combout  & (\mipsregister|register~594_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~594_regout ),
	.datad(\mipsregister|register~850_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1384_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1384 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N29
cycloneii_lcell_ff \mipsregister|register~722 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~722_regout ));

// Location: LCCOMB_X42_Y25_N28
cycloneii_lcell_comb \mipsregister|register~1385 (
// Equation(s):
// \mipsregister|register~1385_combout  = (\mipsregister|register~1384_combout  & (((!\comb~0_combout )) # (!\mipsregister|register~978_regout ))) # (!\mipsregister|register~1384_combout  & (((\mipsregister|register~722_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~978_regout ),
	.datab(\mipsregister|register~1384_combout ),
	.datac(\mipsregister|register~722_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1385_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1385 .lut_mask = 16'h74CC;
defparam \mipsregister|register~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N23
cycloneii_lcell_ff \mipsregister|register~818 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~818_regout ));

// Location: LCFF_X38_Y24_N1
cycloneii_lcell_ff \mipsregister|register~946 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~946_regout ));

// Location: LCFF_X38_Y22_N9
cycloneii_lcell_ff \mipsregister|register~562 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~562_regout ));

// Location: LCCOMB_X42_Y26_N4
cycloneii_lcell_comb \mipsregister|register~1677 (
// Equation(s):
// \mipsregister|register~1677_combout  = (\seg4|Rd_out [4] & (\forward|Equal3~0_combout  & \mipsregister|register~1676_combout ))

	.dataa(\seg4|Rd_out [4]),
	.datab(\forward|Equal3~0_combout ),
	.datac(\mipsregister|register~1676_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1677_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1677 .lut_mask = 16'h8080;
defparam \mipsregister|register~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N27
cycloneii_lcell_ff \mipsregister|register~690 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~690_regout ));

// Location: LCCOMB_X38_Y22_N8
cycloneii_lcell_comb \mipsregister|register~1386 (
// Equation(s):
// \mipsregister|register~1386_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~690_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~562_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~562_regout ),
	.datad(\mipsregister|register~690_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1386_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1386 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneii_lcell_comb \mipsregister|register~1387 (
// Equation(s):
// \mipsregister|register~1387_combout  = (\comb~1_combout  & ((\mipsregister|register~1386_combout  & ((\mipsregister|register~946_regout ))) # (!\mipsregister|register~1386_combout  & (\mipsregister|register~818_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1386_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~818_regout ),
	.datac(\mipsregister|register~946_regout ),
	.datad(\mipsregister|register~1386_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1387_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1387 .lut_mask = 16'hF588;
defparam \mipsregister|register~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N5
cycloneii_lcell_ff \mipsregister|register~658 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~658_regout ));

// Location: LCFF_X39_Y22_N23
cycloneii_lcell_ff \mipsregister|register~530 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~530_regout ));

// Location: LCCOMB_X39_Y22_N22
cycloneii_lcell_comb \mipsregister|register~1388 (
// Equation(s):
// \mipsregister|register~1388_combout  = (\comb~1_combout  & ((\mipsregister|register~786_regout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~530_regout  & !\comb~0_combout ))))

	.dataa(\mipsregister|register~786_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~530_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1388_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1388 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
cycloneii_lcell_comb \mipsregister|register~1389 (
// Equation(s):
// \mipsregister|register~1389_combout  = (\comb~0_combout  & ((\mipsregister|register~1388_combout  & (\mipsregister|register~914_regout )) # (!\mipsregister|register~1388_combout  & ((\mipsregister|register~658_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1388_combout ))))

	.dataa(\mipsregister|register~914_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~658_regout ),
	.datad(\mipsregister|register~1388_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1389_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1389 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneii_lcell_comb \mipsregister|register~1390 (
// Equation(s):
// \mipsregister|register~1390_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~1387_combout )))) # (!\comb~3_combout  & (!\comb~2_combout  & ((\mipsregister|register~1389_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1387_combout ),
	.datad(\mipsregister|register~1389_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1390_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1390 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
cycloneii_lcell_comb \mipsregister|register~1809 (
// Equation(s):
// \mipsregister|register~1809_combout  = !\mipsregister|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux13~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1809_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1809 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneii_lcell_comb \mipsregister|register~1697 (
// Equation(s):
// \mipsregister|register~1697_combout  = (\seg4|Rd_out [4] & (\forward|Equal3~0_combout  & \mipsregister|register~1696_combout ))

	.dataa(\seg4|Rd_out [4]),
	.datab(vcc),
	.datac(\forward|Equal3~0_combout ),
	.datad(\mipsregister|register~1696_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1697_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1697 .lut_mask = 16'hA000;
defparam \mipsregister|register~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N5
cycloneii_lcell_ff \mipsregister|register~1010 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1809_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1010_regout ));

// Location: LCFF_X47_Y25_N27
cycloneii_lcell_ff \mipsregister|register~882 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~882_regout ));

// Location: LCCOMB_X48_Y23_N14
cycloneii_lcell_comb \mipsregister|register~754feeder (
// Equation(s):
// \mipsregister|register~754feeder_combout  = \mipsregister|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux13~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~754feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~754feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~754feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N15
cycloneii_lcell_ff \mipsregister|register~754 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~754feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~754_regout ));

// Location: LCFF_X47_Y23_N13
cycloneii_lcell_ff \mipsregister|register~626 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~626_regout ));

// Location: LCCOMB_X47_Y23_N12
cycloneii_lcell_comb \mipsregister|register~1391 (
// Equation(s):
// \mipsregister|register~1391_combout  = (\comb~0_combout  & ((\mipsregister|register~754_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~626_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~754_regout ),
	.datac(\mipsregister|register~626_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1391_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1391 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
cycloneii_lcell_comb \mipsregister|register~1392 (
// Equation(s):
// \mipsregister|register~1392_combout  = (\comb~1_combout  & ((\mipsregister|register~1391_combout  & (!\mipsregister|register~1010_regout )) # (!\mipsregister|register~1391_combout  & ((\mipsregister|register~882_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1391_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1010_regout ),
	.datac(\mipsregister|register~882_regout ),
	.datad(\mipsregister|register~1391_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1392_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1392 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneii_lcell_comb \mipsregister|register~1393 (
// Equation(s):
// \mipsregister|register~1393_combout  = (\comb~2_combout  & ((\mipsregister|register~1390_combout  & ((\mipsregister|register~1392_combout ))) # (!\mipsregister|register~1390_combout  & (\mipsregister|register~1385_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1390_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1385_combout ),
	.datac(\mipsregister|register~1390_combout ),
	.datad(\mipsregister|register~1392_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1393_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1393 .lut_mask = 16'hF858;
defparam \mipsregister|register~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneii_lcell_comb \seg2|OperandB_out~36 (
// Equation(s):
// \seg2|OperandB_out~36_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1393_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1403_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\mipsregister|register~1403_combout ),
	.datad(\mipsregister|register~1393_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~36 .lut_mask = 16'h3210;
defparam \seg2|OperandB_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneii_lcell_comb \seg2|OperandB_out~37 (
// Equation(s):
// \seg2|OperandB_out~37_combout  = (\seg2|OperandB_out~36_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~18_combout ))

	.dataa(vcc),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\Rd_in~18_combout ),
	.datad(\seg2|OperandB_out~36_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~37 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N31
cycloneii_lcell_ff \seg2|OperandB_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [18]));

// Location: LCCOMB_X30_Y22_N6
cycloneii_lcell_comb \mux4_two|Data[18]~34 (
// Equation(s):
// \mux4_two|Data[18]~34_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~18_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [18])))))

	.dataa(\Rd_in~18_combout ),
	.datab(\seg2|OperandB_out [18]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[18]~34 .lut_mask = 16'h0A0C;
defparam \mux4_two|Data[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneii_lcell_comb \mux4_two|Data[18]~35 (
// Equation(s):
// \mux4_two|Data[18]~35_combout  = (\mux4_two|Data[18]~34_combout ) # ((\seg3|WBData_out [18] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [18]),
	.datab(vcc),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[18]~34_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[18]~35 .lut_mask = 16'hFFA0;
defparam \mux4_two|Data[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneii_lcell_comb \shifter|Mux1|Data[18]~16 (
// Equation(s):
// \shifter|Mux1|Data[18]~16_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[17]~33_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[18]~35_combout ))))

	.dataa(\shifter|comb~1_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[18]~35_combout ),
	.datad(\mux4_two|Data[17]~33_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[18]~16 .lut_mask = 16'h5410;
defparam \shifter|Mux1|Data[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneii_lcell_comb \shifter|Mux1|Data[18]~17 (
// Equation(s):
// \shifter|Mux1|Data[18]~17_combout  = (\shifter|Mux1|Data[18]~16_combout ) # ((\mux4_two|Data[19]~37_combout  & \shifter|comb~1_combout ))

	.dataa(\mux4_two|Data[19]~37_combout ),
	.datab(vcc),
	.datac(\shifter|Mux1|Data[18]~16_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[18]~17 .lut_mask = 16'hFAF0;
defparam \shifter|Mux1|Data[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneii_lcell_comb \shifter|Mux2|Data[18]~36 (
// Equation(s):
// \shifter|Mux2|Data[18]~36_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[16]~15_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[18]~17_combout )))))

	.dataa(\shifter|Mux1|Data[16]~15_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|comb~3_combout ),
	.datad(\shifter|Mux1|Data[18]~17_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[18]~36 .lut_mask = 16'h0B08;
defparam \shifter|Mux2|Data[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneii_lcell_comb \shifter|Mux2|Data[18]~37 (
// Equation(s):
// \shifter|Mux2|Data[18]~37_combout  = (\shifter|Mux2|Data[18]~36_combout ) # ((\shifter|Mux1|Data[20]~19_combout  & \shifter|comb~3_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux1|Data[20]~19_combout ),
	.datac(\shifter|comb~3_combout ),
	.datad(\shifter|Mux2|Data[18]~36_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[18]~37 .lut_mask = 16'hFFC0;
defparam \shifter|Mux2|Data[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneii_lcell_comb \shifter|Mux1|Data[22]~20 (
// Equation(s):
// \shifter|Mux1|Data[22]~20_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[21]~41_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[22]~43_combout ))))

	.dataa(\shifter|comb~0_combout ),
	.datab(\shifter|comb~1_combout ),
	.datac(\mux4_two|Data[22]~43_combout ),
	.datad(\mux4_two|Data[21]~41_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[22]~20 .lut_mask = 16'h3210;
defparam \shifter|Mux1|Data[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
cycloneii_lcell_comb \shifter|Mux1|Data[22]~21 (
// Equation(s):
// \shifter|Mux1|Data[22]~21_combout  = (\shifter|Mux1|Data[22]~20_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[23]~45_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~1_combout ),
	.datac(\mux4_two|Data[23]~45_combout ),
	.datad(\shifter|Mux1|Data[22]~20_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[22]~21 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N20
cycloneii_lcell_comb \shifter|Mux2|Data[22]~38 (
// Equation(s):
// \shifter|Mux2|Data[22]~38_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[20]~19_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[22]~21_combout )))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|Mux1|Data[20]~19_combout ),
	.datac(\shifter|comb~3_combout ),
	.datad(\shifter|Mux1|Data[22]~21_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[22]~38 .lut_mask = 16'h0D08;
defparam \shifter|Mux2|Data[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N30
cycloneii_lcell_comb \shifter|Mux2|Data[22]~39 (
// Equation(s):
// \shifter|Mux2|Data[22]~39_combout  = (\shifter|Mux2|Data[22]~38_combout ) # ((\shifter|Mux1|Data[24]~23_combout  & \shifter|comb~3_combout ))

	.dataa(\shifter|Mux1|Data[24]~23_combout ),
	.datab(vcc),
	.datac(\shifter|Mux2|Data[22]~38_combout ),
	.datad(\shifter|comb~3_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[22]~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[22]~39 .lut_mask = 16'hFAF0;
defparam \shifter|Mux2|Data[22]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N24
cycloneii_lcell_comb \shifter|Mux3|Data[22]~46 (
// Equation(s):
// \shifter|Mux3|Data[22]~46_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[18]~37_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[22]~39_combout )))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[18]~37_combout ),
	.datad(\shifter|Mux2|Data[22]~39_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[22]~46 .lut_mask = 16'h3120;
defparam \shifter|Mux3|Data[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cycloneii_lcell_comb \shifter|Mux1|Data[24]~22 (
// Equation(s):
// \shifter|Mux1|Data[24]~22_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[23]~45_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[24]~47_combout )))))

	.dataa(\mux4_two|Data[23]~45_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[24]~47_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[24]~22 .lut_mask = 16'h00B8;
defparam \shifter|Mux1|Data[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N16
cycloneii_lcell_comb \shifter|Mux1|Data[24]~23 (
// Equation(s):
// \shifter|Mux1|Data[24]~23_combout  = (\shifter|Mux1|Data[24]~22_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[25]~49_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~1_combout ),
	.datac(\shifter|Mux1|Data[24]~22_combout ),
	.datad(\mux4_two|Data[25]~49_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[24]~23 .lut_mask = 16'hFCF0;
defparam \shifter|Mux1|Data[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N0
cycloneii_lcell_comb \shifter|Mux2|Data[26]~40 (
// Equation(s):
// \shifter|Mux2|Data[26]~40_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[24]~23_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[26]~25_combout ))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|Mux1|Data[26]~25_combout ),
	.datac(\shifter|Mux1|Data[24]~23_combout ),
	.datad(\shifter|comb~3_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[26]~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[26]~40 .lut_mask = 16'h00E4;
defparam \shifter|Mux2|Data[26]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N26
cycloneii_lcell_comb \shifter|Mux2|Data[26]~41 (
// Equation(s):
// \shifter|Mux2|Data[26]~41_combout  = (\shifter|Mux2|Data[26]~40_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[28]~27_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[28]~27_combout ),
	.datad(\shifter|Mux2|Data[26]~40_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[26]~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[26]~41 .lut_mask = 16'hFFC0;
defparam \shifter|Mux2|Data[26]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N22
cycloneii_lcell_comb \shifter|Mux3|Data[22]~47 (
// Equation(s):
// \shifter|Mux3|Data[22]~47_combout  = (\shifter|Mux3|Data[22]~46_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[26]~41_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux3|Data[22]~46_combout ),
	.datad(\shifter|Mux2|Data[26]~41_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[22]~47 .lut_mask = 16'hFCF0;
defparam \shifter|Mux3|Data[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cycloneii_lcell_comb \shifter|Mux4|Data[30]~48 (
// Equation(s):
// \shifter|Mux4|Data[30]~48_combout  = (\shifter|comb~7_combout  & (((\shifter|comb~6_combout )))) # (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & (\shifter|Mux3|Data[22]~47_combout )) # (!\shifter|comb~6_combout  & 
// ((\shifter|Mux3|Data[30]~49_combout )))))

	.dataa(\shifter|comb~7_combout ),
	.datab(\shifter|Mux3|Data[22]~47_combout ),
	.datac(\shifter|Mux3|Data[30]~49_combout ),
	.datad(\shifter|comb~6_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[30]~48 .lut_mask = 16'hEE50;
defparam \shifter|Mux4|Data[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneii_lcell_comb \shifter|Mux4|Data[30]~49 (
// Equation(s):
// \shifter|Mux4|Data[30]~49_combout  = (\shifter|Mux4|Data[30]~48_combout  & ((\shifter|Mux3|Data[6]~51_combout ) # ((!\shifter|comb~7_combout )))) # (!\shifter|Mux4|Data[30]~48_combout  & (((\shifter|comb~7_combout  & \shifter|HighBit~0_combout ))))

	.dataa(\shifter|Mux3|Data[6]~51_combout ),
	.datab(\shifter|Mux4|Data[30]~48_combout ),
	.datac(\shifter|comb~7_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[30]~49 .lut_mask = 16'hBC8C;
defparam \shifter|Mux4|Data[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cycloneii_lcell_comb \shifter|Mux5|Data[30]~44 (
// Equation(s):
// \shifter|Mux5|Data[30]~44_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & ((\shifter|HighBit~0_combout ))) # (!\shifter|comb~8_combout  & (\shifter|Mux4|Data[30]~49_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[30]~49_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[30]~44 .lut_mask = 16'h3210;
defparam \shifter|Mux5|Data[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneii_lcell_comb \mux4_two|Data[9]~16 (
// Equation(s):
// \mux4_two|Data[9]~16_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~9_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [9]))))

	.dataa(\seg2|OperandB_out [9]),
	.datab(\Rd_in~9_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[9]~16 .lut_mask = 16'h0C0A;
defparam \mux4_two|Data[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneii_lcell_comb \mux4_two|Data[9]~17 (
// Equation(s):
// \mux4_two|Data[9]~17_combout  = (\mux4_two|Data[9]~16_combout ) # ((\seg3|WBData_out [9] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [9]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[9]~16_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[9]~17 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneii_lcell_comb \shifter|Mux1|Data[10]~8 (
// Equation(s):
// \shifter|Mux1|Data[10]~8_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[9]~17_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[10]~19_combout ))))

	.dataa(\mux4_two|Data[10]~19_combout ),
	.datab(\mux4_two|Data[9]~17_combout ),
	.datac(\shifter|comb~0_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[10]~8 .lut_mask = 16'h00CA;
defparam \shifter|Mux1|Data[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N3
cycloneii_lcell_ff \mipsregister|register~747 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~747_regout ));

// Location: LCCOMB_X48_Y23_N12
cycloneii_lcell_comb \mipsregister|register~1774 (
// Equation(s):
// \mipsregister|register~1774_combout  = !\mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux20~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1774_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1774 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N13
cycloneii_lcell_ff \mipsregister|register~1003 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1774_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1003_regout ));

// Location: LCCOMB_X48_Y23_N2
cycloneii_lcell_comb \mipsregister|register~1252 (
// Equation(s):
// \mipsregister|register~1252_combout  = (\mipsregister|register~1251_combout  & (((!\mipsregister|register~1003_regout )) # (!\comb~0_combout ))) # (!\mipsregister|register~1251_combout  & (\comb~0_combout  & (\mipsregister|register~747_regout )))

	.dataa(\mipsregister|register~1251_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~747_regout ),
	.datad(\mipsregister|register~1003_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1252_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1252 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N1
cycloneii_lcell_ff \mipsregister|register~843 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~843_regout ));

// Location: LCCOMB_X39_Y27_N22
cycloneii_lcell_comb \mipsregister|register~1773 (
// Equation(s):
// \mipsregister|register~1773_combout  = !\mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux20~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1773_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1773 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N23
cycloneii_lcell_ff \mipsregister|register~971 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1773_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~971_regout ));

// Location: LCCOMB_X39_Y27_N0
cycloneii_lcell_comb \mipsregister|register~1247 (
// Equation(s):
// \mipsregister|register~1247_combout  = (\mipsregister|register~1246_combout  & (((!\mipsregister|register~971_regout )) # (!\comb~1_combout ))) # (!\mipsregister|register~1246_combout  & (\comb~1_combout  & (\mipsregister|register~843_regout )))

	.dataa(\mipsregister|register~1246_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~843_regout ),
	.datad(\mipsregister|register~971_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1247_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1247 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneii_lcell_comb \mipsregister|register~1250 (
// Equation(s):
// \mipsregister|register~1250_combout  = (\comb~2_combout  & (((\comb~3_combout ) # (\mipsregister|register~1247_combout )))) # (!\comb~2_combout  & (\mipsregister|register~1249_combout  & (!\comb~3_combout )))

	.dataa(\mipsregister|register~1249_combout ),
	.datab(\comb~2_combout ),
	.datac(\comb~3_combout ),
	.datad(\mipsregister|register~1247_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1250_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1250 .lut_mask = 16'hCEC2;
defparam \mipsregister|register~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneii_lcell_comb \mipsregister|register~1253 (
// Equation(s):
// \mipsregister|register~1253_combout  = (\comb~3_combout  & ((\mipsregister|register~1250_combout  & ((\mipsregister|register~1252_combout ))) # (!\mipsregister|register~1250_combout  & (\mipsregister|register~1245_combout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1250_combout ))))

	.dataa(\mipsregister|register~1245_combout ),
	.datab(\mipsregister|register~1252_combout ),
	.datac(\comb~3_combout ),
	.datad(\mipsregister|register~1250_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1253_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1253 .lut_mask = 16'hCFA0;
defparam \mipsregister|register~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N27
cycloneii_lcell_ff \mipsregister|register~139 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~139_regout ));

// Location: LCCOMB_X43_Y27_N26
cycloneii_lcell_comb \mipsregister|register~1254 (
// Equation(s):
// \mipsregister|register~1254_combout  = (\comb~3_combout  & ((\mipsregister|register~171_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~139_regout  & !\comb~2_combout ))))

	.dataa(\mipsregister|register~171_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~139_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1254_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1254 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N9
cycloneii_lcell_ff \mipsregister|register~203 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~203_regout ));

// Location: LCCOMB_X43_Y27_N8
cycloneii_lcell_comb \mipsregister|register~1255 (
// Equation(s):
// \mipsregister|register~1255_combout  = (\mipsregister|register~1254_combout  & ((\mipsregister|register~235_regout ) # ((!\comb~2_combout )))) # (!\mipsregister|register~1254_combout  & (((\mipsregister|register~203_regout  & \comb~2_combout ))))

	.dataa(\mipsregister|register~235_regout ),
	.datab(\mipsregister|register~1254_combout ),
	.datac(\mipsregister|register~203_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1255_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1255 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N29
cycloneii_lcell_ff \mipsregister|register~267 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~267_regout ));

// Location: LCCOMB_X43_Y21_N30
cycloneii_lcell_comb \mipsregister|register~1776 (
// Equation(s):
// \mipsregister|register~1776_combout  = !\mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux20~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1776_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1776 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N31
cycloneii_lcell_ff \mipsregister|register~331 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1776_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~331_regout ));

// Location: LCCOMB_X43_Y21_N28
cycloneii_lcell_comb \mipsregister|register~1256 (
// Equation(s):
// \mipsregister|register~1256_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & ((!\mipsregister|register~331_regout ))) # (!\comb~2_combout  & (\mipsregister|register~267_regout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~267_regout ),
	.datad(\mipsregister|register~331_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1256_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1256 .lut_mask = 16'h98DC;
defparam \mipsregister|register~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N0
cycloneii_lcell_comb \mipsregister|register~1777 (
// Equation(s):
// \mipsregister|register~1777_combout  = !\mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux20~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1777_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1777 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N1
cycloneii_lcell_ff \mipsregister|register~363 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1777_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~363_regout ));

// Location: LCCOMB_X43_Y28_N4
cycloneii_lcell_comb \mipsregister|register~1257 (
// Equation(s):
// \mipsregister|register~1257_combout  = (\comb~3_combout  & ((\mipsregister|register~1256_combout  & ((!\mipsregister|register~363_regout ))) # (!\mipsregister|register~1256_combout  & (!\mipsregister|register~299_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1256_combout ))))

	.dataa(\mipsregister|register~299_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1256_combout ),
	.datad(\mipsregister|register~363_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1257_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1257 .lut_mask = 16'h34F4;
defparam \mipsregister|register~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N27
cycloneii_lcell_ff \mipsregister|register~43 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~43_regout ));

// Location: LCFF_X47_Y28_N19
cycloneii_lcell_ff \mipsregister|register~11 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux20~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~11_regout ));

// Location: LCCOMB_X47_Y28_N0
cycloneii_lcell_comb \mipsregister|register~75feeder (
// Equation(s):
// \mipsregister|register~75feeder_combout  = \mipsregister|Mux20~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux20~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~75feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N1
cycloneii_lcell_ff \mipsregister|register~75 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~75feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~75_regout ));

// Location: LCCOMB_X47_Y28_N18
cycloneii_lcell_comb \mipsregister|register~1258 (
// Equation(s):
// \mipsregister|register~1258_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~75_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~11_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~11_regout ),
	.datad(\mipsregister|register~75_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1258_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1258 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneii_lcell_comb \mipsregister|register~1259 (
// Equation(s):
// \mipsregister|register~1259_combout  = (\comb~3_combout  & ((\mipsregister|register~1258_combout  & (\mipsregister|register~107_regout )) # (!\mipsregister|register~1258_combout  & ((\mipsregister|register~43_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1258_combout ))))

	.dataa(\mipsregister|register~107_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~43_regout ),
	.datad(\mipsregister|register~1258_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1259_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1259 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cycloneii_lcell_comb \mipsregister|register~1260 (
// Equation(s):
// \mipsregister|register~1260_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~1257_combout )))) # (!\comb~1_combout  & (!\comb~0_combout  & ((\mipsregister|register~1259_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1257_combout ),
	.datad(\mipsregister|register~1259_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1260_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1260 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N30
cycloneii_lcell_comb \mipsregister|register~1263 (
// Equation(s):
// \mipsregister|register~1263_combout  = (\comb~0_combout  & ((\mipsregister|register~1260_combout  & (\mipsregister|register~1262_combout )) # (!\mipsregister|register~1260_combout  & ((\mipsregister|register~1255_combout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1260_combout ))))

	.dataa(\mipsregister|register~1262_combout ),
	.datab(\mipsregister|register~1255_combout ),
	.datac(\comb~0_combout ),
	.datad(\mipsregister|register~1260_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1263_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1263 .lut_mask = 16'hAFC0;
defparam \mipsregister|register~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneii_lcell_comb \seg2|OperandB_out~22 (
// Equation(s):
// \seg2|OperandB_out~22_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1253_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1263_combout )))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1253_combout ),
	.datad(\mipsregister|register~1263_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~22 .lut_mask = 16'h5140;
defparam \seg2|OperandB_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneii_lcell_comb \seg2|OperandB_out~23 (
// Equation(s):
// \seg2|OperandB_out~23_combout  = (\seg2|OperandB_out~22_combout ) # ((\Rd_in~11_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~11_combout ),
	.datab(vcc),
	.datac(\seg2|OperandB_out~22_combout ),
	.datad(\forward|Rt_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~23 .lut_mask = 16'hFAF0;
defparam \seg2|OperandB_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N1
cycloneii_lcell_ff \seg2|OperandB_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [11]));

// Location: LCCOMB_X32_Y25_N14
cycloneii_lcell_comb \mux4_two|Data[11]~20 (
// Equation(s):
// \mux4_two|Data[11]~20_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~11_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [11])))))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(\Rd_in~11_combout ),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\seg2|OperandB_out [11]),
	.cin(gnd),
	.combout(\mux4_two|Data[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[11]~20 .lut_mask = 16'h4540;
defparam \mux4_two|Data[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneii_lcell_comb \mux4_two|Data[11]~21 (
// Equation(s):
// \mux4_two|Data[11]~21_combout  = (\mux4_two|Data[11]~20_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [11]))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(\mux4_two|Data[11]~20_combout ),
	.datac(\seg3|WBData_out [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\mux4_two|Data[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[11]~21 .lut_mask = 16'hECEC;
defparam \mux4_two|Data[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneii_lcell_comb \shifter|Mux1|Data[10]~9 (
// Equation(s):
// \shifter|Mux1|Data[10]~9_combout  = (\shifter|Mux1|Data[10]~8_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[11]~21_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\shifter|Mux1|Data[10]~8_combout ),
	.datad(\mux4_two|Data[11]~21_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[10]~9 .lut_mask = 16'hFAF0;
defparam \shifter|Mux1|Data[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneii_lcell_comb \shifter|Mux1|Data[8]~6 (
// Equation(s):
// \shifter|Mux1|Data[8]~6_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[7]~13_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[8]~15_combout ))))

	.dataa(\shifter|comb~1_combout ),
	.datab(\mux4_two|Data[8]~15_combout ),
	.datac(\shifter|comb~0_combout ),
	.datad(\mux4_two|Data[7]~13_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[8]~6 .lut_mask = 16'h5404;
defparam \shifter|Mux1|Data[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneii_lcell_comb \shifter|Mux1|Data[8]~7 (
// Equation(s):
// \shifter|Mux1|Data[8]~7_combout  = (\shifter|Mux1|Data[8]~6_combout ) # ((\mux4_two|Data[9]~17_combout  & \shifter|comb~1_combout ))

	.dataa(vcc),
	.datab(\mux4_two|Data[9]~17_combout ),
	.datac(\shifter|Mux1|Data[8]~6_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[8]~7 .lut_mask = 16'hFCF0;
defparam \shifter|Mux1|Data[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneii_lcell_comb \shifter|Mux2|Data[10]~32 (
// Equation(s):
// \shifter|Mux2|Data[10]~32_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[8]~7_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[10]~9_combout ))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[10]~9_combout ),
	.datad(\shifter|Mux1|Data[8]~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[10]~32 .lut_mask = 16'h3210;
defparam \shifter|Mux2|Data[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cycloneii_lcell_comb \mipsregister|Mux0~2 (
// Equation(s):
// \mipsregister|Mux0~2_combout  = (\mipsregister|Mux7~2_combout  & ((\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [31]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [31]))))

	.dataa(\seg4|WBData_out [31]),
	.datab(\seg4|MemData_out [31]),
	.datac(\seg4|MemWBSrc_out~regout ),
	.datad(\mipsregister|Mux7~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux0~2 .lut_mask = 16'hCA00;
defparam \mipsregister|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneii_lcell_comb \seg2|OperandA_out~12 (
// Equation(s):
// \seg2|OperandA_out~12_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~12_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\Rd_in~12_combout ),
	.datab(\mipsregister|register_rtl_0|auto_generated|ram_block1a12 ),
	.datac(vcc),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~12 .lut_mask = 16'hAACC;
defparam \seg2|OperandA_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N21
cycloneii_lcell_ff \seg2|OperandA_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [12]));

// Location: LCCOMB_X36_Y29_N28
cycloneii_lcell_comb \condition_check|sl1|out~50 (
// Equation(s):
// \condition_check|sl1|out~50_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout )))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~50_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~50 .lut_mask = 16'hF3C0;
defparam \condition_check|sl1|out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneii_lcell_comb \memshift|mux8_1_12|out[4]~13 (
// Equation(s):
// \memshift|mux8_1_12|out[4]~13_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (((\seg4|MemData_out[14]~1_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & ((\seg4|MemData_out[14]~1_combout  & ((\condition_check|sl1|out~50_combout ))) # 
// (!\seg4|MemData_out[14]~1_combout  & (\condition_check|sl1|out~61_combout ))))

	.dataa(\regshift|mux8_1_1|out[4]~0_combout ),
	.datab(\condition_check|sl1|out~61_combout ),
	.datac(\seg4|MemData_out[14]~1_combout ),
	.datad(\condition_check|sl1|out~50_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[4]~13 .lut_mask = 16'hF4A4;
defparam \memshift|mux8_1_12|out[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N6
cycloneii_lcell_comb \regshift|mux8_1_2|out~6 (
// Equation(s):
// \regshift|mux8_1_2|out~6_combout  = (\seg3|MemData_out [5] & ((\seg3|PC_write_out [2]) # ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|MemData_out [5]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|PC_write_out [0]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~6 .lut_mask = 16'hCC8C;
defparam \regshift|mux8_1_2|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N4
cycloneii_lcell_comb \condition_check|sl1|out~11 (
// Equation(s):
// \condition_check|sl1|out~11_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [29])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [21])))

	.dataa(\seg3|MemData_out [29]),
	.datab(vcc),
	.datac(\seg3|MemData_out [21]),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~11 .lut_mask = 16'hAAF0;
defparam \condition_check|sl1|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N30
cycloneii_lcell_comb \condition_check|sl1|out~12 (
// Equation(s):
// \condition_check|sl1|out~12_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [13])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [5])))

	.dataa(vcc),
	.datab(\seg3|MemData_out [13]),
	.datac(\seg3|MemData_out [5]),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~12 .lut_mask = 16'hCCF0;
defparam \condition_check|sl1|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N28
cycloneii_lcell_comb \regshift|mux8_1_3|out[5]~16 (
// Equation(s):
// \regshift|mux8_1_3|out[5]~16_combout  = (\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & (\condition_check|sl1|out~11_combout )) # (!\seg3|WBData_out [1] & ((\condition_check|sl1|out~12_combout )))))

	.dataa(\regshift|Rt_out_shift_ctr~1_combout ),
	.datab(\condition_check|sl1|out~11_combout ),
	.datac(\seg3|WBData_out [1]),
	.datad(\condition_check|sl1|out~12_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[5]~16 .lut_mask = 16'h8A80;
defparam \regshift|mux8_1_3|out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N12
cycloneii_lcell_comb \regshift|mux8_1_3|out[5]~17 (
// Equation(s):
// \regshift|mux8_1_3|out[5]~17_combout  = (\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_3|out[5]~16_combout ) # ((\seg3|MemData_out [5] & \regshift|mux8_1_3|out[0]~1_combout ))))

	.dataa(\seg3|MemData_out [5]),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_3|out[5]~16_combout ),
	.datad(\regshift|mux8_1_3|out[0]~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[5]~17 .lut_mask = 16'hC8C0;
defparam \regshift|mux8_1_3|out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N26
cycloneii_lcell_comb \regshift|mux8_1_3|out[5]~18 (
// Equation(s):
// \regshift|mux8_1_3|out[5]~18_combout  = (\regshift|mux8_1_3|out[5]~17_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \regshift|mux8_1_2|out~6_combout ))

	.dataa(vcc),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_2|out~6_combout ),
	.datad(\regshift|mux8_1_3|out[5]~17_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[5]~18 .lut_mask = 16'hFF30;
defparam \regshift|mux8_1_3|out[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneii_lcell_comb \seg3|MemData_out~29 (
// Equation(s):
// \seg3|MemData_out~29_combout  = (\Add2~83_combout  & !\condition_check|BranchValid~combout )

	.dataa(\Add2~83_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~29 .lut_mask = 16'h00AA;
defparam \seg3|MemData_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N1
cycloneii_lcell_ff \seg3|MemData_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [29]));

// Location: LCCOMB_X31_Y31_N2
cycloneii_lcell_comb \condition_check|sl1|out~28 (
// Equation(s):
// \condition_check|sl1|out~28_combout  = (!\seg3|WBData_out [0] & \seg3|MemData_out [29])

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg3|MemData_out [29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|sl1|out~28_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~28 .lut_mask = 16'h3030;
defparam \condition_check|sl1|out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N24
cycloneii_lcell_comb \regshift|mux8_1_2|out~31 (
// Equation(s):
// \regshift|mux8_1_2|out~31_combout  = (\seg3|MemData_out [5] & ((\seg3|PC_write_out [0] & ((\seg3|PC_write_out [1]) # (\seg3|PC_write_out [2]))) # (!\seg3|PC_write_out [0] & ((!\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [1])))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|MemData_out [5]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|PC_write_out [2]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~31_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~31 .lut_mask = 16'h8CC4;
defparam \regshift|mux8_1_2|out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N8
cycloneii_lcell_comb \regshift|mux8_1_2|out~33 (
// Equation(s):
// \regshift|mux8_1_2|out~33_combout  = (\seg3|PC_write_out [0] & ((\regshift|mux8_1_2|out~32_combout ) # ((\regshift|mux8_1_2|out~31_combout )))) # (!\seg3|PC_write_out [0] & (!\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out~32_combout ) # 
// (\regshift|mux8_1_2|out~31_combout ))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\regshift|mux8_1_2|out~32_combout ),
	.datac(\regshift|mux8_1_2|out~31_combout ),
	.datad(\regshift|mux8_1_2|out[2]~0_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~33_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~33 .lut_mask = 16'hA8FC;
defparam \regshift|mux8_1_2|out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N14
cycloneii_lcell_comb \regshift|mux8_1_2|out[5]~34 (
// Equation(s):
// \regshift|mux8_1_2|out[5]~34_combout  = (\regshift|mux8_1_2|out[2]~12_combout  & ((\regshift|mux8_1_2|out[2]~13_combout  & ((\regshift|mux8_1_2|out~33_combout ))) # (!\regshift|mux8_1_2|out[2]~13_combout  & (\condition_check|sl1|out~12_combout )))) # 
// (!\regshift|mux8_1_2|out[2]~12_combout  & (((\regshift|mux8_1_2|out[2]~13_combout ))))

	.dataa(\condition_check|sl1|out~12_combout ),
	.datab(\regshift|mux8_1_2|out~33_combout ),
	.datac(\regshift|mux8_1_2|out[2]~12_combout ),
	.datad(\regshift|mux8_1_2|out[2]~13_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[5]~34 .lut_mask = 16'hCFA0;
defparam \regshift|mux8_1_2|out[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N16
cycloneii_lcell_comb \regshift|mux8_1_2|out[5] (
// Equation(s):
// \regshift|mux8_1_2|out [5] = (\regshift|mux8_1_2|out[5]~34_combout  & (((\condition_check|sl1|out~28_combout ) # (!\regshift|mux8_1_2|out[2]~0_combout )))) # (!\regshift|mux8_1_2|out[5]~34_combout  & (\condition_check|sl1|out~27_combout  & 
// ((\regshift|mux8_1_2|out[2]~0_combout ))))

	.dataa(\condition_check|sl1|out~27_combout ),
	.datab(\condition_check|sl1|out~28_combout ),
	.datac(\regshift|mux8_1_2|out[5]~34_combout ),
	.datad(\regshift|mux8_1_2|out[2]~0_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out [5]),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[5] .lut_mask = 16'hCAF0;
defparam \regshift|mux8_1_2|out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N30
cycloneii_lcell_comb \datamemory|Mux26~0 (
// Equation(s):
// \datamemory|Mux26~0_combout  = (\datamemory|Mux29~1_combout  & (\datamemory|Mux29~0_combout )) # (!\datamemory|Mux29~1_combout  & ((\datamemory|Mux29~0_combout  & (\regshift|mux8_1_1|out[5]~13_combout )) # (!\datamemory|Mux29~0_combout  & 
// ((\regshift|mux8_1_0|out[5]~30_combout )))))

	.dataa(\datamemory|Mux29~1_combout ),
	.datab(\datamemory|Mux29~0_combout ),
	.datac(\regshift|mux8_1_1|out[5]~13_combout ),
	.datad(\regshift|mux8_1_0|out[5]~30_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux26~0 .lut_mask = 16'hD9C8;
defparam \datamemory|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N4
cycloneii_lcell_comb \datamemory|Mux26~1 (
// Equation(s):
// \datamemory|Mux26~1_combout  = (\datamemory|Mux29~1_combout  & ((\datamemory|Mux26~0_combout  & (\regshift|mux8_1_3|out[5]~18_combout )) # (!\datamemory|Mux26~0_combout  & ((\regshift|mux8_1_2|out [5]))))) # (!\datamemory|Mux29~1_combout  & 
// (((\datamemory|Mux26~0_combout ))))

	.dataa(\datamemory|Mux29~1_combout ),
	.datab(\regshift|mux8_1_3|out[5]~18_combout ),
	.datac(\regshift|mux8_1_2|out [5]),
	.datad(\datamemory|Mux26~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux26~1 .lut_mask = 16'hDDA0;
defparam \datamemory|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneii_lcell_comb \seg3|MemData_out~6 (
// Equation(s):
// \seg3|MemData_out~6_combout  = (\Add2~14_combout  & !\condition_check|BranchValid~combout )

	.dataa(\Add2~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~6 .lut_mask = 16'h00AA;
defparam \seg3|MemData_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N9
cycloneii_lcell_ff \seg3|MemData_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [6]));

// Location: LCCOMB_X36_Y30_N10
cycloneii_lcell_comb \condition_check|sl1|out~39 (
// Equation(s):
// \condition_check|sl1|out~39_combout  = (\seg3|WBData_out [0] & \seg3|MemData_out [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [6]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~39 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N28
cycloneii_lcell_comb \regshift|mux8_1_2|out~7 (
// Equation(s):
// \regshift|mux8_1_2|out~7_combout  = (\seg3|MemData_out [6] & ((\seg3|PC_write_out [2]) # ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [0]),
	.datad(\seg3|MemData_out [6]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~7 .lut_mask = 16'hFB00;
defparam \regshift|mux8_1_2|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N2
cycloneii_lcell_comb \regshift|mux8_1_1|out[6]~14 (
// Equation(s):
// \regshift|mux8_1_1|out[6]~14_combout  = (\regshift|mux8_1_2|out[2]~12_combout  & (((\regshift|mux8_1_2|out~7_combout ) # (!\regshift|mux8_1_1|out[4]~1_combout )))) # (!\regshift|mux8_1_2|out[2]~12_combout  & (\condition_check|sl1|out~13_combout  & 
// ((\regshift|mux8_1_1|out[4]~1_combout ))))

	.dataa(\condition_check|sl1|out~13_combout ),
	.datab(\regshift|mux8_1_2|out~7_combout ),
	.datac(\regshift|mux8_1_2|out[2]~12_combout ),
	.datad(\regshift|mux8_1_1|out[4]~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[6]~14 .lut_mask = 16'hCAF0;
defparam \regshift|mux8_1_1|out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cycloneii_lcell_comb \regshift|mux8_1_1|out[6]~15 (
// Equation(s):
// \regshift|mux8_1_1|out[6]~15_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (((\regshift|mux8_1_1|out[6]~14_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & ((\regshift|mux8_1_1|out[6]~14_combout  & (\condition_check|sl1|out~29_combout )) # 
// (!\regshift|mux8_1_1|out[6]~14_combout  & ((\condition_check|sl1|out~39_combout )))))

	.dataa(\condition_check|sl1|out~29_combout ),
	.datab(\regshift|mux8_1_1|out[4]~0_combout ),
	.datac(\condition_check|sl1|out~39_combout ),
	.datad(\regshift|mux8_1_1|out[6]~14_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[6]~15 .lut_mask = 16'hEE30;
defparam \regshift|mux8_1_1|out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N6
cycloneii_lcell_comb \seg2|PC_Add_out~2 (
// Equation(s):
// \seg2|PC_Add_out~2_combout  = (\Seg1|PC_Add_out [30] & (!\seg2|Jump_out~regout  & (!\hazard|LoadUse~7_combout  & !\condition_check|BranchValid~combout )))

	.dataa(\Seg1|PC_Add_out [30]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~2 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N7
cycloneii_lcell_ff \seg2|PC_Add_out[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [30]));

// Location: LCCOMB_X30_Y29_N24
cycloneii_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_combout  = (\seg2|PC_Add_out [29] & (!\Add2~79 )) # (!\seg2|PC_Add_out [29] & ((\Add2~79 ) # (GND)))
// \Add2~82  = CARRY((!\Add2~79 ) # (!\seg2|PC_Add_out [29]))

	.dataa(\seg2|PC_Add_out [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~79 ),
	.combout(\Add2~81_combout ),
	.cout(\Add2~82 ));
// synopsys translate_off
defparam \Add2~81 .lut_mask = 16'h5A5F;
defparam \Add2~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneii_lcell_comb \Add2~86 (
// Equation(s):
// \Add2~86_combout  = (\seg2|MemDataSrc_out [1] & (!\seg2|MemDataSrc_out [0] & (\Add2~84_combout ))) # (!\seg2|MemDataSrc_out [1] & (\seg2|MemDataSrc_out [0] & ((\mux4_two|Data[30]~59_combout ))))

	.dataa(\seg2|MemDataSrc_out [1]),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\Add2~84_combout ),
	.datad(\mux4_two|Data[30]~59_combout ),
	.cin(gnd),
	.combout(\Add2~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~86 .lut_mask = 16'h6420;
defparam \Add2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N18
cycloneii_lcell_comb \seg3|MemData_out~30 (
// Equation(s):
// \seg3|MemData_out~30_combout  = (!\condition_check|BranchValid~combout  & \Add2~86_combout )

	.dataa(\condition_check|BranchValid~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~86_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~30 .lut_mask = 16'h5500;
defparam \seg3|MemData_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N19
cycloneii_lcell_ff \seg3|MemData_out[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [30]));

// Location: LCCOMB_X36_Y32_N28
cycloneii_lcell_comb \condition_check|sl1|out~30 (
// Equation(s):
// \condition_check|sl1|out~30_combout  = (!\seg3|WBData_out [0] & \seg3|MemData_out [30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [30]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~30_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~30 .lut_mask = 16'h0F00;
defparam \condition_check|sl1|out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneii_lcell_comb \condition_check|sl1|out~29 (
// Equation(s):
// \condition_check|sl1|out~29_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [22])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [14])))

	.dataa(vcc),
	.datab(\seg3|MemData_out [22]),
	.datac(\seg3|MemData_out [14]),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~29_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~29 .lut_mask = 16'hCCF0;
defparam \condition_check|sl1|out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
cycloneii_lcell_comb \regshift|mux8_1_2|out~37 (
// Equation(s):
// \regshift|mux8_1_2|out~37_combout  = (\regshift|mux8_1_2|out~35_combout  & ((\seg3|PC_write_out [0]) # ((!\regshift|mux8_1_2|out[2]~0_combout )))) # (!\regshift|mux8_1_2|out~35_combout  & (\regshift|mux8_1_2|out~36_combout  & ((\seg3|PC_write_out [0]) # 
// (!\regshift|mux8_1_2|out[2]~0_combout ))))

	.dataa(\regshift|mux8_1_2|out~35_combout ),
	.datab(\seg3|PC_write_out [0]),
	.datac(\regshift|mux8_1_2|out[2]~0_combout ),
	.datad(\regshift|mux8_1_2|out~36_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~37_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~37 .lut_mask = 16'hCF8A;
defparam \regshift|mux8_1_2|out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N18
cycloneii_lcell_comb \condition_check|sl1|out~14 (
// Equation(s):
// \condition_check|sl1|out~14_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [14])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [6])))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg3|MemData_out [14]),
	.datad(\seg3|MemData_out [6]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~14_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~14 .lut_mask = 16'hF3C0;
defparam \condition_check|sl1|out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N2
cycloneii_lcell_comb \regshift|mux8_1_2|out[6]~38 (
// Equation(s):
// \regshift|mux8_1_2|out[6]~38_combout  = (\regshift|mux8_1_2|out[2]~13_combout  & (((\regshift|mux8_1_2|out~37_combout )) # (!\regshift|mux8_1_2|out[2]~12_combout ))) # (!\regshift|mux8_1_2|out[2]~13_combout  & (\regshift|mux8_1_2|out[2]~12_combout  & 
// ((\condition_check|sl1|out~14_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~13_combout ),
	.datab(\regshift|mux8_1_2|out[2]~12_combout ),
	.datac(\regshift|mux8_1_2|out~37_combout ),
	.datad(\condition_check|sl1|out~14_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[6]~38 .lut_mask = 16'hE6A2;
defparam \regshift|mux8_1_2|out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cycloneii_lcell_comb \regshift|mux8_1_2|out[6] (
// Equation(s):
// \regshift|mux8_1_2|out [6] = (\regshift|mux8_1_2|out[2]~0_combout  & ((\regshift|mux8_1_2|out[6]~38_combout  & (\condition_check|sl1|out~30_combout )) # (!\regshift|mux8_1_2|out[6]~38_combout  & ((\condition_check|sl1|out~29_combout ))))) # 
// (!\regshift|mux8_1_2|out[2]~0_combout  & (((\regshift|mux8_1_2|out[6]~38_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~0_combout ),
	.datab(\condition_check|sl1|out~30_combout ),
	.datac(\condition_check|sl1|out~29_combout ),
	.datad(\regshift|mux8_1_2|out[6]~38_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out [6]),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out[6] .lut_mask = 16'hDDA0;
defparam \regshift|mux8_1_2|out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cycloneii_lcell_comb \datamemory|Mux25~0 (
// Equation(s):
// \datamemory|Mux25~0_combout  = (\datamemory|Mux29~0_combout  & (((\datamemory|Mux29~1_combout )))) # (!\datamemory|Mux29~0_combout  & ((\datamemory|Mux29~1_combout  & (\regshift|mux8_1_2|out [6])) # (!\datamemory|Mux29~1_combout  & 
// ((\regshift|mux8_1_0|out[6]~35_combout )))))

	.dataa(\datamemory|Mux29~0_combout ),
	.datab(\regshift|mux8_1_2|out [6]),
	.datac(\datamemory|Mux29~1_combout ),
	.datad(\regshift|mux8_1_0|out[6]~35_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux25~0 .lut_mask = 16'hE5E0;
defparam \datamemory|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
cycloneii_lcell_comb \regshift|mux8_1_3|out[6]~19 (
// Equation(s):
// \regshift|mux8_1_3|out[6]~19_combout  = (\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~13_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~14_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~14_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\condition_check|sl1|out~13_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[6]~19 .lut_mask = 16'hE040;
defparam \regshift|mux8_1_3|out[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N14
cycloneii_lcell_comb \regshift|mux8_1_3|out[6]~20 (
// Equation(s):
// \regshift|mux8_1_3|out[6]~20_combout  = (\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_3|out[6]~19_combout ) # ((\seg3|MemData_out [6] & \regshift|mux8_1_3|out[0]~1_combout ))))

	.dataa(\seg3|MemData_out [6]),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_3|out[6]~19_combout ),
	.datad(\regshift|mux8_1_3|out[0]~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[6]~20 .lut_mask = 16'hC8C0;
defparam \regshift|mux8_1_3|out[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N6
cycloneii_lcell_comb \regshift|mux8_1_3|out[6]~21 (
// Equation(s):
// \regshift|mux8_1_3|out[6]~21_combout  = (\regshift|mux8_1_3|out[6]~20_combout ) # ((\regshift|mux8_1_2|out~7_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(vcc),
	.datab(\regshift|mux8_1_2|out~7_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_3|out[6]~20_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[6]~21 .lut_mask = 16'hFF0C;
defparam \regshift|mux8_1_3|out[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N18
cycloneii_lcell_comb \datamemory|Mux25~1 (
// Equation(s):
// \datamemory|Mux25~1_combout  = (\datamemory|Mux29~0_combout  & ((\datamemory|Mux25~0_combout  & ((\regshift|mux8_1_3|out[6]~21_combout ))) # (!\datamemory|Mux25~0_combout  & (\regshift|mux8_1_1|out[6]~15_combout )))) # (!\datamemory|Mux29~0_combout  & 
// (((\datamemory|Mux25~0_combout ))))

	.dataa(\datamemory|Mux29~0_combout ),
	.datab(\regshift|mux8_1_1|out[6]~15_combout ),
	.datac(\datamemory|Mux25~0_combout ),
	.datad(\regshift|mux8_1_3|out[6]~21_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux25~1 .lut_mask = 16'hF858;
defparam \datamemory|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneii_lcell_comb \seg3|MemData_out~7 (
// Equation(s):
// \seg3|MemData_out~7_combout  = (\Add2~17_combout  & !\condition_check|BranchValid~combout )

	.dataa(\Add2~17_combout ),
	.datab(vcc),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~7 .lut_mask = 16'h0A0A;
defparam \seg3|MemData_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y30_N9
cycloneii_lcell_ff \seg3|MemData_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [7]));

// Location: LCCOMB_X33_Y31_N8
cycloneii_lcell_comb \regshift|mux8_1_2|out~8 (
// Equation(s):
// \regshift|mux8_1_2|out~8_combout  = (\seg3|MemData_out [7] & ((\seg3|PC_write_out [0]) # ((\seg3|PC_write_out [2]) # (!\seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|PC_write_out [1]),
	.datac(\seg3|PC_write_out [2]),
	.datad(\seg3|MemData_out [7]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~8 .lut_mask = 16'hFB00;
defparam \regshift|mux8_1_2|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N16
cycloneii_lcell_comb \regshift|mux8_1_3|out[7]~23 (
// Equation(s):
// \regshift|mux8_1_3|out[7]~23_combout  = (\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~15_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~16_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~16_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\condition_check|sl1|out~15_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[7]~23 .lut_mask = 16'hE040;
defparam \regshift|mux8_1_3|out[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N10
cycloneii_lcell_comb \regshift|mux8_1_3|out[7]~22 (
// Equation(s):
// \regshift|mux8_1_3|out[7]~22_combout  = (\regshift|mux8_1_3|out[0]~1_combout  & \seg3|MemData_out [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_3|out[0]~1_combout ),
	.datad(\seg3|MemData_out [7]),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[7]~22 .lut_mask = 16'hF000;
defparam \regshift|mux8_1_3|out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N16
cycloneii_lcell_comb \regshift|mux8_1_3|out[7]~24 (
// Equation(s):
// \regshift|mux8_1_3|out[7]~24_combout  = (\regshift|Rt_out_shift_ctr~0_combout  & (((\regshift|mux8_1_3|out[7]~23_combout ) # (\regshift|mux8_1_3|out[7]~22_combout )))) # (!\regshift|Rt_out_shift_ctr~0_combout  & (\regshift|mux8_1_2|out~8_combout ))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\regshift|mux8_1_2|out~8_combout ),
	.datac(\regshift|mux8_1_3|out[7]~23_combout ),
	.datad(\regshift|mux8_1_3|out[7]~22_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[7]~24 .lut_mask = 16'hEEE4;
defparam \regshift|mux8_1_3|out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N28
cycloneii_lcell_comb \regshift|mux8_1_0|out[7]~40 (
// Equation(s):
// \regshift|mux8_1_0|out[7]~40_combout  = (\regshift|mux8_1_0|out[7]~39_combout  & \regshift|mux8_1_0|out[0]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[7]~39_combout ),
	.datad(\regshift|mux8_1_0|out[0]~4_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[7]~40 .lut_mask = 16'hF000;
defparam \regshift|mux8_1_0|out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N0
cycloneii_lcell_comb \datamemory|Mux24~0 (
// Equation(s):
// \datamemory|Mux24~0_combout  = (\datamemory|Mux29~0_combout  & ((\regshift|mux8_1_1|out[7]~17_combout ) # ((\datamemory|Mux29~1_combout )))) # (!\datamemory|Mux29~0_combout  & (((!\datamemory|Mux29~1_combout  & \regshift|mux8_1_0|out[7]~40_combout ))))

	.dataa(\datamemory|Mux29~0_combout ),
	.datab(\regshift|mux8_1_1|out[7]~17_combout ),
	.datac(\datamemory|Mux29~1_combout ),
	.datad(\regshift|mux8_1_0|out[7]~40_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux24~0 .lut_mask = 16'hADA8;
defparam \datamemory|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N14
cycloneii_lcell_comb \datamemory|Mux24~1 (
// Equation(s):
// \datamemory|Mux24~1_combout  = (\datamemory|Mux29~1_combout  & ((\datamemory|Mux24~0_combout  & ((\regshift|mux8_1_3|out[7]~24_combout ))) # (!\datamemory|Mux24~0_combout  & (\regshift|mux8_1_2|out [7])))) # (!\datamemory|Mux29~1_combout  & 
// (((\datamemory|Mux24~0_combout ))))

	.dataa(\datamemory|Mux29~1_combout ),
	.datab(\regshift|mux8_1_2|out [7]),
	.datac(\regshift|mux8_1_3|out[7]~24_combout ),
	.datad(\datamemory|Mux24~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux24~1 .lut_mask = 16'hF588;
defparam \datamemory|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y30
cycloneii_ram_block \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\seg3|Mem_Byte_Write_out [0]),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(!\Clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\seg3|Mem_Byte_Write_out [0]),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out~47_combout ,\seg3|WBData_out~45_combout ,\seg3|WBData_out~43_combout ,\seg3|WBData_out~41_combout ,\seg3|WBData_out~39_combout ,\seg3|WBData_out~36_combout ,\seg3|WBData_out~33_combout ,\seg3|WBData_out~30_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\datamemory|Mux24~1_combout ,\datamemory|Mux25~1_combout ,\datamemory|Mux26~1_combout ,\datamemory|Mux27~1_combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\seg3|WBData_out [9],\seg3|WBData_out [8],\seg3|WBData_out [7],\seg3|WBData_out [6],\seg3|WBData_out [5],\seg3|WBData_out [4],\seg3|WBData_out [3],\seg3|WBData_out [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file = "db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "DataMemory:datamemory|altsyncram:ram_rtl_0|altsyncram_34i1:auto_generated|altsyncram_6nl1:altsyncram1|ALTSYNCRAM";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 10;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 1023;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 1024;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 32;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneii_lcell_comb \condition_check|sl1|out~49 (
// Equation(s):
// \condition_check|sl1|out~49_combout  = (\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ))) # (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datac(\seg3|WBData_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|sl1|out~49_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~49 .lut_mask = 16'hCACA;
defparam \condition_check|sl1|out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneii_lcell_comb \memshift|mux8_1_12|out[4]~14 (
// Equation(s):
// \memshift|mux8_1_12|out[4]~14_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & ((\memshift|mux8_1_12|out[4]~13_combout  & ((\condition_check|sl1|out~49_combout ))) # (!\memshift|mux8_1_12|out[4]~13_combout  & (\memshift|mux8_1_13|out~16_combout )))) # 
// (!\regshift|mux8_1_1|out[4]~0_combout  & (\memshift|mux8_1_12|out[4]~13_combout ))

	.dataa(\regshift|mux8_1_1|out[4]~0_combout ),
	.datab(\memshift|mux8_1_12|out[4]~13_combout ),
	.datac(\memshift|mux8_1_13|out~16_combout ),
	.datad(\condition_check|sl1|out~49_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[4]~14 .lut_mask = 16'hEC64;
defparam \memshift|mux8_1_12|out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneii_lcell_comb \memshift|mux8_1_12|out[4]~15 (
// Equation(s):
// \memshift|mux8_1_12|out[4]~15_combout  = (\seg4|MemData_out[14]~2_combout  & (!\memshift|mux8_1_12|out[1]~2_combout  & ((\memshift|mux8_1_12|out[4]~14_combout )))) # (!\seg4|MemData_out[14]~2_combout  & ((\memshift|mux4_1_10|out[4]~4_combout ) # 
// ((!\memshift|mux8_1_12|out[1]~2_combout  & \memshift|mux8_1_12|out[4]~14_combout ))))

	.dataa(\seg4|MemData_out[14]~2_combout ),
	.datab(\memshift|mux8_1_12|out[1]~2_combout ),
	.datac(\memshift|mux4_1_10|out[4]~4_combout ),
	.datad(\memshift|mux8_1_12|out[4]~14_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[4]~15 .lut_mask = 16'h7350;
defparam \memshift|mux8_1_12|out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N27
cycloneii_lcell_ff \seg4|MemData_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_12|out[4]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [12]));

// Location: LCFF_X36_Y29_N21
cycloneii_lcell_ff \seg4|WBData_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [12]));

// Location: LCCOMB_X36_Y29_N20
cycloneii_lcell_comb \Rd_in~12 (
// Equation(s):
// \Rd_in~12_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [12])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [12])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [12]),
	.datac(\seg4|WBData_out [12]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~12_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~12 .lut_mask = 16'hCCF0;
defparam \Rd_in~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneii_lcell_comb \ALU_OpA~19 (
// Equation(s):
// \ALU_OpA~19_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~12_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [12]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\forward|Rs_EX_Forward[1]~9_combout ),
	.datac(\seg2|OperandA_out [12]),
	.datad(\Rd_in~12_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~19 .lut_mask = 16'h5410;
defparam \ALU_OpA~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneii_lcell_comb \ALU_OpA~20 (
// Equation(s):
// \ALU_OpA~20_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~19_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [12]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg3|WBData_out [12]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\ALU_OpA~19_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~20 .lut_mask = 16'h0F08;
defparam \ALU_OpA~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneii_lcell_comb \alu|AndOut[12] (
// Equation(s):
// \alu|AndOut [12] = (\ALU_OpA~20_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [12]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[12]~23_combout ))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\ALU_OpA~20_combout ),
	.datac(\mux4_two|Data[12]~23_combout ),
	.datad(\seg2|Immediate32_out [12]),
	.cin(gnd),
	.combout(\alu|AndOut [12]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[12] .lut_mask = 16'hC840;
defparam \alu|AndOut[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[12]~63 (
// Equation(s):
// \alu|MUX|ALU_out[12]~63_combout  = (\alu|MUX|ALU_out[10]~43_combout  & (\alu|MUX|ALU_out[10]~44_combout )) # (!\alu|MUX|ALU_out[10]~43_combout  & ((\alu|MUX|ALU_out[10]~44_combout  & (\alu|AndOut [12])) # (!\alu|MUX|ALU_out[10]~44_combout  & 
// ((\ALU_OpB~7_combout )))))

	.dataa(\alu|MUX|ALU_out[10]~43_combout ),
	.datab(\alu|MUX|ALU_out[10]~44_combout ),
	.datac(\alu|AndOut [12]),
	.datad(\ALU_OpB~7_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[12]~63 .lut_mask = 16'hD9C8;
defparam \alu|MUX|ALU_out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneii_lcell_comb \alu|MUX|ALU_out[10]~43 (
// Equation(s):
// \alu|MUX|ALU_out[10]~43_combout  = (\seg2|ALUOp_out [2] & (((\seg2|ALUOp_out [1] & \seg2|ALUOp_out [3])))) # (!\seg2|ALUOp_out [2] & (\seg2|ALUOp_out [1] $ (((!\seg2|ALUOp_out [3]) # (!\seg2|ALUOp_out [0])))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[10]~43 .lut_mask = 16'hE103;
defparam \alu|MUX|ALU_out[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneii_lcell_comb \seg2|Immediate32_out~11 (
// Equation(s):
// \seg2|Immediate32_out~11_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Rd [0] & ((!\controller|Decoder2~4_combout ) # (!\Seg1|Op [0]))))

	.dataa(\hazard|ID_EX_flush~combout ),
	.datab(\Seg1|Rd [0]),
	.datac(\Seg1|Op [0]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~11 .lut_mask = 16'h0444;
defparam \seg2|Immediate32_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N19
cycloneii_lcell_ff \seg2|Immediate32_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [11]));

// Location: LCCOMB_X32_Y25_N16
cycloneii_lcell_comb \alu|comb~20 (
// Equation(s):
// \alu|comb~20_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [11])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[11]~21_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|Immediate32_out [11]),
	.datac(\mux4_two|Data[11]~21_combout ),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|comb~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~20 .lut_mask = 16'h665A;
defparam \alu|comb~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \seg2|OperandA_out~10 (
// Equation(s):
// \seg2|OperandA_out~10_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~10_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\Rd_in~10_combout ),
	.datab(\mipsregister|register_rtl_0|auto_generated|ram_block1a10 ),
	.datac(vcc),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~10 .lut_mask = 16'hAACC;
defparam \seg2|OperandA_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N13
cycloneii_lcell_ff \seg2|OperandA_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [10]));

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \ALU_OpA~15 (
// Equation(s):
// \ALU_OpA~15_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~10_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [10])))))

	.dataa(\forward|Rs_EX_Forward[1]~9_combout ),
	.datab(\Rd_in~10_combout ),
	.datac(\forward|Rs_EX_Forward [0]),
	.datad(\seg2|OperandA_out [10]),
	.cin(gnd),
	.combout(\ALU_OpA~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~15 .lut_mask = 16'h0D08;
defparam \ALU_OpA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \ALU_OpA~16 (
// Equation(s):
// \ALU_OpA~16_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~15_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [10]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg3|WBData_out [10]),
	.datad(\ALU_OpA~15_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~16 .lut_mask = 16'h3320;
defparam \ALU_OpA~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cycloneii_lcell_comb \alu|adder|Add0~20 (
// Equation(s):
// \alu|adder|Add0~20_combout  = ((\alu|comb~22_combout  $ (\ALU_OpA~14_combout  $ (!\alu|adder|Add0~19 )))) # (GND)
// \alu|adder|Add0~21  = CARRY((\alu|comb~22_combout  & ((\ALU_OpA~14_combout ) # (!\alu|adder|Add0~19 ))) # (!\alu|comb~22_combout  & (\ALU_OpA~14_combout  & !\alu|adder|Add0~19 )))

	.dataa(\alu|comb~22_combout ),
	.datab(\ALU_OpA~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~19 ),
	.combout(\alu|adder|Add0~20_combout ),
	.cout(\alu|adder|Add0~21 ));
// synopsys translate_off
defparam \alu|adder|Add0~20 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneii_lcell_comb \alu|adder|Add0~22 (
// Equation(s):
// \alu|adder|Add0~22_combout  = (\alu|comb~21_combout  & ((\ALU_OpA~16_combout  & (\alu|adder|Add0~21  & VCC)) # (!\ALU_OpA~16_combout  & (!\alu|adder|Add0~21 )))) # (!\alu|comb~21_combout  & ((\ALU_OpA~16_combout  & (!\alu|adder|Add0~21 )) # 
// (!\ALU_OpA~16_combout  & ((\alu|adder|Add0~21 ) # (GND)))))
// \alu|adder|Add0~23  = CARRY((\alu|comb~21_combout  & (!\ALU_OpA~16_combout  & !\alu|adder|Add0~21 )) # (!\alu|comb~21_combout  & ((!\alu|adder|Add0~21 ) # (!\ALU_OpA~16_combout ))))

	.dataa(\alu|comb~21_combout ),
	.datab(\ALU_OpA~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~21 ),
	.combout(\alu|adder|Add0~22_combout ),
	.cout(\alu|adder|Add0~23 ));
// synopsys translate_off
defparam \alu|adder|Add0~22 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneii_lcell_comb \alu|adder|Add0~24 (
// Equation(s):
// \alu|adder|Add0~24_combout  = ((\ALU_OpA~18_combout  $ (\alu|comb~20_combout  $ (!\alu|adder|Add0~23 )))) # (GND)
// \alu|adder|Add0~25  = CARRY((\ALU_OpA~18_combout  & ((\alu|comb~20_combout ) # (!\alu|adder|Add0~23 ))) # (!\ALU_OpA~18_combout  & (\alu|comb~20_combout  & !\alu|adder|Add0~23 )))

	.dataa(\ALU_OpA~18_combout ),
	.datab(\alu|comb~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~23 ),
	.combout(\alu|adder|Add0~24_combout ),
	.cout(\alu|adder|Add0~25 ));
// synopsys translate_off
defparam \alu|adder|Add0~24 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneii_lcell_comb \alu|adder|Add0~26 (
// Equation(s):
// \alu|adder|Add0~26_combout  = (\alu|comb~19_combout  & ((\ALU_OpA~20_combout  & (\alu|adder|Add0~25  & VCC)) # (!\ALU_OpA~20_combout  & (!\alu|adder|Add0~25 )))) # (!\alu|comb~19_combout  & ((\ALU_OpA~20_combout  & (!\alu|adder|Add0~25 )) # 
// (!\ALU_OpA~20_combout  & ((\alu|adder|Add0~25 ) # (GND)))))
// \alu|adder|Add0~27  = CARRY((\alu|comb~19_combout  & (!\ALU_OpA~20_combout  & !\alu|adder|Add0~25 )) # (!\alu|comb~19_combout  & ((!\alu|adder|Add0~25 ) # (!\ALU_OpA~20_combout ))))

	.dataa(\alu|comb~19_combout ),
	.datab(\ALU_OpA~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~25 ),
	.combout(\alu|adder|Add0~26_combout ),
	.cout(\alu|adder|Add0~27 ));
// synopsys translate_off
defparam \alu|adder|Add0~26 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneii_lcell_comb \alu|MUX|ALU_out[12]~64 (
// Equation(s):
// \alu|MUX|ALU_out[12]~64_combout  = (\alu|MUX|ALU_out[12]~63_combout  & (((\alu|adder|Add0~26_combout ) # (!\alu|MUX|ALU_out[10]~43_combout )))) # (!\alu|MUX|ALU_out[12]~63_combout  & (\ALU_OpB~12_combout  & (\alu|MUX|ALU_out[10]~43_combout )))

	.dataa(\ALU_OpB~12_combout ),
	.datab(\alu|MUX|ALU_out[12]~63_combout ),
	.datac(\alu|MUX|ALU_out[10]~43_combout ),
	.datad(\alu|adder|Add0~26_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[12]~64 .lut_mask = 16'hEC2C;
defparam \alu|MUX|ALU_out[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneii_lcell_comb \alu|OrOut[12] (
// Equation(s):
// \alu|OrOut [12] = (\ALU_OpA~20_combout ) # ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [12]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[12]~23_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\ALU_OpA~20_combout ),
	.datac(\mux4_two|Data[12]~23_combout ),
	.datad(\seg2|Immediate32_out [12]),
	.cin(gnd),
	.combout(\alu|OrOut [12]),
	.cout());
// synopsys translate_off
defparam \alu|OrOut[12] .lut_mask = 16'hFEDC;
defparam \alu|OrOut[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneii_lcell_comb \alu|MUX|ALU_out[12]~65 (
// Equation(s):
// \alu|MUX|ALU_out[12]~65_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~12_combout  $ (\ALU_OpA~20_combout )))

	.dataa(\ALU_OpB~12_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\ALU_OpA~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[12]~65 .lut_mask = 16'h4848;
defparam \alu|MUX|ALU_out[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneii_lcell_comb \alu|MUX|ALU_out[12]~66 (
// Equation(s):
// \alu|MUX|ALU_out[12]~66_combout  = (\alu|MUX|ALU_out[10]~49_combout  & (\alu|MUX|ALU_out[10]~48_combout  & (\alu|OrOut [12]))) # (!\alu|MUX|ALU_out[10]~49_combout  & (((\alu|MUX|ALU_out[12]~65_combout )) # (!\alu|MUX|ALU_out[10]~48_combout )))

	.dataa(\alu|MUX|ALU_out[10]~49_combout ),
	.datab(\alu|MUX|ALU_out[10]~48_combout ),
	.datac(\alu|OrOut [12]),
	.datad(\alu|MUX|ALU_out[12]~65_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[12]~66 .lut_mask = 16'hD591;
defparam \alu|MUX|ALU_out[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[12] (
// Equation(s):
// \alu|MUX|ALU_out [12] = (\alu|ALU_Con|ALU_ctr[2]~2_combout  & ((\alu|MUX|ALU_out[12]~66_combout  & (\alu|MUX|ALU_out[12]~64_combout )) # (!\alu|MUX|ALU_out[12]~66_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[2]~2_combout  & 
// (((\alu|MUX|ALU_out[12]~66_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datab(\alu|MUX|ALU_out[12]~64_combout ),
	.datac(\alu|MUX|ALU_out[12]~66_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [12]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[12] .lut_mask = 16'hDAD0;
defparam \alu|MUX|ALU_out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cycloneii_lcell_comb \shifter|Mux4|Data[28]~40 (
// Equation(s):
// \shifter|Mux4|Data[28]~40_combout  = (\shifter|comb~6_combout  & ((\shifter|Mux3|Data[20]~31_combout ) # ((\shifter|comb~7_combout )))) # (!\shifter|comb~6_combout  & (((!\shifter|comb~7_combout  & \shifter|Mux3|Data[28]~33_combout ))))

	.dataa(\shifter|Mux3|Data[20]~31_combout ),
	.datab(\shifter|comb~6_combout ),
	.datac(\shifter|comb~7_combout ),
	.datad(\shifter|Mux3|Data[28]~33_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[28]~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[28]~40 .lut_mask = 16'hCBC8;
defparam \shifter|Mux4|Data[28]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneii_lcell_comb \shifter|Mux2|Data[8]~2 (
// Equation(s):
// \shifter|Mux2|Data[8]~2_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[6]~5_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[8]~7_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[8]~7_combout ),
	.datad(\shifter|Mux1|Data[6]~5_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[8]~2 .lut_mask = 16'h5410;
defparam \shifter|Mux2|Data[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneii_lcell_comb \shifter|Mux2|Data[8]~3 (
// Equation(s):
// \shifter|Mux2|Data[8]~3_combout  = (\shifter|Mux2|Data[8]~2_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[10]~9_combout ))

	.dataa(\shifter|comb~3_combout ),
	.datab(vcc),
	.datac(\shifter|Mux1|Data[10]~9_combout ),
	.datad(\shifter|Mux2|Data[8]~2_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[8]~3 .lut_mask = 16'hFFA0;
defparam \shifter|Mux2|Data[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N22
cycloneii_lcell_comb \shifter|Mux3|Data[4]~35 (
// Equation(s):
// \shifter|Mux3|Data[4]~35_combout  = (\shifter|Mux3|Data[4]~34_combout ) # ((\shifter|Mux2|Data[8]~3_combout  & \shifter|comb~5_combout ))

	.dataa(\shifter|Mux3|Data[4]~34_combout ),
	.datab(\shifter|Mux2|Data[8]~3_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[4]~35 .lut_mask = 16'hEAEA;
defparam \shifter|Mux3|Data[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N14
cycloneii_lcell_comb \shifter|Mux4|Data[28]~41 (
// Equation(s):
// \shifter|Mux4|Data[28]~41_combout  = (\shifter|comb~7_combout  & ((\shifter|Mux4|Data[28]~40_combout  & ((\shifter|Mux3|Data[4]~35_combout ))) # (!\shifter|Mux4|Data[28]~40_combout  & (\shifter|HighBit~0_combout )))) # (!\shifter|comb~7_combout  & 
// (((\shifter|Mux4|Data[28]~40_combout ))))

	.dataa(\shifter|comb~7_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|Mux4|Data[28]~40_combout ),
	.datad(\shifter|Mux3|Data[4]~35_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[28]~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[28]~41 .lut_mask = 16'hF858;
defparam \shifter|Mux4|Data[28]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneii_lcell_comb \shifter|Mux1|Data[14]~12 (
// Equation(s):
// \shifter|Mux1|Data[14]~12_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[13]~25_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[14]~27_combout ))))

	.dataa(\shifter|comb~0_combout ),
	.datab(\mux4_two|Data[14]~27_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\mux4_two|Data[13]~25_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[14]~12 .lut_mask = 16'h0E04;
defparam \shifter|Mux1|Data[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneii_lcell_comb \shifter|Mux1|Data[14]~13 (
// Equation(s):
// \shifter|Mux1|Data[14]~13_combout  = (\shifter|Mux1|Data[14]~12_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[15]~29_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~1_combout ),
	.datac(\mux4_two|Data[15]~29_combout ),
	.datad(\shifter|Mux1|Data[14]~12_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[14]~13 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneii_lcell_comb \shifter|Mux2|Data[12]~4 (
// Equation(s):
// \shifter|Mux2|Data[12]~4_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[10]~9_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[12]~11_combout )))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[10]~9_combout ),
	.datad(\shifter|Mux1|Data[12]~11_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[12]~4 .lut_mask = 16'h5140;
defparam \shifter|Mux2|Data[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cycloneii_lcell_comb \shifter|Mux2|Data[12]~5 (
// Equation(s):
// \shifter|Mux2|Data[12]~5_combout  = (\shifter|Mux2|Data[12]~4_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[14]~13_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[14]~13_combout ),
	.datad(\shifter|Mux2|Data[12]~4_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[12]~5 .lut_mask = 16'hFFC0;
defparam \shifter|Mux2|Data[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N14
cycloneii_lcell_comb \shifter|Mux3|Data[12]~28 (
// Equation(s):
// \shifter|Mux3|Data[12]~28_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[8]~3_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[12]~5_combout ))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[12]~5_combout ),
	.datad(\shifter|Mux2|Data[8]~3_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[12]~28 .lut_mask = 16'h5410;
defparam \shifter|Mux3|Data[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneii_lcell_comb \shifter|Mux2|Data[16]~6 (
// Equation(s):
// \shifter|Mux2|Data[16]~6_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[14]~13_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[16]~15_combout )))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[14]~13_combout ),
	.datad(\shifter|Mux1|Data[16]~15_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[16]~6 .lut_mask = 16'h5140;
defparam \shifter|Mux2|Data[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cycloneii_lcell_comb \shifter|Mux2|Data[16]~7 (
// Equation(s):
// \shifter|Mux2|Data[16]~7_combout  = (\shifter|Mux2|Data[16]~6_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[18]~17_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[16]~6_combout ),
	.datad(\shifter|Mux1|Data[18]~17_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[16]~7 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N28
cycloneii_lcell_comb \shifter|Mux3|Data[12]~29 (
// Equation(s):
// \shifter|Mux3|Data[12]~29_combout  = (\shifter|Mux3|Data[12]~28_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[16]~7_combout ))

	.dataa(\shifter|comb~5_combout ),
	.datab(vcc),
	.datac(\shifter|Mux3|Data[12]~28_combout ),
	.datad(\shifter|Mux2|Data[16]~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[12]~29 .lut_mask = 16'hFAF0;
defparam \shifter|Mux3|Data[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cycloneii_lcell_comb \shifter|Mux4|Data[12]~42 (
// Equation(s):
// \shifter|Mux4|Data[12]~42_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[4]~35_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[12]~29_combout ))))

	.dataa(\shifter|comb~7_combout ),
	.datab(\shifter|Mux3|Data[12]~29_combout ),
	.datac(\shifter|comb~6_combout ),
	.datad(\shifter|Mux3|Data[4]~35_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[12]~42 .lut_mask = 16'h5404;
defparam \shifter|Mux4|Data[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cycloneii_lcell_comb \shifter|Mux4|Data[12]~43 (
// Equation(s):
// \shifter|Mux4|Data[12]~43_combout  = (\shifter|Mux4|Data[12]~42_combout ) # ((\shifter|Mux3|Data[20]~31_combout  & \shifter|comb~7_combout ))

	.dataa(\shifter|Mux3|Data[20]~31_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux4|Data[12]~42_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[12]~43 .lut_mask = 16'hF8F8;
defparam \shifter|Mux4|Data[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cycloneii_lcell_comb \shifter|Mux5|Data[12]~12 (
// Equation(s):
// \shifter|Mux5|Data[12]~12_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[28]~41_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & ((\shifter|Mux4|Data[12]~43_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[28]~41_combout ),
	.datad(\shifter|Mux4|Data[12]~43_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[12]~12 .lut_mask = 16'hB1A0;
defparam \shifter|Mux5|Data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneii_lcell_comb \seg3|WBData_out[12]~4 (
// Equation(s):
// \seg3|WBData_out[12]~4_combout  = (\seg2|ALUShiftSrc_out~regout  & (\alu|MUX|ALU_out [12])) # (!\seg2|ALUShiftSrc_out~regout  & ((\shifter|Mux5|Data[12]~12_combout )))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\alu|MUX|ALU_out [12]),
	.datac(vcc),
	.datad(\shifter|Mux5|Data[12]~12_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[12]~4 .lut_mask = 16'hDD88;
defparam \seg3|WBData_out[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N7
cycloneii_lcell_ff \seg3|WBData_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[12]~4_combout ),
	.sdata(\Add2~32_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [12]));

// Location: LCCOMB_X29_Y25_N18
cycloneii_lcell_comb \mux4_two|Data[12]~22 (
// Equation(s):
// \mux4_two|Data[12]~22_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~12_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [12]))))

	.dataa(\seg2|OperandB_out [12]),
	.datab(\Rd_in~12_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[12]~22 .lut_mask = 16'h0C0A;
defparam \mux4_two|Data[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneii_lcell_comb \mux4_two|Data[12]~23 (
// Equation(s):
// \mux4_two|Data[12]~23_combout  = (\mux4_two|Data[12]~22_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [12]))

	.dataa(vcc),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\seg3|WBData_out [12]),
	.datad(\mux4_two|Data[12]~22_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[12]~23 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneii_lcell_comb \shifter|Mux1|Data[12]~10 (
// Equation(s):
// \shifter|Mux1|Data[12]~10_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[11]~21_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[12]~23_combout )))))

	.dataa(\mux4_two|Data[11]~21_combout ),
	.datab(\mux4_two|Data[12]~23_combout ),
	.datac(\shifter|comb~0_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[12]~10 .lut_mask = 16'h00AC;
defparam \shifter|Mux1|Data[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneii_lcell_comb \shifter|Mux1|Data[12]~11 (
// Equation(s):
// \shifter|Mux1|Data[12]~11_combout  = (\shifter|Mux1|Data[12]~10_combout ) # ((\mux4_two|Data[13]~25_combout  & \shifter|comb~1_combout ))

	.dataa(\mux4_two|Data[13]~25_combout ),
	.datab(vcc),
	.datac(\shifter|Mux1|Data[12]~10_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[12]~11 .lut_mask = 16'hFAF0;
defparam \shifter|Mux1|Data[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneii_lcell_comb \shifter|Mux2|Data[10]~33 (
// Equation(s):
// \shifter|Mux2|Data[10]~33_combout  = (\shifter|Mux2|Data[10]~32_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[12]~11_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[10]~32_combout ),
	.datad(\shifter|Mux1|Data[12]~11_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[10]~33 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cycloneii_lcell_comb \shifter|Mux3|Data[14]~44 (
// Equation(s):
// \shifter|Mux3|Data[14]~44_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[10]~33_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[14]~35_combout ))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|Mux2|Data[14]~35_combout ),
	.datac(\shifter|Mux2|Data[10]~33_combout ),
	.datad(\shifter|comb~5_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[14]~44 .lut_mask = 16'h00E4;
defparam \shifter|Mux3|Data[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cycloneii_lcell_comb \shifter|Mux3|Data[14]~45 (
// Equation(s):
// \shifter|Mux3|Data[14]~45_combout  = (\shifter|Mux3|Data[14]~44_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[18]~37_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[18]~37_combout ),
	.datad(\shifter|Mux3|Data[14]~44_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[14]~45 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneii_lcell_comb \shifter|Mux2|Data[6]~30 (
// Equation(s):
// \shifter|Mux2|Data[6]~30_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[4]~3_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[6]~5_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|Mux1|Data[6]~5_combout ),
	.datac(\shifter|comb~2_combout ),
	.datad(\shifter|Mux1|Data[4]~3_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[6]~30 .lut_mask = 16'h5404;
defparam \shifter|Mux2|Data[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cycloneii_lcell_comb \shifter|Mux2|Data[6]~31 (
// Equation(s):
// \shifter|Mux2|Data[6]~31_combout  = (\shifter|Mux2|Data[6]~30_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[8]~7_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[6]~30_combout ),
	.datad(\shifter|Mux1|Data[8]~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[6]~31 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneii_lcell_comb \shifter|Mux3|Data[6]~50 (
// Equation(s):
// \shifter|Mux3|Data[6]~50_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[2]~45_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[6]~31_combout )))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[2]~45_combout ),
	.datad(\shifter|Mux2|Data[6]~31_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[6]~50 .lut_mask = 16'h3120;
defparam \shifter|Mux3|Data[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneii_lcell_comb \shifter|Mux3|Data[6]~51 (
// Equation(s):
// \shifter|Mux3|Data[6]~51_combout  = (\shifter|Mux3|Data[6]~50_combout ) # ((\shifter|Mux2|Data[10]~33_combout  & \shifter|comb~5_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux2|Data[10]~33_combout ),
	.datac(\shifter|Mux3|Data[6]~50_combout ),
	.datad(\shifter|comb~5_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[6]~51 .lut_mask = 16'hFCF0;
defparam \shifter|Mux3|Data[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cycloneii_lcell_comb \shifter|Mux4|Data[14]~50 (
// Equation(s):
// \shifter|Mux4|Data[14]~50_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[6]~51_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[14]~45_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|Mux3|Data[14]~45_combout ),
	.datac(\shifter|comb~7_combout ),
	.datad(\shifter|Mux3|Data[6]~51_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[14]~50 .lut_mask = 16'h0E04;
defparam \shifter|Mux4|Data[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cycloneii_lcell_comb \shifter|Mux4|Data[14]~51 (
// Equation(s):
// \shifter|Mux4|Data[14]~51_combout  = (\shifter|Mux4|Data[14]~50_combout ) # ((\shifter|Mux3|Data[22]~47_combout  & \shifter|comb~7_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux3|Data[22]~47_combout ),
	.datac(\shifter|comb~7_combout ),
	.datad(\shifter|Mux4|Data[14]~50_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[14]~51_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[14]~51 .lut_mask = 16'hFFC0;
defparam \shifter|Mux4|Data[14]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cycloneii_lcell_comb \shifter|Mux5|Data[30]~45 (
// Equation(s):
// \shifter|Mux5|Data[30]~45_combout  = (\shifter|Mux5|Data[30]~44_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[14]~51_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux5|Data[30]~44_combout ),
	.datad(\shifter|Mux4|Data[14]~51_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[30]~45 .lut_mask = 16'hFCF0;
defparam \shifter|Mux5|Data[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneii_lcell_comb \ALU_OpA~65 (
// Equation(s):
// \ALU_OpA~65_combout  = (\forward|Rs_EX_Forward[1]~7_combout  & ((\Rd_in~30_combout ))) # (!\forward|Rs_EX_Forward[1]~7_combout  & (\seg2|OperandA_out [30]))

	.dataa(\seg2|OperandA_out [30]),
	.datab(\Rd_in~30_combout ),
	.datac(vcc),
	.datad(\forward|Rs_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~65 .lut_mask = 16'hCCAA;
defparam \ALU_OpA~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneii_lcell_comb \ALU_OpA~66 (
// Equation(s):
// \ALU_OpA~66_combout  = (\forward|Rs_EX_Forward[0]~0_combout  & ((\forward|Rs_EX_Forward[0]~8_combout  & (\seg3|WBData_out [30])) # (!\forward|Rs_EX_Forward[0]~8_combout  & ((\ALU_OpA~65_combout ))))) # (!\forward|Rs_EX_Forward[0]~0_combout  & 
// (((\ALU_OpA~65_combout ))))

	.dataa(\forward|Rs_EX_Forward[0]~0_combout ),
	.datab(\seg3|WBData_out [30]),
	.datac(\forward|Rs_EX_Forward[0]~8_combout ),
	.datad(\ALU_OpA~65_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~66 .lut_mask = 16'hDF80;
defparam \ALU_OpA~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneii_lcell_comb \ALU_OpA~67 (
// Equation(s):
// \ALU_OpA~67_combout  = (!\seg2|ALUSrcA_out~regout  & ((\forward|Equal1~0_combout  & (\ALU_OpA~65_combout )) # (!\forward|Equal1~0_combout  & ((\ALU_OpA~66_combout )))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\ALU_OpA~65_combout ),
	.datac(\ALU_OpA~66_combout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~67 .lut_mask = 16'h4450;
defparam \ALU_OpA~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[30]~135 (
// Equation(s):
// \alu|MUX|ALU_out[30]~135_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpB~30_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpA~67_combout ))) # (!\ALU_OpB~30_combout  & ((\ALU_OpA~67_combout )))))

	.dataa(\ALU_OpB~30_combout ),
	.datab(\alu|MUX|ALU_out[6]~33_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\ALU_OpA~67_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[30]~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[30]~135 .lut_mask = 16'hC488;
defparam \alu|MUX|ALU_out[30]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[30]~136 (
// Equation(s):
// \alu|MUX|ALU_out[30]~136_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & (((\alu|ALU_Con|ALU_ctr[0]~0_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|Cmp[31]~1_combout ))) # 
// (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|AndOut [30]))))

	.dataa(\alu|AndOut [30]),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[30]~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[30]~136 .lut_mask = 16'hFC22;
defparam \alu|MUX|ALU_out[30]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneii_lcell_comb \alu|MUX|ALU_out[30]~137 (
// Equation(s):
// \alu|MUX|ALU_out[30]~137_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|MUX|ALU_out[30]~136_combout  & (\alu|adder|Add0~62_combout )) # (!\alu|MUX|ALU_out[30]~136_combout  & ((\ALU_OpB~7_combout ))))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// (((\alu|MUX|ALU_out[30]~136_combout ))))

	.dataa(\alu|adder|Add0~62_combout ),
	.datab(\ALU_OpB~7_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\alu|MUX|ALU_out[30]~136_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[30]~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[30]~137 .lut_mask = 16'hAFC0;
defparam \alu|MUX|ALU_out[30]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneii_lcell_comb \alu|MUX|ALU_out[30]~138 (
// Equation(s):
// \alu|MUX|ALU_out[30]~138_combout  = (\alu|MUX|ALU_out[30]~135_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[30]~137_combout ))

	.dataa(vcc),
	.datab(\alu|MUX|ALU_out[30]~135_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[30]~137_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[30]~138_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[30]~138 .lut_mask = 16'hFCCC;
defparam \alu|MUX|ALU_out[30]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneii_lcell_comb \seg3|WBData_out[30]~22 (
// Equation(s):
// \seg3|WBData_out[30]~22_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[30]~138_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[30]~45_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[30]~45_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[30]~138_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[30]~22 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N13
cycloneii_lcell_ff \seg3|WBData_out[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[30]~22_combout ),
	.sdata(\Add2~86_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [30]));

// Location: LCFF_X33_Y24_N25
cycloneii_lcell_ff \seg4|WBData_out[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [30]));

// Location: LCCOMB_X34_Y24_N26
cycloneii_lcell_comb \mipsregister|Mux1~2 (
// Equation(s):
// \mipsregister|Mux1~2_combout  = (\mipsregister|Mux7~2_combout  & ((\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [30]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [30]))))

	.dataa(\mipsregister|Mux7~2_combout ),
	.datab(\seg4|WBData_out [30]),
	.datac(\seg4|MemWBSrc_out~regout ),
	.datad(\seg4|MemData_out [30]),
	.cin(gnd),
	.combout(\mipsregister|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux1~2 .lut_mask = 16'hA808;
defparam \mipsregister|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneii_lcell_comb \seg2|OperandA_out~14 (
// Equation(s):
// \seg2|OperandA_out~14_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~14_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\Rd_in~14_combout ),
	.datab(vcc),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~14 .lut_mask = 16'hAAF0;
defparam \seg2|OperandA_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N9
cycloneii_lcell_ff \seg2|OperandA_out[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [14]));

// Location: LCCOMB_X38_Y27_N4
cycloneii_lcell_comb \ALU_OpA~23 (
// Equation(s):
// \ALU_OpA~23_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~14_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [14])))))

	.dataa(\Rd_in~14_combout ),
	.datab(\seg2|OperandA_out [14]),
	.datac(\forward|Rs_EX_Forward [0]),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~23 .lut_mask = 16'h0A0C;
defparam \ALU_OpA~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cycloneii_lcell_comb \ALU_OpA~24 (
// Equation(s):
// \ALU_OpA~24_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~23_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [14]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg3|WBData_out [14]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\ALU_OpA~23_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~24 .lut_mask = 16'h0F08;
defparam \ALU_OpA~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneii_lcell_comb \alu|MUX|ALU_out[14]~73 (
// Equation(s):
// \alu|MUX|ALU_out[14]~73_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~14_combout  $ (\ALU_OpA~24_combout )))

	.dataa(vcc),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\ALU_OpB~14_combout ),
	.datad(\ALU_OpA~24_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[14]~73 .lut_mask = 16'h0CC0;
defparam \alu|MUX|ALU_out[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[14]~74 (
// Equation(s):
// \alu|MUX|ALU_out[14]~74_combout  = (\alu|MUX|ALU_out[10]~49_combout  & (\alu|MUX|ALU_out[10]~48_combout  & (\alu|OrOut [14]))) # (!\alu|MUX|ALU_out[10]~49_combout  & (((\alu|MUX|ALU_out[14]~73_combout )) # (!\alu|MUX|ALU_out[10]~48_combout )))

	.dataa(\alu|MUX|ALU_out[10]~49_combout ),
	.datab(\alu|MUX|ALU_out[10]~48_combout ),
	.datac(\alu|OrOut [14]),
	.datad(\alu|MUX|ALU_out[14]~73_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[14]~74 .lut_mask = 16'hD591;
defparam \alu|MUX|ALU_out[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneii_lcell_comb \alu|comb~18 (
// Equation(s):
// \alu|comb~18_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [13])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[13]~25_combout )))))

	.dataa(\seg2|Immediate32_out [13]),
	.datab(\mux4_two|Data[13]~25_combout ),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\seg2|ALUOp_out [0]),
	.cin(gnd),
	.combout(\alu|comb~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~18 .lut_mask = 16'h53AC;
defparam \alu|comb~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cycloneii_lcell_comb \alu|adder|Add0~28 (
// Equation(s):
// \alu|adder|Add0~28_combout  = ((\ALU_OpA~22_combout  $ (\alu|comb~18_combout  $ (!\alu|adder|Add0~27 )))) # (GND)
// \alu|adder|Add0~29  = CARRY((\ALU_OpA~22_combout  & ((\alu|comb~18_combout ) # (!\alu|adder|Add0~27 ))) # (!\ALU_OpA~22_combout  & (\alu|comb~18_combout  & !\alu|adder|Add0~27 )))

	.dataa(\ALU_OpA~22_combout ),
	.datab(\alu|comb~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~27 ),
	.combout(\alu|adder|Add0~28_combout ),
	.cout(\alu|adder|Add0~29 ));
// synopsys translate_off
defparam \alu|adder|Add0~28 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cycloneii_lcell_comb \alu|adder|Add0~30 (
// Equation(s):
// \alu|adder|Add0~30_combout  = (\alu|comb~17_combout  & ((\ALU_OpA~24_combout  & (\alu|adder|Add0~29  & VCC)) # (!\ALU_OpA~24_combout  & (!\alu|adder|Add0~29 )))) # (!\alu|comb~17_combout  & ((\ALU_OpA~24_combout  & (!\alu|adder|Add0~29 )) # 
// (!\ALU_OpA~24_combout  & ((\alu|adder|Add0~29 ) # (GND)))))
// \alu|adder|Add0~31  = CARRY((\alu|comb~17_combout  & (!\ALU_OpA~24_combout  & !\alu|adder|Add0~29 )) # (!\alu|comb~17_combout  & ((!\alu|adder|Add0~29 ) # (!\ALU_OpA~24_combout ))))

	.dataa(\alu|comb~17_combout ),
	.datab(\ALU_OpA~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~29 ),
	.combout(\alu|adder|Add0~30_combout ),
	.cout(\alu|adder|Add0~31 ));
// synopsys translate_off
defparam \alu|adder|Add0~30 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneii_lcell_comb \alu|MUX|ALU_out[14]~72 (
// Equation(s):
// \alu|MUX|ALU_out[14]~72_combout  = (\alu|MUX|ALU_out[14]~71_combout  & (((\alu|adder|Add0~30_combout )) # (!\alu|MUX|ALU_out[10]~43_combout ))) # (!\alu|MUX|ALU_out[14]~71_combout  & (\alu|MUX|ALU_out[10]~43_combout  & (\ALU_OpB~14_combout )))

	.dataa(\alu|MUX|ALU_out[14]~71_combout ),
	.datab(\alu|MUX|ALU_out[10]~43_combout ),
	.datac(\ALU_OpB~14_combout ),
	.datad(\alu|adder|Add0~30_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[14]~72 .lut_mask = 16'hEA62;
defparam \alu|MUX|ALU_out[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[14] (
// Equation(s):
// \alu|MUX|ALU_out [14] = (\alu|ALU_Con|ALU_ctr[2]~2_combout  & ((\alu|MUX|ALU_out[14]~74_combout  & ((\alu|MUX|ALU_out[14]~72_combout ))) # (!\alu|MUX|ALU_out[14]~74_combout  & (\alu|Cmp[31]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[2]~2_combout  & 
// (\alu|MUX|ALU_out[14]~74_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datab(\alu|MUX|ALU_out[14]~74_combout ),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|MUX|ALU_out[14]~72_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [14]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[14] .lut_mask = 16'hEC64;
defparam \alu|MUX|ALU_out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneii_lcell_comb \seg3|WBData_out[14]~6 (
// Equation(s):
// \seg3|WBData_out[14]~6_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out [14]))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[14]~14_combout ))

	.dataa(\shifter|Mux5|Data[14]~14_combout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out [14]),
	.cin(gnd),
	.combout(\seg3|WBData_out[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[14]~6 .lut_mask = 16'hEE22;
defparam \seg3|WBData_out[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N9
cycloneii_lcell_ff \seg3|WBData_out[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[14]~6_combout ),
	.sdata(\Add2~38_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [14]));

// Location: LCCOMB_X35_Y28_N30
cycloneii_lcell_comb \memshift|mux8_1_12|out[6]~21 (
// Equation(s):
// \memshift|mux8_1_12|out[6]~21_combout  = (\memshift|mux8_1_12|out[6]~20_combout  & (((!\seg4|MemData_out[14]~2_combout  & \memshift|mux4_1_10|out[6]~6_combout )) # (!\memshift|mux8_1_12|out[1]~2_combout ))) # (!\memshift|mux8_1_12|out[6]~20_combout  & 
// (!\seg4|MemData_out[14]~2_combout  & ((\memshift|mux4_1_10|out[6]~6_combout ))))

	.dataa(\memshift|mux8_1_12|out[6]~20_combout ),
	.datab(\seg4|MemData_out[14]~2_combout ),
	.datac(\memshift|mux8_1_12|out[1]~2_combout ),
	.datad(\memshift|mux4_1_10|out[6]~6_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[6]~21 .lut_mask = 16'h3B0A;
defparam \memshift|mux8_1_12|out[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N31
cycloneii_lcell_ff \seg4|MemData_out[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_12|out[6]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [14]));

// Location: LCFF_X35_Y28_N17
cycloneii_lcell_ff \seg4|WBData_out[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [14]));

// Location: LCCOMB_X35_Y28_N16
cycloneii_lcell_comb \Rd_in~14 (
// Equation(s):
// \Rd_in~14_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [14])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [14])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [14]),
	.datac(\seg4|WBData_out [14]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~14_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~14 .lut_mask = 16'hCCF0;
defparam \Rd_in~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneii_lcell_comb \mux4_two|Data[14]~26 (
// Equation(s):
// \mux4_two|Data[14]~26_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~14_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [14]))))

	.dataa(\seg2|OperandB_out [14]),
	.datab(\Rd_in~14_combout ),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[14]~26 .lut_mask = 16'h00CA;
defparam \mux4_two|Data[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneii_lcell_comb \mux4_two|Data[14]~27 (
// Equation(s):
// \mux4_two|Data[14]~27_combout  = (\mux4_two|Data[14]~26_combout ) # ((\seg3|WBData_out [14] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [14]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[14]~26_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[14]~27 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneii_lcell_comb \shifter|Mux1|Data[13]~41 (
// Equation(s):
// \shifter|Mux1|Data[13]~41_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[12]~23_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[13]~25_combout ))))

	.dataa(\shifter|comb~0_combout ),
	.datab(\mux4_two|Data[13]~25_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\mux4_two|Data[12]~23_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[13]~41 .lut_mask = 16'h0E04;
defparam \shifter|Mux1|Data[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneii_lcell_comb \shifter|Mux1|Data[13]~42 (
// Equation(s):
// \shifter|Mux1|Data[13]~42_combout  = (\shifter|Mux1|Data[13]~41_combout ) # ((\mux4_two|Data[14]~27_combout  & \shifter|comb~1_combout ))

	.dataa(vcc),
	.datab(\mux4_two|Data[14]~27_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\shifter|Mux1|Data[13]~41_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[13]~42 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneii_lcell_comb \shifter|Mux2|Data[15]~50 (
// Equation(s):
// \shifter|Mux2|Data[15]~50_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[13]~42_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[15]~44_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[15]~44_combout ),
	.datad(\shifter|Mux1|Data[13]~42_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[15]~50 .lut_mask = 16'h5410;
defparam \shifter|Mux2|Data[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneii_lcell_comb \mux4_two|Data[16]~30 (
// Equation(s):
// \mux4_two|Data[16]~30_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~16_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [16]))))

	.dataa(\seg2|OperandB_out [16]),
	.datab(\Rd_in~16_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[16]~30 .lut_mask = 16'h0C0A;
defparam \mux4_two|Data[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneii_lcell_comb \mux4_two|Data[16]~31 (
// Equation(s):
// \mux4_two|Data[16]~31_combout  = (\mux4_two|Data[16]~30_combout ) # ((\seg3|WBData_out [16] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [16]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[16]~30_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[16]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[16]~31 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[16]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneii_lcell_comb \shifter|Mux1|Data[17]~45 (
// Equation(s):
// \shifter|Mux1|Data[17]~45_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[16]~31_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[17]~33_combout ))))

	.dataa(\mux4_two|Data[17]~33_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[16]~31_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[17]~45 .lut_mask = 16'h00E2;
defparam \shifter|Mux1|Data[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneii_lcell_comb \shifter|Mux1|Data[17]~46 (
// Equation(s):
// \shifter|Mux1|Data[17]~46_combout  = (\shifter|Mux1|Data[17]~45_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[18]~35_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~1_combout ),
	.datac(\mux4_two|Data[18]~35_combout ),
	.datad(\shifter|Mux1|Data[17]~45_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[17]~46 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneii_lcell_comb \shifter|Mux2|Data[15]~51 (
// Equation(s):
// \shifter|Mux2|Data[15]~51_combout  = (\shifter|Mux2|Data[15]~50_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[17]~46_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[15]~50_combout ),
	.datad(\shifter|Mux1|Data[17]~46_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[15]~51 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneii_lcell_comb \shifter|Mux3|Data[19]~23 (
// Equation(s):
// \shifter|Mux3|Data[19]~23_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[15]~51_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[19]~53_combout )))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[15]~51_combout ),
	.datad(\shifter|Mux2|Data[19]~53_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[19]~23 .lut_mask = 16'h3120;
defparam \shifter|Mux3|Data[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneii_lcell_comb \shifter|Mux3|Data[19]~24 (
// Equation(s):
// \shifter|Mux3|Data[19]~24_combout  = (\shifter|Mux3|Data[19]~23_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[23]~55_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[23]~55_combout ),
	.datad(\shifter|Mux3|Data[19]~23_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[19]~24 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneii_lcell_comb \shifter|Mux1|Data[9]~37 (
// Equation(s):
// \shifter|Mux1|Data[9]~37_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[8]~15_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[9]~17_combout ))))

	.dataa(\mux4_two|Data[9]~17_combout ),
	.datab(\mux4_two|Data[8]~15_combout ),
	.datac(\shifter|comb~0_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[9]~37 .lut_mask = 16'h00CA;
defparam \shifter|Mux1|Data[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneii_lcell_comb \shifter|Mux1|Data[9]~38 (
// Equation(s):
// \shifter|Mux1|Data[9]~38_combout  = (\shifter|Mux1|Data[9]~37_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[10]~19_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\mux4_two|Data[10]~19_combout ),
	.datad(\shifter|Mux1|Data[9]~37_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[9]~38 .lut_mask = 16'hFFA0;
defparam \shifter|Mux1|Data[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneii_lcell_comb \shifter|Mux1|Data[7]~35 (
// Equation(s):
// \shifter|Mux1|Data[7]~35_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[6]~11_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[7]~13_combout )))))

	.dataa(\shifter|comb~1_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[6]~11_combout ),
	.datad(\mux4_two|Data[7]~13_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[7]~35 .lut_mask = 16'h5140;
defparam \shifter|Mux1|Data[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneii_lcell_comb \shifter|Mux1|Data[7]~36 (
// Equation(s):
// \shifter|Mux1|Data[7]~36_combout  = (\shifter|Mux1|Data[7]~35_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[8]~15_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\mux4_two|Data[8]~15_combout ),
	.datad(\shifter|Mux1|Data[7]~35_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[7]~36 .lut_mask = 16'hFFA0;
defparam \shifter|Mux1|Data[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneii_lcell_comb \shifter|Mux2|Data[7]~46 (
// Equation(s):
// \shifter|Mux2|Data[7]~46_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[5]~34_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[7]~36_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[7]~36_combout ),
	.datad(\shifter|Mux1|Data[5]~34_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[7]~46 .lut_mask = 16'h5410;
defparam \shifter|Mux2|Data[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneii_lcell_comb \shifter|Mux2|Data[7]~47 (
// Equation(s):
// \shifter|Mux2|Data[7]~47_combout  = (\shifter|Mux2|Data[7]~46_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[9]~38_combout ))

	.dataa(\shifter|comb~3_combout ),
	.datab(vcc),
	.datac(\shifter|Mux1|Data[9]~38_combout ),
	.datad(\shifter|Mux2|Data[7]~46_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[7]~47 .lut_mask = 16'hFFA0;
defparam \shifter|Mux2|Data[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneii_lcell_comb \shifter|Mux3|Data[3]~27 (
// Equation(s):
// \shifter|Mux3|Data[3]~27_combout  = (\shifter|comb~5_combout  & (((\shifter|Mux2|Data[7]~47_combout )))) # (!\shifter|comb~5_combout  & (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[3]~61_combout )))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[3]~61_combout ),
	.datad(\shifter|Mux2|Data[7]~47_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[3]~27 .lut_mask = 16'hDC10;
defparam \shifter|Mux3|Data[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N0
cycloneii_lcell_comb \shifter|Mux4|Data[27]~37 (
// Equation(s):
// \shifter|Mux4|Data[27]~37_combout  = (\shifter|Mux4|Data[27]~36_combout  & (((\shifter|Mux3|Data[3]~27_combout ) # (!\shifter|comb~6_combout )))) # (!\shifter|Mux4|Data[27]~36_combout  & (\shifter|Mux3|Data[19]~24_combout  & (\shifter|comb~6_combout )))

	.dataa(\shifter|Mux4|Data[27]~36_combout ),
	.datab(\shifter|Mux3|Data[19]~24_combout ),
	.datac(\shifter|comb~6_combout ),
	.datad(\shifter|Mux3|Data[3]~27_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[27]~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[27]~37 .lut_mask = 16'hEA4A;
defparam \shifter|Mux4|Data[27]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneii_lcell_comb \shifter|Mux2|Data[11]~48 (
// Equation(s):
// \shifter|Mux2|Data[11]~48_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[9]~38_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[11]~40_combout ))))

	.dataa(\shifter|Mux1|Data[11]~40_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|comb~2_combout ),
	.datad(\shifter|Mux1|Data[9]~38_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[11]~48 .lut_mask = 16'h3202;
defparam \shifter|Mux2|Data[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneii_lcell_comb \shifter|Mux2|Data[11]~49 (
// Equation(s):
// \shifter|Mux2|Data[11]~49_combout  = (\shifter|Mux2|Data[11]~48_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[13]~42_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[11]~48_combout ),
	.datad(\shifter|Mux1|Data[13]~42_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[11]~49_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[11]~49 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[11]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneii_lcell_comb \shifter|Mux3|Data[11]~21 (
// Equation(s):
// \shifter|Mux3|Data[11]~21_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[7]~47_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[11]~49_combout ))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[11]~49_combout ),
	.datad(\shifter|Mux2|Data[7]~47_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[11]~21 .lut_mask = 16'h3210;
defparam \shifter|Mux3|Data[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneii_lcell_comb \shifter|Mux3|Data[11]~22 (
// Equation(s):
// \shifter|Mux3|Data[11]~22_combout  = (\shifter|Mux3|Data[11]~21_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[15]~51_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[15]~51_combout ),
	.datad(\shifter|Mux3|Data[11]~21_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[11]~22 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneii_lcell_comb \shifter|Mux4|Data[11]~38 (
// Equation(s):
// \shifter|Mux4|Data[11]~38_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & (\shifter|Mux3|Data[3]~27_combout )) # (!\shifter|comb~6_combout  & ((\shifter|Mux3|Data[11]~22_combout )))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[3]~27_combout ),
	.datad(\shifter|Mux3|Data[11]~22_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[11]~38 .lut_mask = 16'h3120;
defparam \shifter|Mux4|Data[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneii_lcell_comb \shifter|Mux4|Data[11]~39 (
// Equation(s):
// \shifter|Mux4|Data[11]~39_combout  = (\shifter|Mux4|Data[11]~38_combout ) # ((\shifter|Mux3|Data[19]~24_combout  & \shifter|comb~7_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux3|Data[19]~24_combout ),
	.datac(\shifter|comb~7_combout ),
	.datad(\shifter|Mux4|Data[11]~38_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[11]~39 .lut_mask = 16'hFFC0;
defparam \shifter|Mux4|Data[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N14
cycloneii_lcell_comb \shifter|Mux5|Data[11]~11 (
// Equation(s):
// \shifter|Mux5|Data[11]~11_combout  = (\shifter|comb~8_combout  & (\shifter|Mux4|Data[27]~37_combout )) # (!\shifter|comb~8_combout  & (((!\shifter|comb~9_combout  & \shifter|Mux4|Data[11]~39_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|Mux4|Data[27]~37_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|Mux4|Data[11]~39_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[11]~11 .lut_mask = 16'h8D88;
defparam \shifter|Mux5|Data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \ALU_OpB~11 (
// Equation(s):
// \ALU_OpB~11_combout  = (\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [11]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[11]~21_combout ))

	.dataa(vcc),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\mux4_two|Data[11]~21_combout ),
	.datad(\seg2|Immediate32_out [11]),
	.cin(gnd),
	.combout(\ALU_OpB~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~11 .lut_mask = 16'hFC30;
defparam \ALU_OpB~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \ALU_OpA~17 (
// Equation(s):
// \ALU_OpA~17_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~11_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [11]))))

	.dataa(\seg2|OperandA_out [11]),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\Rd_in~11_combout ),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~17 .lut_mask = 16'h3022;
defparam \ALU_OpA~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \ALU_OpA~18 (
// Equation(s):
// \ALU_OpA~18_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~17_combout ) # ((\seg3|WBData_out [11] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg3|WBData_out [11]),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\forward|Rs_EX_Forward [0]),
	.datad(\ALU_OpA~17_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~18 .lut_mask = 16'h3320;
defparam \ALU_OpA~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \alu|MUX|ALU_out[11]~61 (
// Equation(s):
// \alu|MUX|ALU_out[11]~61_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~11_combout  $ (\ALU_OpA~18_combout )))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\ALU_OpB~11_combout ),
	.datac(\ALU_OpA~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[11]~61 .lut_mask = 16'h2828;
defparam \alu|MUX|ALU_out[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneii_lcell_comb \alu|OrOut[11] (
// Equation(s):
// \alu|OrOut [11] = (\ALU_OpA~18_combout ) # ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [11])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[11]~21_combout ))))

	.dataa(\seg2|Immediate32_out [11]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\mux4_two|Data[11]~21_combout ),
	.datad(\ALU_OpA~18_combout ),
	.cin(gnd),
	.combout(\alu|OrOut [11]),
	.cout());
// synopsys translate_off
defparam \alu|OrOut[11] .lut_mask = 16'hFFB8;
defparam \alu|OrOut[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[11]~62 (
// Equation(s):
// \alu|MUX|ALU_out[11]~62_combout  = (\alu|MUX|ALU_out[10]~49_combout  & (\alu|MUX|ALU_out[10]~48_combout  & ((\alu|OrOut [11])))) # (!\alu|MUX|ALU_out[10]~49_combout  & (((\alu|MUX|ALU_out[11]~61_combout )) # (!\alu|MUX|ALU_out[10]~48_combout )))

	.dataa(\alu|MUX|ALU_out[10]~49_combout ),
	.datab(\alu|MUX|ALU_out[10]~48_combout ),
	.datac(\alu|MUX|ALU_out[11]~61_combout ),
	.datad(\alu|OrOut [11]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[11]~62 .lut_mask = 16'hD951;
defparam \alu|MUX|ALU_out[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneii_lcell_comb \alu|AndOut[11] (
// Equation(s):
// \alu|AndOut [11] = (\ALU_OpA~18_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [11])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[11]~21_combout )))))

	.dataa(\seg2|Immediate32_out [11]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\mux4_two|Data[11]~21_combout ),
	.datad(\ALU_OpA~18_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [11]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[11] .lut_mask = 16'hB800;
defparam \alu|AndOut[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[11]~59 (
// Equation(s):
// \alu|MUX|ALU_out[11]~59_combout  = (\alu|MUX|ALU_out[10]~44_combout  & (((\alu|MUX|ALU_out[10]~43_combout )))) # (!\alu|MUX|ALU_out[10]~44_combout  & ((\alu|MUX|ALU_out[10]~43_combout  & (\ALU_OpB~11_combout )) # (!\alu|MUX|ALU_out[10]~43_combout  & 
// ((\ALU_OpB~7_combout )))))

	.dataa(\alu|MUX|ALU_out[10]~44_combout ),
	.datab(\ALU_OpB~11_combout ),
	.datac(\alu|MUX|ALU_out[10]~43_combout ),
	.datad(\ALU_OpB~7_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[11]~59 .lut_mask = 16'hE5E0;
defparam \alu|MUX|ALU_out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \alu|MUX|ALU_out[11]~60 (
// Equation(s):
// \alu|MUX|ALU_out[11]~60_combout  = (\alu|MUX|ALU_out[10]~44_combout  & ((\alu|MUX|ALU_out[11]~59_combout  & ((\alu|adder|Add0~24_combout ))) # (!\alu|MUX|ALU_out[11]~59_combout  & (\alu|AndOut [11])))) # (!\alu|MUX|ALU_out[10]~44_combout  & 
// (((\alu|MUX|ALU_out[11]~59_combout ))))

	.dataa(\alu|MUX|ALU_out[10]~44_combout ),
	.datab(\alu|AndOut [11]),
	.datac(\alu|MUX|ALU_out[11]~59_combout ),
	.datad(\alu|adder|Add0~24_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[11]~60 .lut_mask = 16'hF858;
defparam \alu|MUX|ALU_out[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[11] (
// Equation(s):
// \alu|MUX|ALU_out [11] = (\alu|ALU_Con|ALU_ctr[2]~2_combout  & ((\alu|MUX|ALU_out[11]~62_combout  & ((\alu|MUX|ALU_out[11]~60_combout ))) # (!\alu|MUX|ALU_out[11]~62_combout  & (\alu|Cmp[31]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[2]~2_combout  & 
// (((\alu|MUX|ALU_out[11]~62_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datab(\alu|Cmp[31]~1_combout ),
	.datac(\alu|MUX|ALU_out[11]~62_combout ),
	.datad(\alu|MUX|ALU_out[11]~60_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [11]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[11] .lut_mask = 16'hF858;
defparam \alu|MUX|ALU_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneii_lcell_comb \seg3|WBData_out[11]~3 (
// Equation(s):
// \seg3|WBData_out[11]~3_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out [11]))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[11]~11_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[11]~11_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out [11]),
	.cin(gnd),
	.combout(\seg3|WBData_out[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[11]~3 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N21
cycloneii_lcell_ff \seg3|WBData_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[11]~3_combout ),
	.sdata(\Add2~29_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [11]));

// Location: LCFF_X32_Y22_N5
cycloneii_lcell_ff \seg4|WBData_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [11]));

// Location: LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \Rd_in~11 (
// Equation(s):
// \Rd_in~11_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [11])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [11])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [11]),
	.datac(\seg4|WBData_out [11]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~11_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~11 .lut_mask = 16'hCCF0;
defparam \Rd_in~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneii_lcell_comb \mipsregister|Mux20~0 (
// Equation(s):
// \mipsregister|Mux20~0_combout  = (\seg4|Rd_Write_Byte_en_out [0] & (((\Rd_in~11_combout )))) # (!\seg4|Rd_Write_Byte_en_out [0] & (\seg4|Rd_Write_Byte_en_out [2] & (\Rd_in~19_combout )))

	.dataa(\seg4|Rd_Write_Byte_en_out [2]),
	.datab(\seg4|Rd_Write_Byte_en_out [0]),
	.datac(\Rd_in~19_combout ),
	.datad(\Rd_in~11_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux20~0 .lut_mask = 16'hEC20;
defparam \mipsregister|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneii_lcell_comb \mipsregister|Mux20~1 (
// Equation(s):
// \mipsregister|Mux20~1_combout  = (\seg4|Rd_Write_Byte_en_out [1] & ((\mipsregister|Mux20~0_combout ) # ((\mipsregister|Mux16~0_combout  & \Rd_in~27_combout )))) # (!\seg4|Rd_Write_Byte_en_out [1] & (\mipsregister|Mux16~0_combout  & (\Rd_in~27_combout )))

	.dataa(\seg4|Rd_Write_Byte_en_out [1]),
	.datab(\mipsregister|Mux16~0_combout ),
	.datac(\Rd_in~27_combout ),
	.datad(\mipsregister|Mux20~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux20~1 .lut_mask = 16'hEAC0;
defparam \mipsregister|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \seg2|OperandA_out~15 (
// Equation(s):
// \seg2|OperandA_out~15_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~15_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(vcc),
	.datab(\forward|Rs_LoudUse_Forward~combout ),
	.datac(\Rd_in~15_combout ),
	.datad(\mipsregister|register_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~15 .lut_mask = 16'hF3C0;
defparam \seg2|OperandA_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N25
cycloneii_lcell_ff \seg2|OperandA_out[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [15]));

// Location: LCCOMB_X31_Y27_N12
cycloneii_lcell_comb \ALU_OpA~25 (
// Equation(s):
// \ALU_OpA~25_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~15_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [15]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg2|OperandA_out [15]),
	.datac(\Rd_in~15_combout ),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~25 .lut_mask = 16'h5044;
defparam \ALU_OpA~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneii_lcell_comb \ALU_OpA~26 (
// Equation(s):
// \ALU_OpA~26_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~25_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [15]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg3|WBData_out [15]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\ALU_OpA~25_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~26 .lut_mask = 16'h0F08;
defparam \ALU_OpA~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cycloneii_lcell_comb \ALU_OpB~15 (
// Equation(s):
// \ALU_OpB~15_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [6])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[15]~29_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [6]),
	.datac(vcc),
	.datad(\mux4_two|Data[15]~29_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~15 .lut_mask = 16'hDD88;
defparam \ALU_OpB~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[15]~77 (
// Equation(s):
// \alu|MUX|ALU_out[15]~77_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpA~26_combout  $ (\ALU_OpB~15_combout )))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\ALU_OpA~26_combout ),
	.datac(vcc),
	.datad(\ALU_OpB~15_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[15]~77 .lut_mask = 16'h2288;
defparam \alu|MUX|ALU_out[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneii_lcell_comb \alu|OrOut[15] (
// Equation(s):
// \alu|OrOut [15] = (\ALU_OpA~26_combout ) # ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [6]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[15]~29_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\mux4_two|Data[15]~29_combout ),
	.datac(\seg2|Immediate32_out [6]),
	.datad(\ALU_OpA~26_combout ),
	.cin(gnd),
	.combout(\alu|OrOut [15]),
	.cout());
// synopsys translate_off
defparam \alu|OrOut[15] .lut_mask = 16'hFFE4;
defparam \alu|OrOut[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[15]~78 (
// Equation(s):
// \alu|MUX|ALU_out[15]~78_combout  = (\alu|MUX|ALU_out[10]~49_combout  & (\alu|MUX|ALU_out[10]~48_combout  & ((\alu|OrOut [15])))) # (!\alu|MUX|ALU_out[10]~49_combout  & (((\alu|MUX|ALU_out[15]~77_combout )) # (!\alu|MUX|ALU_out[10]~48_combout )))

	.dataa(\alu|MUX|ALU_out[10]~49_combout ),
	.datab(\alu|MUX|ALU_out[10]~48_combout ),
	.datac(\alu|MUX|ALU_out[15]~77_combout ),
	.datad(\alu|OrOut [15]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[15]~78 .lut_mask = 16'hD951;
defparam \alu|MUX|ALU_out[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cycloneii_lcell_comb \alu|MUX|ALU_out[15] (
// Equation(s):
// \alu|MUX|ALU_out [15] = (\alu|MUX|ALU_out[15]~78_combout  & ((\alu|MUX|ALU_out[15]~76_combout ) # ((!\alu|ALU_Con|ALU_ctr[2]~2_combout )))) # (!\alu|MUX|ALU_out[15]~78_combout  & (((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|Cmp[31]~1_combout ))))

	.dataa(\alu|MUX|ALU_out[15]~76_combout ),
	.datab(\alu|MUX|ALU_out[15]~78_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [15]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[15] .lut_mask = 16'hBC8C;
defparam \alu|MUX|ALU_out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cycloneii_lcell_comb \seg3|WBData_out[15]~7 (
// Equation(s):
// \seg3|WBData_out[15]~7_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out [15]))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[15]~15_combout ))

	.dataa(\shifter|Mux5|Data[15]~15_combout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out [15]),
	.cin(gnd),
	.combout(\seg3|WBData_out[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[15]~7 .lut_mask = 16'hEE22;
defparam \seg3|WBData_out[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y27_N15
cycloneii_lcell_ff \seg3|WBData_out[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[15]~7_combout ),
	.sdata(\Add2~41_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [15]));

// Location: LCCOMB_X31_Y27_N24
cycloneii_lcell_comb \mux4_two|Data[15]~28 (
// Equation(s):
// \mux4_two|Data[15]~28_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~15_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [15]))))

	.dataa(\seg2|OperandB_out [15]),
	.datab(\Rd_in~15_combout ),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[15]~28 .lut_mask = 16'h00CA;
defparam \mux4_two|Data[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneii_lcell_comb \mux4_two|Data[15]~29 (
// Equation(s):
// \mux4_two|Data[15]~29_combout  = (\mux4_two|Data[15]~28_combout ) # ((\seg3|WBData_out [15] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [15]),
	.datac(\mux4_two|Data[15]~28_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[15]~29 .lut_mask = 16'hFCF0;
defparam \mux4_two|Data[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneii_lcell_comb \shifter|Mux1|Data[15]~43 (
// Equation(s):
// \shifter|Mux1|Data[15]~43_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[14]~27_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[15]~29_combout ))))

	.dataa(\shifter|comb~0_combout ),
	.datab(\mux4_two|Data[15]~29_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\mux4_two|Data[14]~27_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[15]~43 .lut_mask = 16'h0E04;
defparam \shifter|Mux1|Data[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneii_lcell_comb \shifter|Mux1|Data[15]~44 (
// Equation(s):
// \shifter|Mux1|Data[15]~44_combout  = (\shifter|Mux1|Data[15]~43_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[16]~31_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~1_combout ),
	.datac(\shifter|Mux1|Data[15]~43_combout ),
	.datad(\mux4_two|Data[16]~31_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[15]~44 .lut_mask = 16'hFCF0;
defparam \shifter|Mux1|Data[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneii_lcell_comb \shifter|Mux1|Data[11]~39 (
// Equation(s):
// \shifter|Mux1|Data[11]~39_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[10]~19_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[11]~21_combout )))))

	.dataa(\mux4_two|Data[10]~19_combout ),
	.datab(\mux4_two|Data[11]~21_combout ),
	.datac(\shifter|comb~0_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[11]~39 .lut_mask = 16'h00AC;
defparam \shifter|Mux1|Data[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneii_lcell_comb \shifter|Mux1|Data[11]~40 (
// Equation(s):
// \shifter|Mux1|Data[11]~40_combout  = (\shifter|Mux1|Data[11]~39_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[12]~23_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(\mux4_two|Data[12]~23_combout ),
	.datac(vcc),
	.datad(\shifter|Mux1|Data[11]~39_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[11]~40 .lut_mask = 16'hFF88;
defparam \shifter|Mux1|Data[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneii_lcell_comb \shifter|Mux2|Data[13]~19 (
// Equation(s):
// \shifter|Mux2|Data[13]~19_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[11]~40_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[13]~42_combout ))))

	.dataa(\shifter|Mux1|Data[13]~42_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|comb~3_combout ),
	.datad(\shifter|Mux1|Data[11]~40_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[13]~19 .lut_mask = 16'h0E02;
defparam \shifter|Mux2|Data[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneii_lcell_comb \shifter|Mux2|Data[13]~20 (
// Equation(s):
// \shifter|Mux2|Data[13]~20_combout  = (\shifter|Mux2|Data[13]~19_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[15]~44_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[15]~44_combout ),
	.datad(\shifter|Mux2|Data[13]~19_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[13]~20 .lut_mask = 16'hFFC0;
defparam \shifter|Mux2|Data[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneii_lcell_comb \shifter|Mux3|Data[17]~9 (
// Equation(s):
// \shifter|Mux3|Data[17]~9_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[13]~20_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[17]~22_combout ))))

	.dataa(\shifter|Mux2|Data[17]~22_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux2|Data[13]~20_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[17]~9 .lut_mask = 16'h0E02;
defparam \shifter|Mux3|Data[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneii_lcell_comb \shifter|Mux3|Data[17]~10 (
// Equation(s):
// \shifter|Mux3|Data[17]~10_combout  = (\shifter|Mux3|Data[17]~9_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[21]~24_combout ))

	.dataa(\shifter|comb~5_combout ),
	.datab(vcc),
	.datac(\shifter|Mux2|Data[21]~24_combout ),
	.datad(\shifter|Mux3|Data[17]~9_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[17]~10 .lut_mask = 16'hFFA0;
defparam \shifter|Mux3|Data[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneii_lcell_comb \shifter|Mux2|Data[9]~17 (
// Equation(s):
// \shifter|Mux2|Data[9]~17_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[7]~36_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[9]~38_combout ))))

	.dataa(\shifter|Mux1|Data[9]~38_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|comb~2_combout ),
	.datad(\shifter|Mux1|Data[7]~36_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[9]~17 .lut_mask = 16'h3202;
defparam \shifter|Mux2|Data[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneii_lcell_comb \shifter|Mux2|Data[9]~18 (
// Equation(s):
// \shifter|Mux2|Data[9]~18_combout  = (\shifter|Mux2|Data[9]~17_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[11]~40_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[9]~17_combout ),
	.datad(\shifter|Mux1|Data[11]~40_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[9]~18 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneii_lcell_comb \shifter|Mux3|Data[9]~7 (
// Equation(s):
// \shifter|Mux3|Data[9]~7_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[5]~16_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[9]~18_combout )))))

	.dataa(\shifter|Mux2|Data[5]~16_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux2|Data[9]~18_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[9]~7 .lut_mask = 16'h0B08;
defparam \shifter|Mux3|Data[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \shifter|Mux3|Data[9]~8 (
// Equation(s):
// \shifter|Mux3|Data[9]~8_combout  = (\shifter|Mux3|Data[9]~7_combout ) # ((\shifter|Mux2|Data[13]~20_combout  & \shifter|comb~5_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux2|Data[13]~20_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux3|Data[9]~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[9]~8 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneii_lcell_comb \shifter|Mux4|Data[17]~3 (
// Equation(s):
// \shifter|Mux4|Data[17]~3_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[9]~8_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[17]~10_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[17]~10_combout ),
	.datad(\shifter|Mux3|Data[9]~8_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[17]~3 .lut_mask = 16'h3210;
defparam \shifter|Mux4|Data[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneii_lcell_comb \shifter|Mux4|Data[17]~4 (
// Equation(s):
// \shifter|Mux4|Data[17]~4_combout  = (\shifter|Mux4|Data[17]~3_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[25]~12_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[25]~12_combout ),
	.datad(\shifter|Mux4|Data[17]~3_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[17]~4 .lut_mask = 16'hFFC0;
defparam \shifter|Mux4|Data[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \shifter|Mux5|Data[17]~18 (
// Equation(s):
// \shifter|Mux5|Data[17]~18_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[17]~4_combout )))))

	.dataa(\shifter|comb~9_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|comb~8_combout ),
	.datad(\shifter|Mux4|Data[17]~4_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[17]~18 .lut_mask = 16'h4540;
defparam \shifter|Mux5|Data[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneii_lcell_comb \shifter|Mux4|Data[1]~5 (
// Equation(s):
// \shifter|Mux4|Data[1]~5_combout  = (\shifter|comb~7_combout  & (((\shifter|Mux3|Data[9]~8_combout )))) # (!\shifter|comb~7_combout  & (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[1]~13_combout )))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[1]~13_combout ),
	.datad(\shifter|Mux3|Data[9]~8_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[1]~5 .lut_mask = 16'hDC10;
defparam \shifter|Mux4|Data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneii_lcell_comb \shifter|Mux5|Data[17]~19 (
// Equation(s):
// \shifter|Mux5|Data[17]~19_combout  = (\shifter|Mux5|Data[17]~18_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[1]~5_combout ))

	.dataa(\shifter|comb~9_combout ),
	.datab(vcc),
	.datac(\shifter|Mux5|Data[17]~18_combout ),
	.datad(\shifter|Mux4|Data[1]~5_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[17]~19 .lut_mask = 16'hFAF0;
defparam \shifter|Mux5|Data[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneii_lcell_comb \ALU_OpB~17 (
// Equation(s):
// \ALU_OpB~17_combout  = (\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [17]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[17]~33_combout ))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(vcc),
	.datac(\mux4_two|Data[17]~33_combout ),
	.datad(\seg2|Immediate32_out [17]),
	.cin(gnd),
	.combout(\ALU_OpB~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~17 .lut_mask = 16'hFA50;
defparam \ALU_OpB~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[17]~83 (
// Equation(s):
// \alu|MUX|ALU_out[17]~83_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~30_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~17_combout ))) # (!\ALU_OpA~30_combout  & ((\ALU_OpB~17_combout )))))

	.dataa(\ALU_OpA~30_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\alu|MUX|ALU_out[6]~33_combout ),
	.datad(\ALU_OpB~17_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[17]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[17]~83 .lut_mask = 16'hD0A0;
defparam \alu|MUX|ALU_out[17]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneii_lcell_comb \seg2|OperandA_out~17 (
// Equation(s):
// \seg2|OperandA_out~17_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~17_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(\forward|Rs_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\Rd_in~17_combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~17 .lut_mask = 16'hFA50;
defparam \seg2|OperandA_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N17
cycloneii_lcell_ff \seg2|OperandA_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [17]));

// Location: LCCOMB_X30_Y24_N18
cycloneii_lcell_comb \ALU_OpA~29 (
// Equation(s):
// \ALU_OpA~29_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~17_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [17])))))

	.dataa(\Rd_in~17_combout ),
	.datab(\seg2|OperandA_out [17]),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~29 .lut_mask = 16'h00AC;
defparam \ALU_OpA~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneii_lcell_comb \ALU_OpA~30 (
// Equation(s):
// \ALU_OpA~30_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~29_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [17]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg3|WBData_out [17]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\ALU_OpA~29_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~30 .lut_mask = 16'h0F08;
defparam \ALU_OpA~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneii_lcell_comb \alu|AndOut[17] (
// Equation(s):
// \alu|AndOut [17] = (\ALU_OpA~30_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [17]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[17]~33_combout ))))

	.dataa(\mux4_two|Data[17]~33_combout ),
	.datab(\seg2|Immediate32_out [17]),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\ALU_OpA~30_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [17]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[17] .lut_mask = 16'hCA00;
defparam \alu|AndOut[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[17]~84 (
// Equation(s):
// \alu|MUX|ALU_out[17]~84_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|ALU_Con|ALU_ctr[1]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\ALU_OpB~7_combout ))) # 
// (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\alu|AndOut [17]))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|AndOut [17]),
	.datac(\ALU_OpB~7_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[17]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[17]~84 .lut_mask = 16'hFA44;
defparam \alu|MUX|ALU_out[17]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneii_lcell_comb \alu|comb~14 (
// Equation(s):
// \alu|comb~14_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [17])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[17]~33_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [17]),
	.datad(\mux4_two|Data[17]~33_combout ),
	.cin(gnd),
	.combout(\alu|comb~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~14 .lut_mask = 16'h596A;
defparam \alu|comb~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneii_lcell_comb \ALU_OpA~28 (
// Equation(s):
// \ALU_OpA~28_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~27_combout ) # ((\seg3|WBData_out [16] & \forward|Rs_EX_Forward [0]))))

	.dataa(\ALU_OpA~27_combout ),
	.datab(\seg3|WBData_out [16]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~28 .lut_mask = 16'h0E0A;
defparam \ALU_OpA~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneii_lcell_comb \alu|adder|Add0~34 (
// Equation(s):
// \alu|adder|Add0~34_combout  = (\alu|comb~15_combout  & ((\ALU_OpA~28_combout  & (\alu|adder|Add0~33  & VCC)) # (!\ALU_OpA~28_combout  & (!\alu|adder|Add0~33 )))) # (!\alu|comb~15_combout  & ((\ALU_OpA~28_combout  & (!\alu|adder|Add0~33 )) # 
// (!\ALU_OpA~28_combout  & ((\alu|adder|Add0~33 ) # (GND)))))
// \alu|adder|Add0~35  = CARRY((\alu|comb~15_combout  & (!\ALU_OpA~28_combout  & !\alu|adder|Add0~33 )) # (!\alu|comb~15_combout  & ((!\alu|adder|Add0~33 ) # (!\ALU_OpA~28_combout ))))

	.dataa(\alu|comb~15_combout ),
	.datab(\ALU_OpA~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~33 ),
	.combout(\alu|adder|Add0~34_combout ),
	.cout(\alu|adder|Add0~35 ));
// synopsys translate_off
defparam \alu|adder|Add0~34 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneii_lcell_comb \alu|adder|Add0~36 (
// Equation(s):
// \alu|adder|Add0~36_combout  = ((\ALU_OpA~30_combout  $ (\alu|comb~14_combout  $ (!\alu|adder|Add0~35 )))) # (GND)
// \alu|adder|Add0~37  = CARRY((\ALU_OpA~30_combout  & ((\alu|comb~14_combout ) # (!\alu|adder|Add0~35 ))) # (!\ALU_OpA~30_combout  & (\alu|comb~14_combout  & !\alu|adder|Add0~35 )))

	.dataa(\ALU_OpA~30_combout ),
	.datab(\alu|comb~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~35 ),
	.combout(\alu|adder|Add0~36_combout ),
	.cout(\alu|adder|Add0~37 ));
// synopsys translate_off
defparam \alu|adder|Add0~36 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[17]~85 (
// Equation(s):
// \alu|MUX|ALU_out[17]~85_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[17]~84_combout  & ((\alu|adder|Add0~36_combout ))) # (!\alu|MUX|ALU_out[17]~84_combout  & (\alu|Cmp[31]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (\alu|MUX|ALU_out[17]~84_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|MUX|ALU_out[17]~84_combout ),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|adder|Add0~36_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[17]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[17]~85 .lut_mask = 16'hEC64;
defparam \alu|MUX|ALU_out[17]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneii_lcell_comb \alu|MUX|ALU_out[17]~86 (
// Equation(s):
// \alu|MUX|ALU_out[17]~86_combout  = (\alu|MUX|ALU_out[17]~83_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[17]~85_combout ))

	.dataa(vcc),
	.datab(\alu|MUX|ALU_out[17]~83_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[17]~85_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[17]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[17]~86 .lut_mask = 16'hFCCC;
defparam \alu|MUX|ALU_out[17]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneii_lcell_comb \seg3|WBData_out[17]~9 (
// Equation(s):
// \seg3|WBData_out[17]~9_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[17]~86_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[17]~19_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[17]~19_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[17]~86_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[17]~9 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N17
cycloneii_lcell_ff \seg3|WBData_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[17]~9_combout ),
	.sdata(\Add2~47_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [17]));

// Location: LCFF_X38_Y30_N23
cycloneii_lcell_ff \seg4|WBData_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [17]));

// Location: LCCOMB_X38_Y30_N22
cycloneii_lcell_comb \Rd_in~17 (
// Equation(s):
// \Rd_in~17_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [17])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [17])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [17]),
	.datac(\seg4|WBData_out [17]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~17_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~17 .lut_mask = 16'hCCF0;
defparam \Rd_in~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneii_lcell_comb \mux4_two|Data[17]~32 (
// Equation(s):
// \mux4_two|Data[17]~32_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~17_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [17]))))

	.dataa(\seg2|OperandB_out [17]),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\Rd_in~17_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[17]~32 .lut_mask = 16'h3202;
defparam \mux4_two|Data[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneii_lcell_comb \mux4_two|Data[17]~33 (
// Equation(s):
// \mux4_two|Data[17]~33_combout  = (\mux4_two|Data[17]~32_combout ) # ((\seg3|WBData_out [17] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [17]),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(vcc),
	.datad(\mux4_two|Data[17]~32_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[17]~33 .lut_mask = 16'hFF88;
defparam \mux4_two|Data[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneii_lcell_comb \shifter|Mux1|Data[16]~14 (
// Equation(s):
// \shifter|Mux1|Data[16]~14_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[15]~29_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[16]~31_combout )))))

	.dataa(\mux4_two|Data[15]~29_combout ),
	.datab(\mux4_two|Data[16]~31_combout ),
	.datac(\shifter|comb~0_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[16]~14 .lut_mask = 16'h00AC;
defparam \shifter|Mux1|Data[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneii_lcell_comb \shifter|Mux1|Data[16]~15 (
// Equation(s):
// \shifter|Mux1|Data[16]~15_combout  = (\shifter|Mux1|Data[16]~14_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[17]~33_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(\mux4_two|Data[17]~33_combout ),
	.datac(vcc),
	.datad(\shifter|Mux1|Data[16]~14_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[16]~15 .lut_mask = 16'hFF88;
defparam \shifter|Mux1|Data[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cycloneii_lcell_comb \shifter|Mux2|Data[14]~34 (
// Equation(s):
// \shifter|Mux2|Data[14]~34_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[12]~11_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[14]~13_combout ))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[14]~13_combout ),
	.datad(\shifter|Mux1|Data[12]~11_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[14]~34 .lut_mask = 16'h3210;
defparam \shifter|Mux2|Data[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneii_lcell_comb \shifter|Mux2|Data[14]~35 (
// Equation(s):
// \shifter|Mux2|Data[14]~35_combout  = (\shifter|Mux2|Data[14]~34_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[16]~15_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[16]~15_combout ),
	.datad(\shifter|Mux2|Data[14]~34_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[14]~35 .lut_mask = 16'hFFC0;
defparam \shifter|Mux2|Data[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneii_lcell_comb \shifter|Mux3|Data[10]~14 (
// Equation(s):
// \shifter|Mux3|Data[10]~14_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[6]~31_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[10]~33_combout ))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[10]~33_combout ),
	.datad(\shifter|Mux2|Data[6]~31_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[10]~14 .lut_mask = 16'h3210;
defparam \shifter|Mux3|Data[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cycloneii_lcell_comb \shifter|Mux3|Data[10]~15 (
// Equation(s):
// \shifter|Mux3|Data[10]~15_combout  = (\shifter|Mux3|Data[10]~14_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[14]~35_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[14]~35_combout ),
	.datad(\shifter|Mux3|Data[10]~14_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[10]~15 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneii_lcell_comb \shifter|Mux4|Data[2]~8 (
// Equation(s):
// \shifter|Mux4|Data[2]~8_combout  = (\shifter|comb~7_combout  & (((\shifter|Mux3|Data[10]~15_combout )))) # (!\shifter|comb~7_combout  & (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[2]~20_combout )))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[2]~20_combout ),
	.datad(\shifter|Mux3|Data[10]~15_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[2]~8 .lut_mask = 16'hDC10;
defparam \shifter|Mux4|Data[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneii_lcell_comb \shifter|Mux2|Data[30]~42 (
// Equation(s):
// \shifter|Mux2|Data[30]~42_combout  = (\shifter|comb~3_combout  & (\shifter|comb~2_combout )) # (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[28]~27_combout ))) # (!\shifter|comb~2_combout  & 
// (\shifter|Mux1|Data[30]~29_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[30]~29_combout ),
	.datad(\shifter|Mux1|Data[28]~27_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[30]~42 .lut_mask = 16'hDC98;
defparam \shifter|Mux2|Data[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneii_lcell_comb \shifter|Mux2|Data[30]~43 (
// Equation(s):
// \shifter|Mux2|Data[30]~43_combout  = (\shifter|comb~3_combout  & ((\shifter|Mux2|Data[30]~42_combout  & ((\shifter|Mux1|Data[0]~30_combout ))) # (!\shifter|Mux2|Data[30]~42_combout  & (\shifter|HighBit~0_combout )))) # (!\shifter|comb~3_combout  & 
// (((\shifter|Mux2|Data[30]~42_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|Mux1|Data[0]~30_combout ),
	.datad(\shifter|Mux2|Data[30]~42_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[30]~43 .lut_mask = 16'hF588;
defparam \shifter|Mux2|Data[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneii_lcell_comb \shifter|Mux3|Data[26]~18 (
// Equation(s):
// \shifter|Mux3|Data[26]~18_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[22]~39_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[26]~41_combout )))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[22]~39_combout ),
	.datad(\shifter|Mux2|Data[26]~41_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[26]~18 .lut_mask = 16'h5140;
defparam \shifter|Mux3|Data[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneii_lcell_comb \shifter|Mux3|Data[26]~19 (
// Equation(s):
// \shifter|Mux3|Data[26]~19_combout  = (\shifter|Mux3|Data[26]~18_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[30]~43_combout ))

	.dataa(\shifter|comb~5_combout ),
	.datab(vcc),
	.datac(\shifter|Mux2|Data[30]~43_combout ),
	.datad(\shifter|Mux3|Data[26]~18_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[26]~19 .lut_mask = 16'hFFA0;
defparam \shifter|Mux3|Data[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cycloneii_lcell_comb \shifter|Mux3|Data[18]~16 (
// Equation(s):
// \shifter|Mux3|Data[18]~16_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[14]~35_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[18]~37_combout )))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|Mux2|Data[14]~35_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux2|Data[18]~37_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[18]~16 .lut_mask = 16'h0D08;
defparam \shifter|Mux3|Data[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneii_lcell_comb \shifter|Mux3|Data[18]~17 (
// Equation(s):
// \shifter|Mux3|Data[18]~17_combout  = (\shifter|Mux3|Data[18]~16_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[22]~39_combout ))

	.dataa(\shifter|comb~5_combout ),
	.datab(vcc),
	.datac(\shifter|Mux2|Data[22]~39_combout ),
	.datad(\shifter|Mux3|Data[18]~16_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[18]~17 .lut_mask = 16'hFFA0;
defparam \shifter|Mux3|Data[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cycloneii_lcell_comb \shifter|Mux4|Data[18]~6 (
// Equation(s):
// \shifter|Mux4|Data[18]~6_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[10]~15_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[18]~17_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[18]~17_combout ),
	.datad(\shifter|Mux3|Data[10]~15_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[18]~6 .lut_mask = 16'h3210;
defparam \shifter|Mux4|Data[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneii_lcell_comb \shifter|Mux4|Data[18]~7 (
// Equation(s):
// \shifter|Mux4|Data[18]~7_combout  = (\shifter|Mux4|Data[18]~6_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[26]~19_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[26]~19_combout ),
	.datad(\shifter|Mux4|Data[18]~6_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[18]~7 .lut_mask = 16'hFFC0;
defparam \shifter|Mux4|Data[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneii_lcell_comb \shifter|Mux5|Data[18]~20 (
// Equation(s):
// \shifter|Mux5|Data[18]~20_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[18]~7_combout )))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|HighBit~0_combout ),
	.datad(\shifter|Mux4|Data[18]~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[18]~20 .lut_mask = 16'h3120;
defparam \shifter|Mux5|Data[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneii_lcell_comb \shifter|Mux5|Data[18]~21 (
// Equation(s):
// \shifter|Mux5|Data[18]~21_combout  = (\shifter|Mux5|Data[18]~20_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[2]~8_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[2]~8_combout ),
	.datad(\shifter|Mux5|Data[18]~20_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[18]~21 .lut_mask = 16'hFFC0;
defparam \shifter|Mux5|Data[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[18]~87 (
// Equation(s):
// \alu|MUX|ALU_out[18]~87_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpB~18_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpA~32_combout ))) # (!\ALU_OpB~18_combout  & ((\ALU_OpA~32_combout )))))

	.dataa(\ALU_OpB~18_combout ),
	.datab(\alu|MUX|ALU_out[6]~33_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\ALU_OpA~32_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[18]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[18]~87 .lut_mask = 16'hC488;
defparam \alu|MUX|ALU_out[18]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[18]~88 (
// Equation(s):
// \alu|MUX|ALU_out[18]~88_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & (((\alu|ALU_Con|ALU_ctr[0]~0_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|Cmp[31]~1_combout ))) # 
// (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|AndOut [18]))))

	.dataa(\alu|AndOut [18]),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[18]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[18]~88 .lut_mask = 16'hFC22;
defparam \alu|MUX|ALU_out[18]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneii_lcell_comb \alu|MUX|ALU_out[18]~89 (
// Equation(s):
// \alu|MUX|ALU_out[18]~89_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|MUX|ALU_out[18]~88_combout  & (\alu|adder|Add0~38_combout )) # (!\alu|MUX|ALU_out[18]~88_combout  & ((\ALU_OpB~7_combout ))))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// (((\alu|MUX|ALU_out[18]~88_combout ))))

	.dataa(\alu|adder|Add0~38_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\ALU_OpB~7_combout ),
	.datad(\alu|MUX|ALU_out[18]~88_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[18]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[18]~89 .lut_mask = 16'hBBC0;
defparam \alu|MUX|ALU_out[18]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[18]~90 (
// Equation(s):
// \alu|MUX|ALU_out[18]~90_combout  = (\alu|MUX|ALU_out[18]~87_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[18]~89_combout ))

	.dataa(vcc),
	.datab(\alu|MUX|ALU_out[18]~87_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[18]~89_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[18]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[18]~90 .lut_mask = 16'hFCCC;
defparam \alu|MUX|ALU_out[18]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneii_lcell_comb \seg3|WBData_out[18]~10 (
// Equation(s):
// \seg3|WBData_out[18]~10_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[18]~90_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[18]~21_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[18]~21_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[18]~90_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[18]~10 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneii_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (\seg2|MemDataSrc_out [0] & (((\mux4_two|Data[18]~35_combout  & !\seg2|MemDataSrc_out [1])))) # (!\seg2|MemDataSrc_out [0] & (\Add2~48_combout  & ((\seg2|MemDataSrc_out [1]))))

	.dataa(\Add2~48_combout ),
	.datab(\mux4_two|Data[18]~35_combout ),
	.datac(\seg2|MemDataSrc_out [0]),
	.datad(\seg2|MemDataSrc_out [1]),
	.cin(gnd),
	.combout(\Add2~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~50 .lut_mask = 16'h0AC0;
defparam \Add2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N25
cycloneii_lcell_ff \seg3|WBData_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[18]~10_combout ),
	.sdata(\Add2~50_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [18]));

// Location: LCFF_X31_Y29_N17
cycloneii_lcell_ff \seg4|WBData_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [18]));

// Location: LCCOMB_X31_Y29_N16
cycloneii_lcell_comb \Rd_in~18 (
// Equation(s):
// \Rd_in~18_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [18])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [18])))

	.dataa(\seg4|MemData_out [18]),
	.datab(vcc),
	.datac(\seg4|WBData_out [18]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~18_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~18 .lut_mask = 16'hAAF0;
defparam \Rd_in~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneii_lcell_comb \ALU_OpA~31 (
// Equation(s):
// \ALU_OpA~31_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~18_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [18]))))

	.dataa(\seg2|OperandA_out [18]),
	.datab(\Rd_in~18_combout ),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~31 .lut_mask = 16'h00CA;
defparam \ALU_OpA~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneii_lcell_comb \ALU_OpA~32 (
// Equation(s):
// \ALU_OpA~32_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~31_combout ) # ((\seg3|WBData_out [18] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg3|WBData_out [18]),
	.datab(\ALU_OpA~31_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~32 .lut_mask = 16'h0E0C;
defparam \ALU_OpA~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cycloneii_lcell_comb \alu|adder|Add0~40 (
// Equation(s):
// \alu|adder|Add0~40_combout  = ((\ALU_OpA~34_combout  $ (\alu|comb~12_combout  $ (!\alu|adder|Add0~39 )))) # (GND)
// \alu|adder|Add0~41  = CARRY((\ALU_OpA~34_combout  & ((\alu|comb~12_combout ) # (!\alu|adder|Add0~39 ))) # (!\ALU_OpA~34_combout  & (\alu|comb~12_combout  & !\alu|adder|Add0~39 )))

	.dataa(\ALU_OpA~34_combout ),
	.datab(\alu|comb~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~39 ),
	.combout(\alu|adder|Add0~40_combout ),
	.cout(\alu|adder|Add0~41 ));
// synopsys translate_off
defparam \alu|adder|Add0~40 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[19]~93 (
// Equation(s):
// \alu|MUX|ALU_out[19]~93_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[19]~92_combout  & ((\alu|adder|Add0~40_combout ))) # (!\alu|MUX|ALU_out[19]~92_combout  & (\alu|Cmp[31]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (\alu|MUX|ALU_out[19]~92_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|MUX|ALU_out[19]~92_combout ),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|adder|Add0~40_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[19]~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[19]~93 .lut_mask = 16'hEC64;
defparam \alu|MUX|ALU_out[19]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \alu|MUX|ALU_out[19]~94 (
// Equation(s):
// \alu|MUX|ALU_out[19]~94_combout  = (\alu|MUX|ALU_out[19]~91_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[19]~93_combout ))

	.dataa(\alu|MUX|ALU_out[19]~91_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[19]~93_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[19]~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[19]~94 .lut_mask = 16'hEEAA;
defparam \alu|MUX|ALU_out[19]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneii_lcell_comb \seg3|WBData_out[19]~11 (
// Equation(s):
// \seg3|WBData_out[19]~11_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[19]~94_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[19]~23_combout ))

	.dataa(\shifter|Mux5|Data[19]~23_combout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[19]~94_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[19]~11 .lut_mask = 16'hEE22;
defparam \seg3|WBData_out[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y27_N25
cycloneii_lcell_ff \seg3|WBData_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[19]~11_combout ),
	.sdata(\Add2~53_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [19]));

// Location: LCFF_X42_Y27_N1
cycloneii_lcell_ff \mipsregister|register~243 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~243_regout ));

// Location: LCFF_X42_Y27_N19
cycloneii_lcell_ff \mipsregister|register~179 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~179_regout ));

// Location: LCFF_X41_Y27_N27
cycloneii_lcell_ff \mipsregister|register~147 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~147_regout ));

// Location: LCCOMB_X41_Y27_N26
cycloneii_lcell_comb \mipsregister|register~1414 (
// Equation(s):
// \mipsregister|register~1414_combout  = (\comb~3_combout  & ((\mipsregister|register~179_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~147_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~179_regout ),
	.datac(\mipsregister|register~147_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1414_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1414 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cycloneii_lcell_comb \mipsregister|register~1415 (
// Equation(s):
// \mipsregister|register~1415_combout  = (\comb~2_combout  & ((\mipsregister|register~1414_combout  & ((\mipsregister|register~243_regout ))) # (!\mipsregister|register~1414_combout  & (\mipsregister|register~211_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1414_combout ))))

	.dataa(\mipsregister|register~211_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~243_regout ),
	.datad(\mipsregister|register~1414_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1415_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1415 .lut_mask = 16'hF388;
defparam \mipsregister|register~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N15
cycloneii_lcell_ff \mipsregister|register~51 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~51_regout ));

// Location: LCFF_X44_Y29_N5
cycloneii_lcell_ff \mipsregister|register~83 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~83_regout ));

// Location: LCFF_X44_Y29_N27
cycloneii_lcell_ff \mipsregister|register~19 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~19_regout ));

// Location: LCCOMB_X44_Y29_N26
cycloneii_lcell_comb \mipsregister|register~1418 (
// Equation(s):
// \mipsregister|register~1418_combout  = (\comb~2_combout  & ((\mipsregister|register~83_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~19_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~83_regout ),
	.datac(\mipsregister|register~19_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1418_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1418 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneii_lcell_comb \mipsregister|register~1419 (
// Equation(s):
// \mipsregister|register~1419_combout  = (\comb~3_combout  & ((\mipsregister|register~1418_combout  & (\mipsregister|register~115_regout )) # (!\mipsregister|register~1418_combout  & ((\mipsregister|register~51_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1418_combout ))))

	.dataa(\mipsregister|register~115_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~51_regout ),
	.datad(\mipsregister|register~1418_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1419_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1419 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N7
cycloneii_lcell_ff \mipsregister|register~307 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~307_regout ));

// Location: LCFF_X43_Y21_N9
cycloneii_lcell_ff \mipsregister|register~275 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~275_regout ));

// Location: LCFF_X43_Y21_N23
cycloneii_lcell_ff \mipsregister|register~339 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~339_regout ));

// Location: LCCOMB_X43_Y21_N8
cycloneii_lcell_comb \mipsregister|register~1416 (
// Equation(s):
// \mipsregister|register~1416_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & ((\mipsregister|register~339_regout ))) # (!\comb~2_combout  & (\mipsregister|register~275_regout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~275_regout ),
	.datad(\mipsregister|register~339_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1416_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1416 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
cycloneii_lcell_comb \mipsregister|register~1417 (
// Equation(s):
// \mipsregister|register~1417_combout  = (\comb~3_combout  & ((\mipsregister|register~1416_combout  & (!\mipsregister|register~371_regout )) # (!\mipsregister|register~1416_combout  & ((\mipsregister|register~307_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1416_combout ))))

	.dataa(\mipsregister|register~371_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~307_regout ),
	.datad(\mipsregister|register~1416_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1417_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1417 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneii_lcell_comb \mipsregister|register~1420 (
// Equation(s):
// \mipsregister|register~1420_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~1417_combout ))) # (!\comb~1_combout  & (\mipsregister|register~1419_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1419_combout ),
	.datad(\mipsregister|register~1417_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1420_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1420 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N27
cycloneii_lcell_ff \mipsregister|register~499 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~499_regout ));

// Location: LCFF_X42_Y28_N19
cycloneii_lcell_ff \mipsregister|register~467 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~467_regout ));

// Location: LCCOMB_X41_Y28_N18
cycloneii_lcell_comb \mipsregister|register~1816 (
// Equation(s):
// \mipsregister|register~1816_combout  = !\mipsregister|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux12~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1816_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1816 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N19
cycloneii_lcell_ff \mipsregister|register~403 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1816_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~403_regout ));

// Location: LCFF_X42_Y28_N1
cycloneii_lcell_ff \mipsregister|register~435 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~435_regout ));

// Location: LCCOMB_X42_Y28_N0
cycloneii_lcell_comb \mipsregister|register~1421 (
// Equation(s):
// \mipsregister|register~1421_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~435_regout ))) # (!\comb~3_combout  & (!\mipsregister|register~403_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~403_regout ),
	.datac(\mipsregister|register~435_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1421_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1421 .lut_mask = 16'hFA11;
defparam \mipsregister|register~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cycloneii_lcell_comb \mipsregister|register~1422 (
// Equation(s):
// \mipsregister|register~1422_combout  = (\comb~2_combout  & ((\mipsregister|register~1421_combout  & (\mipsregister|register~499_regout )) # (!\mipsregister|register~1421_combout  & ((\mipsregister|register~467_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1421_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~499_regout ),
	.datac(\mipsregister|register~467_regout ),
	.datad(\mipsregister|register~1421_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1422_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1422 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneii_lcell_comb \mipsregister|register~1423 (
// Equation(s):
// \mipsregister|register~1423_combout  = (\comb~0_combout  & ((\mipsregister|register~1420_combout  & ((\mipsregister|register~1422_combout ))) # (!\mipsregister|register~1420_combout  & (\mipsregister|register~1415_combout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1420_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1415_combout ),
	.datac(\mipsregister|register~1420_combout ),
	.datad(\mipsregister|register~1422_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1423_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1423 .lut_mask = 16'hF858;
defparam \mipsregister|register~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N15
cycloneii_lcell_ff \mipsregister|register~627 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~627_regout ));

// Location: LCCOMB_X48_Y22_N14
cycloneii_lcell_comb \mipsregister|register~1411 (
// Equation(s):
// \mipsregister|register~1411_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~883_regout )) # (!\comb~1_combout  & ((\mipsregister|register~627_regout )))))

	.dataa(\mipsregister|register~883_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~627_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1411_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1411 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N13
cycloneii_lcell_ff \mipsregister|register~755 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~755_regout ));

// Location: LCCOMB_X47_Y22_N22
cycloneii_lcell_comb \mipsregister|register~1814 (
// Equation(s):
// \mipsregister|register~1814_combout  = !\mipsregister|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux12~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1814_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1814 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N23
cycloneii_lcell_ff \mipsregister|register~1011 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1814_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1011_regout ));

// Location: LCCOMB_X47_Y22_N12
cycloneii_lcell_comb \mipsregister|register~1412 (
// Equation(s):
// \mipsregister|register~1412_combout  = (\comb~0_combout  & ((\mipsregister|register~1411_combout  & ((!\mipsregister|register~1011_regout ))) # (!\mipsregister|register~1411_combout  & (\mipsregister|register~755_regout )))) # (!\comb~0_combout  & 
// (\mipsregister|register~1411_combout ))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1411_combout ),
	.datac(\mipsregister|register~755_regout ),
	.datad(\mipsregister|register~1011_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1412_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1412 .lut_mask = 16'h64EC;
defparam \mipsregister|register~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N1
cycloneii_lcell_ff \mipsregister|register~947 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~947_regout ));

// Location: LCFF_X39_Y23_N23
cycloneii_lcell_ff \mipsregister|register~819 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~819_regout ));

// Location: LCFF_X38_Y23_N11
cycloneii_lcell_ff \mipsregister|register~563 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~563_regout ));

// Location: LCCOMB_X38_Y23_N10
cycloneii_lcell_comb \mipsregister|register~1404 (
// Equation(s):
// \mipsregister|register~1404_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~819_regout )) # (!\comb~1_combout  & ((\mipsregister|register~563_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~819_regout ),
	.datac(\mipsregister|register~563_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1404_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1404 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneii_lcell_comb \mipsregister|register~1405 (
// Equation(s):
// \mipsregister|register~1405_combout  = (\comb~0_combout  & ((\mipsregister|register~1404_combout  & ((\mipsregister|register~947_regout ))) # (!\mipsregister|register~1404_combout  & (\mipsregister|register~691_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1404_combout ))))

	.dataa(\mipsregister|register~691_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~947_regout ),
	.datad(\mipsregister|register~1404_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1405_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1405 .lut_mask = 16'hF388;
defparam \mipsregister|register~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y22_N29
cycloneii_lcell_ff \mipsregister|register~787 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~787_regout ));

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \mipsregister|register~659feeder (
// Equation(s):
// \mipsregister|register~659feeder_combout  = \mipsregister|Mux12~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux12~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~659feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~659feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~659feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N1
cycloneii_lcell_ff \mipsregister|register~659 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~659feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~659_regout ));

// Location: LCFF_X39_Y22_N27
cycloneii_lcell_ff \mipsregister|register~531 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~531_regout ));

// Location: LCCOMB_X39_Y22_N26
cycloneii_lcell_comb \mipsregister|register~1408 (
// Equation(s):
// \mipsregister|register~1408_combout  = (\comb~0_combout  & ((\mipsregister|register~659_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~531_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~659_regout ),
	.datac(\mipsregister|register~531_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1408_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1408 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneii_lcell_comb \mipsregister|register~1409 (
// Equation(s):
// \mipsregister|register~1409_combout  = (\comb~1_combout  & ((\mipsregister|register~1408_combout  & (\mipsregister|register~915_regout )) # (!\mipsregister|register~1408_combout  & ((\mipsregister|register~787_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1408_combout ))))

	.dataa(\mipsregister|register~915_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~787_regout ),
	.datad(\mipsregister|register~1408_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1409_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1409 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N11
cycloneii_lcell_ff \mipsregister|register~851 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~851_regout ));

// Location: LCFF_X42_Y25_N27
cycloneii_lcell_ff \mipsregister|register~595 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~595_regout ));

// Location: LCCOMB_X42_Y25_N26
cycloneii_lcell_comb \mipsregister|register~1406 (
// Equation(s):
// \mipsregister|register~1406_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~723_regout )) # (!\comb~0_combout  & ((\mipsregister|register~595_regout )))))

	.dataa(\mipsregister|register~723_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~595_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1406_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1406 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneii_lcell_comb \mipsregister|register~1407 (
// Equation(s):
// \mipsregister|register~1407_combout  = (\comb~1_combout  & ((\mipsregister|register~1406_combout  & (!\mipsregister|register~979_regout )) # (!\mipsregister|register~1406_combout  & ((\mipsregister|register~851_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1406_combout ))))

	.dataa(\mipsregister|register~979_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~851_regout ),
	.datad(\mipsregister|register~1406_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1407_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1407 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneii_lcell_comb \mipsregister|register~1410 (
// Equation(s):
// \mipsregister|register~1410_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~1407_combout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~1409_combout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1409_combout ),
	.datad(\mipsregister|register~1407_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1410_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1410 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneii_lcell_comb \mipsregister|register~1413 (
// Equation(s):
// \mipsregister|register~1413_combout  = (\comb~3_combout  & ((\mipsregister|register~1410_combout  & (\mipsregister|register~1412_combout )) # (!\mipsregister|register~1410_combout  & ((\mipsregister|register~1405_combout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1410_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1412_combout ),
	.datac(\mipsregister|register~1405_combout ),
	.datad(\mipsregister|register~1410_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1413_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1413 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneii_lcell_comb \seg2|OperandB_out~38 (
// Equation(s):
// \seg2|OperandB_out~38_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1413_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1423_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\mipsregister|register~1423_combout ),
	.datad(\mipsregister|register~1413_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~38 .lut_mask = 16'h3210;
defparam \seg2|OperandB_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \seg2|OperandB_out~39 (
// Equation(s):
// \seg2|OperandB_out~39_combout  = (\seg2|OperandB_out~38_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~19_combout ))

	.dataa(vcc),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\Rd_in~19_combout ),
	.datad(\seg2|OperandB_out~38_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~39 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N5
cycloneii_lcell_ff \seg2|OperandB_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [19]));

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \mux4_two|Data[19]~36 (
// Equation(s):
// \mux4_two|Data[19]~36_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~19_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [19])))))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(\Rd_in~19_combout ),
	.datac(\seg2|OperandB_out [19]),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[19]~36 .lut_mask = 16'h4450;
defparam \mux4_two|Data[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneii_lcell_comb \mux4_two|Data[19]~37 (
// Equation(s):
// \mux4_two|Data[19]~37_combout  = (\mux4_two|Data[19]~36_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [19]))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(vcc),
	.datac(\seg3|WBData_out [19]),
	.datad(\mux4_two|Data[19]~36_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[19]~37 .lut_mask = 16'hFFA0;
defparam \mux4_two|Data[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneii_lcell_comb \alu|comb~12 (
// Equation(s):
// \alu|comb~12_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [19])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[19]~37_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [19]),
	.datad(\mux4_two|Data[19]~37_combout ),
	.cin(gnd),
	.combout(\alu|comb~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~12 .lut_mask = 16'h596A;
defparam \alu|comb~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneii_lcell_comb \alu|adder|Add0~42 (
// Equation(s):
// \alu|adder|Add0~42_combout  = (\ALU_OpA~36_combout  & ((\alu|comb~11_combout  & (\alu|adder|Add0~41  & VCC)) # (!\alu|comb~11_combout  & (!\alu|adder|Add0~41 )))) # (!\ALU_OpA~36_combout  & ((\alu|comb~11_combout  & (!\alu|adder|Add0~41 )) # 
// (!\alu|comb~11_combout  & ((\alu|adder|Add0~41 ) # (GND)))))
// \alu|adder|Add0~43  = CARRY((\ALU_OpA~36_combout  & (!\alu|comb~11_combout  & !\alu|adder|Add0~41 )) # (!\ALU_OpA~36_combout  & ((!\alu|adder|Add0~41 ) # (!\alu|comb~11_combout ))))

	.dataa(\ALU_OpA~36_combout ),
	.datab(\alu|comb~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~41 ),
	.combout(\alu|adder|Add0~42_combout ),
	.cout(\alu|adder|Add0~43 ));
// synopsys translate_off
defparam \alu|adder|Add0~42 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cycloneii_lcell_comb \alu|adder|Add0~46 (
// Equation(s):
// \alu|adder|Add0~46_combout  = (\alu|comb~9_combout  & ((\ALU_OpA~42_combout  & (\alu|adder|Add0~45  & VCC)) # (!\ALU_OpA~42_combout  & (!\alu|adder|Add0~45 )))) # (!\alu|comb~9_combout  & ((\ALU_OpA~42_combout  & (!\alu|adder|Add0~45 )) # 
// (!\ALU_OpA~42_combout  & ((\alu|adder|Add0~45 ) # (GND)))))
// \alu|adder|Add0~47  = CARRY((\alu|comb~9_combout  & (!\ALU_OpA~42_combout  & !\alu|adder|Add0~45 )) # (!\alu|comb~9_combout  & ((!\alu|adder|Add0~45 ) # (!\ALU_OpA~42_combout ))))

	.dataa(\alu|comb~9_combout ),
	.datab(\ALU_OpA~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~45 ),
	.combout(\alu|adder|Add0~46_combout ),
	.cout(\alu|adder|Add0~47 ));
// synopsys translate_off
defparam \alu|adder|Add0~46 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneii_lcell_comb \alu|adder|Add0~48 (
// Equation(s):
// \alu|adder|Add0~48_combout  = ((\ALU_OpA~44_combout  $ (\alu|comb~8_combout  $ (!\alu|adder|Add0~47 )))) # (GND)
// \alu|adder|Add0~49  = CARRY((\ALU_OpA~44_combout  & ((\alu|comb~8_combout ) # (!\alu|adder|Add0~47 ))) # (!\ALU_OpA~44_combout  & (\alu|comb~8_combout  & !\alu|adder|Add0~47 )))

	.dataa(\ALU_OpA~44_combout ),
	.datab(\alu|comb~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~47 ),
	.combout(\alu|adder|Add0~48_combout ),
	.cout(\alu|adder|Add0~49 ));
// synopsys translate_off
defparam \alu|adder|Add0~48 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[23]~109 (
// Equation(s):
// \alu|MUX|ALU_out[23]~109_combout  = (\alu|MUX|ALU_out[23]~108_combout  & (((\alu|adder|Add0~48_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout ))) # (!\alu|MUX|ALU_out[23]~108_combout  & (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|Cmp[31]~1_combout )))

	.dataa(\alu|MUX|ALU_out[23]~108_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|adder|Add0~48_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[23]~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[23]~109 .lut_mask = 16'hEA62;
defparam \alu|MUX|ALU_out[23]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[23]~110 (
// Equation(s):
// \alu|MUX|ALU_out[23]~110_combout  = (\alu|MUX|ALU_out[23]~107_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[23]~109_combout ))

	.dataa(\alu|MUX|ALU_out[23]~107_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[23]~109_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[23]~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[23]~110 .lut_mask = 16'hEEAA;
defparam \alu|MUX|ALU_out[23]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneii_lcell_comb \seg3|WBData_out[23]~15 (
// Equation(s):
// \seg3|WBData_out[23]~15_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[23]~110_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[23]~31_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[23]~31_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[23]~110_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[23]~15 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N13
cycloneii_lcell_ff \seg3|WBData_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[23]~15_combout ),
	.sdata(\Add2~65_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [23]));

// Location: LCCOMB_X32_Y27_N8
cycloneii_lcell_comb \mux4_two|Data[23]~44 (
// Equation(s):
// \mux4_two|Data[23]~44_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~23_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [23]))))

	.dataa(\seg2|OperandB_out [23]),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\Rd_in~23_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[23]~44 .lut_mask = 16'h3022;
defparam \mux4_two|Data[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneii_lcell_comb \mux4_two|Data[23]~45 (
// Equation(s):
// \mux4_two|Data[23]~45_combout  = (\mux4_two|Data[23]~44_combout ) # ((\seg3|WBData_out [23] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [23]),
	.datac(\mux4_two|Data[23]~44_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[23]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[23]~45 .lut_mask = 16'hFCF0;
defparam \mux4_two|Data[23]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneii_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_combout  = (\seg2|MemDataSrc_out [0] & (((!\seg2|MemDataSrc_out [1] & \mux4_two|Data[23]~45_combout )))) # (!\seg2|MemDataSrc_out [0] & (\Add2~63_combout  & (\seg2|MemDataSrc_out [1])))

	.dataa(\seg2|MemDataSrc_out [0]),
	.datab(\Add2~63_combout ),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\mux4_two|Data[23]~45_combout ),
	.cin(gnd),
	.combout(\Add2~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~65 .lut_mask = 16'h4A40;
defparam \Add2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneii_lcell_comb \seg3|MemData_out~23 (
// Equation(s):
// \seg3|MemData_out~23_combout  = (\Add2~65_combout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(\Add2~65_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~23 .lut_mask = 16'h0C0C;
defparam \seg3|MemData_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N31
cycloneii_lcell_ff \seg3|MemData_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [23]));

// Location: LCCOMB_X34_Y32_N0
cycloneii_lcell_comb \condition_check|sl1|out~15 (
// Equation(s):
// \condition_check|sl1|out~15_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [31])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [23])))

	.dataa(\seg3|MemData_out [31]),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [23]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~15_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~15 .lut_mask = 16'hAFA0;
defparam \condition_check|sl1|out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N2
cycloneii_lcell_comb \regshift|mux8_1_1|out[7]~16 (
// Equation(s):
// \regshift|mux8_1_1|out[7]~16_combout  = (\regshift|mux8_1_2|out[2]~12_combout  & ((\regshift|mux8_1_2|out~8_combout ) # ((!\regshift|mux8_1_1|out[4]~1_combout )))) # (!\regshift|mux8_1_2|out[2]~12_combout  & (((\regshift|mux8_1_1|out[4]~1_combout  & 
// \condition_check|sl1|out~15_combout ))))

	.dataa(\regshift|mux8_1_2|out~8_combout ),
	.datab(\regshift|mux8_1_2|out[2]~12_combout ),
	.datac(\regshift|mux8_1_1|out[4]~1_combout ),
	.datad(\condition_check|sl1|out~15_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[7]~16 .lut_mask = 16'hBC8C;
defparam \regshift|mux8_1_1|out[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N4
cycloneii_lcell_comb \regshift|mux8_1_1|out[7]~17 (
// Equation(s):
// \regshift|mux8_1_1|out[7]~17_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (((\regshift|mux8_1_1|out[7]~16_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & ((\regshift|mux8_1_1|out[7]~16_combout  & (\condition_check|sl1|out~31_combout )) # 
// (!\regshift|mux8_1_1|out[7]~16_combout  & ((\condition_check|sl1|out~40_combout )))))

	.dataa(\condition_check|sl1|out~31_combout ),
	.datab(\regshift|mux8_1_1|out[4]~0_combout ),
	.datac(\condition_check|sl1|out~40_combout ),
	.datad(\regshift|mux8_1_1|out[7]~16_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[7]~17 .lut_mask = 16'hEE30;
defparam \regshift|mux8_1_1|out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N6
cycloneii_lcell_comb \datamemory|Mux8~0 (
// Equation(s):
// \datamemory|Mux8~0_combout  = (\datamemory|Mux15~0_combout  & ((\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_1|out[7]~17_combout )) # (!\condition_check|MemWriteEn[0]~7_combout  & ((\regshift|mux8_1_0|out[7]~40_combout )))))

	.dataa(\condition_check|MemWriteEn[0]~7_combout ),
	.datab(\regshift|mux8_1_1|out[7]~17_combout ),
	.datac(\datamemory|Mux15~0_combout ),
	.datad(\regshift|mux8_1_0|out[7]~40_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux8~0 .lut_mask = 16'hD080;
defparam \datamemory|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneii_lcell_comb \condition_check|sl1|out~54 (
// Equation(s):
// \condition_check|sl1|out~54_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a14 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a22 )))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a14 ),
	.datab(\seg3|WBData_out [0]),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a22 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|sl1|out~54_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~54 .lut_mask = 16'hB8B8;
defparam \condition_check|sl1|out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneii_lcell_comb \memshift|mux8_1_13|out[6]~14 (
// Equation(s):
// \memshift|mux8_1_13|out[6]~14_combout  = (\memshift|mux8_1_13|out[4]~0_combout  & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6  & ((!\seg3|WBData_out [0])))) # (!\memshift|mux8_1_13|out[4]~0_combout  & 
// (((\condition_check|sl1|out~54_combout ))))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.datab(\memshift|mux8_1_13|out[4]~0_combout ),
	.datac(\condition_check|sl1|out~54_combout ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[6]~14 .lut_mask = 16'h30B8;
defparam \memshift|mux8_1_13|out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneii_lcell_comb \memshift|mux8_1_13|out[6]~15 (
// Equation(s):
// \memshift|mux8_1_13|out[6]~15_combout  = (\memshift|mux8_1_13|out[1]~2_combout  & (\seg4|MemData_out[0]~0_combout  & ((\memshift|mux4_1_10|out[6]~6_combout )))) # (!\memshift|mux8_1_13|out[1]~2_combout  & ((\memshift|mux8_1_13|out[6]~14_combout ) # 
// ((\seg4|MemData_out[0]~0_combout  & \memshift|mux4_1_10|out[6]~6_combout ))))

	.dataa(\memshift|mux8_1_13|out[1]~2_combout ),
	.datab(\seg4|MemData_out[0]~0_combout ),
	.datac(\memshift|mux8_1_13|out[6]~14_combout ),
	.datad(\memshift|mux4_1_10|out[6]~6_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[6]~15 .lut_mask = 16'hDC50;
defparam \memshift|mux8_1_13|out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N29
cycloneii_lcell_ff \seg4|MemData_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_13|out[6]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [6]));

// Location: LCCOMB_X38_Y26_N18
cycloneii_lcell_comb \Rd_in~6 (
// Equation(s):
// \Rd_in~6_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [6]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [6]))

	.dataa(vcc),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|WBData_out [6]),
	.datad(\seg4|MemData_out [6]),
	.cin(gnd),
	.combout(\Rd_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~6 .lut_mask = 16'hFC30;
defparam \Rd_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cycloneii_lcell_comb \mipsregister|Mux25~0 (
// Equation(s):
// \mipsregister|Mux25~0_combout  = (\forward|Equal3~1_combout  & ((\mipsregister|Mux24~0_combout  & ((\Rd_in~22_combout ))) # (!\mipsregister|Mux24~0_combout  & (\Rd_in~30_combout )))) # (!\forward|Equal3~1_combout  & (\mipsregister|Mux24~0_combout ))

	.dataa(\forward|Equal3~1_combout ),
	.datab(\mipsregister|Mux24~0_combout ),
	.datac(\Rd_in~30_combout ),
	.datad(\Rd_in~22_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux25~0 .lut_mask = 16'hEC64;
defparam \mipsregister|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneii_lcell_comb \mipsregister|Mux25~1 (
// Equation(s):
// \mipsregister|Mux25~1_combout  = (\forward|Equal3~1_combout  & (((\mipsregister|Mux25~0_combout )))) # (!\forward|Equal3~1_combout  & ((\mipsregister|Mux25~0_combout  & ((\Rd_in~6_combout ))) # (!\mipsregister|Mux25~0_combout  & (\Rd_in~14_combout ))))

	.dataa(\Rd_in~14_combout ),
	.datab(\forward|Equal3~1_combout ),
	.datac(\Rd_in~6_combout ),
	.datad(\mipsregister|Mux25~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux25~1 .lut_mask = 16'hFC22;
defparam \mipsregister|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneii_lcell_comb \seg2|OperandA_out~29 (
// Equation(s):
// \seg2|OperandA_out~29_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~29_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(\forward|Rs_LoudUse_Forward~combout ),
	.datab(\mipsregister|register_rtl_0|auto_generated|ram_block1a29 ),
	.datac(vcc),
	.datad(\Rd_in~29_combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~29 .lut_mask = 16'hEE44;
defparam \seg2|OperandA_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N7
cycloneii_lcell_ff \seg2|OperandA_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg2|OperandA_out~29_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [29]));

// Location: LCCOMB_X33_Y28_N14
cycloneii_lcell_comb \ALU_OpA~62 (
// Equation(s):
// \ALU_OpA~62_combout  = (\forward|Rs_EX_Forward[1]~7_combout  & ((\Rd_in~29_combout ))) # (!\forward|Rs_EX_Forward[1]~7_combout  & (\seg2|OperandA_out [29]))

	.dataa(vcc),
	.datab(\seg2|OperandA_out [29]),
	.datac(\forward|Rs_EX_Forward[1]~7_combout ),
	.datad(\Rd_in~29_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~62 .lut_mask = 16'hFC0C;
defparam \ALU_OpA~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneii_lcell_comb \ALU_OpA~63 (
// Equation(s):
// \ALU_OpA~63_combout  = (\forward|Rs_EX_Forward[0]~0_combout  & ((\forward|Rs_EX_Forward[0]~8_combout  & (\seg3|WBData_out [29])) # (!\forward|Rs_EX_Forward[0]~8_combout  & ((\ALU_OpA~62_combout ))))) # (!\forward|Rs_EX_Forward[0]~0_combout  & 
// (((\ALU_OpA~62_combout ))))

	.dataa(\forward|Rs_EX_Forward[0]~0_combout ),
	.datab(\seg3|WBData_out [29]),
	.datac(\ALU_OpA~62_combout ),
	.datad(\forward|Rs_EX_Forward[0]~8_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~63 .lut_mask = 16'hD8F0;
defparam \ALU_OpA~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneii_lcell_comb \ALU_OpA~64 (
// Equation(s):
// \ALU_OpA~64_combout  = (!\seg2|ALUSrcA_out~regout  & ((\forward|Equal1~0_combout  & (\ALU_OpA~62_combout )) # (!\forward|Equal1~0_combout  & ((\ALU_OpA~63_combout )))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\ALU_OpA~62_combout ),
	.datac(\ALU_OpA~63_combout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~64 .lut_mask = 16'h4450;
defparam \ALU_OpA~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N14
cycloneii_lcell_comb \seg2|Immediate32_out~27 (
// Equation(s):
// \seg2|Immediate32_out~27_combout  = (\expansion|Immediate32[29]~27_combout  & (!\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & !\hazard|LoadUse~7_combout )))

	.dataa(\expansion|Immediate32[29]~27_combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~27 .lut_mask = 16'h0002;
defparam \seg2|Immediate32_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N15
cycloneii_lcell_ff \seg2|Immediate32_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [29]));

// Location: LCCOMB_X30_Y26_N28
cycloneii_lcell_comb \alu|AndOut[29] (
// Equation(s):
// \alu|AndOut [29] = (\ALU_OpA~64_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [29])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[29]~57_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\ALU_OpA~64_combout ),
	.datac(\seg2|Immediate32_out [29]),
	.datad(\mux4_two|Data[29]~57_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [29]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[29] .lut_mask = 16'hC480;
defparam \alu|AndOut[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneii_lcell_comb \alu|MUX|ALU_out[29]~132 (
// Equation(s):
// \alu|MUX|ALU_out[29]~132_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|ALU_Con|ALU_ctr[1]~1_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\ALU_OpB~7_combout )) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// ((\alu|AndOut [29])))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\ALU_OpB~7_combout ),
	.datad(\alu|AndOut [29]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[29]~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[29]~132 .lut_mask = 16'hD9C8;
defparam \alu|MUX|ALU_out[29]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneii_lcell_comb \alu|MUX|ALU_out[29]~133 (
// Equation(s):
// \alu|MUX|ALU_out[29]~133_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[29]~132_combout  & (\alu|adder|Add0~60_combout )) # (!\alu|MUX|ALU_out[29]~132_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (\alu|MUX|ALU_out[29]~132_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|MUX|ALU_out[29]~132_combout ),
	.datac(\alu|adder|Add0~60_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[29]~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[29]~133 .lut_mask = 16'hE6C4;
defparam \alu|MUX|ALU_out[29]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[29]~134 (
// Equation(s):
// \alu|MUX|ALU_out[29]~134_combout  = (\alu|MUX|ALU_out[29]~131_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[29]~133_combout ))

	.dataa(\alu|MUX|ALU_out[29]~131_combout ),
	.datab(vcc),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[29]~133_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[29]~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[29]~134 .lut_mask = 16'hFAAA;
defparam \alu|MUX|ALU_out[29]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \seg3|WBData_out[29]~21 (
// Equation(s):
// \seg3|WBData_out[29]~21_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[29]~134_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[29]~43_combout ))

	.dataa(\shifter|Mux5|Data[29]~43_combout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[29]~134_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[29]~21 .lut_mask = 16'hEE22;
defparam \seg3|WBData_out[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneii_lcell_comb \Add2~83 (
// Equation(s):
// \Add2~83_combout  = (\seg2|MemDataSrc_out [1] & (!\seg2|MemDataSrc_out [0] & (\Add2~81_combout ))) # (!\seg2|MemDataSrc_out [1] & (\seg2|MemDataSrc_out [0] & ((\mux4_two|Data[29]~57_combout ))))

	.dataa(\seg2|MemDataSrc_out [1]),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\Add2~81_combout ),
	.datad(\mux4_two|Data[29]~57_combout ),
	.cin(gnd),
	.combout(\Add2~83_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~83 .lut_mask = 16'h6420;
defparam \Add2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N23
cycloneii_lcell_ff \seg3|WBData_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[29]~21_combout ),
	.sdata(\Add2~83_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [29]));

// Location: LCCOMB_X34_Y29_N14
cycloneii_lcell_comb \seg4|WBData_out[29]~feeder (
// Equation(s):
// \seg4|WBData_out[29]~feeder_combout  = \seg3|WBData_out [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg3|WBData_out [29]),
	.cin(gnd),
	.combout(\seg4|WBData_out[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg4|WBData_out[29]~feeder .lut_mask = 16'hFF00;
defparam \seg4|WBData_out[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N15
cycloneii_lcell_ff \seg4|WBData_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg4|WBData_out[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [29]));

// Location: LCCOMB_X34_Y29_N8
cycloneii_lcell_comb \Rd_in~29 (
// Equation(s):
// \Rd_in~29_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [29]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [29]))

	.dataa(vcc),
	.datab(\seg4|WBData_out [29]),
	.datac(\seg4|MemData_out [29]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~29_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~29 .lut_mask = 16'hF0CC;
defparam \Rd_in~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneii_lcell_comb \mipsregister|Mux26~0 (
// Equation(s):
// \mipsregister|Mux26~0_combout  = (\forward|Equal3~1_combout  & (((\Rd_in~29_combout  & !\mipsregister|Mux24~0_combout )))) # (!\forward|Equal3~1_combout  & ((\Rd_in~13_combout ) # ((\mipsregister|Mux24~0_combout ))))

	.dataa(\Rd_in~13_combout ),
	.datab(\forward|Equal3~1_combout ),
	.datac(\Rd_in~29_combout ),
	.datad(\mipsregister|Mux24~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux26~0 .lut_mask = 16'h33E2;
defparam \mipsregister|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneii_lcell_comb \mipsregister|Mux26~1 (
// Equation(s):
// \mipsregister|Mux26~1_combout  = (\mipsregister|Mux24~0_combout  & ((\mipsregister|Mux26~0_combout  & ((\Rd_in~5_combout ))) # (!\mipsregister|Mux26~0_combout  & (\Rd_in~21_combout )))) # (!\mipsregister|Mux24~0_combout  & (((\mipsregister|Mux26~0_combout 
// ))))

	.dataa(\mipsregister|Mux24~0_combout ),
	.datab(\Rd_in~21_combout ),
	.datac(\mipsregister|Mux26~0_combout ),
	.datad(\Rd_in~5_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux26~1 .lut_mask = 16'hF858;
defparam \mipsregister|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneii_lcell_comb \seg2|OperandA_out~22 (
// Equation(s):
// \seg2|OperandA_out~22_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~22_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(vcc),
	.datab(\Rd_in~22_combout ),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~22 .lut_mask = 16'hCCF0;
defparam \seg2|OperandA_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N17
cycloneii_lcell_ff \seg2|OperandA_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg2|OperandA_out~22_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [22]));

// Location: LCCOMB_X32_Y24_N12
cycloneii_lcell_comb \ALU_OpA~39 (
// Equation(s):
// \ALU_OpA~39_combout  = (!\seg2|ALUSrcA_out~regout  & (((\forward|Equal1~0_combout ) # (!\forward|Rs_EX_Forward[0]~8_combout )) # (!\forward|Rs_EX_Forward[0]~0_combout )))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\forward|Rs_EX_Forward[0]~0_combout ),
	.datac(\forward|Rs_EX_Forward[0]~8_combout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~39 .lut_mask = 16'h5515;
defparam \ALU_OpA~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneii_lcell_comb \ALU_OpA~40 (
// Equation(s):
// \ALU_OpA~40_combout  = (\ALU_OpA~39_combout  & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~22_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [22])))))

	.dataa(\forward|Rs_EX_Forward[1]~9_combout ),
	.datab(\Rd_in~22_combout ),
	.datac(\seg2|OperandA_out [22]),
	.datad(\ALU_OpA~39_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~40 .lut_mask = 16'hD800;
defparam \ALU_OpA~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneii_lcell_comb \ALU_OpA~42 (
// Equation(s):
// \ALU_OpA~42_combout  = (\ALU_OpA~40_combout ) # ((\ALU_OpA~41_combout  & \seg3|WBData_out [22]))

	.dataa(\ALU_OpA~41_combout ),
	.datab(vcc),
	.datac(\ALU_OpA~40_combout ),
	.datad(\seg3|WBData_out [22]),
	.cin(gnd),
	.combout(\ALU_OpA~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~42 .lut_mask = 16'hFAF0;
defparam \ALU_OpA~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneii_lcell_comb \ALU_OpB~22 (
// Equation(s):
// \ALU_OpB~22_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [22])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[22]~43_combout )))

	.dataa(vcc),
	.datab(\seg2|Immediate32_out [22]),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\mux4_two|Data[22]~43_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~22 .lut_mask = 16'hCFC0;
defparam \ALU_OpB~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[22]~103 (
// Equation(s):
// \alu|MUX|ALU_out[22]~103_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~42_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~22_combout ))) # (!\ALU_OpA~42_combout  & ((\ALU_OpB~22_combout )))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\ALU_OpA~42_combout ),
	.datac(\alu|MUX|ALU_out[6]~33_combout ),
	.datad(\ALU_OpB~22_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[22]~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[22]~103 .lut_mask = 16'hB0C0;
defparam \alu|MUX|ALU_out[22]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneii_lcell_comb \alu|AndOut[22] (
// Equation(s):
// \alu|AndOut [22] = (\ALU_OpA~42_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [22]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[22]~43_combout ))))

	.dataa(\mux4_two|Data[22]~43_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [22]),
	.datad(\ALU_OpA~42_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [22]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[22] .lut_mask = 16'hE200;
defparam \alu|AndOut[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \alu|MUX|ALU_out[22]~104 (
// Equation(s):
// \alu|MUX|ALU_out[22]~104_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\alu|ALU_Con|ALU_ctr[0]~0_combout )) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|Cmp[31]~1_combout )) # 
// (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|AndOut [22])))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|AndOut [22]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[22]~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[22]~104 .lut_mask = 16'hD9C8;
defparam \alu|MUX|ALU_out[22]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[22]~105 (
// Equation(s):
// \alu|MUX|ALU_out[22]~105_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|MUX|ALU_out[22]~104_combout  & ((\alu|adder|Add0~46_combout ))) # (!\alu|MUX|ALU_out[22]~104_combout  & (\ALU_OpB~7_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// (((\alu|MUX|ALU_out[22]~104_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\ALU_OpB~7_combout ),
	.datac(\alu|MUX|ALU_out[22]~104_combout ),
	.datad(\alu|adder|Add0~46_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[22]~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[22]~105 .lut_mask = 16'hF858;
defparam \alu|MUX|ALU_out[22]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneii_lcell_comb \alu|MUX|ALU_out[22]~106 (
// Equation(s):
// \alu|MUX|ALU_out[22]~106_combout  = (\alu|MUX|ALU_out[22]~103_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[22]~105_combout ))

	.dataa(vcc),
	.datab(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datac(\alu|MUX|ALU_out[22]~103_combout ),
	.datad(\alu|MUX|ALU_out[22]~105_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[22]~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[22]~106 .lut_mask = 16'hFCF0;
defparam \alu|MUX|ALU_out[22]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \seg3|WBData_out[22]~14 (
// Equation(s):
// \seg3|WBData_out[22]~14_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[22]~106_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[22]~29_combout ))

	.dataa(\shifter|Mux5|Data[22]~29_combout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[22]~106_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[22]~14 .lut_mask = 16'hEE22;
defparam \seg3|WBData_out[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N9
cycloneii_lcell_ff \seg3|WBData_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[22]~14_combout ),
	.sdata(\Add2~62_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [22]));

// Location: LCFF_X35_Y28_N1
cycloneii_lcell_ff \seg4|WBData_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [22]));

// Location: LCCOMB_X35_Y28_N0
cycloneii_lcell_comb \Rd_in~22 (
// Equation(s):
// \Rd_in~22_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [22])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [22])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [22]),
	.datac(\seg4|WBData_out [22]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~22_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~22 .lut_mask = 16'hCCF0;
defparam \Rd_in~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneii_lcell_comb \mux4_two|Data[22]~42 (
// Equation(s):
// \mux4_two|Data[22]~42_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~22_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [22]))))

	.dataa(\seg2|OperandB_out [22]),
	.datab(\Rd_in~22_combout ),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[22]~42 .lut_mask = 16'h00CA;
defparam \mux4_two|Data[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneii_lcell_comb \mux4_two|Data[22]~43 (
// Equation(s):
// \mux4_two|Data[22]~43_combout  = (\mux4_two|Data[22]~42_combout ) # ((\seg3|WBData_out [22] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [22]),
	.datab(vcc),
	.datac(\mux4_two|Data[22]~42_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[22]~43 .lut_mask = 16'hFAF0;
defparam \mux4_two|Data[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \Add2~62 (
// Equation(s):
// \Add2~62_combout  = (\seg2|MemDataSrc_out [0] & (((!\seg2|MemDataSrc_out [1] & \mux4_two|Data[22]~43_combout )))) # (!\seg2|MemDataSrc_out [0] & (\Add2~60_combout  & (\seg2|MemDataSrc_out [1])))

	.dataa(\Add2~60_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\mux4_two|Data[22]~43_combout ),
	.cin(gnd),
	.combout(\Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~62 .lut_mask = 16'h2C20;
defparam \Add2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneii_lcell_comb \seg3|MemData_out~22 (
// Equation(s):
// \seg3|MemData_out~22_combout  = (!\condition_check|BranchValid~combout  & \Add2~62_combout )

	.dataa(\condition_check|BranchValid~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add2~62_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~22 .lut_mask = 16'h5500;
defparam \seg3|MemData_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N3
cycloneii_lcell_ff \seg3|MemData_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [22]));

// Location: LCCOMB_X36_Y32_N20
cycloneii_lcell_comb \condition_check|sl1|out~13 (
// Equation(s):
// \condition_check|sl1|out~13_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [30])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [22])))

	.dataa(\seg3|MemData_out [30]),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [22]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~13_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~13 .lut_mask = 16'hAFA0;
defparam \condition_check|sl1|out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N30
cycloneii_lcell_comb \regshift|mux8_1_0|out[6]~33 (
// Equation(s):
// \regshift|mux8_1_0|out[6]~33_combout  = (!\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & (\condition_check|sl1|out~13_combout )) # (!\seg3|WBData_out [1] & ((\condition_check|sl1|out~14_combout )))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~13_combout ),
	.datac(\condition_check|sl1|out~14_combout ),
	.datad(\regshift|Rt_out_shift_ctr~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[6]~33 .lut_mask = 16'h00D8;
defparam \regshift|mux8_1_0|out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N12
cycloneii_lcell_comb \regshift|mux8_1_0|out[6]~34 (
// Equation(s):
// \regshift|mux8_1_0|out[6]~34_combout  = (\regshift|mux8_1_0|out[6]~31_combout ) # ((\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_0|out[6]~32_combout ) # (\regshift|mux8_1_0|out[6]~33_combout ))))

	.dataa(\regshift|mux8_1_0|out[6]~32_combout ),
	.datab(\regshift|mux8_1_0|out[6]~31_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_0|out[6]~33_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[6]~34 .lut_mask = 16'hFCEC;
defparam \regshift|mux8_1_0|out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
cycloneii_lcell_comb \datamemory|Mux17~0 (
// Equation(s):
// \datamemory|Mux17~0_combout  = (\condition_check|MemWriteEn[0]~7_combout  & (((\regshift|mux8_1_2|out [6])))) # (!\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_1|out[6]~15_combout  & (\condition_check|MemWriteEn[2]~5_combout )))

	.dataa(\regshift|mux8_1_1|out[6]~15_combout ),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\condition_check|MemWriteEn[2]~5_combout ),
	.datad(\regshift|mux8_1_2|out [6]),
	.cin(gnd),
	.combout(\datamemory|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux17~0 .lut_mask = 16'hEC20;
defparam \datamemory|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
cycloneii_lcell_comb \datamemory|Mux17~1 (
// Equation(s):
// \datamemory|Mux17~1_combout  = (\condition_check|MemWriteEn[1]~4_combout  & ((\datamemory|Mux17~0_combout ) # ((\regshift|mux8_1_0|out[6]~34_combout  & \datamemory|Mux16~16_combout )))) # (!\condition_check|MemWriteEn[1]~4_combout  & 
// (\regshift|mux8_1_0|out[6]~34_combout  & (\datamemory|Mux16~16_combout )))

	.dataa(\condition_check|MemWriteEn[1]~4_combout ),
	.datab(\regshift|mux8_1_0|out[6]~34_combout ),
	.datac(\datamemory|Mux16~16_combout ),
	.datad(\datamemory|Mux17~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux17~1 .lut_mask = 16'hEAC0;
defparam \datamemory|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneii_lcell_comb \condition_check|sl1|out~56 (
// Equation(s):
// \condition_check|sl1|out~56_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a15 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a23 )))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a15 ),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a23 ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~56_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~56 .lut_mask = 16'hF3C0;
defparam \condition_check|sl1|out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cycloneii_lcell_comb \memshift|mux4_1_11|out[7]~0 (
// Equation(s):
// \memshift|mux4_1_11|out[7]~0_combout  = (\seg3|WBData_out [1] & (((!\seg3|WBData_out [0] & \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 )))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~56_combout ))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~56_combout ),
	.datac(\seg3|WBData_out [0]),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\memshift|mux4_1_11|out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_11|out[7]~0 .lut_mask = 16'h4E44;
defparam \memshift|mux4_1_11|out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
cycloneii_lcell_comb \memshift|mux8_1_13|out[7]~17 (
// Equation(s):
// \memshift|mux8_1_13|out[7]~17_combout  = (\regshift|Rt_out_shift_ctr~0_combout  & ((\memshift|MEM_data_shift_ctr~0_combout ) # ((\memshift|mux8_1_13|out~16_combout )))) # (!\regshift|Rt_out_shift_ctr~0_combout  & (!\memshift|MEM_data_shift_ctr~0_combout  
// & (\memshift|mux4_1_11|out[7]~0_combout )))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\memshift|MEM_data_shift_ctr~0_combout ),
	.datac(\memshift|mux4_1_11|out[7]~0_combout ),
	.datad(\memshift|mux8_1_13|out~16_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[7]~17 .lut_mask = 16'hBA98;
defparam \memshift|mux8_1_13|out[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
cycloneii_lcell_comb \memshift|mux8_1_13|out[7]~18 (
// Equation(s):
// \memshift|mux8_1_13|out[7]~18_combout  = (\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux8_1_13|out[7]~17_combout  & ((\memshift|mux4_1_13|out[7]~1_combout ))) # (!\memshift|mux8_1_13|out[7]~17_combout  & (\memshift|mux4_1_10|out[7]~7_combout 
// )))) # (!\memshift|MEM_data_shift_ctr~0_combout  & (((\memshift|mux8_1_13|out[7]~17_combout ))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\memshift|mux4_1_10|out[7]~7_combout ),
	.datac(\memshift|mux4_1_13|out[7]~1_combout ),
	.datad(\memshift|mux8_1_13|out[7]~17_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[7]~18 .lut_mask = 16'hF588;
defparam \memshift|mux8_1_13|out[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N11
cycloneii_lcell_ff \seg4|MemData_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_13|out[7]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [7]));

// Location: LCCOMB_X38_Y26_N14
cycloneii_lcell_comb \Rd_in~7 (
// Equation(s):
// \Rd_in~7_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [7]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [7]))

	.dataa(vcc),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|WBData_out [7]),
	.datad(\seg4|MemData_out [7]),
	.cin(gnd),
	.combout(\Rd_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~7 .lut_mask = 16'hFC30;
defparam \Rd_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneii_lcell_comb \mux4_two|Data[7]~12 (
// Equation(s):
// \mux4_two|Data[7]~12_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~7_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [7]))))

	.dataa(\seg2|OperandB_out [7]),
	.datab(\Rd_in~7_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[7]~12 .lut_mask = 16'h0C0A;
defparam \mux4_two|Data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneii_lcell_comb \mux4_two|Data[7]~13 (
// Equation(s):
// \mux4_two|Data[7]~13_combout  = (\mux4_two|Data[7]~12_combout ) # ((\seg3|WBData_out [7] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [7]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[7]~12_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[7]~13 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneii_lcell_comb \shifter|Mux1|Data[6]~4 (
// Equation(s):
// \shifter|Mux1|Data[6]~4_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[5]~9_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[6]~11_combout )))))

	.dataa(\mux4_two|Data[5]~9_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[6]~11_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[6]~4 .lut_mask = 16'h00B8;
defparam \shifter|Mux1|Data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneii_lcell_comb \shifter|Mux1|Data[6]~5 (
// Equation(s):
// \shifter|Mux1|Data[6]~5_combout  = (\shifter|Mux1|Data[6]~4_combout ) # ((\mux4_two|Data[7]~13_combout  & \shifter|comb~1_combout ))

	.dataa(vcc),
	.datab(\mux4_two|Data[7]~13_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\shifter|Mux1|Data[6]~4_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[6]~5 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneii_lcell_comb \shifter|Mux2|Data[4]~0 (
// Equation(s):
// \shifter|Mux2|Data[4]~0_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[2]~1_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[4]~3_combout )))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[2]~1_combout ),
	.datad(\shifter|Mux1|Data[4]~3_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[4]~0 .lut_mask = 16'h5140;
defparam \shifter|Mux2|Data[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneii_lcell_comb \shifter|Mux2|Data[4]~1 (
// Equation(s):
// \shifter|Mux2|Data[4]~1_combout  = (\shifter|Mux2|Data[4]~0_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[6]~5_combout ))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|Mux1|Data[6]~5_combout ),
	.datac(vcc),
	.datad(\shifter|Mux2|Data[4]~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[4]~1 .lut_mask = 16'hFF88;
defparam \shifter|Mux2|Data[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneii_lcell_comb \shifter|Mux3|Data[8]~0 (
// Equation(s):
// \shifter|Mux3|Data[8]~0_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[4]~1_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[8]~3_combout )))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[4]~1_combout ),
	.datad(\shifter|Mux2|Data[8]~3_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[8]~0 .lut_mask = 16'h3120;
defparam \shifter|Mux3|Data[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cycloneii_lcell_comb \shifter|Mux3|Data[8]~1 (
// Equation(s):
// \shifter|Mux3|Data[8]~1_combout  = (\shifter|Mux3|Data[8]~0_combout ) # ((\shifter|Mux2|Data[12]~5_combout  & \shifter|comb~5_combout ))

	.dataa(\shifter|Mux2|Data[12]~5_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(vcc),
	.datad(\shifter|Mux3|Data[8]~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[8]~1 .lut_mask = 16'hFF88;
defparam \shifter|Mux3|Data[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cycloneii_lcell_comb \shifter|Mux4|Data[8]~26 (
// Equation(s):
// \shifter|Mux4|Data[8]~26_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[0]~6_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[8]~1_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[8]~1_combout ),
	.datad(\shifter|Mux3|Data[0]~6_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[8]~26 .lut_mask = 16'h3210;
defparam \shifter|Mux4|Data[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cycloneii_lcell_comb \shifter|Mux4|Data[8]~27 (
// Equation(s):
// \shifter|Mux4|Data[8]~27_combout  = (\shifter|Mux4|Data[8]~26_combout ) # ((\shifter|Mux3|Data[16]~3_combout  & \shifter|comb~7_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux3|Data[16]~3_combout ),
	.datac(\shifter|Mux4|Data[8]~26_combout ),
	.datad(\shifter|comb~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[8]~27 .lut_mask = 16'hFCF0;
defparam \shifter|Mux4|Data[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cycloneii_lcell_comb \shifter|Mux5|Data[24]~32 (
// Equation(s):
// \shifter|Mux5|Data[24]~32_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[24]~25_combout )))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|Mux4|Data[24]~25_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[24]~32 .lut_mask = 16'h0D08;
defparam \shifter|Mux5|Data[24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cycloneii_lcell_comb \shifter|Mux5|Data[24]~33 (
// Equation(s):
// \shifter|Mux5|Data[24]~33_combout  = (\shifter|Mux5|Data[24]~32_combout ) # ((\shifter|Mux4|Data[8]~27_combout  & \shifter|comb~9_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux4|Data[8]~27_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|Mux5|Data[24]~32_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[24]~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[24]~33 .lut_mask = 16'hFFC0;
defparam \shifter|Mux5|Data[24]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneii_lcell_comb \alu|comb~7 (
// Equation(s):
// \alu|comb~7_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [24])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[24]~47_combout )))))

	.dataa(\seg2|Immediate32_out [24]),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\mux4_two|Data[24]~47_combout ),
	.cin(gnd),
	.combout(\alu|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~7 .lut_mask = 16'h636C;
defparam \alu|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneii_lcell_comb \alu|adder|Add0~50 (
// Equation(s):
// \alu|adder|Add0~50_combout  = (\ALU_OpA~49_combout  & ((\alu|comb~7_combout  & (\alu|adder|Add0~49  & VCC)) # (!\alu|comb~7_combout  & (!\alu|adder|Add0~49 )))) # (!\ALU_OpA~49_combout  & ((\alu|comb~7_combout  & (!\alu|adder|Add0~49 )) # 
// (!\alu|comb~7_combout  & ((\alu|adder|Add0~49 ) # (GND)))))
// \alu|adder|Add0~51  = CARRY((\ALU_OpA~49_combout  & (!\alu|comb~7_combout  & !\alu|adder|Add0~49 )) # (!\ALU_OpA~49_combout  & ((!\alu|adder|Add0~49 ) # (!\alu|comb~7_combout ))))

	.dataa(\ALU_OpA~49_combout ),
	.datab(\alu|comb~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~49 ),
	.combout(\alu|adder|Add0~50_combout ),
	.cout(\alu|adder|Add0~51 ));
// synopsys translate_off
defparam \alu|adder|Add0~50 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \expansion|Immediate32[24]~22 (
// Equation(s):
// \expansion|Immediate32[24]~22_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\Seg1|Shamt [2]) # (\expansion|Immediate32[6]~6_combout )))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\Seg1|Shamt [2]),
	.datab(\Seg1|Op [0]),
	.datac(\expansion|Immediate32[6]~6_combout ),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[24]~22 .lut_mask = 16'hC8F0;
defparam \expansion|Immediate32[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \seg2|Immediate32_out~22 (
// Equation(s):
// \seg2|Immediate32_out~22_combout  = (!\seg2|Jump_out~regout  & (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & \expansion|Immediate32[24]~22_combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\expansion|Immediate32[24]~22_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~22 .lut_mask = 16'h0100;
defparam \seg2|Immediate32_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N27
cycloneii_lcell_ff \seg2|Immediate32_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [24]));

// Location: LCCOMB_X32_Y25_N6
cycloneii_lcell_comb \ALU_OpA~46 (
// Equation(s):
// \ALU_OpA~46_combout  = (!\seg2|ALUSrcA_out~regout  & (\Rd_in~24_combout  & (\forward|Rs_EX_Forward[1]~9_combout  & !\forward|Rs_EX_Forward [0])))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\Rd_in~24_combout ),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~46 .lut_mask = 16'h0040;
defparam \ALU_OpA~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneii_lcell_comb \seg2|OperandA_out~24 (
// Equation(s):
// \seg2|OperandA_out~24_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~24_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a24 ))

	.dataa(\forward|Rs_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\Rd_in~24_combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~24 .lut_mask = 16'hFA50;
defparam \seg2|OperandA_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N25
cycloneii_lcell_ff \seg2|OperandA_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [24]));

// Location: LCCOMB_X32_Y25_N18
cycloneii_lcell_comb \ALU_OpA~49 (
// Equation(s):
// \ALU_OpA~49_combout  = (\ALU_OpA~45_combout ) # ((\ALU_OpA~46_combout ) # ((\seg2|OperandA_out [24] & \ALU_OpA~48_combout )))

	.dataa(\ALU_OpA~45_combout ),
	.datab(\ALU_OpA~46_combout ),
	.datac(\seg2|OperandA_out [24]),
	.datad(\ALU_OpA~48_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~49 .lut_mask = 16'hFEEE;
defparam \ALU_OpA~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneii_lcell_comb \alu|AndOut[24] (
// Equation(s):
// \alu|AndOut [24] = (\ALU_OpA~49_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [24]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[24]~47_combout ))))

	.dataa(\mux4_two|Data[24]~47_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [24]),
	.datad(\ALU_OpA~49_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [24]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[24] .lut_mask = 16'hE200;
defparam \alu|AndOut[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneii_lcell_comb \alu|MUX|ALU_out[24]~112 (
// Equation(s):
// \alu|MUX|ALU_out[24]~112_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\alu|ALU_Con|ALU_ctr[0]~0_combout )) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|Cmp[31]~1_combout ))) # 
// (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|AndOut [24]))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\alu|AndOut [24]),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[24]~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[24]~112 .lut_mask = 16'hDC98;
defparam \alu|MUX|ALU_out[24]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneii_lcell_comb \alu|MUX|ALU_out[24]~113 (
// Equation(s):
// \alu|MUX|ALU_out[24]~113_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|MUX|ALU_out[24]~112_combout  & ((\alu|adder|Add0~50_combout ))) # (!\alu|MUX|ALU_out[24]~112_combout  & (\ALU_OpB~7_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// (((\alu|MUX|ALU_out[24]~112_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\ALU_OpB~7_combout ),
	.datac(\alu|adder|Add0~50_combout ),
	.datad(\alu|MUX|ALU_out[24]~112_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[24]~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[24]~113 .lut_mask = 16'hF588;
defparam \alu|MUX|ALU_out[24]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[24]~114 (
// Equation(s):
// \alu|MUX|ALU_out[24]~114_combout  = (\alu|MUX|ALU_out[24]~111_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[24]~113_combout ))

	.dataa(\alu|MUX|ALU_out[24]~111_combout ),
	.datab(vcc),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[24]~113_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[24]~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[24]~114 .lut_mask = 16'hFAAA;
defparam \alu|MUX|ALU_out[24]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneii_lcell_comb \seg3|WBData_out[24]~16 (
// Equation(s):
// \seg3|WBData_out[24]~16_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[24]~114_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[24]~33_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[24]~33_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[24]~114_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[24]~16 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y26_N5
cycloneii_lcell_ff \seg3|WBData_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[24]~16_combout ),
	.sdata(\Add2~68_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [24]));

// Location: LCFF_X38_Y28_N5
cycloneii_lcell_ff \mipsregister|register~504 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~504_regout ));

// Location: LCFF_X40_Y28_N13
cycloneii_lcell_ff \mipsregister|register~440 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~440_regout ));

// Location: LCCOMB_X40_Y28_N12
cycloneii_lcell_comb \mipsregister|register~1522 (
// Equation(s):
// \mipsregister|register~1522_combout  = (\mipsregister|register~1521_combout  & ((\mipsregister|register~504_regout ) # ((!\comb~3_combout )))) # (!\mipsregister|register~1521_combout  & (((\mipsregister|register~440_regout  & \comb~3_combout ))))

	.dataa(\mipsregister|register~1521_combout ),
	.datab(\mipsregister|register~504_regout ),
	.datac(\mipsregister|register~440_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1522_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1522 .lut_mask = 16'hD8AA;
defparam \mipsregister|register~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N1
cycloneii_lcell_ff \mipsregister|register~344 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~344_regout ));

// Location: LCCOMB_X44_Y21_N30
cycloneii_lcell_comb \mipsregister|register~1840 (
// Equation(s):
// \mipsregister|register~1840_combout  = !\mipsregister|Mux7~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux7~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1840_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1840 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N31
cycloneii_lcell_ff \mipsregister|register~376 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1840_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~376_regout ));

// Location: LCCOMB_X43_Y21_N0
cycloneii_lcell_comb \mipsregister|register~1515 (
// Equation(s):
// \mipsregister|register~1515_combout  = (\mipsregister|register~1514_combout  & (((!\mipsregister|register~376_regout )) # (!\comb~2_combout ))) # (!\mipsregister|register~1514_combout  & (\comb~2_combout  & (\mipsregister|register~344_regout )))

	.dataa(\mipsregister|register~1514_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~344_regout ),
	.datad(\mipsregister|register~376_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1515_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1515 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N23
cycloneii_lcell_ff \mipsregister|register~248 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~248_regout ));

// Location: LCFF_X45_Y27_N21
cycloneii_lcell_ff \mipsregister|register~152 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~152_regout ));

// Location: LCFF_X45_Y27_N27
cycloneii_lcell_ff \mipsregister|register~216 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~216_regout ));

// Location: LCCOMB_X45_Y27_N20
cycloneii_lcell_comb \mipsregister|register~1516 (
// Equation(s):
// \mipsregister|register~1516_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~216_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~152_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~152_regout ),
	.datad(\mipsregister|register~216_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1516_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1516 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneii_lcell_comb \mipsregister|register~1517 (
// Equation(s):
// \mipsregister|register~1517_combout  = (\comb~3_combout  & ((\mipsregister|register~1516_combout  & ((\mipsregister|register~248_regout ))) # (!\mipsregister|register~1516_combout  & (!\mipsregister|register~184_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1516_combout ))))

	.dataa(\mipsregister|register~184_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~248_regout ),
	.datad(\mipsregister|register~1516_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1517_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1517 .lut_mask = 16'hF344;
defparam \mipsregister|register~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N29
cycloneii_lcell_ff \mipsregister|register~88 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~88_regout ));

// Location: LCCOMB_X43_Y29_N4
cycloneii_lcell_comb \mipsregister|register~1842 (
// Equation(s):
// \mipsregister|register~1842_combout  = !\mipsregister|Mux7~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux7~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1842_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1842 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N5
cycloneii_lcell_ff \mipsregister|register~56 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1842_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~56_regout ));

// Location: LCFF_X43_Y29_N27
cycloneii_lcell_ff \mipsregister|register~24 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~24_regout ));

// Location: LCCOMB_X43_Y29_N26
cycloneii_lcell_comb \mipsregister|register~1518 (
// Equation(s):
// \mipsregister|register~1518_combout  = (\comb~3_combout  & (((\comb~2_combout )) # (!\mipsregister|register~56_regout ))) # (!\comb~3_combout  & (((\mipsregister|register~24_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~56_regout ),
	.datac(\mipsregister|register~24_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1518_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1518 .lut_mask = 16'hAA72;
defparam \mipsregister|register~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cycloneii_lcell_comb \mipsregister|register~1519 (
// Equation(s):
// \mipsregister|register~1519_combout  = (\comb~2_combout  & ((\mipsregister|register~1518_combout  & (\mipsregister|register~120_regout )) # (!\mipsregister|register~1518_combout  & ((\mipsregister|register~88_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1518_combout ))))

	.dataa(\mipsregister|register~120_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~88_regout ),
	.datad(\mipsregister|register~1518_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1519_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1519 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N6
cycloneii_lcell_comb \mipsregister|register~1520 (
// Equation(s):
// \mipsregister|register~1520_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~1517_combout )))) # (!\comb~0_combout  & (!\comb~1_combout  & ((\mipsregister|register~1519_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1517_combout ),
	.datad(\mipsregister|register~1519_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1520_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1520 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneii_lcell_comb \mipsregister|register~1523 (
// Equation(s):
// \mipsregister|register~1523_combout  = (\comb~1_combout  & ((\mipsregister|register~1520_combout  & (\mipsregister|register~1522_combout )) # (!\mipsregister|register~1520_combout  & ((\mipsregister|register~1515_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1520_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1522_combout ),
	.datac(\mipsregister|register~1515_combout ),
	.datad(\mipsregister|register~1520_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1523_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1523 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N1
cycloneii_lcell_ff \mipsregister|register~728 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~728_regout ));

// Location: LCFF_X41_Y24_N11
cycloneii_lcell_ff \mipsregister|register~600 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~600_regout ));

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \mipsregister|register~856feeder (
// Equation(s):
// \mipsregister|register~856feeder_combout  = \mipsregister|Mux7~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux7~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~856feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~856feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~856feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N27
cycloneii_lcell_ff \mipsregister|register~856 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~856feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~856_regout ));

// Location: LCCOMB_X41_Y24_N10
cycloneii_lcell_comb \mipsregister|register~1504 (
// Equation(s):
// \mipsregister|register~1504_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~856_regout )))) # (!\comb~1_combout  & (!\comb~0_combout  & (\mipsregister|register~600_regout )))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~600_regout ),
	.datad(\mipsregister|register~856_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1504_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1504 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneii_lcell_comb \mipsregister|register~1505 (
// Equation(s):
// \mipsregister|register~1505_combout  = (\comb~0_combout  & ((\mipsregister|register~1504_combout  & (!\mipsregister|register~984_regout )) # (!\mipsregister|register~1504_combout  & ((\mipsregister|register~728_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1504_combout ))))

	.dataa(\mipsregister|register~984_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~728_regout ),
	.datad(\mipsregister|register~1504_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1505_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1505 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N31
cycloneii_lcell_ff \mipsregister|register~920 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~920_regout ));

// Location: LCFF_X42_Y22_N17
cycloneii_lcell_ff \mipsregister|register~664 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~664_regout ));

// Location: LCFF_X41_Y21_N27
cycloneii_lcell_ff \mipsregister|register~536 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~536_regout ));

// Location: LCCOMB_X41_Y21_N26
cycloneii_lcell_comb \mipsregister|register~1508 (
// Equation(s):
// \mipsregister|register~1508_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~792_regout )) # (!\comb~1_combout  & ((\mipsregister|register~536_regout )))))

	.dataa(\mipsregister|register~792_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~536_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1508_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1508 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
cycloneii_lcell_comb \mipsregister|register~1509 (
// Equation(s):
// \mipsregister|register~1509_combout  = (\comb~0_combout  & ((\mipsregister|register~1508_combout  & (\mipsregister|register~920_regout )) # (!\mipsregister|register~1508_combout  & ((\mipsregister|register~664_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1508_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~920_regout ),
	.datac(\mipsregister|register~664_regout ),
	.datad(\mipsregister|register~1508_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1509_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1509 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N31
cycloneii_lcell_ff \mipsregister|register~824 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~824_regout ));

// Location: LCFF_X38_Y24_N29
cycloneii_lcell_ff \mipsregister|register~952 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~952_regout ));

// Location: LCCOMB_X38_Y24_N28
cycloneii_lcell_comb \mipsregister|register~1507 (
// Equation(s):
// \mipsregister|register~1507_combout  = (\mipsregister|register~1506_combout  & (((\mipsregister|register~952_regout ) # (!\comb~1_combout )))) # (!\mipsregister|register~1506_combout  & (\mipsregister|register~824_regout  & ((\comb~1_combout ))))

	.dataa(\mipsregister|register~1506_combout ),
	.datab(\mipsregister|register~824_regout ),
	.datac(\mipsregister|register~952_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1507_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1507 .lut_mask = 16'hE4AA;
defparam \mipsregister|register~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneii_lcell_comb \mipsregister|register~1510 (
// Equation(s):
// \mipsregister|register~1510_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~1507_combout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~1509_combout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1509_combout ),
	.datad(\mipsregister|register~1507_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1510_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1510 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N26
cycloneii_lcell_comb \mipsregister|register~1839 (
// Equation(s):
// \mipsregister|register~1839_combout  = !\mipsregister|Mux7~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux7~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1839_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1839 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N27
cycloneii_lcell_ff \mipsregister|register~1016 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1839_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1016_regout ));

// Location: LCFF_X48_Y24_N21
cycloneii_lcell_ff \mipsregister|register~888 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~888_regout ));

// Location: LCCOMB_X48_Y24_N20
cycloneii_lcell_comb \mipsregister|register~1512 (
// Equation(s):
// \mipsregister|register~1512_combout  = (\mipsregister|register~1511_combout  & (((!\comb~1_combout )) # (!\mipsregister|register~1016_regout ))) # (!\mipsregister|register~1511_combout  & (((\mipsregister|register~888_regout  & \comb~1_combout ))))

	.dataa(\mipsregister|register~1511_combout ),
	.datab(\mipsregister|register~1016_regout ),
	.datac(\mipsregister|register~888_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1512_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1512 .lut_mask = 16'h72AA;
defparam \mipsregister|register~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneii_lcell_comb \mipsregister|register~1513 (
// Equation(s):
// \mipsregister|register~1513_combout  = (\comb~2_combout  & ((\mipsregister|register~1510_combout  & ((\mipsregister|register~1512_combout ))) # (!\mipsregister|register~1510_combout  & (\mipsregister|register~1505_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1510_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1505_combout ),
	.datac(\mipsregister|register~1510_combout ),
	.datad(\mipsregister|register~1512_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1513_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1513 .lut_mask = 16'hF858;
defparam \mipsregister|register~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneii_lcell_comb \seg2|OperandB_out~48 (
// Equation(s):
// \seg2|OperandB_out~48_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1513_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1523_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1523_combout ),
	.datad(\mipsregister|register~1513_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~48_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~48 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \seg2|OperandB_out~49 (
// Equation(s):
// \seg2|OperandB_out~49_combout  = (\seg2|OperandB_out~48_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~24_combout ))

	.dataa(vcc),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\Rd_in~24_combout ),
	.datad(\seg2|OperandB_out~48_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~49_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~49 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N9
cycloneii_lcell_ff \seg2|OperandB_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [24]));

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \mux4_two|Data[24]~46 (
// Equation(s):
// \mux4_two|Data[24]~46_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~24_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [24])))))

	.dataa(\Rd_in~24_combout ),
	.datab(\seg2|OperandB_out [24]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[24]~46 .lut_mask = 16'h0A0C;
defparam \mux4_two|Data[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneii_lcell_comb \mux4_two|Data[24]~47 (
// Equation(s):
// \mux4_two|Data[24]~47_combout  = (\mux4_two|Data[24]~46_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [24]))

	.dataa(vcc),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\seg3|WBData_out [24]),
	.datad(\mux4_two|Data[24]~46_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[24]~47 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cycloneii_lcell_comb \shifter|Mux1|Data[25]~53 (
// Equation(s):
// \shifter|Mux1|Data[25]~53_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[24]~47_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[25]~49_combout )))))

	.dataa(\shifter|comb~1_combout ),
	.datab(\mux4_two|Data[24]~47_combout ),
	.datac(\shifter|comb~0_combout ),
	.datad(\mux4_two|Data[25]~49_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[25]~53 .lut_mask = 16'h4540;
defparam \shifter|Mux1|Data[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneii_lcell_comb \shifter|Mux1|Data[25]~54 (
// Equation(s):
// \shifter|Mux1|Data[25]~54_combout  = (\shifter|Mux1|Data[25]~53_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[26]~51_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\shifter|Mux1|Data[25]~53_combout ),
	.datad(\mux4_two|Data[26]~51_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[25]~54 .lut_mask = 16'hFAF0;
defparam \shifter|Mux1|Data[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneii_lcell_comb \shifter|Mux2|Data[25]~25 (
// Equation(s):
// \shifter|Mux2|Data[25]~25_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[23]~52_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[25]~54_combout ))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[25]~54_combout ),
	.datad(\shifter|Mux1|Data[23]~52_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[25]~25 .lut_mask = 16'h3210;
defparam \shifter|Mux2|Data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneii_lcell_comb \shifter|Mux2|Data[25]~26 (
// Equation(s):
// \shifter|Mux2|Data[25]~26_combout  = (\shifter|Mux2|Data[25]~25_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[27]~56_combout ))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|Mux1|Data[27]~56_combout ),
	.datac(vcc),
	.datad(\shifter|Mux2|Data[25]~25_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[25]~26 .lut_mask = 16'hFF88;
defparam \shifter|Mux2|Data[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneii_lcell_comb \shifter|Mux2|Data[17]~21 (
// Equation(s):
// \shifter|Mux2|Data[17]~21_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & (\shifter|Mux1|Data[15]~44_combout )) # (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[17]~46_combout )))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[15]~44_combout ),
	.datad(\shifter|Mux1|Data[17]~46_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[17]~21 .lut_mask = 16'h5140;
defparam \shifter|Mux2|Data[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneii_lcell_comb \shifter|Mux2|Data[17]~22 (
// Equation(s):
// \shifter|Mux2|Data[17]~22_combout  = (\shifter|Mux2|Data[17]~21_combout ) # ((\shifter|Mux1|Data[19]~48_combout  & \shifter|comb~3_combout ))

	.dataa(\shifter|Mux1|Data[19]~48_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[17]~21_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[17]~22 .lut_mask = 16'hF8F8;
defparam \shifter|Mux2|Data[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N18
cycloneii_lcell_comb \shifter|Mux3|Data[21]~38 (
// Equation(s):
// \shifter|Mux3|Data[21]~38_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[17]~22_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[21]~24_combout ))))

	.dataa(\shifter|Mux2|Data[21]~24_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[17]~22_combout ),
	.datad(\shifter|comb~5_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[21]~38 .lut_mask = 16'h00E2;
defparam \shifter|Mux3|Data[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N20
cycloneii_lcell_comb \shifter|Mux3|Data[21]~39 (
// Equation(s):
// \shifter|Mux3|Data[21]~39_combout  = (\shifter|Mux3|Data[21]~38_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[25]~26_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[25]~26_combout ),
	.datad(\shifter|Mux3|Data[21]~38_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[21]~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[21]~39 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[21]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneii_lcell_comb \shifter|Mux3|Data[13]~36 (
// Equation(s):
// \shifter|Mux3|Data[13]~36_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[9]~18_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[13]~20_combout ))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|Mux2|Data[13]~20_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux2|Data[9]~18_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[13]~36 .lut_mask = 16'h0E04;
defparam \shifter|Mux3|Data[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N28
cycloneii_lcell_comb \shifter|Mux3|Data[13]~37 (
// Equation(s):
// \shifter|Mux3|Data[13]~37_combout  = (\shifter|Mux3|Data[13]~36_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[17]~22_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[17]~22_combout ),
	.datad(\shifter|Mux3|Data[13]~36_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[13]~37 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
cycloneii_lcell_comb \shifter|Mux4|Data[21]~15 (
// Equation(s):
// \shifter|Mux4|Data[21]~15_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[13]~37_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[21]~39_combout ))))

	.dataa(\shifter|comb~7_combout ),
	.datab(\shifter|comb~6_combout ),
	.datac(\shifter|Mux3|Data[21]~39_combout ),
	.datad(\shifter|Mux3|Data[13]~37_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[21]~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[21]~15 .lut_mask = 16'h5410;
defparam \shifter|Mux4|Data[21]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cycloneii_lcell_comb \shifter|Mux3|Data[29]~40 (
// Equation(s):
// \shifter|Mux3|Data[29]~40_combout  = (\shifter|comb~5_combout  & ((\shifter|HighBit~0_combout ) # ((\shifter|comb~4_combout )))) # (!\shifter|comb~5_combout  & (((!\shifter|comb~4_combout  & \shifter|Mux2|Data[29]~28_combout ))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|comb~4_combout ),
	.datad(\shifter|Mux2|Data[29]~28_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[29]~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[29]~40 .lut_mask = 16'hADA8;
defparam \shifter|Mux3|Data[29]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cycloneii_lcell_comb \shifter|Mux3|Data[29]~41 (
// Equation(s):
// \shifter|Mux3|Data[29]~41_combout  = (\shifter|comb~4_combout  & ((\shifter|Mux3|Data[29]~40_combout  & (\shifter|Mux2|Data[1]~29_combout )) # (!\shifter|Mux3|Data[29]~40_combout  & ((\shifter|Mux2|Data[25]~26_combout ))))) # (!\shifter|comb~4_combout  & 
// (((\shifter|Mux3|Data[29]~40_combout ))))

	.dataa(\shifter|Mux2|Data[1]~29_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[25]~26_combout ),
	.datad(\shifter|Mux3|Data[29]~40_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[29]~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[29]~41 .lut_mask = 16'hBBC0;
defparam \shifter|Mux3|Data[29]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N30
cycloneii_lcell_comb \shifter|Mux4|Data[21]~16 (
// Equation(s):
// \shifter|Mux4|Data[21]~16_combout  = (\shifter|Mux4|Data[21]~15_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[29]~41_combout ))

	.dataa(\shifter|comb~7_combout ),
	.datab(vcc),
	.datac(\shifter|Mux4|Data[21]~15_combout ),
	.datad(\shifter|Mux3|Data[29]~41_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[21]~16 .lut_mask = 16'hFAF0;
defparam \shifter|Mux4|Data[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneii_lcell_comb \shifter|Mux5|Data[21]~26 (
// Equation(s):
// \shifter|Mux5|Data[21]~26_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & ((\shifter|HighBit~0_combout ))) # (!\shifter|comb~8_combout  & (\shifter|Mux4|Data[21]~16_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[21]~16_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[21]~26 .lut_mask = 16'h3210;
defparam \shifter|Mux5|Data[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneii_lcell_comb \shifter|Mux5|Data[21]~27 (
// Equation(s):
// \shifter|Mux5|Data[21]~27_combout  = (\shifter|Mux5|Data[21]~26_combout ) # ((\shifter|Mux4|Data[5]~17_combout  & \shifter|comb~9_combout ))

	.dataa(\shifter|Mux4|Data[5]~17_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(vcc),
	.datad(\shifter|Mux5|Data[21]~26_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[21]~27 .lut_mask = 16'hFF88;
defparam \shifter|Mux5|Data[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[21]~100 (
// Equation(s):
// \alu|MUX|ALU_out[21]~100_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & (((\alu|ALU_Con|ALU_ctr[0]~0_combout ) # (\ALU_OpB~7_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\alu|AndOut [21] & (!\alu|ALU_Con|ALU_ctr[0]~0_combout )))

	.dataa(\alu|AndOut [21]),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datad(\ALU_OpB~7_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[21]~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[21]~100 .lut_mask = 16'hCEC2;
defparam \alu|MUX|ALU_out[21]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[21]~101 (
// Equation(s):
// \alu|MUX|ALU_out[21]~101_combout  = (\alu|MUX|ALU_out[21]~100_combout  & ((\alu|adder|Add0~44_combout ) # ((!\alu|ALU_Con|ALU_ctr[0]~0_combout )))) # (!\alu|MUX|ALU_out[21]~100_combout  & (((\alu|Cmp[31]~1_combout  & \alu|ALU_Con|ALU_ctr[0]~0_combout ))))

	.dataa(\alu|adder|Add0~44_combout ),
	.datab(\alu|MUX|ALU_out[21]~100_combout ),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[21]~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[21]~101 .lut_mask = 16'hB8CC;
defparam \alu|MUX|ALU_out[21]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[21]~102 (
// Equation(s):
// \alu|MUX|ALU_out[21]~102_combout  = (\alu|MUX|ALU_out[21]~99_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[21]~101_combout ))

	.dataa(\alu|MUX|ALU_out[21]~99_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[21]~101_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[21]~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[21]~102 .lut_mask = 16'hEEAA;
defparam \alu|MUX|ALU_out[21]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneii_lcell_comb \seg3|WBData_out[21]~13 (
// Equation(s):
// \seg3|WBData_out[21]~13_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[21]~102_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[21]~27_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[21]~27_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[21]~102_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[21]~13_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[21]~13 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[21]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N11
cycloneii_lcell_ff \seg3|WBData_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[21]~13_combout ),
	.sdata(\Add2~59_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [21]));

// Location: LCFF_X34_Y29_N19
cycloneii_lcell_ff \seg4|WBData_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [21]));

// Location: LCCOMB_X38_Y29_N24
cycloneii_lcell_comb \memshift|mux8_1_11|out[5]~5 (
// Equation(s):
// \memshift|mux8_1_11|out[5]~5_combout  = (\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a21 ))) # (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a29 ))

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a29 ),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a21 ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[5]~5 .lut_mask = 16'hFA50;
defparam \memshift|mux8_1_11|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneii_lcell_comb \memshift|mux8_1_11|out[5]~24 (
// Equation(s):
// \memshift|mux8_1_11|out[5]~24_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux8_1_11|out[5]~23_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux8_1_11|out[5]~5_combout )))))

	.dataa(\memshift|mux8_1_11|out[5]~23_combout ),
	.datab(\seg4|MemData_out[14]~1_combout ),
	.datac(\memshift|mux8_1_11|out[5]~5_combout ),
	.datad(\memshift|MEM_data_shift_ctr~0_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[5]~24 .lut_mask = 16'h88C0;
defparam \memshift|mux8_1_11|out[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N0
cycloneii_lcell_comb \memshift|mux8_1_11|out[5]~25 (
// Equation(s):
// \memshift|mux8_1_11|out[5]~25_combout  = (\memshift|mux8_1_11|out[5]~24_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\memshift|mux8_1_11|out[5]~24_combout ),
	.datac(vcc),
	.datad(\memshift|mux8_1_13|out~16_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[5]~25 .lut_mask = 16'hDDCC;
defparam \memshift|mux8_1_11|out[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N5
cycloneii_lcell_ff \seg4|MemData_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memshift|mux8_1_11|out[5]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [21]));

// Location: LCCOMB_X34_Y29_N4
cycloneii_lcell_comb \Rd_in~21 (
// Equation(s):
// \Rd_in~21_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [21]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [21]))

	.dataa(vcc),
	.datab(\seg4|WBData_out [21]),
	.datac(\seg4|MemData_out [21]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~21_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~21 .lut_mask = 16'hF0CC;
defparam \Rd_in~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \mux4_two|Data[21]~40 (
// Equation(s):
// \mux4_two|Data[21]~40_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~21_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [21]))))

	.dataa(\seg2|OperandB_out [21]),
	.datab(\Rd_in~21_combout ),
	.datac(\forward|Rt_EX_Forward[1]~7_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[21]~40 .lut_mask = 16'h00CA;
defparam \mux4_two|Data[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \mux4_two|Data[21]~41 (
// Equation(s):
// \mux4_two|Data[21]~41_combout  = (\mux4_two|Data[21]~40_combout ) # ((\seg3|WBData_out [21] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [21]),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(vcc),
	.datad(\mux4_two|Data[21]~40_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[21]~41 .lut_mask = 16'hFF88;
defparam \mux4_two|Data[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneii_lcell_comb \Add2~59 (
// Equation(s):
// \Add2~59_combout  = (\seg2|MemDataSrc_out [0] & (((!\seg2|MemDataSrc_out [1] & \mux4_two|Data[21]~41_combout )))) # (!\seg2|MemDataSrc_out [0] & (\Add2~57_combout  & (\seg2|MemDataSrc_out [1])))

	.dataa(\Add2~57_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\mux4_two|Data[21]~41_combout ),
	.cin(gnd),
	.combout(\Add2~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~59 .lut_mask = 16'h2C20;
defparam \Add2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneii_lcell_comb \seg3|MemData_out~21 (
// Equation(s):
// \seg3|MemData_out~21_combout  = (\Add2~59_combout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(\Add2~59_combout ),
	.datac(vcc),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~21 .lut_mask = 16'h00CC;
defparam \seg3|MemData_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N3
cycloneii_lcell_ff \seg3|MemData_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [21]));

// Location: LCCOMB_X31_Y31_N12
cycloneii_lcell_comb \condition_check|sl1|out~27 (
// Equation(s):
// \condition_check|sl1|out~27_combout  = (\seg3|WBData_out [0] & ((\seg3|MemData_out [21]))) # (!\seg3|WBData_out [0] & (\seg3|MemData_out [13]))

	.dataa(vcc),
	.datab(\seg3|MemData_out [13]),
	.datac(\seg3|MemData_out [21]),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~27_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~27 .lut_mask = 16'hF0CC;
defparam \condition_check|sl1|out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N12
cycloneii_lcell_comb \regshift|mux8_1_1|out[5]~12 (
// Equation(s):
// \regshift|mux8_1_1|out[5]~12_combout  = (\regshift|mux8_1_2|out[2]~12_combout  & (((\regshift|mux8_1_2|out~6_combout )) # (!\regshift|mux8_1_1|out[4]~1_combout ))) # (!\regshift|mux8_1_2|out[2]~12_combout  & (\regshift|mux8_1_1|out[4]~1_combout  & 
// ((\condition_check|sl1|out~11_combout ))))

	.dataa(\regshift|mux8_1_2|out[2]~12_combout ),
	.datab(\regshift|mux8_1_1|out[4]~1_combout ),
	.datac(\regshift|mux8_1_2|out~6_combout ),
	.datad(\condition_check|sl1|out~11_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[5]~12 .lut_mask = 16'hE6A2;
defparam \regshift|mux8_1_1|out[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N6
cycloneii_lcell_comb \regshift|mux8_1_1|out[5]~13 (
// Equation(s):
// \regshift|mux8_1_1|out[5]~13_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (((\regshift|mux8_1_1|out[5]~12_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & ((\regshift|mux8_1_1|out[5]~12_combout  & ((\condition_check|sl1|out~27_combout ))) # 
// (!\regshift|mux8_1_1|out[5]~12_combout  & (\condition_check|sl1|out~38_combout ))))

	.dataa(\regshift|mux8_1_1|out[4]~0_combout ),
	.datab(\condition_check|sl1|out~38_combout ),
	.datac(\condition_check|sl1|out~27_combout ),
	.datad(\regshift|mux8_1_1|out[5]~12_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[5]~13 .lut_mask = 16'hFA44;
defparam \regshift|mux8_1_1|out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N2
cycloneii_lcell_comb \datamemory|Mux18~0 (
// Equation(s):
// \datamemory|Mux18~0_combout  = (\condition_check|MemWriteEn[0]~7_combout  & (\regshift|mux8_1_2|out [5])) # (!\condition_check|MemWriteEn[0]~7_combout  & (((\regshift|mux8_1_1|out[5]~13_combout  & \condition_check|MemWriteEn[2]~5_combout ))))

	.dataa(\regshift|mux8_1_2|out [5]),
	.datab(\condition_check|MemWriteEn[0]~7_combout ),
	.datac(\regshift|mux8_1_1|out[5]~13_combout ),
	.datad(\condition_check|MemWriteEn[2]~5_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux18~0 .lut_mask = 16'hB888;
defparam \datamemory|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cycloneii_lcell_comb \datamemory|Mux18~1 (
// Equation(s):
// \datamemory|Mux18~1_combout  = (\condition_check|MemWriteEn[1]~4_combout  & ((\datamemory|Mux18~0_combout ) # ((\regshift|mux8_1_0|out[5]~29_combout  & \datamemory|Mux16~16_combout )))) # (!\condition_check|MemWriteEn[1]~4_combout  & 
// (\regshift|mux8_1_0|out[5]~29_combout  & (\datamemory|Mux16~16_combout )))

	.dataa(\condition_check|MemWriteEn[1]~4_combout ),
	.datab(\regshift|mux8_1_0|out[5]~29_combout ),
	.datac(\datamemory|Mux16~16_combout ),
	.datad(\datamemory|Mux18~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux18~1 .lut_mask = 16'hEAC0;
defparam \datamemory|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneii_lcell_comb \condition_check|sl1|out~51 (
// Equation(s):
// \condition_check|sl1|out~51_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a13 )))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a13 ),
	.datac(vcc),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~51_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~51 .lut_mask = 16'hAACC;
defparam \condition_check|sl1|out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneii_lcell_comb \condition_check|sl1|out~52 (
// Equation(s):
// \condition_check|sl1|out~52_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a13 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a21 )))

	.dataa(\seg3|WBData_out [0]),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a13 ),
	.datac(vcc),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a21 ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~52_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~52 .lut_mask = 16'hDD88;
defparam \condition_check|sl1|out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneii_lcell_comb \memshift|mux8_1_12|out[5]~17 (
// Equation(s):
// \memshift|mux8_1_12|out[5]~17_combout  = (\memshift|mux8_1_12|out[5]~16_combout  & ((\condition_check|sl1|out~51_combout ) # ((!\seg4|MemData_out[14]~1_combout )))) # (!\memshift|mux8_1_12|out[5]~16_combout  & (((\seg4|MemData_out[14]~1_combout  & 
// \condition_check|sl1|out~52_combout ))))

	.dataa(\memshift|mux8_1_12|out[5]~16_combout ),
	.datab(\condition_check|sl1|out~51_combout ),
	.datac(\seg4|MemData_out[14]~1_combout ),
	.datad(\condition_check|sl1|out~52_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[5]~17 .lut_mask = 16'hDA8A;
defparam \memshift|mux8_1_12|out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneii_lcell_comb \memshift|mux8_1_12|out[5]~18 (
// Equation(s):
// \memshift|mux8_1_12|out[5]~18_combout  = (\memshift|mux4_1_10|out[5]~5_combout  & (((\memshift|mux8_1_12|out[5]~17_combout  & !\memshift|mux8_1_12|out[1]~2_combout )) # (!\seg4|MemData_out[14]~2_combout ))) # (!\memshift|mux4_1_10|out[5]~5_combout  & 
// (\memshift|mux8_1_12|out[5]~17_combout  & ((!\memshift|mux8_1_12|out[1]~2_combout ))))

	.dataa(\memshift|mux4_1_10|out[5]~5_combout ),
	.datab(\memshift|mux8_1_12|out[5]~17_combout ),
	.datac(\seg4|MemData_out[14]~2_combout ),
	.datad(\memshift|mux8_1_12|out[1]~2_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[5]~18 .lut_mask = 16'h0ACE;
defparam \memshift|mux8_1_12|out[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y29_N3
cycloneii_lcell_ff \seg4|MemData_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_12|out[5]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [13]));

// Location: LCCOMB_X21_Y26_N18
cycloneii_lcell_comb \shifter|Mux4|Data[29]~44 (
// Equation(s):
// \shifter|Mux4|Data[29]~44_combout  = (\shifter|comb~6_combout  & (\shifter|comb~7_combout )) # (!\shifter|comb~6_combout  & ((\shifter|comb~7_combout  & ((\shifter|HighBit~0_combout ))) # (!\shifter|comb~7_combout  & (\shifter|Mux3|Data[29]~41_combout 
// ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[29]~41_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[29]~44 .lut_mask = 16'hDC98;
defparam \shifter|Mux4|Data[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N24
cycloneii_lcell_comb \shifter|Mux4|Data[29]~45 (
// Equation(s):
// \shifter|Mux4|Data[29]~45_combout  = (\shifter|comb~6_combout  & ((\shifter|Mux4|Data[29]~44_combout  & ((\shifter|Mux3|Data[5]~43_combout ))) # (!\shifter|Mux4|Data[29]~44_combout  & (\shifter|Mux3|Data[21]~39_combout )))) # (!\shifter|comb~6_combout  & 
// (((\shifter|Mux4|Data[29]~44_combout ))))

	.dataa(\shifter|Mux3|Data[21]~39_combout ),
	.datab(\shifter|Mux3|Data[5]~43_combout ),
	.datac(\shifter|comb~6_combout ),
	.datad(\shifter|Mux4|Data[29]~44_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[29]~45 .lut_mask = 16'hCFA0;
defparam \shifter|Mux4|Data[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cycloneii_lcell_comb \shifter|Mux4|Data[13]~46 (
// Equation(s):
// \shifter|Mux4|Data[13]~46_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & (\shifter|Mux3|Data[5]~43_combout )) # (!\shifter|comb~6_combout  & ((\shifter|Mux3|Data[13]~37_combout )))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[5]~43_combout ),
	.datad(\shifter|Mux3|Data[13]~37_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[13]~46 .lut_mask = 16'h3120;
defparam \shifter|Mux4|Data[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N12
cycloneii_lcell_comb \shifter|Mux4|Data[13]~47 (
// Equation(s):
// \shifter|Mux4|Data[13]~47_combout  = (\shifter|Mux4|Data[13]~46_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[21]~39_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[21]~39_combout ),
	.datad(\shifter|Mux4|Data[13]~46_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[13]~47 .lut_mask = 16'hFFC0;
defparam \shifter|Mux4|Data[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N26
cycloneii_lcell_comb \shifter|Mux5|Data[13]~13 (
// Equation(s):
// \shifter|Mux5|Data[13]~13_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[29]~45_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & ((\shifter|Mux4|Data[13]~47_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[29]~45_combout ),
	.datad(\shifter|Mux4|Data[13]~47_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[13]~13 .lut_mask = 16'hB1A0;
defparam \shifter|Mux5|Data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneii_lcell_comb \ALU_OpA~21 (
// Equation(s):
// \ALU_OpA~21_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~13_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [13]))))

	.dataa(\seg2|OperandA_out [13]),
	.datab(\Rd_in~13_combout ),
	.datac(\forward|Rs_EX_Forward [0]),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~21 .lut_mask = 16'h0C0A;
defparam \ALU_OpA~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneii_lcell_comb \ALU_OpA~22 (
// Equation(s):
// \ALU_OpA~22_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~21_combout ) # ((\seg3|WBData_out [13] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg3|WBData_out [13]),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\forward|Rs_EX_Forward [0]),
	.datad(\ALU_OpA~21_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~22 .lut_mask = 16'h3320;
defparam \ALU_OpA~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneii_lcell_comb \alu|AndOut[13] (
// Equation(s):
// \alu|AndOut [13] = (\ALU_OpA~22_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [13])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[13]~25_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\ALU_OpA~22_combout ),
	.datac(\seg2|Immediate32_out [13]),
	.datad(\mux4_two|Data[13]~25_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [13]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[13] .lut_mask = 16'hC480;
defparam \alu|AndOut[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[13]~67 (
// Equation(s):
// \alu|MUX|ALU_out[13]~67_combout  = (\alu|MUX|ALU_out[10]~44_combout  & (((\alu|MUX|ALU_out[10]~43_combout )))) # (!\alu|MUX|ALU_out[10]~44_combout  & ((\alu|MUX|ALU_out[10]~43_combout  & (\ALU_OpB~13_combout )) # (!\alu|MUX|ALU_out[10]~43_combout  & 
// ((\ALU_OpB~7_combout )))))

	.dataa(\ALU_OpB~13_combout ),
	.datab(\alu|MUX|ALU_out[10]~44_combout ),
	.datac(\alu|MUX|ALU_out[10]~43_combout ),
	.datad(\ALU_OpB~7_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[13]~67 .lut_mask = 16'hE3E0;
defparam \alu|MUX|ALU_out[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneii_lcell_comb \alu|MUX|ALU_out[13]~68 (
// Equation(s):
// \alu|MUX|ALU_out[13]~68_combout  = (\alu|MUX|ALU_out[10]~44_combout  & ((\alu|MUX|ALU_out[13]~67_combout  & (\alu|adder|Add0~28_combout )) # (!\alu|MUX|ALU_out[13]~67_combout  & ((\alu|AndOut [13]))))) # (!\alu|MUX|ALU_out[10]~44_combout  & 
// (((\alu|MUX|ALU_out[13]~67_combout ))))

	.dataa(\alu|adder|Add0~28_combout ),
	.datab(\alu|MUX|ALU_out[10]~44_combout ),
	.datac(\alu|AndOut [13]),
	.datad(\alu|MUX|ALU_out[13]~67_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[13]~68 .lut_mask = 16'hBBC0;
defparam \alu|MUX|ALU_out[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[13] (
// Equation(s):
// \alu|MUX|ALU_out [13] = (\alu|MUX|ALU_out[13]~70_combout  & (((\alu|MUX|ALU_out[13]~68_combout )) # (!\alu|ALU_Con|ALU_ctr[2]~2_combout ))) # (!\alu|MUX|ALU_out[13]~70_combout  & (\alu|ALU_Con|ALU_ctr[2]~2_combout  & ((\alu|Cmp[31]~1_combout ))))

	.dataa(\alu|MUX|ALU_out[13]~70_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datac(\alu|MUX|ALU_out[13]~68_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [13]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[13] .lut_mask = 16'hE6A2;
defparam \alu|MUX|ALU_out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneii_lcell_comb \seg3|WBData_out[13]~5 (
// Equation(s):
// \seg3|WBData_out[13]~5_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out [13]))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[13]~13_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[13]~13_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out [13]),
	.cin(gnd),
	.combout(\seg3|WBData_out[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[13]~5 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N13
cycloneii_lcell_ff \seg3|WBData_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[13]~5_combout ),
	.sdata(\Add2~35_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [13]));

// Location: LCFF_X38_Y29_N17
cycloneii_lcell_ff \seg4|WBData_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [13]));

// Location: LCCOMB_X38_Y29_N16
cycloneii_lcell_comb \Rd_in~13 (
// Equation(s):
// \Rd_in~13_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [13])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [13])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [13]),
	.datac(\seg4|WBData_out [13]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~13_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~13 .lut_mask = 16'hCCF0;
defparam \Rd_in~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneii_lcell_comb \mux4_two|Data[13]~24 (
// Equation(s):
// \mux4_two|Data[13]~24_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~13_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [13]))))

	.dataa(\seg2|OperandB_out [13]),
	.datab(\Rd_in~13_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[13]~24 .lut_mask = 16'h0C0A;
defparam \mux4_two|Data[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneii_lcell_comb \mux4_two|Data[13]~25 (
// Equation(s):
// \mux4_two|Data[13]~25_combout  = (\mux4_two|Data[13]~24_combout ) # ((\seg3|WBData_out [13] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [13]),
	.datab(vcc),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[13]~24_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[13]~25 .lut_mask = 16'hFFA0;
defparam \mux4_two|Data[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneii_lcell_comb \Add2~35 (
// Equation(s):
// \Add2~35_combout  = (\seg2|MemDataSrc_out [0] & (((\mux4_two|Data[13]~25_combout  & !\seg2|MemDataSrc_out [1])))) # (!\seg2|MemDataSrc_out [0] & (\Add2~33_combout  & ((\seg2|MemDataSrc_out [1]))))

	.dataa(\seg2|MemDataSrc_out [0]),
	.datab(\Add2~33_combout ),
	.datac(\mux4_two|Data[13]~25_combout ),
	.datad(\seg2|MemDataSrc_out [1]),
	.cin(gnd),
	.combout(\Add2~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~35 .lut_mask = 16'h44A0;
defparam \Add2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneii_lcell_comb \seg3|MemData_out~13 (
// Equation(s):
// \seg3|MemData_out~13_combout  = (!\condition_check|BranchValid~combout  & \Add2~35_combout )

	.dataa(vcc),
	.datab(\condition_check|BranchValid~combout ),
	.datac(vcc),
	.datad(\Add2~35_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~13 .lut_mask = 16'h3300;
defparam \seg3|MemData_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N25
cycloneii_lcell_ff \seg3|MemData_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [13]));

// Location: LCCOMB_X31_Y31_N22
cycloneii_lcell_comb \regshift|mux8_1_2|out~32 (
// Equation(s):
// \regshift|mux8_1_2|out~32_combout  = (\seg3|MemData_out [13] & ((\seg3|PC_write_out [0] & (!\seg3|PC_write_out [1] & !\seg3|PC_write_out [2])) # (!\seg3|PC_write_out [0] & (\seg3|PC_write_out [1] & \seg3|PC_write_out [2]))))

	.dataa(\seg3|PC_write_out [0]),
	.datab(\seg3|MemData_out [13]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|PC_write_out [2]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~32_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~32 .lut_mask = 16'h4008;
defparam \regshift|mux8_1_2|out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N20
cycloneii_lcell_comb \regshift|mux8_1_0|out[5]~26 (
// Equation(s):
// \regshift|mux8_1_0|out[5]~26_combout  = (!\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_2|out~32_combout ) # (\regshift|mux8_1_2|out~31_combout )))

	.dataa(vcc),
	.datab(\regshift|mux8_1_2|out~32_combout ),
	.datac(\regshift|mux8_1_2|out~31_combout ),
	.datad(\regshift|Rt_out_shift_ctr~0_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[5]~26 .lut_mask = 16'h00FC;
defparam \regshift|mux8_1_0|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N0
cycloneii_lcell_comb \regshift|mux8_1_0|out[5]~28 (
// Equation(s):
// \regshift|mux8_1_0|out[5]~28_combout  = (!\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~11_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~12_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~12_combout ),
	.datac(\condition_check|sl1|out~11_combout ),
	.datad(\regshift|Rt_out_shift_ctr~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[5]~28 .lut_mask = 16'h00E4;
defparam \regshift|mux8_1_0|out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N18
cycloneii_lcell_comb \regshift|mux8_1_0|out[5]~29 (
// Equation(s):
// \regshift|mux8_1_0|out[5]~29_combout  = (\regshift|mux8_1_0|out[5]~26_combout ) # ((\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_0|out[5]~27_combout ) # (\regshift|mux8_1_0|out[5]~28_combout ))))

	.dataa(\regshift|mux8_1_0|out[5]~27_combout ),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_0|out[5]~26_combout ),
	.datad(\regshift|mux8_1_0|out[5]~28_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_0|out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_0|out[5]~29 .lut_mask = 16'hFCF8;
defparam \regshift|mux8_1_0|out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneii_lcell_comb \datamemory|Mux2~0 (
// Equation(s):
// \datamemory|Mux2~0_combout  = (\regshift|mux8_1_0|out[5]~29_combout  & \datamemory|Mux7~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\regshift|mux8_1_0|out[5]~29_combout ),
	.datad(\datamemory|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux2~0 .lut_mask = 16'hF000;
defparam \datamemory|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cycloneii_lcell_comb \memshift|mux8_1_11|out[4]~4 (
// Equation(s):
// \memshift|mux8_1_11|out[4]~4_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout )))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout ),
	.datac(\seg3|WBData_out [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[4]~4 .lut_mask = 16'hACAC;
defparam \memshift|mux8_1_11|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cycloneii_lcell_comb \memshift|mux4_1_10|out[4]~4 (
// Equation(s):
// \memshift|mux4_1_10|out[4]~4_combout  = (\seg3|WBData_out [1] & ((\condition_check|sl1|out~49_combout ))) # (!\seg3|WBData_out [1] & (\memshift|mux8_1_11|out[4]~4_combout ))

	.dataa(vcc),
	.datab(\memshift|mux8_1_11|out[4]~4_combout ),
	.datac(\seg3|WBData_out [1]),
	.datad(\condition_check|sl1|out~49_combout ),
	.cin(gnd),
	.combout(\memshift|mux4_1_10|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_10|out[4]~4 .lut_mask = 16'hFC0C;
defparam \memshift|mux4_1_10|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneii_lcell_comb \memshift|mux8_1_13|out[4]~10 (
// Equation(s):
// \memshift|mux8_1_13|out[4]~10_combout  = (\memshift|mux8_1_13|out[4]~0_combout  & (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout )))) # (!\memshift|mux8_1_13|out[4]~0_combout  & 
// (((\condition_check|sl1|out~50_combout ))))

	.dataa(\seg3|WBData_out [0]),
	.datab(\condition_check|sl1|out~50_combout ),
	.datac(\memshift|mux8_1_13|out[4]~0_combout ),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[4]~10 .lut_mask = 16'h5C0C;
defparam \memshift|mux8_1_13|out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneii_lcell_comb \memshift|mux8_1_13|out[4]~11 (
// Equation(s):
// \memshift|mux8_1_13|out[4]~11_combout  = (\memshift|mux8_1_13|out[1]~2_combout  & (\seg4|MemData_out[0]~0_combout  & (\memshift|mux4_1_10|out[4]~4_combout ))) # (!\memshift|mux8_1_13|out[1]~2_combout  & ((\memshift|mux8_1_13|out[4]~10_combout ) # 
// ((\seg4|MemData_out[0]~0_combout  & \memshift|mux4_1_10|out[4]~4_combout ))))

	.dataa(\memshift|mux8_1_13|out[1]~2_combout ),
	.datab(\seg4|MemData_out[0]~0_combout ),
	.datac(\memshift|mux4_1_10|out[4]~4_combout ),
	.datad(\memshift|mux8_1_13|out[4]~10_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[4]~11 .lut_mask = 16'hD5C0;
defparam \memshift|mux8_1_13|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N9
cycloneii_lcell_ff \seg4|MemData_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_13|out[4]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [4]));

// Location: LCCOMB_X36_Y26_N14
cycloneii_lcell_comb \Rd_in~4 (
// Equation(s):
// \Rd_in~4_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [4]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [4]))

	.dataa(vcc),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|WBData_out [4]),
	.datad(\seg4|MemData_out [4]),
	.cin(gnd),
	.combout(\Rd_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~4 .lut_mask = 16'hFC30;
defparam \Rd_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneii_lcell_comb \mux4_two|Data[4]~6 (
// Equation(s):
// \mux4_two|Data[4]~6_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~4_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [4]))))

	.dataa(\seg2|OperandB_out [4]),
	.datab(\Rd_in~4_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[4]~6 .lut_mask = 16'h0C0A;
defparam \mux4_two|Data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneii_lcell_comb \mux4_two|Data[4]~7 (
// Equation(s):
// \mux4_two|Data[4]~7_combout  = (\mux4_two|Data[4]~6_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [4]))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(vcc),
	.datac(\seg3|WBData_out [4]),
	.datad(\mux4_two|Data[4]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[4]~7 .lut_mask = 16'hFFA0;
defparam \mux4_two|Data[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneii_lcell_comb \shifter|Mux1|Data[3]~31 (
// Equation(s):
// \shifter|Mux1|Data[3]~31_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[2]~3_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[3]~5_combout ))))

	.dataa(\mux4_two|Data[3]~5_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[2]~3_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[3]~31 .lut_mask = 16'h00E2;
defparam \shifter|Mux1|Data[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneii_lcell_comb \shifter|Mux1|Data[3]~32 (
// Equation(s):
// \shifter|Mux1|Data[3]~32_combout  = (\shifter|Mux1|Data[3]~31_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[4]~7_combout ))

	.dataa(\shifter|comb~1_combout ),
	.datab(vcc),
	.datac(\mux4_two|Data[4]~7_combout ),
	.datad(\shifter|Mux1|Data[3]~31_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[3]~32 .lut_mask = 16'hFFA0;
defparam \shifter|Mux1|Data[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneii_lcell_comb \shifter|Mux2|Data[1]~29 (
// Equation(s):
// \shifter|Mux2|Data[1]~29_combout  = (\shifter|comb~3_combout  & (((\shifter|Mux1|Data[3]~32_combout )))) # (!\shifter|comb~3_combout  & (!\shifter|comb~2_combout  & ((\shifter|Mux1|Data[1]~62_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[3]~32_combout ),
	.datad(\shifter|Mux1|Data[1]~62_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[1]~29 .lut_mask = 16'hB1A0;
defparam \shifter|Mux2|Data[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneii_lcell_comb \shifter|Mux3|Data[1]~13 (
// Equation(s):
// \shifter|Mux3|Data[1]~13_combout  = (\shifter|comb~5_combout  & (\shifter|Mux2|Data[5]~16_combout )) # (!\shifter|comb~5_combout  & (((!\shifter|comb~4_combout  & \shifter|Mux2|Data[1]~29_combout ))))

	.dataa(\shifter|Mux2|Data[5]~16_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux2|Data[1]~29_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[1]~13 .lut_mask = 16'hA3A0;
defparam \shifter|Mux3|Data[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \shifter|Mux4|Data[25]~28 (
// Equation(s):
// \shifter|Mux4|Data[25]~28_combout  = (\shifter|comb~6_combout  & (\shifter|comb~7_combout )) # (!\shifter|comb~6_combout  & ((\shifter|comb~7_combout  & ((\shifter|HighBit~0_combout ))) # (!\shifter|comb~7_combout  & (\shifter|Mux3|Data[25]~12_combout 
// ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[25]~12_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[25]~28 .lut_mask = 16'hDC98;
defparam \shifter|Mux4|Data[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneii_lcell_comb \shifter|Mux4|Data[25]~29 (
// Equation(s):
// \shifter|Mux4|Data[25]~29_combout  = (\shifter|comb~6_combout  & ((\shifter|Mux4|Data[25]~28_combout  & (\shifter|Mux3|Data[1]~13_combout )) # (!\shifter|Mux4|Data[25]~28_combout  & ((\shifter|Mux3|Data[17]~10_combout ))))) # (!\shifter|comb~6_combout  & 
// (((\shifter|Mux4|Data[25]~28_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|Mux3|Data[1]~13_combout ),
	.datac(\shifter|Mux3|Data[17]~10_combout ),
	.datad(\shifter|Mux4|Data[25]~28_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[25]~29 .lut_mask = 16'hDDA0;
defparam \shifter|Mux4|Data[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneii_lcell_comb \shifter|Mux5|Data[25]~34 (
// Equation(s):
// \shifter|Mux5|Data[25]~34_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[25]~29_combout )))))

	.dataa(\shifter|comb~9_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|comb~8_combout ),
	.datad(\shifter|Mux4|Data[25]~29_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[25]~34 .lut_mask = 16'h4540;
defparam \shifter|Mux5|Data[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneii_lcell_comb \shifter|Mux4|Data[9]~30 (
// Equation(s):
// \shifter|Mux4|Data[9]~30_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & (\shifter|Mux3|Data[1]~13_combout )) # (!\shifter|comb~6_combout  & ((\shifter|Mux3|Data[9]~8_combout )))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[1]~13_combout ),
	.datad(\shifter|Mux3|Data[9]~8_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[9]~30 .lut_mask = 16'h3120;
defparam \shifter|Mux4|Data[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneii_lcell_comb \shifter|Mux4|Data[9]~31 (
// Equation(s):
// \shifter|Mux4|Data[9]~31_combout  = (\shifter|Mux4|Data[9]~30_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[17]~10_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[17]~10_combout ),
	.datad(\shifter|Mux4|Data[9]~30_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[9]~31 .lut_mask = 16'hFFC0;
defparam \shifter|Mux4|Data[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cycloneii_lcell_comb \shifter|Mux5|Data[25]~35 (
// Equation(s):
// \shifter|Mux5|Data[25]~35_combout  = (\shifter|Mux5|Data[25]~34_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[9]~31_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux5|Data[25]~34_combout ),
	.datad(\shifter|Mux4|Data[9]~31_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[25]~35 .lut_mask = 16'hFCF0;
defparam \shifter|Mux5|Data[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneii_lcell_comb \seg2|OperandA_out~25 (
// Equation(s):
// \seg2|OperandA_out~25_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~25_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(vcc),
	.datab(\Rd_in~25_combout ),
	.datac(\forward|Rs_LoudUse_Forward~combout ),
	.datad(\mipsregister|register_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~25 .lut_mask = 16'hCFC0;
defparam \seg2|OperandA_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N21
cycloneii_lcell_ff \seg2|OperandA_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg2|OperandA_out~25_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [25]));

// Location: LCCOMB_X32_Y23_N6
cycloneii_lcell_comb \ALU_OpA~51 (
// Equation(s):
// \ALU_OpA~51_combout  = (\Rd_in~25_combout  & (\forward|Rs_EX_Forward[1]~9_combout  & (!\seg2|ALUSrcA_out~regout  & !\forward|Rs_EX_Forward [0])))

	.dataa(\Rd_in~25_combout ),
	.datab(\forward|Rs_EX_Forward[1]~9_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~51 .lut_mask = 16'h0008;
defparam \ALU_OpA~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneii_lcell_comb \ALU_OpA~52 (
// Equation(s):
// \ALU_OpA~52_combout  = (\ALU_OpA~50_combout ) # ((\ALU_OpA~51_combout ) # ((\seg2|OperandA_out [25] & \ALU_OpA~48_combout )))

	.dataa(\ALU_OpA~50_combout ),
	.datab(\seg2|OperandA_out [25]),
	.datac(\ALU_OpA~48_combout ),
	.datad(\ALU_OpA~51_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~52 .lut_mask = 16'hFFEA;
defparam \ALU_OpA~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneii_lcell_comb \alu|AndOut[25] (
// Equation(s):
// \alu|AndOut [25] = (\ALU_OpA~52_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [25]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[25]~49_combout ))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\mux4_two|Data[25]~49_combout ),
	.datac(\seg2|Immediate32_out [25]),
	.datad(\ALU_OpA~52_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [25]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[25] .lut_mask = 16'hE400;
defparam \alu|AndOut[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneii_lcell_comb \alu|MUX|ALU_out[25]~116 (
// Equation(s):
// \alu|MUX|ALU_out[25]~116_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|ALU_Con|ALU_ctr[1]~1_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\ALU_OpB~7_combout )) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// ((\alu|AndOut [25])))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\ALU_OpB~7_combout ),
	.datad(\alu|AndOut [25]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[25]~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[25]~116 .lut_mask = 16'hD9C8;
defparam \alu|MUX|ALU_out[25]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneii_lcell_comb \alu|adder|Add0~52 (
// Equation(s):
// \alu|adder|Add0~52_combout  = ((\ALU_OpA~52_combout  $ (\alu|comb~6_combout  $ (!\alu|adder|Add0~51 )))) # (GND)
// \alu|adder|Add0~53  = CARRY((\ALU_OpA~52_combout  & ((\alu|comb~6_combout ) # (!\alu|adder|Add0~51 ))) # (!\ALU_OpA~52_combout  & (\alu|comb~6_combout  & !\alu|adder|Add0~51 )))

	.dataa(\ALU_OpA~52_combout ),
	.datab(\alu|comb~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~51 ),
	.combout(\alu|adder|Add0~52_combout ),
	.cout(\alu|adder|Add0~53 ));
// synopsys translate_off
defparam \alu|adder|Add0~52 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneii_lcell_comb \alu|MUX|ALU_out[25]~117 (
// Equation(s):
// \alu|MUX|ALU_out[25]~117_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[25]~116_combout  & (\alu|adder|Add0~52_combout )) # (!\alu|MUX|ALU_out[25]~116_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (\alu|MUX|ALU_out[25]~116_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|MUX|ALU_out[25]~116_combout ),
	.datac(\alu|adder|Add0~52_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[25]~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[25]~117 .lut_mask = 16'hE6C4;
defparam \alu|MUX|ALU_out[25]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[25]~118 (
// Equation(s):
// \alu|MUX|ALU_out[25]~118_combout  = (\alu|MUX|ALU_out[25]~115_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[25]~117_combout ))

	.dataa(\alu|MUX|ALU_out[25]~115_combout ),
	.datab(vcc),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[25]~117_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[25]~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[25]~118 .lut_mask = 16'hFAAA;
defparam \alu|MUX|ALU_out[25]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneii_lcell_comb \seg3|WBData_out[25]~17 (
// Equation(s):
// \seg3|WBData_out[25]~17_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[25]~118_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[25]~35_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[25]~35_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[25]~118_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[25]~17 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneii_lcell_comb \Add2~71 (
// Equation(s):
// \Add2~71_combout  = (\seg2|MemDataSrc_out [0] & (!\seg2|MemDataSrc_out [1] & ((\mux4_two|Data[25]~49_combout )))) # (!\seg2|MemDataSrc_out [0] & (\seg2|MemDataSrc_out [1] & (\Add2~69_combout )))

	.dataa(\seg2|MemDataSrc_out [0]),
	.datab(\seg2|MemDataSrc_out [1]),
	.datac(\Add2~69_combout ),
	.datad(\mux4_two|Data[25]~49_combout ),
	.cin(gnd),
	.combout(\Add2~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~71 .lut_mask = 16'h6240;
defparam \Add2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y27_N13
cycloneii_lcell_ff \seg3|WBData_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[25]~17_combout ),
	.sdata(\Add2~71_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [25]));

// Location: LCCOMB_X34_Y24_N8
cycloneii_lcell_comb \seg4|WBData_out[25]~feeder (
// Equation(s):
// \seg4|WBData_out[25]~feeder_combout  = \seg3|WBData_out [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg3|WBData_out [25]),
	.cin(gnd),
	.combout(\seg4|WBData_out[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg4|WBData_out[25]~feeder .lut_mask = 16'hFF00;
defparam \seg4|WBData_out[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N9
cycloneii_lcell_ff \seg4|WBData_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg4|WBData_out[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [25]));

// Location: LCCOMB_X34_Y24_N30
cycloneii_lcell_comb \Rd_in~25 (
// Equation(s):
// \Rd_in~25_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [25])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [25])))

	.dataa(\seg4|MemData_out [25]),
	.datab(vcc),
	.datac(\seg4|WBData_out [25]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~25_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~25 .lut_mask = 16'hAAF0;
defparam \Rd_in~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneii_lcell_comb \mux4_two|Data[25]~48 (
// Equation(s):
// \mux4_two|Data[25]~48_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~25_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [25]))))

	.dataa(\seg2|OperandB_out [25]),
	.datab(\forward|Rt_EX_Forward[1]~7_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\Rd_in~25_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[25]~48 .lut_mask = 16'h0E02;
defparam \mux4_two|Data[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneii_lcell_comb \mux4_two|Data[25]~49 (
// Equation(s):
// \mux4_two|Data[25]~49_combout  = (\mux4_two|Data[25]~48_combout ) # ((\seg3|WBData_out [25] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [25]),
	.datab(vcc),
	.datac(\mux4_two|Data[25]~48_combout ),
	.datad(\forward|Rt_EX_Forward[1]~6_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[25]~49 .lut_mask = 16'hFAF0;
defparam \mux4_two|Data[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneii_lcell_comb \alu|comb~6 (
// Equation(s):
// \alu|comb~6_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [25])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[25]~49_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [25]),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\mux4_two|Data[25]~49_combout ),
	.cin(gnd),
	.combout(\alu|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~6 .lut_mask = 16'h2D78;
defparam \alu|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneii_lcell_comb \alu|adder|Add0~54 (
// Equation(s):
// \alu|adder|Add0~54_combout  = (\alu|comb~5_combout  & ((\ALU_OpA~55_combout  & (\alu|adder|Add0~53  & VCC)) # (!\ALU_OpA~55_combout  & (!\alu|adder|Add0~53 )))) # (!\alu|comb~5_combout  & ((\ALU_OpA~55_combout  & (!\alu|adder|Add0~53 )) # 
// (!\ALU_OpA~55_combout  & ((\alu|adder|Add0~53 ) # (GND)))))
// \alu|adder|Add0~55  = CARRY((\alu|comb~5_combout  & (!\ALU_OpA~55_combout  & !\alu|adder|Add0~53 )) # (!\alu|comb~5_combout  & ((!\alu|adder|Add0~53 ) # (!\ALU_OpA~55_combout ))))

	.dataa(\alu|comb~5_combout ),
	.datab(\ALU_OpA~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~53 ),
	.combout(\alu|adder|Add0~54_combout ),
	.cout(\alu|adder|Add0~55 ));
// synopsys translate_off
defparam \alu|adder|Add0~54 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneii_lcell_comb \alu|adder|Add0~56 (
// Equation(s):
// \alu|adder|Add0~56_combout  = ((\ALU_OpA~58_combout  $ (\alu|comb~4_combout  $ (!\alu|adder|Add0~55 )))) # (GND)
// \alu|adder|Add0~57  = CARRY((\ALU_OpA~58_combout  & ((\alu|comb~4_combout ) # (!\alu|adder|Add0~55 ))) # (!\ALU_OpA~58_combout  & (\alu|comb~4_combout  & !\alu|adder|Add0~55 )))

	.dataa(\ALU_OpA~58_combout ),
	.datab(\alu|comb~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~55 ),
	.combout(\alu|adder|Add0~56_combout ),
	.cout(\alu|adder|Add0~57 ));
// synopsys translate_off
defparam \alu|adder|Add0~56 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneii_lcell_comb \alu|AndOut[28] (
// Equation(s):
// \alu|AndOut [28] = (\ALU_OpA~61_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [28])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[28]~55_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\ALU_OpA~61_combout ),
	.datac(\seg2|Immediate32_out [28]),
	.datad(\mux4_two|Data[28]~55_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [28]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[28] .lut_mask = 16'hC480;
defparam \alu|AndOut[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[28]~128 (
// Equation(s):
// \alu|MUX|ALU_out[28]~128_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (\alu|Cmp[31]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|AndOut [28] & (!\alu|ALU_Con|ALU_ctr[1]~1_combout )))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|AndOut [28]),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[28]~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[28]~128 .lut_mask = 16'hAEA4;
defparam \alu|MUX|ALU_out[28]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[28]~129 (
// Equation(s):
// \alu|MUX|ALU_out[28]~129_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|MUX|ALU_out[28]~128_combout  & ((\alu|adder|Add0~58_combout ))) # (!\alu|MUX|ALU_out[28]~128_combout  & (\ALU_OpB~7_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// (((\alu|MUX|ALU_out[28]~128_combout ))))

	.dataa(\ALU_OpB~7_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\alu|adder|Add0~58_combout ),
	.datad(\alu|MUX|ALU_out[28]~128_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[28]~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[28]~129 .lut_mask = 16'hF388;
defparam \alu|MUX|ALU_out[28]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneii_lcell_comb \alu|MUX|ALU_out[28]~130 (
// Equation(s):
// \alu|MUX|ALU_out[28]~130_combout  = (\alu|MUX|ALU_out[28]~127_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[28]~129_combout ))

	.dataa(vcc),
	.datab(\alu|MUX|ALU_out[28]~127_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[28]~129_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[28]~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[28]~130 .lut_mask = 16'hFCCC;
defparam \alu|MUX|ALU_out[28]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneii_lcell_comb \seg3|WBData_out[28]~20 (
// Equation(s):
// \seg3|WBData_out[28]~20_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[28]~130_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[28]~41_combout ))

	.dataa(\shifter|Mux5|Data[28]~41_combout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[28]~130_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[28]~20 .lut_mask = 16'hEE22;
defparam \seg3|WBData_out[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N5
cycloneii_lcell_ff \seg3|WBData_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[28]~20_combout ),
	.sdata(\Add2~80_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [28]));

// Location: LCCOMB_X45_Y21_N22
cycloneii_lcell_comb \mipsregister|register~1860 (
// Equation(s):
// \mipsregister|register~1860_combout  = !\mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1860_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1860 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N23
cycloneii_lcell_ff \mipsregister|register~348 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1860_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~348_regout ));

// Location: LCCOMB_X47_Y21_N6
cycloneii_lcell_comb \mipsregister|register~1861 (
// Equation(s):
// \mipsregister|register~1861_combout  = !\mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1861_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1861 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N7
cycloneii_lcell_ff \mipsregister|register~316 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1861_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~316_regout ));

// Location: LCFF_X45_Y21_N29
cycloneii_lcell_ff \mipsregister|register~284 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~284_regout ));

// Location: LCCOMB_X45_Y21_N28
cycloneii_lcell_comb \mipsregister|register~1594 (
// Equation(s):
// \mipsregister|register~1594_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (!\mipsregister|register~316_regout )) # (!\comb~3_combout  & ((\mipsregister|register~284_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~316_regout ),
	.datac(\mipsregister|register~284_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1594_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1594 .lut_mask = 16'hBB50;
defparam \mipsregister|register~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N10
cycloneii_lcell_comb \mipsregister|register~1595 (
// Equation(s):
// \mipsregister|register~1595_combout  = (\comb~2_combout  & ((\mipsregister|register~1594_combout  & (!\mipsregister|register~380_regout )) # (!\mipsregister|register~1594_combout  & ((!\mipsregister|register~348_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1594_combout ))))

	.dataa(\mipsregister|register~380_regout ),
	.datab(\mipsregister|register~348_regout ),
	.datac(\comb~2_combout ),
	.datad(\mipsregister|register~1594_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1595_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1595 .lut_mask = 16'h5F30;
defparam \mipsregister|register~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N3
cycloneii_lcell_ff \mipsregister|register~92 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~92_regout ));

// Location: LCFF_X44_Y30_N9
cycloneii_lcell_ff \mipsregister|register~124 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~124_regout ));

// Location: LCFF_X43_Y29_N19
cycloneii_lcell_ff \mipsregister|register~28 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~28_regout ));

// Location: LCCOMB_X43_Y29_N28
cycloneii_lcell_comb \mipsregister|register~1864 (
// Equation(s):
// \mipsregister|register~1864_combout  = !\mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1864_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1864 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N29
cycloneii_lcell_ff \mipsregister|register~60 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1864_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~60_regout ));

// Location: LCCOMB_X43_Y29_N18
cycloneii_lcell_comb \mipsregister|register~1598 (
// Equation(s):
// \mipsregister|register~1598_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((!\mipsregister|register~60_regout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~28_regout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~28_regout ),
	.datad(\mipsregister|register~60_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1598_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1598 .lut_mask = 16'h98BA;
defparam \mipsregister|register~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N8
cycloneii_lcell_comb \mipsregister|register~1599 (
// Equation(s):
// \mipsregister|register~1599_combout  = (\comb~2_combout  & ((\mipsregister|register~1598_combout  & ((\mipsregister|register~124_regout ))) # (!\mipsregister|register~1598_combout  & (\mipsregister|register~92_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1598_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~92_regout ),
	.datac(\mipsregister|register~124_regout ),
	.datad(\mipsregister|register~1598_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1599_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1599 .lut_mask = 16'hF588;
defparam \mipsregister|register~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneii_lcell_comb \mipsregister|register~1600 (
// Equation(s):
// \mipsregister|register~1600_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~1597_combout )) # (!\comb~0_combout  & ((\mipsregister|register~1599_combout )))))

	.dataa(\mipsregister|register~1597_combout ),
	.datab(\comb~1_combout ),
	.datac(\comb~0_combout ),
	.datad(\mipsregister|register~1599_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1600_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1600 .lut_mask = 16'hE3E0;
defparam \mipsregister|register~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneii_lcell_comb \mipsregister|register~1603 (
// Equation(s):
// \mipsregister|register~1603_combout  = (\comb~1_combout  & ((\mipsregister|register~1600_combout  & (\mipsregister|register~1602_combout )) # (!\mipsregister|register~1600_combout  & ((\mipsregister|register~1595_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1600_combout ))))

	.dataa(\mipsregister|register~1602_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1595_combout ),
	.datad(\mipsregister|register~1600_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1603_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1603 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N23
cycloneii_lcell_ff \mipsregister|register~540 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~540_regout ));

// Location: LCCOMB_X41_Y21_N22
cycloneii_lcell_comb \mipsregister|register~1588 (
// Equation(s):
// \mipsregister|register~1588_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~796_regout )) # (!\comb~1_combout  & ((\mipsregister|register~540_regout )))))

	.dataa(\mipsregister|register~796_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~540_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1588_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1588 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N23
cycloneii_lcell_ff \mipsregister|register~924 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~924_regout ));

// Location: LCCOMB_X42_Y21_N22
cycloneii_lcell_comb \mipsregister|register~1589 (
// Equation(s):
// \mipsregister|register~1589_combout  = (\mipsregister|register~1588_combout  & (((\mipsregister|register~924_regout ) # (!\comb~0_combout )))) # (!\mipsregister|register~1588_combout  & (\mipsregister|register~668_regout  & ((\comb~0_combout ))))

	.dataa(\mipsregister|register~668_regout ),
	.datab(\mipsregister|register~1588_combout ),
	.datac(\mipsregister|register~924_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1589_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1589 .lut_mask = 16'hE2CC;
defparam \mipsregister|register~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N25
cycloneii_lcell_ff \mipsregister|register~956 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~956_regout ));

// Location: LCFF_X38_Y22_N1
cycloneii_lcell_ff \mipsregister|register~700 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~700_regout ));

// Location: LCFF_X38_Y22_N7
cycloneii_lcell_ff \mipsregister|register~572 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~572_regout ));

// Location: LCCOMB_X38_Y22_N6
cycloneii_lcell_comb \mipsregister|register~1586 (
// Equation(s):
// \mipsregister|register~1586_combout  = (\comb~0_combout  & ((\mipsregister|register~700_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~572_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~700_regout ),
	.datac(\mipsregister|register~572_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1586_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1586 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \mipsregister|register~1587 (
// Equation(s):
// \mipsregister|register~1587_combout  = (\comb~1_combout  & ((\mipsregister|register~1586_combout  & ((\mipsregister|register~956_regout ))) # (!\mipsregister|register~1586_combout  & (\mipsregister|register~828_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1586_combout ))))

	.dataa(\mipsregister|register~828_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~956_regout ),
	.datad(\mipsregister|register~1586_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1587_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1587 .lut_mask = 16'hF388;
defparam \mipsregister|register~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneii_lcell_comb \mipsregister|register~1590 (
// Equation(s):
// \mipsregister|register~1590_combout  = (\comb~3_combout  & (((\comb~2_combout ) # (\mipsregister|register~1587_combout )))) # (!\comb~3_combout  & (\mipsregister|register~1589_combout  & (!\comb~2_combout )))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1589_combout ),
	.datac(\comb~2_combout ),
	.datad(\mipsregister|register~1587_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1590_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1590 .lut_mask = 16'hAEA4;
defparam \mipsregister|register~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N29
cycloneii_lcell_ff \mipsregister|register~892 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux3~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~892_regout ));

// Location: LCCOMB_X48_Y24_N18
cycloneii_lcell_comb \mipsregister|register~1859 (
// Equation(s):
// \mipsregister|register~1859_combout  = !\mipsregister|Mux3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux3~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1859_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1859 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N19
cycloneii_lcell_ff \mipsregister|register~1020 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1859_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1020_regout ));

// Location: LCCOMB_X48_Y24_N28
cycloneii_lcell_comb \mipsregister|register~1592 (
// Equation(s):
// \mipsregister|register~1592_combout  = (\mipsregister|register~1591_combout  & (((!\mipsregister|register~1020_regout )) # (!\comb~1_combout ))) # (!\mipsregister|register~1591_combout  & (\comb~1_combout  & (\mipsregister|register~892_regout )))

	.dataa(\mipsregister|register~1591_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~892_regout ),
	.datad(\mipsregister|register~1020_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1592_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1592 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneii_lcell_comb \mipsregister|register~1593 (
// Equation(s):
// \mipsregister|register~1593_combout  = (\comb~2_combout  & ((\mipsregister|register~1590_combout  & ((\mipsregister|register~1592_combout ))) # (!\mipsregister|register~1590_combout  & (\mipsregister|register~1585_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1590_combout ))))

	.dataa(\mipsregister|register~1585_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1590_combout ),
	.datad(\mipsregister|register~1592_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1593_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1593 .lut_mask = 16'hF838;
defparam \mipsregister|register~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneii_lcell_comb \seg2|OperandB_out~56 (
// Equation(s):
// \seg2|OperandB_out~56_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1593_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1603_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\mipsregister|register~1603_combout ),
	.datac(\mipsregister|register~1593_combout ),
	.datad(\forward|Rt_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~56_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~56 .lut_mask = 16'h00E4;
defparam \seg2|OperandB_out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneii_lcell_comb \seg2|OperandB_out~57 (
// Equation(s):
// \seg2|OperandB_out~57_combout  = (\seg2|OperandB_out~56_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~28_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~28_combout ),
	.datad(\seg2|OperandB_out~56_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~57_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~57 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N13
cycloneii_lcell_ff \seg2|OperandB_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [28]));

// Location: LCCOMB_X33_Y29_N2
cycloneii_lcell_comb \mux4_two|Data[28]~54 (
// Equation(s):
// \mux4_two|Data[28]~54_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~28_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [28]))))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(\seg2|OperandB_out [28]),
	.datac(\Rd_in~28_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[28]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[28]~54 .lut_mask = 16'h5044;
defparam \mux4_two|Data[28]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N24
cycloneii_lcell_comb \mux4_two|Data[28]~55 (
// Equation(s):
// \mux4_two|Data[28]~55_combout  = (\mux4_two|Data[28]~54_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [28]))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(vcc),
	.datac(\seg3|WBData_out [28]),
	.datad(\mux4_two|Data[28]~54_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[28]~55 .lut_mask = 16'hFFA0;
defparam \mux4_two|Data[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneii_lcell_comb \Add2~80 (
// Equation(s):
// \Add2~80_combout  = (\seg2|MemDataSrc_out [0] & (!\seg2|MemDataSrc_out [1] & ((\mux4_two|Data[28]~55_combout )))) # (!\seg2|MemDataSrc_out [0] & (\seg2|MemDataSrc_out [1] & (\Add2~78_combout )))

	.dataa(\seg2|MemDataSrc_out [0]),
	.datab(\seg2|MemDataSrc_out [1]),
	.datac(\Add2~78_combout ),
	.datad(\mux4_two|Data[28]~55_combout ),
	.cin(gnd),
	.combout(\Add2~80_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~80 .lut_mask = 16'h6240;
defparam \Add2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cycloneii_lcell_comb \seg3|MemData_out~28 (
// Equation(s):
// \seg3|MemData_out~28_combout  = (\Add2~80_combout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(\Add2~80_combout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg3|MemData_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~28 .lut_mask = 16'h0C0C;
defparam \seg3|MemData_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N31
cycloneii_lcell_ff \seg3|MemData_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [28]));

// Location: LCCOMB_X33_Y22_N4
cycloneii_lcell_comb \Add2~56 (
// Equation(s):
// \Add2~56_combout  = (\seg2|MemDataSrc_out [0] & (((!\seg2|MemDataSrc_out [1] & \mux4_two|Data[20]~39_combout )))) # (!\seg2|MemDataSrc_out [0] & (\Add2~54_combout  & (\seg2|MemDataSrc_out [1])))

	.dataa(\Add2~54_combout ),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\mux4_two|Data[20]~39_combout ),
	.cin(gnd),
	.combout(\Add2~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~56 .lut_mask = 16'h2C20;
defparam \Add2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneii_lcell_comb \seg3|MemData_out~20 (
// Equation(s):
// \seg3|MemData_out~20_combout  = (\Add2~56_combout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(\Add2~56_combout ),
	.datac(vcc),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~20 .lut_mask = 16'h00CC;
defparam \seg3|MemData_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N25
cycloneii_lcell_ff \seg3|MemData_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [20]));

// Location: LCCOMB_X32_Y31_N26
cycloneii_lcell_comb \condition_check|sl1|out~9 (
// Equation(s):
// \condition_check|sl1|out~9_combout  = (\seg3|WBData_out [0] & (\seg3|MemData_out [28])) # (!\seg3|WBData_out [0] & ((\seg3|MemData_out [20])))

	.dataa(vcc),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg3|MemData_out [28]),
	.datad(\seg3|MemData_out [20]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~9 .lut_mask = 16'hF3C0;
defparam \condition_check|sl1|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N30
cycloneii_lcell_comb \regshift|mux8_1_1|out[4]~10 (
// Equation(s):
// \regshift|mux8_1_1|out[4]~10_combout  = (\regshift|mux8_1_1|out[4]~1_combout  & ((\regshift|mux8_1_2|out[2]~12_combout  & (\regshift|mux8_1_2|out~5_combout )) # (!\regshift|mux8_1_2|out[2]~12_combout  & ((\condition_check|sl1|out~9_combout ))))) # 
// (!\regshift|mux8_1_1|out[4]~1_combout  & (((\regshift|mux8_1_2|out[2]~12_combout ))))

	.dataa(\regshift|mux8_1_2|out~5_combout ),
	.datab(\regshift|mux8_1_1|out[4]~1_combout ),
	.datac(\regshift|mux8_1_2|out[2]~12_combout ),
	.datad(\condition_check|sl1|out~9_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[4]~10 .lut_mask = 16'hBCB0;
defparam \regshift|mux8_1_1|out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N18
cycloneii_lcell_comb \regshift|mux8_1_1|out[4]~11 (
// Equation(s):
// \regshift|mux8_1_1|out[4]~11_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (((\regshift|mux8_1_1|out[4]~10_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & ((\regshift|mux8_1_1|out[4]~10_combout  & (\condition_check|sl1|out~25_combout )) # 
// (!\regshift|mux8_1_1|out[4]~10_combout  & ((\condition_check|sl1|out~37_combout )))))

	.dataa(\condition_check|sl1|out~25_combout ),
	.datab(\regshift|mux8_1_1|out[4]~0_combout ),
	.datac(\condition_check|sl1|out~37_combout ),
	.datad(\regshift|mux8_1_1|out[4]~10_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[4]~11 .lut_mask = 16'hEE30;
defparam \regshift|mux8_1_1|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N22
cycloneii_lcell_comb \regshift|mux8_1_3|out[4]~14 (
// Equation(s):
// \regshift|mux8_1_3|out[4]~14_combout  = (\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~9_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~10_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~10_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\condition_check|sl1|out~9_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[4]~14 .lut_mask = 16'hE040;
defparam \regshift|mux8_1_3|out[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N24
cycloneii_lcell_comb \regshift|mux8_1_3|out[4]~13 (
// Equation(s):
// \regshift|mux8_1_3|out[4]~13_combout  = (\seg3|MemData_out [4] & \regshift|mux8_1_3|out[0]~1_combout )

	.dataa(\seg3|MemData_out [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\regshift|mux8_1_3|out[0]~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[4]~13 .lut_mask = 16'hAA00;
defparam \regshift|mux8_1_3|out[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N18
cycloneii_lcell_comb \regshift|mux8_1_3|out[4]~15 (
// Equation(s):
// \regshift|mux8_1_3|out[4]~15_combout  = (\regshift|Rt_out_shift_ctr~0_combout  & (((\regshift|mux8_1_3|out[4]~14_combout ) # (\regshift|mux8_1_3|out[4]~13_combout )))) # (!\regshift|Rt_out_shift_ctr~0_combout  & (\regshift|mux8_1_2|out~5_combout ))

	.dataa(\regshift|mux8_1_2|out~5_combout ),
	.datab(\regshift|mux8_1_3|out[4]~14_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_3|out[4]~13_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[4]~15 .lut_mask = 16'hFACA;
defparam \regshift|mux8_1_3|out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N22
cycloneii_lcell_comb \datamemory|Mux27~0 (
// Equation(s):
// \datamemory|Mux27~0_combout  = (\datamemory|Mux29~0_combout  & (((\datamemory|Mux29~1_combout )))) # (!\datamemory|Mux29~0_combout  & ((\datamemory|Mux29~1_combout  & (\regshift|mux8_1_2|out [4])) # (!\datamemory|Mux29~1_combout  & 
// ((\regshift|mux8_1_0|out[4]~25_combout )))))

	.dataa(\datamemory|Mux29~0_combout ),
	.datab(\regshift|mux8_1_2|out [4]),
	.datac(\datamemory|Mux29~1_combout ),
	.datad(\regshift|mux8_1_0|out[4]~25_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux27~0 .lut_mask = 16'hE5E0;
defparam \datamemory|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N8
cycloneii_lcell_comb \datamemory|Mux27~1 (
// Equation(s):
// \datamemory|Mux27~1_combout  = (\datamemory|Mux29~0_combout  & ((\datamemory|Mux27~0_combout  & ((\regshift|mux8_1_3|out[4]~15_combout ))) # (!\datamemory|Mux27~0_combout  & (\regshift|mux8_1_1|out[4]~11_combout )))) # (!\datamemory|Mux29~0_combout  & 
// (((\datamemory|Mux27~0_combout ))))

	.dataa(\datamemory|Mux29~0_combout ),
	.datab(\regshift|mux8_1_1|out[4]~11_combout ),
	.datac(\regshift|mux8_1_3|out[4]~15_combout ),
	.datad(\datamemory|Mux27~0_combout ),
	.cin(gnd),
	.combout(\datamemory|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|Mux27~1 .lut_mask = 16'hF588;
defparam \datamemory|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneii_lcell_comb \memshift|mux8_1_13|out[5]~12 (
// Equation(s):
// \memshift|mux8_1_13|out[5]~12_combout  = (\memshift|mux8_1_13|out[4]~0_combout  & (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ))) # (!\memshift|mux8_1_13|out[4]~0_combout  & 
// (((\condition_check|sl1|out~52_combout ))))

	.dataa(\seg3|WBData_out [0]),
	.datab(\memshift|mux8_1_13|out[4]~0_combout ),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\condition_check|sl1|out~52_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[5]~12 .lut_mask = 16'h7340;
defparam \memshift|mux8_1_13|out[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneii_lcell_comb \memshift|mux4_1_10|out[5]~5 (
// Equation(s):
// \memshift|mux4_1_10|out[5]~5_combout  = (\seg3|WBData_out [1] & ((\condition_check|sl1|out~51_combout ))) # (!\seg3|WBData_out [1] & (\memshift|mux8_1_11|out[5]~5_combout ))

	.dataa(\memshift|mux8_1_11|out[5]~5_combout ),
	.datab(\condition_check|sl1|out~51_combout ),
	.datac(vcc),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\memshift|mux4_1_10|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_10|out[5]~5 .lut_mask = 16'hCCAA;
defparam \memshift|mux4_1_10|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneii_lcell_comb \memshift|mux8_1_13|out[5]~13 (
// Equation(s):
// \memshift|mux8_1_13|out[5]~13_combout  = (\memshift|mux8_1_13|out[1]~2_combout  & (((\seg4|MemData_out[0]~0_combout  & \memshift|mux4_1_10|out[5]~5_combout )))) # (!\memshift|mux8_1_13|out[1]~2_combout  & ((\memshift|mux8_1_13|out[5]~12_combout ) # 
// ((\seg4|MemData_out[0]~0_combout  & \memshift|mux4_1_10|out[5]~5_combout ))))

	.dataa(\memshift|mux8_1_13|out[1]~2_combout ),
	.datab(\memshift|mux8_1_13|out[5]~12_combout ),
	.datac(\seg4|MemData_out[0]~0_combout ),
	.datad(\memshift|mux4_1_10|out[5]~5_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[5]~13 .lut_mask = 16'hF444;
defparam \memshift|mux8_1_13|out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y29_N29
cycloneii_lcell_ff \seg4|MemData_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_13|out[5]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [5]));

// Location: LCCOMB_X38_Y29_N6
cycloneii_lcell_comb \Rd_in~5 (
// Equation(s):
// \Rd_in~5_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [5]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [5]))

	.dataa(\seg4|MemWBSrc_out~regout ),
	.datab(vcc),
	.datac(\seg4|WBData_out [5]),
	.datad(\seg4|MemData_out [5]),
	.cin(gnd),
	.combout(\Rd_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~5 .lut_mask = 16'hFA50;
defparam \Rd_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N17
cycloneii_lcell_ff \mipsregister|register~677 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~677_regout ));

// Location: LCFF_X42_Y23_N3
cycloneii_lcell_ff \mipsregister|register~933 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~933_regout ));

// Location: LCFF_X41_Y23_N15
cycloneii_lcell_ff \mipsregister|register~549 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~549_regout ));

// Location: LCCOMB_X41_Y23_N14
cycloneii_lcell_comb \mipsregister|register~1124 (
// Equation(s):
// \mipsregister|register~1124_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~805_regout )) # (!\comb~1_combout  & ((\mipsregister|register~549_regout )))))

	.dataa(\mipsregister|register~805_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~549_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1124_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1124 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneii_lcell_comb \mipsregister|register~1125 (
// Equation(s):
// \mipsregister|register~1125_combout  = (\comb~0_combout  & ((\mipsregister|register~1124_combout  & ((\mipsregister|register~933_regout ))) # (!\mipsregister|register~1124_combout  & (\mipsregister|register~677_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1124_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~677_regout ),
	.datac(\mipsregister|register~933_regout ),
	.datad(\mipsregister|register~1124_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1125_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1125 .lut_mask = 16'hF588;
defparam \mipsregister|register~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N15
cycloneii_lcell_ff \mipsregister|register~613 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~613_regout ));

// Location: LCFF_X47_Y25_N13
cycloneii_lcell_ff \mipsregister|register~869 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~869_regout ));

// Location: LCCOMB_X48_Y25_N14
cycloneii_lcell_comb \mipsregister|register~1131 (
// Equation(s):
// \mipsregister|register~1131_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~869_regout ))) # (!\comb~1_combout  & (\mipsregister|register~613_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~613_regout ),
	.datad(\mipsregister|register~869_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1131_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1131 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N9
cycloneii_lcell_ff \mipsregister|register~741 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~741_regout ));

// Location: LCCOMB_X48_Y25_N8
cycloneii_lcell_comb \mipsregister|register~1132 (
// Equation(s):
// \mipsregister|register~1132_combout  = (\mipsregister|register~1131_combout  & (((!\comb~0_combout )) # (!\mipsregister|register~997_regout ))) # (!\mipsregister|register~1131_combout  & (((\mipsregister|register~741_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~997_regout ),
	.datab(\mipsregister|register~1131_combout ),
	.datac(\mipsregister|register~741_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1132_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1132 .lut_mask = 16'h74CC;
defparam \mipsregister|register~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneii_lcell_comb \mipsregister|register~1133 (
// Equation(s):
// \mipsregister|register~1133_combout  = (\mipsregister|register~1130_combout  & (((\mipsregister|register~1132_combout ) # (!\comb~3_combout )))) # (!\mipsregister|register~1130_combout  & (\mipsregister|register~1125_combout  & (\comb~3_combout )))

	.dataa(\mipsregister|register~1130_combout ),
	.datab(\mipsregister|register~1125_combout ),
	.datac(\comb~3_combout ),
	.datad(\mipsregister|register~1132_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1133_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1133 .lut_mask = 16'hEA4A;
defparam \mipsregister|register~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
cycloneii_lcell_comb \mipsregister|register~1746 (
// Equation(s):
// \mipsregister|register~1746_combout  = !\mipsregister|Mux26~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux26~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1746_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1746 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N29
cycloneii_lcell_ff \mipsregister|register~293 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1746_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~293_regout ));

// Location: LCFF_X44_Y22_N15
cycloneii_lcell_ff \mipsregister|register~357 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~357_regout ));

// Location: LCFF_X45_Y22_N9
cycloneii_lcell_ff \mipsregister|register~325 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~325_regout ));

// Location: LCFF_X45_Y22_N31
cycloneii_lcell_ff \mipsregister|register~261 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~261_regout ));

// Location: LCCOMB_X45_Y22_N30
cycloneii_lcell_comb \mipsregister|register~1136 (
// Equation(s):
// \mipsregister|register~1136_combout  = (\comb~2_combout  & ((\mipsregister|register~325_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~261_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~325_regout ),
	.datac(\mipsregister|register~261_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1136_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1136 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
cycloneii_lcell_comb \mipsregister|register~1137 (
// Equation(s):
// \mipsregister|register~1137_combout  = (\comb~3_combout  & ((\mipsregister|register~1136_combout  & ((\mipsregister|register~357_regout ))) # (!\mipsregister|register~1136_combout  & (!\mipsregister|register~293_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1136_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~293_regout ),
	.datac(\mipsregister|register~357_regout ),
	.datad(\mipsregister|register~1136_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1137_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1137 .lut_mask = 16'hF522;
defparam \mipsregister|register~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N7
cycloneii_lcell_ff \mipsregister|register~101 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~101_regout ));

// Location: LCFF_X45_Y26_N3
cycloneii_lcell_ff \mipsregister|register~5 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~5_regout ));

// Location: LCCOMB_X45_Y26_N2
cycloneii_lcell_comb \mipsregister|register~1138 (
// Equation(s):
// \mipsregister|register~1138_combout  = (\comb~2_combout  & ((\mipsregister|register~69_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~5_regout  & !\comb~3_combout ))))

	.dataa(\mipsregister|register~69_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~5_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1138_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1138 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
cycloneii_lcell_comb \mipsregister|register~1139 (
// Equation(s):
// \mipsregister|register~1139_combout  = (\comb~3_combout  & ((\mipsregister|register~1138_combout  & ((\mipsregister|register~101_regout ))) # (!\mipsregister|register~1138_combout  & (\mipsregister|register~37_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1138_combout ))))

	.dataa(\mipsregister|register~37_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~101_regout ),
	.datad(\mipsregister|register~1138_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1139_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1139 .lut_mask = 16'hF388;
defparam \mipsregister|register~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneii_lcell_comb \mipsregister|register~1140 (
// Equation(s):
// \mipsregister|register~1140_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~1137_combout )))) # (!\comb~1_combout  & (!\comb~0_combout  & ((\mipsregister|register~1139_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1137_combout ),
	.datad(\mipsregister|register~1139_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1140_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1140 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cycloneii_lcell_comb \mipsregister|register~485feeder (
// Equation(s):
// \mipsregister|register~485feeder_combout  = \mipsregister|Mux26~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux26~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~485feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~485feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~485feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N23
cycloneii_lcell_ff \mipsregister|register~485 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~485feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~485_regout ));

// Location: LCFF_X42_Y29_N25
cycloneii_lcell_ff \mipsregister|register~453 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~453_regout ));

// Location: LCFF_X41_Y29_N29
cycloneii_lcell_ff \mipsregister|register~421 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~421_regout ));

// Location: LCFF_X41_Y29_N23
cycloneii_lcell_ff \mipsregister|register~389 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux26~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~389_regout ));

// Location: LCCOMB_X41_Y29_N22
cycloneii_lcell_comb \mipsregister|register~1141 (
// Equation(s):
// \mipsregister|register~1141_combout  = (\comb~3_combout  & ((\mipsregister|register~421_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~389_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~421_regout ),
	.datac(\mipsregister|register~389_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1141_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1141 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cycloneii_lcell_comb \mipsregister|register~1142 (
// Equation(s):
// \mipsregister|register~1142_combout  = (\comb~2_combout  & ((\mipsregister|register~1141_combout  & (\mipsregister|register~485_regout )) # (!\mipsregister|register~1141_combout  & ((\mipsregister|register~453_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1141_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~485_regout ),
	.datac(\mipsregister|register~453_regout ),
	.datad(\mipsregister|register~1141_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1142_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1142 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneii_lcell_comb \mipsregister|register~1143 (
// Equation(s):
// \mipsregister|register~1143_combout  = (\comb~0_combout  & ((\mipsregister|register~1140_combout  & ((\mipsregister|register~1142_combout ))) # (!\mipsregister|register~1140_combout  & (\mipsregister|register~1135_combout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1140_combout ))))

	.dataa(\mipsregister|register~1135_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1140_combout ),
	.datad(\mipsregister|register~1142_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1143_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1143 .lut_mask = 16'hF838;
defparam \mipsregister|register~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneii_lcell_comb \seg2|OperandB_out~10 (
// Equation(s):
// \seg2|OperandB_out~10_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1133_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1143_combout )))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1133_combout ),
	.datad(\mipsregister|register~1143_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~10 .lut_mask = 16'h5140;
defparam \seg2|OperandB_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneii_lcell_comb \seg2|OperandB_out~11 (
// Equation(s):
// \seg2|OperandB_out~11_combout  = (\seg2|OperandB_out~10_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~5_combout ))

	.dataa(vcc),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\Rd_in~5_combout ),
	.datad(\seg2|OperandB_out~10_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~11 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N7
cycloneii_lcell_ff \seg2|OperandB_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [5]));

// Location: LCCOMB_X27_Y26_N18
cycloneii_lcell_comb \mux4_two|Data[5]~8 (
// Equation(s):
// \mux4_two|Data[5]~8_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~5_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [5])))))

	.dataa(\Rd_in~5_combout ),
	.datab(\seg2|OperandB_out [5]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[5]~8 .lut_mask = 16'h0A0C;
defparam \mux4_two|Data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneii_lcell_comb \mux4_two|Data[5]~9 (
// Equation(s):
// \mux4_two|Data[5]~9_combout  = (\mux4_two|Data[5]~8_combout ) # ((\seg3|WBData_out [5] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(\seg3|WBData_out [5]),
	.datab(vcc),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[5]~8_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[5]~9 .lut_mask = 16'hFFA0;
defparam \mux4_two|Data[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneii_lcell_comb \shifter|Mux1|Data[4]~2 (
// Equation(s):
// \shifter|Mux1|Data[4]~2_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[3]~5_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[4]~7_combout )))))

	.dataa(\mux4_two|Data[3]~5_combout ),
	.datab(\shifter|comb~0_combout ),
	.datac(\mux4_two|Data[4]~7_combout ),
	.datad(\shifter|comb~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[4]~2 .lut_mask = 16'h00B8;
defparam \shifter|Mux1|Data[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneii_lcell_comb \shifter|Mux1|Data[4]~3 (
// Equation(s):
// \shifter|Mux1|Data[4]~3_combout  = (\shifter|Mux1|Data[4]~2_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[5]~9_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~1_combout ),
	.datac(\mux4_two|Data[5]~9_combout ),
	.datad(\shifter|Mux1|Data[4]~2_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[4]~3 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cycloneii_lcell_comb \shifter|Mux2|Data[2]~45 (
// Equation(s):
// \shifter|Mux2|Data[2]~45_combout  = (\shifter|Mux2|Data[2]~44_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[4]~3_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[2]~44_combout ),
	.datad(\shifter|Mux1|Data[4]~3_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[2]~45 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneii_lcell_comb \shifter|Mux3|Data[2]~20 (
// Equation(s):
// \shifter|Mux3|Data[2]~20_combout  = (\shifter|comb~5_combout  & (((\shifter|Mux2|Data[6]~31_combout )))) # (!\shifter|comb~5_combout  & (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[2]~45_combout )))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[2]~45_combout ),
	.datad(\shifter|Mux2|Data[6]~31_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[2]~20 .lut_mask = 16'hDC10;
defparam \shifter|Mux3|Data[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneii_lcell_comb \shifter|Mux4|Data[10]~34 (
// Equation(s):
// \shifter|Mux4|Data[10]~34_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & (\shifter|Mux3|Data[2]~20_combout )) # (!\shifter|comb~6_combout  & ((\shifter|Mux3|Data[10]~15_combout )))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[2]~20_combout ),
	.datad(\shifter|Mux3|Data[10]~15_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[10]~34 .lut_mask = 16'h3120;
defparam \shifter|Mux4|Data[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneii_lcell_comb \shifter|Mux4|Data[10]~35 (
// Equation(s):
// \shifter|Mux4|Data[10]~35_combout  = (\shifter|Mux4|Data[10]~34_combout ) # ((\shifter|Mux3|Data[18]~17_combout  & \shifter|comb~7_combout ))

	.dataa(\shifter|Mux3|Data[18]~17_combout ),
	.datab(vcc),
	.datac(\shifter|comb~7_combout ),
	.datad(\shifter|Mux4|Data[10]~34_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[10]~35 .lut_mask = 16'hFFA0;
defparam \shifter|Mux4|Data[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cycloneii_lcell_comb \shifter|Mux5|Data[10]~10 (
// Equation(s):
// \shifter|Mux5|Data[10]~10_combout  = (\shifter|comb~8_combout  & (\shifter|Mux4|Data[26]~33_combout )) # (!\shifter|comb~8_combout  & (((!\shifter|comb~9_combout  & \shifter|Mux4|Data[10]~35_combout ))))

	.dataa(\shifter|Mux4|Data[26]~33_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|comb~8_combout ),
	.datad(\shifter|Mux4|Data[10]~35_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[10]~10 .lut_mask = 16'hA3A0;
defparam \shifter|Mux5|Data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneii_lcell_comb \seg3|WBData_out[10]~2 (
// Equation(s):
// \seg3|WBData_out[10]~2_combout  = (\seg2|ALUShiftSrc_out~regout  & (\alu|MUX|ALU_out [10])) # (!\seg2|ALUShiftSrc_out~regout  & ((\shifter|Mux5|Data[10]~10_combout )))

	.dataa(\alu|MUX|ALU_out [10]),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\shifter|Mux5|Data[10]~10_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[10]~2 .lut_mask = 16'hBB88;
defparam \seg3|WBData_out[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y27_N21
cycloneii_lcell_ff \seg3|WBData_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[10]~2_combout ),
	.sdata(\Add2~26_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [10]));

// Location: LCFF_X31_Y29_N9
cycloneii_lcell_ff \seg4|WBData_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [10]));

// Location: LCCOMB_X31_Y29_N8
cycloneii_lcell_comb \Rd_in~10 (
// Equation(s):
// \Rd_in~10_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [10])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [10])))

	.dataa(\seg4|MemData_out [10]),
	.datab(vcc),
	.datac(\seg4|WBData_out [10]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~10_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~10 .lut_mask = 16'hAAF0;
defparam \Rd_in~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cycloneii_lcell_comb \mipsregister|Mux29~0 (
// Equation(s):
// \mipsregister|Mux29~0_combout  = (\forward|Equal3~1_combout  & ((\mipsregister|Mux24~0_combout  & (\Rd_in~18_combout )) # (!\mipsregister|Mux24~0_combout  & ((\Rd_in~26_combout ))))) # (!\forward|Equal3~1_combout  & (\mipsregister|Mux24~0_combout ))

	.dataa(\forward|Equal3~1_combout ),
	.datab(\mipsregister|Mux24~0_combout ),
	.datac(\Rd_in~18_combout ),
	.datad(\Rd_in~26_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux29~0 .lut_mask = 16'hE6C4;
defparam \mipsregister|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N29
cycloneii_lcell_ff \seg4|WBData_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [2]));

// Location: LCCOMB_X31_Y29_N14
cycloneii_lcell_comb \memshift|mux8_1_13|out[2]~4 (
// Equation(s):
// \memshift|mux8_1_13|out[2]~4_combout  = (\memshift|mux8_1_13|out[4]~0_combout  & (((!\seg3|WBData_out [0] & \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 )))) # (!\memshift|mux8_1_13|out[4]~0_combout  & (\condition_check|sl1|out~44_combout 
// ))

	.dataa(\condition_check|sl1|out~44_combout ),
	.datab(\seg3|WBData_out [0]),
	.datac(\memshift|mux8_1_13|out[4]~0_combout ),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[2]~4 .lut_mask = 16'h3A0A;
defparam \memshift|mux8_1_13|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N12
cycloneii_lcell_comb \memshift|mux8_1_13|out[2]~5 (
// Equation(s):
// \memshift|mux8_1_13|out[2]~5_combout  = (\seg4|MemData_out[0]~0_combout  & ((\memshift|mux4_1_10|out[2]~1_combout ) # ((\memshift|mux8_1_13|out[2]~4_combout  & !\memshift|mux8_1_13|out[1]~2_combout )))) # (!\seg4|MemData_out[0]~0_combout  & 
// (((\memshift|mux8_1_13|out[2]~4_combout  & !\memshift|mux8_1_13|out[1]~2_combout ))))

	.dataa(\seg4|MemData_out[0]~0_combout ),
	.datab(\memshift|mux4_1_10|out[2]~1_combout ),
	.datac(\memshift|mux8_1_13|out[2]~4_combout ),
	.datad(\memshift|mux8_1_13|out[1]~2_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[2]~5 .lut_mask = 16'h88F8;
defparam \memshift|mux8_1_13|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N13
cycloneii_lcell_ff \seg4|MemData_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_13|out[2]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [2]));

// Location: LCCOMB_X35_Y29_N28
cycloneii_lcell_comb \Rd_in~1 (
// Equation(s):
// \Rd_in~1_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [2]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [2]))

	.dataa(vcc),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|WBData_out [2]),
	.datad(\seg4|MemData_out [2]),
	.cin(gnd),
	.combout(\Rd_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~1 .lut_mask = 16'hFC30;
defparam \Rd_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cycloneii_lcell_comb \mipsregister|Mux29~1 (
// Equation(s):
// \mipsregister|Mux29~1_combout  = (\forward|Equal3~1_combout  & (((\mipsregister|Mux29~0_combout )))) # (!\forward|Equal3~1_combout  & ((\mipsregister|Mux29~0_combout  & ((\Rd_in~1_combout ))) # (!\mipsregister|Mux29~0_combout  & (\Rd_in~10_combout ))))

	.dataa(\forward|Equal3~1_combout ),
	.datab(\Rd_in~10_combout ),
	.datac(\mipsregister|Mux29~0_combout ),
	.datad(\Rd_in~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux29~1 .lut_mask = 16'hF4A4;
defparam \mipsregister|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneii_lcell_comb \seg2|OperandA_out~7 (
// Equation(s):
// \seg2|OperandA_out~7_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~7_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\Rd_in~7_combout ),
	.datab(vcc),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~7 .lut_mask = 16'hAAF0;
defparam \seg2|OperandA_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N15
cycloneii_lcell_ff \seg2|OperandA_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [7]));

// Location: LCCOMB_X36_Y23_N16
cycloneii_lcell_comb \ALU_OpA~9 (
// Equation(s):
// \ALU_OpA~9_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~7_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [7])))))

	.dataa(\Rd_in~7_combout ),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\seg2|OperandA_out [7]),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~9 .lut_mask = 16'h2230;
defparam \ALU_OpA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneii_lcell_comb \ALU_OpA~10 (
// Equation(s):
// \ALU_OpA~10_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~9_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [7]))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\ALU_OpA~9_combout ),
	.datad(\seg3|WBData_out [7]),
	.cin(gnd),
	.combout(\ALU_OpA~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~10 .lut_mask = 16'h5450;
defparam \ALU_OpA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneii_lcell_comb \alu|comb~25 (
// Equation(s):
// \alu|comb~25_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [6]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[6]~11_combout ))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\mux4_two|Data[6]~11_combout ),
	.datad(\seg2|Immediate32_out [6]),
	.cin(gnd),
	.combout(\alu|comb~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~25 .lut_mask = 16'h369C;
defparam \alu|comb~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \seg2|OperandA_out~5 (
// Equation(s):
// \seg2|OperandA_out~5_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~5_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\mipsregister|register_rtl_0|auto_generated|ram_block1a5 ),
	.datab(vcc),
	.datac(\Rd_in~5_combout ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~5 .lut_mask = 16'hF0AA;
defparam \seg2|OperandA_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \seg2|OperandA_out[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [5]));

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \ALU_OpA~5 (
// Equation(s):
// \ALU_OpA~5_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~5_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [5])))))

	.dataa(\forward|Rs_EX_Forward[1]~9_combout ),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\Rd_in~5_combout ),
	.datad(\seg2|OperandA_out [5]),
	.cin(gnd),
	.combout(\ALU_OpA~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~5 .lut_mask = 16'h3120;
defparam \ALU_OpA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \ALU_OpA~6 (
// Equation(s):
// \ALU_OpA~6_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~5_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [5]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg3|WBData_out [5]),
	.datac(\ALU_OpA~5_combout ),
	.datad(\seg2|ALUSrcA_out~regout ),
	.cin(gnd),
	.combout(\ALU_OpA~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~6 .lut_mask = 16'h00F8;
defparam \ALU_OpA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneii_lcell_comb \seg2|OperandA_out~4 (
// Equation(s):
// \seg2|OperandA_out~4_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~4_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\mipsregister|register_rtl_0|auto_generated|ram_block1a4 ),
	.datab(vcc),
	.datac(\Rd_in~4_combout ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~4 .lut_mask = 16'hF0AA;
defparam \seg2|OperandA_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N11
cycloneii_lcell_ff \seg2|OperandA_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [4]));

// Location: LCCOMB_X32_Y29_N10
cycloneii_lcell_comb \mux4_one|Data[4]~9 (
// Equation(s):
// \mux4_one|Data[4]~9_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~4_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [4]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\forward|Rs_EX_Forward[1]~9_combout ),
	.datac(\seg2|OperandA_out [4]),
	.datad(\Rd_in~4_combout ),
	.cin(gnd),
	.combout(\mux4_one|Data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[4]~9 .lut_mask = 16'h5410;
defparam \mux4_one|Data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneii_lcell_comb \ALU_OpA~4 (
// Equation(s):
// \ALU_OpA~4_combout  = (!\seg2|ALUSrcA_out~regout  & ((\mux4_one|Data[4]~9_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [4]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg3|WBData_out [4]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\mux4_one|Data[4]~9_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~4 .lut_mask = 16'h0F08;
defparam \ALU_OpA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneii_lcell_comb \alu|comb~28 (
// Equation(s):
// \alu|comb~28_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [3])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[3]~5_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [3]),
	.datac(\mux4_two|Data[3]~5_combout ),
	.datad(\seg2|ALUOp_out [0]),
	.cin(gnd),
	.combout(\alu|comb~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~28 .lut_mask = 16'h27D8;
defparam \alu|comb~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneii_lcell_comb \seg2|Immediate32_out~2 (
// Equation(s):
// \seg2|Immediate32_out~2_combout  = (!\hazard|ID_EX_flush~combout  & (\Seg1|Func [2] & ((!\Seg1|Op [0]) # (!\controller|Decoder2~4_combout ))))

	.dataa(\hazard|ID_EX_flush~combout ),
	.datab(\controller|Decoder2~4_combout ),
	.datac(\Seg1|Func [2]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~2 .lut_mask = 16'h1050;
defparam \seg2|Immediate32_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N9
cycloneii_lcell_ff \seg2|Immediate32_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [2]));

// Location: LCCOMB_X36_Y26_N2
cycloneii_lcell_comb \alu|comb~29 (
// Equation(s):
// \alu|comb~29_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [2])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[2]~3_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [2]),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\mux4_two|Data[2]~3_combout ),
	.cin(gnd),
	.combout(\alu|comb~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~29 .lut_mask = 16'h2D78;
defparam \alu|comb~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cycloneii_lcell_comb \alu|comb~31 (
// Equation(s):
// \alu|comb~31_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [0])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[0]~63_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [0]),
	.datad(\mux4_two|Data[0]~63_combout ),
	.cin(gnd),
	.combout(\alu|comb~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~31 .lut_mask = 16'h596A;
defparam \alu|comb~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cycloneii_lcell_comb \alu|adder|Add0~1 (
// Equation(s):
// \alu|adder|Add0~1_cout  = CARRY(\seg2|ALUOp_out [0])

	.dataa(\seg2|ALUOp_out [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|adder|Add0~1_cout ));
// synopsys translate_off
defparam \alu|adder|Add0~1 .lut_mask = 16'h00AA;
defparam \alu|adder|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneii_lcell_comb \alu|adder|Add0~2 (
// Equation(s):
// \alu|adder|Add0~2_combout  = (\ALU_OpA~0_combout  & ((\alu|comb~31_combout  & (\alu|adder|Add0~1_cout  & VCC)) # (!\alu|comb~31_combout  & (!\alu|adder|Add0~1_cout )))) # (!\ALU_OpA~0_combout  & ((\alu|comb~31_combout  & (!\alu|adder|Add0~1_cout )) # 
// (!\alu|comb~31_combout  & ((\alu|adder|Add0~1_cout ) # (GND)))))
// \alu|adder|Add0~3  = CARRY((\ALU_OpA~0_combout  & (!\alu|comb~31_combout  & !\alu|adder|Add0~1_cout )) # (!\ALU_OpA~0_combout  & ((!\alu|adder|Add0~1_cout ) # (!\alu|comb~31_combout ))))

	.dataa(\ALU_OpA~0_combout ),
	.datab(\alu|comb~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~1_cout ),
	.combout(\alu|adder|Add0~2_combout ),
	.cout(\alu|adder|Add0~3 ));
// synopsys translate_off
defparam \alu|adder|Add0~2 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneii_lcell_comb \alu|adder|Add0~4 (
// Equation(s):
// \alu|adder|Add0~4_combout  = ((\alu|comb~30_combout  $ (\ALU_OpA~1_combout  $ (!\alu|adder|Add0~3 )))) # (GND)
// \alu|adder|Add0~5  = CARRY((\alu|comb~30_combout  & ((\ALU_OpA~1_combout ) # (!\alu|adder|Add0~3 ))) # (!\alu|comb~30_combout  & (\ALU_OpA~1_combout  & !\alu|adder|Add0~3 )))

	.dataa(\alu|comb~30_combout ),
	.datab(\ALU_OpA~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~3 ),
	.combout(\alu|adder|Add0~4_combout ),
	.cout(\alu|adder|Add0~5 ));
// synopsys translate_off
defparam \alu|adder|Add0~4 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cycloneii_lcell_comb \alu|adder|Add0~6 (
// Equation(s):
// \alu|adder|Add0~6_combout  = (\ALU_OpA~2_combout  & ((\alu|comb~29_combout  & (\alu|adder|Add0~5  & VCC)) # (!\alu|comb~29_combout  & (!\alu|adder|Add0~5 )))) # (!\ALU_OpA~2_combout  & ((\alu|comb~29_combout  & (!\alu|adder|Add0~5 )) # 
// (!\alu|comb~29_combout  & ((\alu|adder|Add0~5 ) # (GND)))))
// \alu|adder|Add0~7  = CARRY((\ALU_OpA~2_combout  & (!\alu|comb~29_combout  & !\alu|adder|Add0~5 )) # (!\ALU_OpA~2_combout  & ((!\alu|adder|Add0~5 ) # (!\alu|comb~29_combout ))))

	.dataa(\ALU_OpA~2_combout ),
	.datab(\alu|comb~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~5 ),
	.combout(\alu|adder|Add0~6_combout ),
	.cout(\alu|adder|Add0~7 ));
// synopsys translate_off
defparam \alu|adder|Add0~6 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cycloneii_lcell_comb \alu|adder|Add0~8 (
// Equation(s):
// \alu|adder|Add0~8_combout  = ((\ALU_OpA~3_combout  $ (\alu|comb~28_combout  $ (!\alu|adder|Add0~7 )))) # (GND)
// \alu|adder|Add0~9  = CARRY((\ALU_OpA~3_combout  & ((\alu|comb~28_combout ) # (!\alu|adder|Add0~7 ))) # (!\ALU_OpA~3_combout  & (\alu|comb~28_combout  & !\alu|adder|Add0~7 )))

	.dataa(\ALU_OpA~3_combout ),
	.datab(\alu|comb~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~7 ),
	.combout(\alu|adder|Add0~8_combout ),
	.cout(\alu|adder|Add0~9 ));
// synopsys translate_off
defparam \alu|adder|Add0~8 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneii_lcell_comb \alu|adder|Add0~10 (
// Equation(s):
// \alu|adder|Add0~10_combout  = (\alu|comb~27_combout  & ((\ALU_OpA~4_combout  & (\alu|adder|Add0~9  & VCC)) # (!\ALU_OpA~4_combout  & (!\alu|adder|Add0~9 )))) # (!\alu|comb~27_combout  & ((\ALU_OpA~4_combout  & (!\alu|adder|Add0~9 )) # (!\ALU_OpA~4_combout 
//  & ((\alu|adder|Add0~9 ) # (GND)))))
// \alu|adder|Add0~11  = CARRY((\alu|comb~27_combout  & (!\ALU_OpA~4_combout  & !\alu|adder|Add0~9 )) # (!\alu|comb~27_combout  & ((!\alu|adder|Add0~9 ) # (!\ALU_OpA~4_combout ))))

	.dataa(\alu|comb~27_combout ),
	.datab(\ALU_OpA~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~9 ),
	.combout(\alu|adder|Add0~10_combout ),
	.cout(\alu|adder|Add0~11 ));
// synopsys translate_off
defparam \alu|adder|Add0~10 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneii_lcell_comb \alu|adder|Add0~12 (
// Equation(s):
// \alu|adder|Add0~12_combout  = ((\alu|comb~26_combout  $ (\ALU_OpA~6_combout  $ (!\alu|adder|Add0~11 )))) # (GND)
// \alu|adder|Add0~13  = CARRY((\alu|comb~26_combout  & ((\ALU_OpA~6_combout ) # (!\alu|adder|Add0~11 ))) # (!\alu|comb~26_combout  & (\ALU_OpA~6_combout  & !\alu|adder|Add0~11 )))

	.dataa(\alu|comb~26_combout ),
	.datab(\ALU_OpA~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~11 ),
	.combout(\alu|adder|Add0~12_combout ),
	.cout(\alu|adder|Add0~13 ));
// synopsys translate_off
defparam \alu|adder|Add0~12 .lut_mask = 16'h698E;
defparam \alu|adder|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneii_lcell_comb \alu|adder|Add0~14 (
// Equation(s):
// \alu|adder|Add0~14_combout  = (\ALU_OpA~8_combout  & ((\alu|comb~25_combout  & (\alu|adder|Add0~13  & VCC)) # (!\alu|comb~25_combout  & (!\alu|adder|Add0~13 )))) # (!\ALU_OpA~8_combout  & ((\alu|comb~25_combout  & (!\alu|adder|Add0~13 )) # 
// (!\alu|comb~25_combout  & ((\alu|adder|Add0~13 ) # (GND)))))
// \alu|adder|Add0~15  = CARRY((\ALU_OpA~8_combout  & (!\alu|comb~25_combout  & !\alu|adder|Add0~13 )) # (!\ALU_OpA~8_combout  & ((!\alu|adder|Add0~13 ) # (!\alu|comb~25_combout ))))

	.dataa(\ALU_OpA~8_combout ),
	.datab(\alu|comb~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~13 ),
	.combout(\alu|adder|Add0~14_combout ),
	.cout(\alu|adder|Add0~15 ));
// synopsys translate_off
defparam \alu|adder|Add0~14 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneii_lcell_comb \alu|adder|Add0~18 (
// Equation(s):
// \alu|adder|Add0~18_combout  = (\alu|comb~23_combout  & ((\ALU_OpA~12_combout  & (\alu|adder|Add0~17  & VCC)) # (!\ALU_OpA~12_combout  & (!\alu|adder|Add0~17 )))) # (!\alu|comb~23_combout  & ((\ALU_OpA~12_combout  & (!\alu|adder|Add0~17 )) # 
// (!\ALU_OpA~12_combout  & ((\alu|adder|Add0~17 ) # (GND)))))
// \alu|adder|Add0~19  = CARRY((\alu|comb~23_combout  & (!\ALU_OpA~12_combout  & !\alu|adder|Add0~17 )) # (!\alu|comb~23_combout  & ((!\alu|adder|Add0~17 ) # (!\ALU_OpA~12_combout ))))

	.dataa(\alu|comb~23_combout ),
	.datab(\ALU_OpA~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|adder|Add0~17 ),
	.combout(\alu|adder|Add0~18_combout ),
	.cout(\alu|adder|Add0~19 ));
// synopsys translate_off
defparam \alu|adder|Add0~18 .lut_mask = 16'h9617;
defparam \alu|adder|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[9]~52 (
// Equation(s):
// \alu|MUX|ALU_out[9]~52_combout  = (\alu|MUX|ALU_out[9]~51_combout  & (((\alu|adder|Add0~20_combout )) # (!\alu|MUX|ALU_out[10]~44_combout ))) # (!\alu|MUX|ALU_out[9]~51_combout  & (\alu|MUX|ALU_out[10]~44_combout  & (\alu|AndOut [9])))

	.dataa(\alu|MUX|ALU_out[9]~51_combout ),
	.datab(\alu|MUX|ALU_out[10]~44_combout ),
	.datac(\alu|AndOut [9]),
	.datad(\alu|adder|Add0~20_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[9]~52 .lut_mask = 16'hEA62;
defparam \alu|MUX|ALU_out[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneii_lcell_comb \alu|MUX|ALU_out[10]~49 (
// Equation(s):
// \alu|MUX|ALU_out[10]~49_combout  = (\seg2|ALUOp_out [2] & (!\seg2|ALUOp_out [3] & ((\seg2|ALUOp_out [0]) # (\seg2|ALUOp_out [1])))) # (!\seg2|ALUOp_out [2] & (!\seg2|ALUOp_out [0] & (!\seg2|ALUOp_out [1] & \seg2|ALUOp_out [3])))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[10]~49 .lut_mask = 16'h01C8;
defparam \alu|MUX|ALU_out[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneii_lcell_comb \ALU_OpB~9 (
// Equation(s):
// \ALU_OpB~9_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [9])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[9]~17_combout )))

	.dataa(vcc),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [9]),
	.datad(\mux4_two|Data[9]~17_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~9 .lut_mask = 16'hF3C0;
defparam \ALU_OpB~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[9]~53 (
// Equation(s):
// \alu|MUX|ALU_out[9]~53_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~9_combout  $ (\ALU_OpA~14_combout )))

	.dataa(vcc),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\ALU_OpB~9_combout ),
	.datad(\ALU_OpA~14_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[9]~53 .lut_mask = 16'h0CC0;
defparam \alu|MUX|ALU_out[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[9]~54 (
// Equation(s):
// \alu|MUX|ALU_out[9]~54_combout  = (\alu|MUX|ALU_out[10]~48_combout  & ((\alu|MUX|ALU_out[10]~49_combout  & (\alu|OrOut [9])) # (!\alu|MUX|ALU_out[10]~49_combout  & ((\alu|MUX|ALU_out[9]~53_combout ))))) # (!\alu|MUX|ALU_out[10]~48_combout  & 
// (((!\alu|MUX|ALU_out[10]~49_combout ))))

	.dataa(\alu|OrOut [9]),
	.datab(\alu|MUX|ALU_out[10]~48_combout ),
	.datac(\alu|MUX|ALU_out[10]~49_combout ),
	.datad(\alu|MUX|ALU_out[9]~53_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[9]~54 .lut_mask = 16'h8F83;
defparam \alu|MUX|ALU_out[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneii_lcell_comb \alu|MUX|ALU_out[9] (
// Equation(s):
// \alu|MUX|ALU_out [9] = (\alu|ALU_Con|ALU_ctr[2]~2_combout  & ((\alu|MUX|ALU_out[9]~54_combout  & (\alu|MUX|ALU_out[9]~52_combout )) # (!\alu|MUX|ALU_out[9]~54_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[2]~2_combout  & 
// (((\alu|MUX|ALU_out[9]~54_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datab(\alu|MUX|ALU_out[9]~52_combout ),
	.datac(\alu|MUX|ALU_out[9]~54_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [9]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[9] .lut_mask = 16'hDAD0;
defparam \alu|MUX|ALU_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneii_lcell_comb \shifter|Mux5|Data[9]~9 (
// Equation(s):
// \shifter|Mux5|Data[9]~9_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[25]~29_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & (\shifter|Mux4|Data[9]~31_combout )))

	.dataa(\shifter|comb~9_combout ),
	.datab(\shifter|comb~8_combout ),
	.datac(\shifter|Mux4|Data[9]~31_combout ),
	.datad(\shifter|Mux4|Data[25]~29_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[9]~9 .lut_mask = 16'hDC10;
defparam \shifter|Mux5|Data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneii_lcell_comb \seg3|WBData_out~46 (
// Equation(s):
// \seg3|WBData_out~46_combout  = (!\seg2|BranchSel_out~regout  & ((\seg2|ALUShiftSrc_out~regout  & (\alu|MUX|ALU_out [9])) # (!\seg2|ALUShiftSrc_out~regout  & ((\shifter|Mux5|Data[9]~9_combout )))))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\seg2|BranchSel_out~regout ),
	.datac(\alu|MUX|ALU_out [9]),
	.datad(\shifter|Mux5|Data[9]~9_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~46 .lut_mask = 16'h3120;
defparam \seg3|WBData_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneii_lcell_comb \seg3|WBData_out~47 (
// Equation(s):
// \seg3|WBData_out~47_combout  = (!\condition_check|BranchValid~combout  & ((\seg3|WBData_out~46_combout ) # ((\seg2|BranchSel_out~regout  & \Add2~23_combout ))))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|BranchSel_out~regout ),
	.datac(\Add2~23_combout ),
	.datad(\seg3|WBData_out~46_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~47 .lut_mask = 16'h5540;
defparam \seg3|WBData_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N13
cycloneii_lcell_ff \seg3|WBData_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [9]));

// Location: LCFF_X35_Y29_N23
cycloneii_lcell_ff \seg4|WBData_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [9]));

// Location: LCCOMB_X38_Y30_N2
cycloneii_lcell_comb \condition_check|sl1|out~41 (
// Equation(s):
// \condition_check|sl1|out~41_combout  = (\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ))) # (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a9 ))

	.dataa(\seg3|WBData_out [0]),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a9 ),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|sl1|out~41_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~41 .lut_mask = 16'hE4E4;
defparam \condition_check|sl1|out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneii_lcell_comb \condition_check|sl1|out~42 (
// Equation(s):
// \condition_check|sl1|out~42_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a9 )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a17 )))

	.dataa(\seg3|WBData_out [0]),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a9 ),
	.datac(vcc),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a17 ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~42_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~42 .lut_mask = 16'hDD88;
defparam \condition_check|sl1|out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneii_lcell_comb \memshift|mux8_1_12|out[1]~4 (
// Equation(s):
// \memshift|mux8_1_12|out[1]~4_combout  = (\seg4|MemData_out[14]~1_combout  & (\regshift|mux8_1_1|out[4]~0_combout )) # (!\seg4|MemData_out[14]~1_combout  & ((\regshift|mux8_1_1|out[4]~0_combout  & (\memshift|mux8_1_13|out~16_combout )) # 
// (!\regshift|mux8_1_1|out[4]~0_combout  & ((\condition_check|sl1|out~58_combout )))))

	.dataa(\seg4|MemData_out[14]~1_combout ),
	.datab(\regshift|mux8_1_1|out[4]~0_combout ),
	.datac(\memshift|mux8_1_13|out~16_combout ),
	.datad(\condition_check|sl1|out~58_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[1]~4 .lut_mask = 16'hD9C8;
defparam \memshift|mux8_1_12|out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneii_lcell_comb \memshift|mux8_1_12|out[1]~5 (
// Equation(s):
// \memshift|mux8_1_12|out[1]~5_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|mux8_1_12|out[1]~4_combout  & (\condition_check|sl1|out~41_combout )) # (!\memshift|mux8_1_12|out[1]~4_combout  & ((\condition_check|sl1|out~42_combout ))))) # 
// (!\seg4|MemData_out[14]~1_combout  & (((\memshift|mux8_1_12|out[1]~4_combout ))))

	.dataa(\seg4|MemData_out[14]~1_combout ),
	.datab(\condition_check|sl1|out~41_combout ),
	.datac(\condition_check|sl1|out~42_combout ),
	.datad(\memshift|mux8_1_12|out[1]~4_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[1]~5 .lut_mask = 16'hDDA0;
defparam \memshift|mux8_1_12|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneii_lcell_comb \memshift|mux8_1_12|out[1]~6 (
// Equation(s):
// \memshift|mux8_1_12|out[1]~6_combout  = (\seg4|MemData_out[14]~2_combout  & (((\memshift|mux8_1_12|out[1]~5_combout  & !\memshift|mux8_1_12|out[1]~2_combout )))) # (!\seg4|MemData_out[14]~2_combout  & ((\memshift|mux4_1_10|out[1]~0_combout ) # 
// ((\memshift|mux8_1_12|out[1]~5_combout  & !\memshift|mux8_1_12|out[1]~2_combout ))))

	.dataa(\seg4|MemData_out[14]~2_combout ),
	.datab(\memshift|mux4_1_10|out[1]~0_combout ),
	.datac(\memshift|mux8_1_12|out[1]~5_combout ),
	.datad(\memshift|mux8_1_12|out[1]~2_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_12|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_12|out[1]~6 .lut_mask = 16'h44F4;
defparam \memshift|mux8_1_12|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y29_N9
cycloneii_lcell_ff \seg4|MemData_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_12|out[1]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [9]));

// Location: LCCOMB_X35_Y29_N22
cycloneii_lcell_comb \Rd_in~9 (
// Equation(s):
// \Rd_in~9_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [9]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [9]))

	.dataa(vcc),
	.datab(\seg4|MemWBSrc_out~regout ),
	.datac(\seg4|WBData_out [9]),
	.datad(\seg4|MemData_out [9]),
	.cin(gnd),
	.combout(\Rd_in~9_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~9 .lut_mask = 16'hFC30;
defparam \Rd_in~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneii_lcell_comb \mipsregister|Mux30~0 (
// Equation(s):
// \mipsregister|Mux30~0_combout  = (\forward|Equal3~1_combout  & (\Rd_in~25_combout  & (!\mipsregister|Mux24~0_combout ))) # (!\forward|Equal3~1_combout  & (((\mipsregister|Mux24~0_combout ) # (\Rd_in~9_combout ))))

	.dataa(\Rd_in~25_combout ),
	.datab(\forward|Equal3~1_combout ),
	.datac(\mipsregister|Mux24~0_combout ),
	.datad(\Rd_in~9_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux30~0 .lut_mask = 16'h3B38;
defparam \mipsregister|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneii_lcell_comb \mipsregister|Mux30~1 (
// Equation(s):
// \mipsregister|Mux30~1_combout  = (\mipsregister|Mux24~0_combout  & ((\mipsregister|Mux30~0_combout  & ((\Rd_in~0_combout ))) # (!\mipsregister|Mux30~0_combout  & (\Rd_in~17_combout )))) # (!\mipsregister|Mux24~0_combout  & (\mipsregister|Mux30~0_combout 
// ))

	.dataa(\mipsregister|Mux24~0_combout ),
	.datab(\mipsregister|Mux30~0_combout ),
	.datac(\Rd_in~17_combout ),
	.datad(\Rd_in~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux30~1 .lut_mask = 16'hEC64;
defparam \mipsregister|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneii_lcell_comb \seg2|OperandA_out~26 (
// Equation(s):
// \seg2|OperandA_out~26_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~26_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\Rd_in~26_combout ),
	.datab(vcc),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~26 .lut_mask = 16'hAAF0;
defparam \seg2|OperandA_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N23
cycloneii_lcell_ff \seg2|OperandA_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg2|OperandA_out~26_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [26]));

// Location: LCCOMB_X32_Y23_N8
cycloneii_lcell_comb \ALU_OpA~54 (
// Equation(s):
// \ALU_OpA~54_combout  = (\Rd_in~26_combout  & (\forward|Rs_EX_Forward[1]~9_combout  & (!\seg2|ALUSrcA_out~regout  & !\forward|Rs_EX_Forward [0])))

	.dataa(\Rd_in~26_combout ),
	.datab(\forward|Rs_EX_Forward[1]~9_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~54 .lut_mask = 16'h0008;
defparam \ALU_OpA~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \ALU_OpA~53 (
// Equation(s):
// \ALU_OpA~53_combout  = (\seg3|WBData_out [26] & (!\forward|Equal1~0_combout  & (!\seg2|ALUSrcA_out~regout  & \forward|Rs_EX_Forward[0]~3_combout )))

	.dataa(\seg3|WBData_out [26]),
	.datab(\forward|Equal1~0_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Rs_EX_Forward[0]~3_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~53 .lut_mask = 16'h0200;
defparam \ALU_OpA~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneii_lcell_comb \ALU_OpA~55 (
// Equation(s):
// \ALU_OpA~55_combout  = (\ALU_OpA~54_combout ) # ((\ALU_OpA~53_combout ) # ((\ALU_OpA~48_combout  & \seg2|OperandA_out [26])))

	.dataa(\ALU_OpA~48_combout ),
	.datab(\seg2|OperandA_out [26]),
	.datac(\ALU_OpA~54_combout ),
	.datad(\ALU_OpA~53_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~55 .lut_mask = 16'hFFF8;
defparam \ALU_OpA~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneii_lcell_comb \instruct|ram~45 (
// Equation(s):
// \instruct|ram~45_combout  = (\instruct|ram~25_combout  & (\instruct|ram~24_combout  & (\pc|PC_out [6] & \pc|PC_out [2])))

	.dataa(\instruct|ram~25_combout ),
	.datab(\instruct|ram~24_combout ),
	.datac(\pc|PC_out [6]),
	.datad(\pc|PC_out [2]),
	.cin(gnd),
	.combout(\instruct|ram~45_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~45 .lut_mask = 16'h8000;
defparam \instruct|ram~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y21_N17
cycloneii_lcell_ff \Seg1|Shamt[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Shamt [4]));

// Location: LCCOMB_X26_Y24_N12
cycloneii_lcell_comb \expansion|Immediate32[26]~24 (
// Equation(s):
// \expansion|Immediate32[26]~24_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\expansion|Immediate32[6]~6_combout ) # (\Seg1|Shamt [4])))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\Seg1|Op [0]),
	.datab(\expansion|Immediate32[6]~6_combout ),
	.datac(\Seg1|Shamt [4]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[26]~24 .lut_mask = 16'hA8CC;
defparam \expansion|Immediate32[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneii_lcell_comb \seg2|Immediate32_out~24 (
// Equation(s):
// \seg2|Immediate32_out~24_combout  = (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & \expansion|Immediate32[26]~24_combout )))

	.dataa(\hazard|LoadUse~7_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\expansion|Immediate32[26]~24_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~24 .lut_mask = 16'h0100;
defparam \seg2|Immediate32_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y24_N19
cycloneii_lcell_ff \seg2|Immediate32_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [26]));

// Location: LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \ALU_OpB~26 (
// Equation(s):
// \ALU_OpB~26_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [26])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[26]~51_combout )))

	.dataa(vcc),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [26]),
	.datad(\mux4_two|Data[26]~51_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~26 .lut_mask = 16'hF3C0;
defparam \ALU_OpB~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[26]~119 (
// Equation(s):
// \alu|MUX|ALU_out[26]~119_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~55_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~26_combout ))) # (!\ALU_OpA~55_combout  & ((\ALU_OpB~26_combout )))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\alu|MUX|ALU_out[6]~33_combout ),
	.datac(\ALU_OpA~55_combout ),
	.datad(\ALU_OpB~26_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[26]~119 .lut_mask = 16'h8CC0;
defparam \alu|MUX|ALU_out[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneii_lcell_comb \alu|AndOut[26] (
// Equation(s):
// \alu|AndOut [26] = (\ALU_OpA~55_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [26])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[26]~51_combout )))))

	.dataa(\ALU_OpA~55_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [26]),
	.datad(\mux4_two|Data[26]~51_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [26]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[26] .lut_mask = 16'hA280;
defparam \alu|AndOut[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[26]~120 (
// Equation(s):
// \alu|MUX|ALU_out[26]~120_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\alu|ALU_Con|ALU_ctr[0]~0_combout )) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|Cmp[31]~1_combout ))) # 
// (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|AndOut [26]))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\alu|AndOut [26]),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[26]~120 .lut_mask = 16'hDC98;
defparam \alu|MUX|ALU_out[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[26]~121 (
// Equation(s):
// \alu|MUX|ALU_out[26]~121_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|MUX|ALU_out[26]~120_combout  & ((\alu|adder|Add0~54_combout ))) # (!\alu|MUX|ALU_out[26]~120_combout  & (\ALU_OpB~7_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// (((\alu|MUX|ALU_out[26]~120_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\ALU_OpB~7_combout ),
	.datac(\alu|adder|Add0~54_combout ),
	.datad(\alu|MUX|ALU_out[26]~120_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[26]~121 .lut_mask = 16'hF588;
defparam \alu|MUX|ALU_out[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneii_lcell_comb \alu|MUX|ALU_out[26]~122 (
// Equation(s):
// \alu|MUX|ALU_out[26]~122_combout  = (\alu|MUX|ALU_out[26]~119_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[26]~121_combout ))

	.dataa(vcc),
	.datab(\alu|MUX|ALU_out[26]~119_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[26]~121_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[26]~122 .lut_mask = 16'hFCCC;
defparam \alu|MUX|ALU_out[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N18
cycloneii_lcell_comb \seg3|WBData_out[26]~18 (
// Equation(s):
// \seg3|WBData_out[26]~18_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[26]~122_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[26]~37_combout ))

	.dataa(\shifter|Mux5|Data[26]~37_combout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[26]~122_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[26]~18 .lut_mask = 16'hEE22;
defparam \seg3|WBData_out[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y27_N19
cycloneii_lcell_ff \seg3|WBData_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[26]~18_combout ),
	.sdata(\Add2~74_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [26]));

// Location: LCCOMB_X29_Y26_N28
cycloneii_lcell_comb \mux4_two|Data[26]~50 (
// Equation(s):
// \mux4_two|Data[26]~50_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~26_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [26]))))

	.dataa(\seg2|OperandB_out [26]),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\Rd_in~26_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[26]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[26]~50 .lut_mask = 16'h3022;
defparam \mux4_two|Data[26]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneii_lcell_comb \mux4_two|Data[26]~51 (
// Equation(s):
// \mux4_two|Data[26]~51_combout  = (\mux4_two|Data[26]~50_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [26]))

	.dataa(vcc),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\seg3|WBData_out [26]),
	.datad(\mux4_two|Data[26]~50_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[26]~51 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneii_lcell_comb \shifter|Mux1|Data[26]~24 (
// Equation(s):
// \shifter|Mux1|Data[26]~24_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & ((\mux4_two|Data[25]~49_combout ))) # (!\shifter|comb~0_combout  & (\mux4_two|Data[26]~51_combout ))))

	.dataa(\shifter|comb~1_combout ),
	.datab(\mux4_two|Data[26]~51_combout ),
	.datac(\shifter|comb~0_combout ),
	.datad(\mux4_two|Data[25]~49_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[26]~24 .lut_mask = 16'h5404;
defparam \shifter|Mux1|Data[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cycloneii_lcell_comb \shifter|Mux1|Data[26]~25 (
// Equation(s):
// \shifter|Mux1|Data[26]~25_combout  = (\shifter|Mux1|Data[26]~24_combout ) # ((\mux4_two|Data[27]~53_combout  & \shifter|comb~1_combout ))

	.dataa(vcc),
	.datab(\mux4_two|Data[27]~53_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\shifter|Mux1|Data[26]~24_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[26]~25 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
cycloneii_lcell_comb \shifter|Mux2|Data[24]~10 (
// Equation(s):
// \shifter|Mux2|Data[24]~10_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[22]~21_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[24]~23_combout ))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[24]~23_combout ),
	.datad(\shifter|Mux1|Data[22]~21_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[24]~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[24]~10 .lut_mask = 16'h3210;
defparam \shifter|Mux2|Data[24]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
cycloneii_lcell_comb \shifter|Mux2|Data[24]~11 (
// Equation(s):
// \shifter|Mux2|Data[24]~11_combout  = (\shifter|Mux2|Data[24]~10_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[26]~25_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[26]~25_combout ),
	.datad(\shifter|Mux2|Data[24]~10_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[24]~11 .lut_mask = 16'hFFC0;
defparam \shifter|Mux2|Data[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cycloneii_lcell_comb \shifter|Mux3|Data[28]~32 (
// Equation(s):
// \shifter|Mux3|Data[28]~32_combout  = (\shifter|comb~5_combout  & (\shifter|comb~4_combout )) # (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[24]~11_combout )) # (!\shifter|comb~4_combout  & 
// ((\shifter|Mux2|Data[28]~13_combout )))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[24]~11_combout ),
	.datad(\shifter|Mux2|Data[28]~13_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[28]~32 .lut_mask = 16'hD9C8;
defparam \shifter|Mux3|Data[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N26
cycloneii_lcell_comb \shifter|Mux3|Data[28]~33 (
// Equation(s):
// \shifter|Mux3|Data[28]~33_combout  = (\shifter|comb~5_combout  & ((\shifter|Mux3|Data[28]~32_combout  & ((\shifter|Mux2|Data[0]~14_combout ))) # (!\shifter|Mux3|Data[28]~32_combout  & (\shifter|HighBit~0_combout )))) # (!\shifter|comb~5_combout  & 
// (((\shifter|Mux3|Data[28]~32_combout ))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|Mux3|Data[28]~32_combout ),
	.datad(\shifter|Mux2|Data[0]~14_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[28]~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[28]~33 .lut_mask = 16'hF858;
defparam \shifter|Mux3|Data[28]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cycloneii_lcell_comb \shifter|Mux3|Data[20]~30 (
// Equation(s):
// \shifter|Mux3|Data[20]~30_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[16]~7_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[20]~9_combout ))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|Mux2|Data[20]~9_combout ),
	.datac(\shifter|comb~4_combout ),
	.datad(\shifter|Mux2|Data[16]~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[20]~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[20]~30 .lut_mask = 16'h5404;
defparam \shifter|Mux3|Data[20]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N16
cycloneii_lcell_comb \shifter|Mux3|Data[20]~31 (
// Equation(s):
// \shifter|Mux3|Data[20]~31_combout  = (\shifter|Mux3|Data[20]~30_combout ) # ((\shifter|Mux2|Data[24]~11_combout  & \shifter|comb~5_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux2|Data[24]~11_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux3|Data[20]~30_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[20]~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[20]~31 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[20]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cycloneii_lcell_comb \shifter|Mux4|Data[20]~12 (
// Equation(s):
// \shifter|Mux4|Data[20]~12_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[12]~29_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[20]~31_combout ))))

	.dataa(\shifter|comb~7_combout ),
	.datab(\shifter|comb~6_combout ),
	.datac(\shifter|Mux3|Data[20]~31_combout ),
	.datad(\shifter|Mux3|Data[12]~29_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[20]~12 .lut_mask = 16'h5410;
defparam \shifter|Mux4|Data[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N30
cycloneii_lcell_comb \shifter|Mux4|Data[20]~13 (
// Equation(s):
// \shifter|Mux4|Data[20]~13_combout  = (\shifter|Mux4|Data[20]~12_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[28]~33_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[28]~33_combout ),
	.datad(\shifter|Mux4|Data[20]~12_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[20]~13 .lut_mask = 16'hFFC0;
defparam \shifter|Mux4|Data[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cycloneii_lcell_comb \shifter|Mux5|Data[20]~24 (
// Equation(s):
// \shifter|Mux5|Data[20]~24_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[20]~13_combout )))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|HighBit~0_combout ),
	.datad(\shifter|Mux4|Data[20]~13_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[20]~24 .lut_mask = 16'h3120;
defparam \shifter|Mux5|Data[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cycloneii_lcell_comb \shifter|Mux5|Data[20]~25 (
// Equation(s):
// \shifter|Mux5|Data[20]~25_combout  = (\shifter|Mux5|Data[20]~24_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[4]~14_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[4]~14_combout ),
	.datad(\shifter|Mux5|Data[20]~24_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[20]~25 .lut_mask = 16'hFFC0;
defparam \shifter|Mux5|Data[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneii_lcell_comb \ALU_OpA~35 (
// Equation(s):
// \ALU_OpA~35_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~20_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [20]))))

	.dataa(\seg2|OperandA_out [20]),
	.datab(\Rd_in~20_combout ),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~35 .lut_mask = 16'h00CA;
defparam \ALU_OpA~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneii_lcell_comb \ALU_OpA~36 (
// Equation(s):
// \ALU_OpA~36_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~35_combout ) # ((\seg3|WBData_out [20] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\seg3|WBData_out [20]),
	.datac(\ALU_OpA~35_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~36 .lut_mask = 16'h5450;
defparam \ALU_OpA~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[20]~95 (
// Equation(s):
// \alu|MUX|ALU_out[20]~95_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpB~20_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpA~36_combout ))) # (!\ALU_OpB~20_combout  & (\ALU_OpA~36_combout ))))

	.dataa(\ALU_OpB~20_combout ),
	.datab(\ALU_OpA~36_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\alu|MUX|ALU_out[6]~33_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[20]~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[20]~95 .lut_mask = 16'hE600;
defparam \alu|MUX|ALU_out[20]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneii_lcell_comb \alu|AndOut[20] (
// Equation(s):
// \alu|AndOut [20] = (\ALU_OpA~36_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [20])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[20]~39_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [20]),
	.datac(\ALU_OpA~36_combout ),
	.datad(\mux4_two|Data[20]~39_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [20]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[20] .lut_mask = 16'hD080;
defparam \alu|AndOut[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneii_lcell_comb \alu|MUX|ALU_out[20]~96 (
// Equation(s):
// \alu|MUX|ALU_out[20]~96_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|Cmp[31]~1_combout ) # (\alu|ALU_Con|ALU_ctr[1]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|AndOut [20] & ((!\alu|ALU_Con|ALU_ctr[1]~1_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|AndOut [20]),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[20]~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[20]~96 .lut_mask = 16'hAAE4;
defparam \alu|MUX|ALU_out[20]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneii_lcell_comb \alu|MUX|ALU_out[20]~97 (
// Equation(s):
// \alu|MUX|ALU_out[20]~97_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|MUX|ALU_out[20]~96_combout  & ((\alu|adder|Add0~42_combout ))) # (!\alu|MUX|ALU_out[20]~96_combout  & (\ALU_OpB~7_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// (((\alu|MUX|ALU_out[20]~96_combout ))))

	.dataa(\ALU_OpB~7_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\alu|adder|Add0~42_combout ),
	.datad(\alu|MUX|ALU_out[20]~96_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[20]~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[20]~97 .lut_mask = 16'hF388;
defparam \alu|MUX|ALU_out[20]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[20]~98 (
// Equation(s):
// \alu|MUX|ALU_out[20]~98_combout  = (\alu|MUX|ALU_out[20]~95_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[20]~97_combout ))

	.dataa(vcc),
	.datab(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datac(\alu|MUX|ALU_out[20]~95_combout ),
	.datad(\alu|MUX|ALU_out[20]~97_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[20]~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[20]~98 .lut_mask = 16'hFCF0;
defparam \alu|MUX|ALU_out[20]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneii_lcell_comb \seg3|WBData_out[20]~12 (
// Equation(s):
// \seg3|WBData_out[20]~12_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[20]~98_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[20]~25_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[20]~25_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[20]~98_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[20]~12 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N17
cycloneii_lcell_ff \seg3|WBData_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[20]~12_combout ),
	.sdata(\Add2~56_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [20]));

// Location: LCFF_X44_Y29_N17
cycloneii_lcell_ff \mipsregister|register~84 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~84_regout ));

// Location: LCCOMB_X43_Y29_N14
cycloneii_lcell_comb \mipsregister|register~1822 (
// Equation(s):
// \mipsregister|register~1822_combout  = !\mipsregister|Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1822_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1822 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N15
cycloneii_lcell_ff \mipsregister|register~52 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1822_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~52_regout ));

// Location: LCFF_X43_Y29_N9
cycloneii_lcell_ff \mipsregister|register~20 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~20_regout ));

// Location: LCCOMB_X43_Y29_N8
cycloneii_lcell_comb \mipsregister|register~1438 (
// Equation(s):
// \mipsregister|register~1438_combout  = (\comb~3_combout  & (((\comb~2_combout )) # (!\mipsregister|register~52_regout ))) # (!\comb~3_combout  & (((\mipsregister|register~20_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~52_regout ),
	.datac(\mipsregister|register~20_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1438_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1438 .lut_mask = 16'hAA72;
defparam \mipsregister|register~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N16
cycloneii_lcell_comb \mipsregister|register~1439 (
// Equation(s):
// \mipsregister|register~1439_combout  = (\comb~2_combout  & ((\mipsregister|register~1438_combout  & (\mipsregister|register~116_regout )) # (!\mipsregister|register~1438_combout  & ((\mipsregister|register~84_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1438_combout ))))

	.dataa(\mipsregister|register~116_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~84_regout ),
	.datad(\mipsregister|register~1438_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1439_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1439 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N11
cycloneii_lcell_ff \mipsregister|register~244 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~244_regout ));

// Location: LCFF_X43_Y27_N23
cycloneii_lcell_ff \mipsregister|register~148 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~148_regout ));

// Location: LCFF_X43_Y27_N1
cycloneii_lcell_ff \mipsregister|register~212 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~212_regout ));

// Location: LCCOMB_X43_Y27_N22
cycloneii_lcell_comb \mipsregister|register~1436 (
// Equation(s):
// \mipsregister|register~1436_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~212_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~148_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~148_regout ),
	.datad(\mipsregister|register~212_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1436_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1436 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneii_lcell_comb \mipsregister|register~1437 (
// Equation(s):
// \mipsregister|register~1437_combout  = (\comb~3_combout  & ((\mipsregister|register~1436_combout  & ((\mipsregister|register~244_regout ))) # (!\mipsregister|register~1436_combout  & (!\mipsregister|register~180_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1436_combout ))))

	.dataa(\mipsregister|register~180_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~244_regout ),
	.datad(\mipsregister|register~1436_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1437_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1437 .lut_mask = 16'hF344;
defparam \mipsregister|register~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneii_lcell_comb \mipsregister|register~1440 (
// Equation(s):
// \mipsregister|register~1440_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~1437_combout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~1439_combout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1439_combout ),
	.datad(\mipsregister|register~1437_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1440_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1440 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cycloneii_lcell_comb \mipsregister|register~1819 (
// Equation(s):
// \mipsregister|register~1819_combout  = !\mipsregister|Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1819_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1819 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N3
cycloneii_lcell_ff \mipsregister|register~340 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1819_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~340_regout ));

// Location: LCFF_X44_Y28_N17
cycloneii_lcell_ff \mipsregister|register~276 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~276_regout ));

// Location: LCFF_X47_Y24_N29
cycloneii_lcell_ff \mipsregister|register~308 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~308_regout ));

// Location: LCCOMB_X44_Y28_N16
cycloneii_lcell_comb \mipsregister|register~1434 (
// Equation(s):
// \mipsregister|register~1434_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~308_regout ))) # (!\comb~3_combout  & (\mipsregister|register~276_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~276_regout ),
	.datad(\mipsregister|register~308_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1434_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1434 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N22
cycloneii_lcell_comb \mipsregister|register~1820 (
// Equation(s):
// \mipsregister|register~1820_combout  = !\mipsregister|Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1820_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1820 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N23
cycloneii_lcell_ff \mipsregister|register~372 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1820_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~372_regout ));

// Location: LCCOMB_X44_Y28_N22
cycloneii_lcell_comb \mipsregister|register~1435 (
// Equation(s):
// \mipsregister|register~1435_combout  = (\comb~2_combout  & ((\mipsregister|register~1434_combout  & ((!\mipsregister|register~372_regout ))) # (!\mipsregister|register~1434_combout  & (!\mipsregister|register~340_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1434_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~340_regout ),
	.datac(\mipsregister|register~1434_combout ),
	.datad(\mipsregister|register~372_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1435_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1435 .lut_mask = 16'h52F2;
defparam \mipsregister|register~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
cycloneii_lcell_comb \mipsregister|register~1443 (
// Equation(s):
// \mipsregister|register~1443_combout  = (\comb~1_combout  & ((\mipsregister|register~1440_combout  & (\mipsregister|register~1442_combout )) # (!\mipsregister|register~1440_combout  & ((\mipsregister|register~1435_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1440_combout ))))

	.dataa(\mipsregister|register~1442_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1440_combout ),
	.datad(\mipsregister|register~1435_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1443_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1443 .lut_mask = 16'hBCB0;
defparam \mipsregister|register~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneii_lcell_comb \mipsregister|register~1817 (
// Equation(s):
// \mipsregister|register~1817_combout  = !\mipsregister|Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1817_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1817 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N27
cycloneii_lcell_ff \mipsregister|register~980 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1817_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~980_regout ));

// Location: LCFF_X43_Y24_N17
cycloneii_lcell_ff \mipsregister|register~724 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~724_regout ));

// Location: LCCOMB_X43_Y24_N16
cycloneii_lcell_comb \mipsregister|register~1425 (
// Equation(s):
// \mipsregister|register~1425_combout  = (\mipsregister|register~1424_combout  & (((!\comb~0_combout )) # (!\mipsregister|register~980_regout ))) # (!\mipsregister|register~1424_combout  & (((\mipsregister|register~724_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~1424_combout ),
	.datab(\mipsregister|register~980_regout ),
	.datac(\mipsregister|register~724_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1425_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1425 .lut_mask = 16'h72AA;
defparam \mipsregister|register~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N13
cycloneii_lcell_ff \mipsregister|register~884 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~884_regout ));

// Location: LCFF_X47_Y26_N3
cycloneii_lcell_ff \mipsregister|register~756 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~756_regout ));

// Location: LCFF_X47_Y26_N9
cycloneii_lcell_ff \mipsregister|register~628 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~628_regout ));

// Location: LCCOMB_X47_Y26_N8
cycloneii_lcell_comb \mipsregister|register~1431 (
// Equation(s):
// \mipsregister|register~1431_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~756_regout )) # (!\comb~0_combout  & ((\mipsregister|register~628_regout )))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~756_regout ),
	.datac(\mipsregister|register~628_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1431_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1431 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneii_lcell_comb \mipsregister|register~1432 (
// Equation(s):
// \mipsregister|register~1432_combout  = (\comb~1_combout  & ((\mipsregister|register~1431_combout  & (!\mipsregister|register~1012_regout )) # (!\mipsregister|register~1431_combout  & ((\mipsregister|register~884_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1431_combout ))))

	.dataa(\mipsregister|register~1012_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~884_regout ),
	.datad(\mipsregister|register~1431_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1432_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1432 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N23
cycloneii_lcell_ff \mipsregister|register~916 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~916_regout ));

// Location: LCFF_X42_Y22_N29
cycloneii_lcell_ff \mipsregister|register~660 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~660_regout ));

// Location: LCFF_X39_Y22_N19
cycloneii_lcell_ff \mipsregister|register~532 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~532_regout ));

// Location: LCCOMB_X39_Y22_N0
cycloneii_lcell_comb \mipsregister|register~788feeder (
// Equation(s):
// \mipsregister|register~788feeder_combout  = \mipsregister|Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux11~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~788feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~788feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~788feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y22_N1
cycloneii_lcell_ff \mipsregister|register~788 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~788feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~788_regout ));

// Location: LCCOMB_X39_Y22_N18
cycloneii_lcell_comb \mipsregister|register~1428 (
// Equation(s):
// \mipsregister|register~1428_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~788_regout ))) # (!\comb~1_combout  & (\mipsregister|register~532_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~532_regout ),
	.datad(\mipsregister|register~788_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1428_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1428 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N28
cycloneii_lcell_comb \mipsregister|register~1429 (
// Equation(s):
// \mipsregister|register~1429_combout  = (\comb~0_combout  & ((\mipsregister|register~1428_combout  & (\mipsregister|register~916_regout )) # (!\mipsregister|register~1428_combout  & ((\mipsregister|register~660_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1428_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~916_regout ),
	.datac(\mipsregister|register~660_regout ),
	.datad(\mipsregister|register~1428_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1429_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1429 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N19
cycloneii_lcell_ff \mipsregister|register~820 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~820_regout ));

// Location: LCFF_X38_Y24_N17
cycloneii_lcell_ff \mipsregister|register~948 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~948_regout ));

// Location: LCFF_X38_Y23_N3
cycloneii_lcell_ff \mipsregister|register~564 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~564_regout ));

// Location: LCFF_X38_Y23_N13
cycloneii_lcell_ff \mipsregister|register~692 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux11~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~692_regout ));

// Location: LCCOMB_X38_Y23_N2
cycloneii_lcell_comb \mipsregister|register~1426 (
// Equation(s):
// \mipsregister|register~1426_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~692_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~564_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~564_regout ),
	.datad(\mipsregister|register~692_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1426_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1426 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \mipsregister|register~1427 (
// Equation(s):
// \mipsregister|register~1427_combout  = (\comb~1_combout  & ((\mipsregister|register~1426_combout  & ((\mipsregister|register~948_regout ))) # (!\mipsregister|register~1426_combout  & (\mipsregister|register~820_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1426_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~820_regout ),
	.datac(\mipsregister|register~948_regout ),
	.datad(\mipsregister|register~1426_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1427_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1427 .lut_mask = 16'hF588;
defparam \mipsregister|register~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneii_lcell_comb \mipsregister|register~1430 (
// Equation(s):
// \mipsregister|register~1430_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~1427_combout ))) # (!\comb~3_combout  & (\mipsregister|register~1429_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1429_combout ),
	.datad(\mipsregister|register~1427_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1430_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1430 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
cycloneii_lcell_comb \mipsregister|register~1433 (
// Equation(s):
// \mipsregister|register~1433_combout  = (\comb~2_combout  & ((\mipsregister|register~1430_combout  & ((\mipsregister|register~1432_combout ))) # (!\mipsregister|register~1430_combout  & (\mipsregister|register~1425_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1430_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1425_combout ),
	.datac(\mipsregister|register~1432_combout ),
	.datad(\mipsregister|register~1430_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1433_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1433 .lut_mask = 16'hF588;
defparam \mipsregister|register~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneii_lcell_comb \seg2|OperandB_out~40 (
// Equation(s):
// \seg2|OperandB_out~40_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1433_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1443_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1443_combout ),
	.datad(\mipsregister|register~1433_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~40 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \seg2|OperandB_out~41 (
// Equation(s):
// \seg2|OperandB_out~41_combout  = (\seg2|OperandB_out~40_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~20_combout ))

	.dataa(vcc),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\Rd_in~20_combout ),
	.datad(\seg2|OperandB_out~40_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~41 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N15
cycloneii_lcell_ff \seg2|OperandB_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [20]));

// Location: LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \mux4_two|Data[20]~38 (
// Equation(s):
// \mux4_two|Data[20]~38_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~20_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [20])))))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(\Rd_in~20_combout ),
	.datac(\seg2|OperandB_out [20]),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[20]~38 .lut_mask = 16'h4450;
defparam \mux4_two|Data[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \mux4_two|Data[20]~39 (
// Equation(s):
// \mux4_two|Data[20]~39_combout  = (\mux4_two|Data[20]~38_combout ) # ((\seg3|WBData_out [20] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [20]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[20]~38_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[20]~39 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneii_lcell_comb \shifter|Mux1|Data[19]~47 (
// Equation(s):
// \shifter|Mux1|Data[19]~47_combout  = (!\shifter|comb~1_combout  & ((\shifter|comb~0_combout  & (\mux4_two|Data[18]~35_combout )) # (!\shifter|comb~0_combout  & ((\mux4_two|Data[19]~37_combout )))))

	.dataa(\shifter|comb~0_combout ),
	.datab(\mux4_two|Data[18]~35_combout ),
	.datac(\shifter|comb~1_combout ),
	.datad(\mux4_two|Data[19]~37_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[19]~47 .lut_mask = 16'h0D08;
defparam \shifter|Mux1|Data[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneii_lcell_comb \shifter|Mux1|Data[19]~48 (
// Equation(s):
// \shifter|Mux1|Data[19]~48_combout  = (\shifter|Mux1|Data[19]~47_combout ) # ((\shifter|comb~1_combout  & \mux4_two|Data[20]~39_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~1_combout ),
	.datac(\mux4_two|Data[20]~39_combout ),
	.datad(\shifter|Mux1|Data[19]~47_combout ),
	.cin(gnd),
	.combout(\shifter|Mux1|Data[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux1|Data[19]~48 .lut_mask = 16'hFFC0;
defparam \shifter|Mux1|Data[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneii_lcell_comb \shifter|Mux2|Data[19]~52 (
// Equation(s):
// \shifter|Mux2|Data[19]~52_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[17]~46_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[19]~48_combout ))))

	.dataa(\shifter|comb~3_combout ),
	.datab(\shifter|comb~2_combout ),
	.datac(\shifter|Mux1|Data[19]~48_combout ),
	.datad(\shifter|Mux1|Data[17]~46_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[19]~52 .lut_mask = 16'h5410;
defparam \shifter|Mux2|Data[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneii_lcell_comb \shifter|Mux2|Data[19]~53 (
// Equation(s):
// \shifter|Mux2|Data[19]~53_combout  = (\shifter|Mux2|Data[19]~52_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[21]~50_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[19]~52_combout ),
	.datad(\shifter|Mux1|Data[21]~50_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[19]~53_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[19]~53 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[19]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneii_lcell_comb \shifter|Mux3|Data[15]~52 (
// Equation(s):
// \shifter|Mux3|Data[15]~52_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[11]~49_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[15]~51_combout )))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|Mux2|Data[11]~49_combout ),
	.datac(\shifter|Mux2|Data[15]~51_combout ),
	.datad(\shifter|comb~4_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[15]~52 .lut_mask = 16'h4450;
defparam \shifter|Mux3|Data[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneii_lcell_comb \shifter|Mux3|Data[15]~53 (
// Equation(s):
// \shifter|Mux3|Data[15]~53_combout  = (\shifter|Mux3|Data[15]~52_combout ) # ((\shifter|Mux2|Data[19]~53_combout  & \shifter|comb~5_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux2|Data[19]~53_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux3|Data[15]~52_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[15]~53 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneii_lcell_comb \shifter|Mux3|Data[7]~58 (
// Equation(s):
// \shifter|Mux3|Data[7]~58_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[3]~61_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[7]~47_combout ))))

	.dataa(\shifter|comb~4_combout ),
	.datab(\shifter|Mux2|Data[7]~47_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux2|Data[3]~61_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[7]~58 .lut_mask = 16'h0E04;
defparam \shifter|Mux3|Data[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneii_lcell_comb \shifter|Mux3|Data[7]~59 (
// Equation(s):
// \shifter|Mux3|Data[7]~59_combout  = (\shifter|Mux3|Data[7]~58_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[11]~49_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[11]~49_combout ),
	.datad(\shifter|Mux3|Data[7]~58_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[7]~59 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneii_lcell_comb \shifter|Mux4|Data[7]~23 (
// Equation(s):
// \shifter|Mux4|Data[7]~23_combout  = (\shifter|comb~7_combout  & (((\shifter|Mux3|Data[15]~53_combout )))) # (!\shifter|comb~7_combout  & (!\shifter|comb~6_combout  & ((\shifter|Mux3|Data[7]~59_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[15]~53_combout ),
	.datad(\shifter|Mux3|Data[7]~59_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[7]~23 .lut_mask = 16'hD1C0;
defparam \shifter|Mux4|Data[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N6
cycloneii_lcell_comb \shifter|Mux5|Data[7]~7 (
// Equation(s):
// \shifter|Mux5|Data[7]~7_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[23]~22_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & (\shifter|Mux4|Data[7]~23_combout )))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[7]~23_combout ),
	.datad(\shifter|Mux4|Data[23]~22_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[7]~7 .lut_mask = 16'hBA10;
defparam \shifter|Mux5|Data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneii_lcell_comb \alu|MUX|ALU_out[7]~40 (
// Equation(s):
// \alu|MUX|ALU_out[7]~40_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|ALU_Con|ALU_ctr[1]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~7_combout  & ((\ALU_OpA~10_combout ) # (\alu|ALU_Con|ALU_ctr[1]~1_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\ALU_OpA~10_combout ),
	.datac(\ALU_OpB~7_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[7]~40 .lut_mask = 16'hFA40;
defparam \alu|MUX|ALU_out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[7]~41 (
// Equation(s):
// \alu|MUX|ALU_out[7]~41_combout  = (\alu|MUX|ALU_out[7]~40_combout  & ((\alu|adder|Add0~16_combout ) # ((!\alu|ALU_Con|ALU_ctr[0]~0_combout )))) # (!\alu|MUX|ALU_out[7]~40_combout  & (((\alu|Cmp[31]~1_combout  & \alu|ALU_Con|ALU_ctr[0]~0_combout ))))

	.dataa(\alu|adder|Add0~16_combout ),
	.datab(\alu|MUX|ALU_out[7]~40_combout ),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[7]~41 .lut_mask = 16'hB8CC;
defparam \alu|MUX|ALU_out[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneii_lcell_comb \alu|MUX|ALU_out[7]~42 (
// Equation(s):
// \alu|MUX|ALU_out[7]~42_combout  = (\alu|MUX|ALU_out[7]~39_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[7]~41_combout ))

	.dataa(\alu|MUX|ALU_out[7]~39_combout ),
	.datab(vcc),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[7]~41_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[7]~42 .lut_mask = 16'hFAAA;
defparam \alu|MUX|ALU_out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneii_lcell_comb \seg3|WBData_out~42 (
// Equation(s):
// \seg3|WBData_out~42_combout  = (!\seg2|BranchSel_out~regout  & ((\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[7]~42_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[7]~7_combout ))))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\seg2|BranchSel_out~regout ),
	.datac(\shifter|Mux5|Data[7]~7_combout ),
	.datad(\alu|MUX|ALU_out[7]~42_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~42 .lut_mask = 16'h3210;
defparam \seg3|WBData_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneii_lcell_comb \seg3|WBData_out~43 (
// Equation(s):
// \seg3|WBData_out~43_combout  = (!\condition_check|BranchValid~combout  & ((\seg3|WBData_out~42_combout ) # ((\Add2~17_combout  & \seg2|BranchSel_out~regout ))))

	.dataa(\Add2~17_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|BranchSel_out~regout ),
	.datad(\seg3|WBData_out~42_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~43 .lut_mask = 16'h3320;
defparam \seg3|WBData_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cycloneii_lcell_comb \condition_check|sl1|out~55 (
// Equation(s):
// \condition_check|sl1|out~55_combout  = (\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ))) # (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a15 ))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a15 ),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~55_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~55 .lut_mask = 16'hFA0A;
defparam \condition_check|sl1|out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cycloneii_lcell_comb \memshift|mux4_1_10|out[7]~7 (
// Equation(s):
// \memshift|mux4_1_10|out[7]~7_combout  = (\seg3|WBData_out [1] & (\condition_check|sl1|out~55_combout )) # (!\seg3|WBData_out [1] & ((\memshift|mux8_1_11|out[7]~7_combout )))

	.dataa(vcc),
	.datab(\seg3|WBData_out [1]),
	.datac(\condition_check|sl1|out~55_combout ),
	.datad(\memshift|mux8_1_11|out[7]~7_combout ),
	.cin(gnd),
	.combout(\memshift|mux4_1_10|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_10|out[7]~7 .lut_mask = 16'hF3C0;
defparam \memshift|mux4_1_10|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cycloneii_lcell_comb \condition_check|sl1|out~64 (
// Equation(s):
// \condition_check|sl1|out~64_combout  = (\seg3|WBData_out [0] & \datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a31 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a31 ),
	.cin(gnd),
	.combout(\condition_check|sl1|out~64_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~64 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N2
cycloneii_lcell_comb \memshift|mux8_1_10|out[7]~14 (
// Equation(s):
// \memshift|mux8_1_10|out[7]~14_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux4_1_10|out[7]~7_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\condition_check|sl1|out~64_combout )))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\memshift|mux4_1_10|out[7]~7_combout ),
	.datac(\condition_check|sl1|out~64_combout ),
	.datad(\seg4|MemData_out[14]~1_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[7]~14 .lut_mask = 16'hD800;
defparam \memshift|mux8_1_10|out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N26
cycloneii_lcell_comb \memshift|mux8_1_10|out[7]~15 (
// Equation(s):
// \memshift|mux8_1_10|out[7]~15_combout  = (\memshift|mux8_1_10|out[7]~14_combout ) # ((\memshift|mux8_1_13|out~16_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(\memshift|mux8_1_13|out~16_combout ),
	.datab(vcc),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\memshift|mux8_1_10|out[7]~14_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_10|out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_10|out[7]~15 .lut_mask = 16'hFF0A;
defparam \memshift|mux8_1_10|out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N27
cycloneii_lcell_ff \seg4|MemData_out[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_10|out[7]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [31]));

// Location: LCCOMB_X34_Y29_N18
cycloneii_lcell_comb \Rd_in~31 (
// Equation(s):
// \Rd_in~31_combout  = (\seg4|MemWBSrc_out~regout  & ((\seg4|MemData_out [31]))) # (!\seg4|MemWBSrc_out~regout  & (\seg4|WBData_out [31]))

	.dataa(\seg4|WBData_out [31]),
	.datab(\seg4|MemData_out [31]),
	.datac(vcc),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~31_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~31 .lut_mask = 16'hCCAA;
defparam \Rd_in~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneii_lcell_comb \mux4_two|Data[31]~60 (
// Equation(s):
// \mux4_two|Data[31]~60_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & ((\Rd_in~31_combout ))) # (!\forward|Rt_EX_Forward[1]~7_combout  & (\seg2|OperandB_out [31]))))

	.dataa(\seg2|OperandB_out [31]),
	.datab(\Rd_in~31_combout ),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[31]~60 .lut_mask = 16'h0C0A;
defparam \mux4_two|Data[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneii_lcell_comb \shifter|HighBit~0 (
// Equation(s):
// \shifter|HighBit~0_combout  = (\seg2|ShiftOp_out [1] & ((\mux4_two|Data[31]~60_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [31]))))

	.dataa(\seg2|ShiftOp_out [1]),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\seg3|WBData_out [31]),
	.datad(\mux4_two|Data[31]~60_combout ),
	.cin(gnd),
	.combout(\shifter|HighBit~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|HighBit~0 .lut_mask = 16'hAA80;
defparam \shifter|HighBit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneii_lcell_comb \shifter|Mux3|Data[30]~48 (
// Equation(s):
// \shifter|Mux3|Data[30]~48_combout  = (\shifter|comb~5_combout  & (\shifter|comb~4_combout )) # (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[26]~41_combout ))) # (!\shifter|comb~4_combout  & 
// (\shifter|Mux2|Data[30]~43_combout ))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[30]~43_combout ),
	.datad(\shifter|Mux2|Data[26]~41_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[30]~48 .lut_mask = 16'hDC98;
defparam \shifter|Mux3|Data[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneii_lcell_comb \shifter|Mux3|Data[30]~49 (
// Equation(s):
// \shifter|Mux3|Data[30]~49_combout  = (\shifter|comb~5_combout  & ((\shifter|Mux3|Data[30]~48_combout  & ((\shifter|Mux2|Data[2]~45_combout ))) # (!\shifter|Mux3|Data[30]~48_combout  & (\shifter|HighBit~0_combout )))) # (!\shifter|comb~5_combout  & 
// (((\shifter|Mux3|Data[30]~48_combout ))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|Mux2|Data[2]~45_combout ),
	.datad(\shifter|Mux3|Data[30]~48_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[30]~49 .lut_mask = 16'hF588;
defparam \shifter|Mux3|Data[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cycloneii_lcell_comb \shifter|Mux4|Data[22]~18 (
// Equation(s):
// \shifter|Mux4|Data[22]~18_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[14]~45_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[22]~47_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|Mux3|Data[22]~47_combout ),
	.datac(\shifter|comb~7_combout ),
	.datad(\shifter|Mux3|Data[14]~45_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[22]~18 .lut_mask = 16'h0E04;
defparam \shifter|Mux4|Data[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cycloneii_lcell_comb \shifter|Mux4|Data[22]~19 (
// Equation(s):
// \shifter|Mux4|Data[22]~19_combout  = (\shifter|Mux4|Data[22]~18_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[30]~49_combout ))

	.dataa(\shifter|comb~7_combout ),
	.datab(vcc),
	.datac(\shifter|Mux3|Data[30]~49_combout ),
	.datad(\shifter|Mux4|Data[22]~18_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[22]~19 .lut_mask = 16'hFFA0;
defparam \shifter|Mux4|Data[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cycloneii_lcell_comb \shifter|Mux4|Data[6]~20 (
// Equation(s):
// \shifter|Mux4|Data[6]~20_combout  = (\shifter|comb~7_combout  & (((\shifter|Mux3|Data[14]~45_combout )))) # (!\shifter|comb~7_combout  & (!\shifter|comb~6_combout  & ((\shifter|Mux3|Data[6]~51_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|Mux3|Data[14]~45_combout ),
	.datac(\shifter|comb~7_combout ),
	.datad(\shifter|Mux3|Data[6]~51_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[6]~20 .lut_mask = 16'hC5C0;
defparam \shifter|Mux4|Data[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cycloneii_lcell_comb \shifter|Mux5|Data[6]~6 (
// Equation(s):
// \shifter|Mux5|Data[6]~6_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[22]~19_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & ((\shifter|Mux4|Data[6]~20_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[22]~19_combout ),
	.datad(\shifter|Mux4|Data[6]~20_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[6]~6 .lut_mask = 16'hB1A0;
defparam \shifter|Mux5|Data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneii_lcell_comb \ALU_OpB~6 (
// Equation(s):
// \ALU_OpB~6_combout  = (\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [6]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[6]~11_combout ))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(vcc),
	.datac(\mux4_two|Data[6]~11_combout ),
	.datad(\seg2|Immediate32_out [6]),
	.cin(gnd),
	.combout(\ALU_OpB~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~6 .lut_mask = 16'hFA50;
defparam \ALU_OpB~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneii_lcell_comb \alu|MUX|ALU_out[6]~34 (
// Equation(s):
// \alu|MUX|ALU_out[6]~34_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~8_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~6_combout ))) # (!\ALU_OpA~8_combout  & ((\ALU_OpB~6_combout )))))

	.dataa(\ALU_OpA~8_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\alu|MUX|ALU_out[6]~33_combout ),
	.datad(\ALU_OpB~6_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[6]~34 .lut_mask = 16'hD0A0;
defparam \alu|MUX|ALU_out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneii_lcell_comb \ALU_OpA~7 (
// Equation(s):
// \ALU_OpA~7_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~6_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [6]))))

	.dataa(\seg2|OperandA_out [6]),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\Rd_in~6_combout ),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~7 .lut_mask = 16'h3022;
defparam \ALU_OpA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneii_lcell_comb \ALU_OpA~8 (
// Equation(s):
// \ALU_OpA~8_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~7_combout ) # ((\seg3|WBData_out [6] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg3|WBData_out [6]),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\ALU_OpA~7_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~8 .lut_mask = 16'h0F08;
defparam \ALU_OpA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneii_lcell_comb \alu|MUX|ALU_out[6]~35 (
// Equation(s):
// \alu|MUX|ALU_out[6]~35_combout  = (\ALU_OpA~8_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [6])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[6]~11_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [6]),
	.datac(\mux4_two|Data[6]~11_combout ),
	.datad(\ALU_OpA~8_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[6]~35 .lut_mask = 16'hD800;
defparam \alu|MUX|ALU_out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[6]~36 (
// Equation(s):
// \alu|MUX|ALU_out[6]~36_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|ALU_Con|ALU_ctr[1]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\ALU_OpB~6_combout ))) # 
// (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\alu|MUX|ALU_out[6]~35_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|MUX|ALU_out[6]~35_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\ALU_OpB~6_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[6]~36 .lut_mask = 16'hF4A4;
defparam \alu|MUX|ALU_out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[6]~37 (
// Equation(s):
// \alu|MUX|ALU_out[6]~37_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[6]~36_combout  & (\alu|adder|Add0~14_combout )) # (!\alu|MUX|ALU_out[6]~36_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (\alu|MUX|ALU_out[6]~36_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|MUX|ALU_out[6]~36_combout ),
	.datac(\alu|adder|Add0~14_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[6]~37 .lut_mask = 16'hE6C4;
defparam \alu|MUX|ALU_out[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[6]~38 (
// Equation(s):
// \alu|MUX|ALU_out[6]~38_combout  = (\alu|MUX|ALU_out[6]~34_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[6]~37_combout ))

	.dataa(vcc),
	.datab(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datac(\alu|MUX|ALU_out[6]~34_combout ),
	.datad(\alu|MUX|ALU_out[6]~37_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[6]~38 .lut_mask = 16'hFCF0;
defparam \alu|MUX|ALU_out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneii_lcell_comb \seg3|WBData_out~40 (
// Equation(s):
// \seg3|WBData_out~40_combout  = (!\seg2|BranchSel_out~regout  & ((\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[6]~38_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[6]~6_combout ))))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\seg2|BranchSel_out~regout ),
	.datac(\shifter|Mux5|Data[6]~6_combout ),
	.datad(\alu|MUX|ALU_out[6]~38_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~40 .lut_mask = 16'h3210;
defparam \seg3|WBData_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneii_lcell_comb \seg3|WBData_out~41 (
// Equation(s):
// \seg3|WBData_out~41_combout  = (!\condition_check|BranchValid~combout  & ((\seg3|WBData_out~40_combout ) # ((\Add2~14_combout  & \seg2|BranchSel_out~regout ))))

	.dataa(\Add2~14_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|BranchSel_out~regout ),
	.datad(\seg3|WBData_out~40_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~41 .lut_mask = 16'h3320;
defparam \seg3|WBData_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneii_lcell_comb \memshift|mux8_1_11|out[1]~0 (
// Equation(s):
// \memshift|mux8_1_11|out[1]~0_combout  = (\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a17 ))) # (!\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a25 ))

	.dataa(\seg3|WBData_out [0]),
	.datab(vcc),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a25 ),
	.datad(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a17 ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[1]~0 .lut_mask = 16'hFA50;
defparam \memshift|mux8_1_11|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneii_lcell_comb \memshift|mux4_1_10|out[1]~0 (
// Equation(s):
// \memshift|mux4_1_10|out[1]~0_combout  = (\seg3|WBData_out [1] & ((\condition_check|sl1|out~41_combout ))) # (!\seg3|WBData_out [1] & (\memshift|mux8_1_11|out[1]~0_combout ))

	.dataa(vcc),
	.datab(\memshift|mux8_1_11|out[1]~0_combout ),
	.datac(\seg3|WBData_out [1]),
	.datad(\condition_check|sl1|out~41_combout ),
	.cin(gnd),
	.combout(\memshift|mux4_1_10|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_10|out[1]~0 .lut_mask = 16'hFC0C;
defparam \memshift|mux4_1_10|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneii_lcell_comb \memshift|mux8_1_13|out[1]~3 (
// Equation(s):
// \memshift|mux8_1_13|out[1]~3_combout  = (\memshift|mux8_1_13|out[1]~1_combout  & (((\seg4|MemData_out[0]~0_combout  & \memshift|mux4_1_10|out[1]~0_combout )) # (!\memshift|mux8_1_13|out[1]~2_combout ))) # (!\memshift|mux8_1_13|out[1]~1_combout  & 
// (((\seg4|MemData_out[0]~0_combout  & \memshift|mux4_1_10|out[1]~0_combout ))))

	.dataa(\memshift|mux8_1_13|out[1]~1_combout ),
	.datab(\memshift|mux8_1_13|out[1]~2_combout ),
	.datac(\seg4|MemData_out[0]~0_combout ),
	.datad(\memshift|mux4_1_10|out[1]~0_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[1]~3 .lut_mask = 16'hF222;
defparam \memshift|mux8_1_13|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y30_N1
cycloneii_lcell_ff \seg4|MemData_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_13|out[1]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [1]));

// Location: LCFF_X38_Y30_N7
cycloneii_lcell_ff \seg4|WBData_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [1]));

// Location: LCCOMB_X38_Y30_N6
cycloneii_lcell_comb \Rd_in~0 (
// Equation(s):
// \Rd_in~0_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [1])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [1])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [1]),
	.datac(\seg4|WBData_out [1]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~0 .lut_mask = 16'hCCF0;
defparam \Rd_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneii_lcell_comb \seg2|OperandA_out~1 (
// Equation(s):
// \seg2|OperandA_out~1_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~0_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(vcc),
	.datab(\Rd_in~0_combout ),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~1 .lut_mask = 16'hCCF0;
defparam \seg2|OperandA_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N9
cycloneii_lcell_ff \seg2|OperandA_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [1]));

// Location: LCCOMB_X32_Y29_N18
cycloneii_lcell_comb \mux4_one|Data[1]~3 (
// Equation(s):
// \mux4_one|Data[1]~3_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~0_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [1])))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\forward|Rs_EX_Forward[1]~9_combout ),
	.datac(\Rd_in~0_combout ),
	.datad(\seg2|OperandA_out [1]),
	.cin(gnd),
	.combout(\mux4_one|Data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[1]~3 .lut_mask = 16'h5140;
defparam \mux4_one|Data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneii_lcell_comb \ShiftAmount~1 (
// Equation(s):
// \ShiftAmount~1_combout  = (\seg2|ShiftAmountSrc_out~regout  & ((\mux4_one|Data[1]~2_combout ) # ((\mux4_one|Data[1]~3_combout )))) # (!\seg2|ShiftAmountSrc_out~regout  & (((\seg2|Shamt_out [1]))))

	.dataa(\seg2|ShiftAmountSrc_out~regout ),
	.datab(\mux4_one|Data[1]~2_combout ),
	.datac(\seg2|Shamt_out [1]),
	.datad(\mux4_one|Data[1]~3_combout ),
	.cin(gnd),
	.combout(\ShiftAmount~1_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftAmount~1 .lut_mask = 16'hFAD8;
defparam \ShiftAmount~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneii_lcell_comb \shifter|comb~3 (
// Equation(s):
// \shifter|comb~3_combout  = (\ShiftAmount~1_combout  & ((\seg2|ShiftOp_out [1]) # (\seg2|ShiftOp_out [0])))

	.dataa(\seg2|ShiftOp_out [1]),
	.datab(vcc),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~1_combout ),
	.cin(gnd),
	.combout(\shifter|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~3 .lut_mask = 16'hFA00;
defparam \shifter|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneii_lcell_comb \shifter|Mux2|Data[20]~8 (
// Equation(s):
// \shifter|Mux2|Data[20]~8_combout  = (!\shifter|comb~3_combout  & ((\shifter|comb~2_combout  & ((\shifter|Mux1|Data[18]~17_combout ))) # (!\shifter|comb~2_combout  & (\shifter|Mux1|Data[20]~19_combout ))))

	.dataa(\shifter|comb~2_combout ),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux1|Data[20]~19_combout ),
	.datad(\shifter|Mux1|Data[18]~17_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[20]~8 .lut_mask = 16'h3210;
defparam \shifter|Mux2|Data[20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N14
cycloneii_lcell_comb \shifter|Mux2|Data[20]~9 (
// Equation(s):
// \shifter|Mux2|Data[20]~9_combout  = (\shifter|Mux2|Data[20]~8_combout ) # ((\shifter|comb~3_combout  & \shifter|Mux1|Data[22]~21_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~3_combout ),
	.datac(\shifter|Mux2|Data[20]~8_combout ),
	.datad(\shifter|Mux1|Data[22]~21_combout ),
	.cin(gnd),
	.combout(\shifter|Mux2|Data[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux2|Data[20]~9 .lut_mask = 16'hFCF0;
defparam \shifter|Mux2|Data[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cycloneii_lcell_comb \shifter|Mux3|Data[16]~2 (
// Equation(s):
// \shifter|Mux3|Data[16]~2_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & (\shifter|Mux2|Data[12]~5_combout )) # (!\shifter|comb~4_combout  & ((\shifter|Mux2|Data[16]~7_combout )))))

	.dataa(\shifter|comb~5_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[12]~5_combout ),
	.datad(\shifter|Mux2|Data[16]~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[16]~2 .lut_mask = 16'h5140;
defparam \shifter|Mux3|Data[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cycloneii_lcell_comb \shifter|Mux3|Data[16]~3 (
// Equation(s):
// \shifter|Mux3|Data[16]~3_combout  = (\shifter|Mux3|Data[16]~2_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[20]~9_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux2|Data[20]~9_combout ),
	.datad(\shifter|Mux3|Data[16]~2_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[16]~3 .lut_mask = 16'hFFC0;
defparam \shifter|Mux3|Data[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cycloneii_lcell_comb \shifter|Mux4|Data[24]~24 (
// Equation(s):
// \shifter|Mux4|Data[24]~24_combout  = (\shifter|comb~6_combout  & ((\shifter|comb~7_combout ) # ((\shifter|Mux3|Data[16]~3_combout )))) # (!\shifter|comb~6_combout  & (!\shifter|comb~7_combout  & ((\shifter|Mux3|Data[24]~5_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[16]~3_combout ),
	.datad(\shifter|Mux3|Data[24]~5_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[24]~24 .lut_mask = 16'hB9A8;
defparam \shifter|Mux4|Data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cycloneii_lcell_comb \shifter|Mux4|Data[24]~25 (
// Equation(s):
// \shifter|Mux4|Data[24]~25_combout  = (\shifter|comb~7_combout  & ((\shifter|Mux4|Data[24]~24_combout  & ((\shifter|Mux3|Data[0]~6_combout ))) # (!\shifter|Mux4|Data[24]~24_combout  & (\shifter|HighBit~0_combout )))) # (!\shifter|comb~7_combout  & 
// (((\shifter|Mux4|Data[24]~24_combout ))))

	.dataa(\shifter|HighBit~0_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux4|Data[24]~24_combout ),
	.datad(\shifter|Mux3|Data[0]~6_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[24]~25 .lut_mask = 16'hF838;
defparam \shifter|Mux4|Data[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cycloneii_lcell_comb \shifter|Mux5|Data[8]~8 (
// Equation(s):
// \shifter|Mux5|Data[8]~8_combout  = (\shifter|comb~8_combout  & (\shifter|Mux4|Data[24]~25_combout )) # (!\shifter|comb~8_combout  & (((!\shifter|comb~9_combout  & \shifter|Mux4|Data[8]~27_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|Mux4|Data[24]~25_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|Mux4|Data[8]~27_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[8]~8 .lut_mask = 16'h8D88;
defparam \shifter|Mux5|Data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneii_lcell_comb \alu|OrOut[8] (
// Equation(s):
// \alu|OrOut [8] = (\ALU_OpA~12_combout ) # ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [8])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[8]~15_combout ))))

	.dataa(\ALU_OpA~12_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [8]),
	.datad(\mux4_two|Data[8]~15_combout ),
	.cin(gnd),
	.combout(\alu|OrOut [8]),
	.cout());
// synopsys translate_off
defparam \alu|OrOut[8] .lut_mask = 16'hFBEA;
defparam \alu|OrOut[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[8]~50 (
// Equation(s):
// \alu|MUX|ALU_out[8]~50_combout  = (\alu|MUX|ALU_out[10]~48_combout  & ((\alu|MUX|ALU_out[10]~49_combout  & ((\alu|OrOut [8]))) # (!\alu|MUX|ALU_out[10]~49_combout  & (\alu|MUX|ALU_out[8]~47_combout )))) # (!\alu|MUX|ALU_out[10]~48_combout  & 
// (((!\alu|MUX|ALU_out[10]~49_combout ))))

	.dataa(\alu|MUX|ALU_out[8]~47_combout ),
	.datab(\alu|MUX|ALU_out[10]~48_combout ),
	.datac(\alu|MUX|ALU_out[10]~49_combout ),
	.datad(\alu|OrOut [8]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[8]~50 .lut_mask = 16'hCB0B;
defparam \alu|MUX|ALU_out[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \alu|AndOut[8] (
// Equation(s):
// \alu|AndOut [8] = (\ALU_OpA~12_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [8])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[8]~15_combout )))))

	.dataa(\ALU_OpA~12_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [8]),
	.datad(\mux4_two|Data[8]~15_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [8]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[8] .lut_mask = 16'hA280;
defparam \alu|AndOut[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneii_lcell_comb \alu|MUX|ALU_out[8]~45 (
// Equation(s):
// \alu|MUX|ALU_out[8]~45_combout  = (\alu|MUX|ALU_out[10]~43_combout  & (\alu|MUX|ALU_out[10]~44_combout )) # (!\alu|MUX|ALU_out[10]~43_combout  & ((\alu|MUX|ALU_out[10]~44_combout  & (\alu|AndOut [8])) # (!\alu|MUX|ALU_out[10]~44_combout  & 
// ((\ALU_OpB~7_combout )))))

	.dataa(\alu|MUX|ALU_out[10]~43_combout ),
	.datab(\alu|MUX|ALU_out[10]~44_combout ),
	.datac(\alu|AndOut [8]),
	.datad(\ALU_OpB~7_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[8]~45 .lut_mask = 16'hD9C8;
defparam \alu|MUX|ALU_out[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneii_lcell_comb \ALU_OpB~8 (
// Equation(s):
// \ALU_OpB~8_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [8])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[8]~15_combout )))

	.dataa(vcc),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [8]),
	.datad(\mux4_two|Data[8]~15_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~8 .lut_mask = 16'hF3C0;
defparam \ALU_OpB~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneii_lcell_comb \alu|MUX|ALU_out[8]~46 (
// Equation(s):
// \alu|MUX|ALU_out[8]~46_combout  = (\alu|MUX|ALU_out[10]~43_combout  & ((\alu|MUX|ALU_out[8]~45_combout  & ((\alu|adder|Add0~18_combout ))) # (!\alu|MUX|ALU_out[8]~45_combout  & (\ALU_OpB~8_combout )))) # (!\alu|MUX|ALU_out[10]~43_combout  & 
// (\alu|MUX|ALU_out[8]~45_combout ))

	.dataa(\alu|MUX|ALU_out[10]~43_combout ),
	.datab(\alu|MUX|ALU_out[8]~45_combout ),
	.datac(\ALU_OpB~8_combout ),
	.datad(\alu|adder|Add0~18_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[8]~46 .lut_mask = 16'hEC64;
defparam \alu|MUX|ALU_out[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneii_lcell_comb \alu|MUX|ALU_out[8] (
// Equation(s):
// \alu|MUX|ALU_out [8] = (\alu|ALU_Con|ALU_ctr[2]~2_combout  & ((\alu|MUX|ALU_out[8]~50_combout  & (\alu|MUX|ALU_out[8]~46_combout )) # (!\alu|MUX|ALU_out[8]~50_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[2]~2_combout  & 
// (\alu|MUX|ALU_out[8]~50_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datab(\alu|MUX|ALU_out[8]~50_combout ),
	.datac(\alu|MUX|ALU_out[8]~46_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [8]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[8] .lut_mask = 16'hE6C4;
defparam \alu|MUX|ALU_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneii_lcell_comb \seg3|WBData_out~44 (
// Equation(s):
// \seg3|WBData_out~44_combout  = (!\seg2|BranchSel_out~regout  & ((\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out [8]))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[8]~8_combout ))))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\seg2|BranchSel_out~regout ),
	.datac(\shifter|Mux5|Data[8]~8_combout ),
	.datad(\alu|MUX|ALU_out [8]),
	.cin(gnd),
	.combout(\seg3|WBData_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~44 .lut_mask = 16'h3210;
defparam \seg3|WBData_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneii_lcell_comb \seg3|WBData_out~45 (
// Equation(s):
// \seg3|WBData_out~45_combout  = (!\condition_check|BranchValid~combout  & ((\seg3|WBData_out~44_combout ) # ((\seg2|BranchSel_out~regout  & \Add2~20_combout ))))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|BranchSel_out~regout ),
	.datac(\Add2~20_combout ),
	.datad(\seg3|WBData_out~44_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~45 .lut_mask = 16'h5540;
defparam \seg3|WBData_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N19
cycloneii_lcell_ff \seg3|WBData_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [8]));

// Location: LCFF_X33_Y30_N23
cycloneii_lcell_ff \seg4|WBData_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [8]));

// Location: LCCOMB_X33_Y30_N22
cycloneii_lcell_comb \Rd_in~8 (
// Equation(s):
// \Rd_in~8_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [8])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [8])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [8]),
	.datac(\seg4|WBData_out [8]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~8_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~8 .lut_mask = 16'hCCF0;
defparam \Rd_in~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneii_lcell_comb \mipsregister|Mux31~0 (
// Equation(s):
// \mipsregister|Mux31~0_combout  = (\forward|Equal3~1_combout  & ((\mipsregister|Mux24~0_combout  & ((\Rd_in~16_combout ))) # (!\mipsregister|Mux24~0_combout  & (\Rd_in~24_combout )))) # (!\forward|Equal3~1_combout  & (\mipsregister|Mux24~0_combout ))

	.dataa(\forward|Equal3~1_combout ),
	.datab(\mipsregister|Mux24~0_combout ),
	.datac(\Rd_in~24_combout ),
	.datad(\Rd_in~16_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux31~0 .lut_mask = 16'hEC64;
defparam \mipsregister|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cycloneii_lcell_comb \mipsregister|Mux31~1 (
// Equation(s):
// \mipsregister|Mux31~1_combout  = (\forward|Equal3~1_combout  & (((\mipsregister|Mux31~0_combout )))) # (!\forward|Equal3~1_combout  & ((\mipsregister|Mux31~0_combout  & ((\Rd_in~2_combout ))) # (!\mipsregister|Mux31~0_combout  & (\Rd_in~8_combout ))))

	.dataa(\forward|Equal3~1_combout ),
	.datab(\Rd_in~8_combout ),
	.datac(\Rd_in~2_combout ),
	.datad(\mipsregister|Mux31~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux31~1 .lut_mask = 16'hFA44;
defparam \mipsregister|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneii_lcell_comb \seg2|OperandA_out~2 (
// Equation(s):
// \seg2|OperandA_out~2_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~1_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a2 ))

	.dataa(vcc),
	.datab(\mipsregister|register_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\Rd_in~1_combout ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~2 .lut_mask = 16'hF0CC;
defparam \seg2|OperandA_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N23
cycloneii_lcell_ff \seg2|OperandA_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [2]));

// Location: LCCOMB_X36_Y23_N26
cycloneii_lcell_comb \mux4_one|Data[2]~5 (
// Equation(s):
// \mux4_one|Data[2]~5_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~1_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [2])))))

	.dataa(\Rd_in~1_combout ),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\seg2|OperandA_out [2]),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\mux4_one|Data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[2]~5 .lut_mask = 16'h2230;
defparam \mux4_one|Data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \ShiftAmount~2 (
// Equation(s):
// \ShiftAmount~2_combout  = (\seg2|ShiftAmountSrc_out~regout  & (((\mux4_one|Data[2]~4_combout ) # (\mux4_one|Data[2]~5_combout )))) # (!\seg2|ShiftAmountSrc_out~regout  & (\seg2|Shamt_out [2]))

	.dataa(\seg2|ShiftAmountSrc_out~regout ),
	.datab(\seg2|Shamt_out [2]),
	.datac(\mux4_one|Data[2]~4_combout ),
	.datad(\mux4_one|Data[2]~5_combout ),
	.cin(gnd),
	.combout(\ShiftAmount~2_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftAmount~2 .lut_mask = 16'hEEE4;
defparam \ShiftAmount~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneii_lcell_comb \shifter|comb~5 (
// Equation(s):
// \shifter|comb~5_combout  = (\ShiftAmount~2_combout  & ((\seg2|ShiftOp_out [1]) # (\seg2|ShiftOp_out [0])))

	.dataa(\seg2|ShiftOp_out [1]),
	.datab(vcc),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~2_combout ),
	.cin(gnd),
	.combout(\shifter|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~5 .lut_mask = 16'hFA00;
defparam \shifter|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cycloneii_lcell_comb \shifter|Mux3|Data[5]~42 (
// Equation(s):
// \shifter|Mux3|Data[5]~42_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[1]~29_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[5]~16_combout ))))

	.dataa(\shifter|Mux2|Data[5]~16_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|Mux2|Data[1]~29_combout ),
	.datad(\shifter|comb~5_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[5]~42 .lut_mask = 16'h00E2;
defparam \shifter|Mux3|Data[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cycloneii_lcell_comb \shifter|Mux3|Data[5]~43 (
// Equation(s):
// \shifter|Mux3|Data[5]~43_combout  = (\shifter|Mux3|Data[5]~42_combout ) # ((\shifter|comb~5_combout  & \shifter|Mux2|Data[9]~18_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~5_combout ),
	.datac(\shifter|Mux3|Data[5]~42_combout ),
	.datad(\shifter|Mux2|Data[9]~18_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[5]~43 .lut_mask = 16'hFCF0;
defparam \shifter|Mux3|Data[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N8
cycloneii_lcell_comb \shifter|Mux4|Data[5]~17 (
// Equation(s):
// \shifter|Mux4|Data[5]~17_combout  = (\shifter|comb~7_combout  & (((\shifter|Mux3|Data[13]~37_combout )))) # (!\shifter|comb~7_combout  & (\shifter|Mux3|Data[5]~43_combout  & (!\shifter|comb~6_combout )))

	.dataa(\shifter|comb~7_combout ),
	.datab(\shifter|Mux3|Data[5]~43_combout ),
	.datac(\shifter|comb~6_combout ),
	.datad(\shifter|Mux3|Data[13]~37_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[5]~17 .lut_mask = 16'hAE04;
defparam \shifter|Mux4|Data[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N22
cycloneii_lcell_comb \shifter|Mux5|Data[5]~5 (
// Equation(s):
// \shifter|Mux5|Data[5]~5_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[21]~16_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & (\shifter|Mux4|Data[5]~17_combout )))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[5]~17_combout ),
	.datad(\shifter|Mux4|Data[21]~16_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[5]~5 .lut_mask = 16'hBA10;
defparam \shifter|Mux5|Data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneii_lcell_comb \seg3|WBData_out~37 (
// Equation(s):
// \seg3|WBData_out~37_combout  = (\seg2|BranchSel_out~regout  & (\Add2~11_combout )) # (!\seg2|BranchSel_out~regout  & (((!\seg2|ALUShiftSrc_out~regout  & \shifter|Mux5|Data[5]~5_combout ))))

	.dataa(\Add2~11_combout ),
	.datab(\seg2|BranchSel_out~regout ),
	.datac(\seg2|ALUShiftSrc_out~regout ),
	.datad(\shifter|Mux5|Data[5]~5_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~37 .lut_mask = 16'h8B88;
defparam \seg3|WBData_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneii_lcell_comb \ALU_OpB~5 (
// Equation(s):
// \ALU_OpB~5_combout  = (\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [5]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[5]~9_combout ))

	.dataa(vcc),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\mux4_two|Data[5]~9_combout ),
	.datad(\seg2|Immediate32_out [5]),
	.cin(gnd),
	.combout(\ALU_OpB~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~5 .lut_mask = 16'hFC30;
defparam \ALU_OpB~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneii_lcell_comb \alu|MUX|ALU_out[5]~29 (
// Equation(s):
// \alu|MUX|ALU_out[5]~29_combout  = (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\ALU_OpA~6_combout ) # (\ALU_OpB~5_combout )))

	.dataa(vcc),
	.datab(\ALU_OpA~6_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datad(\ALU_OpB~5_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[5]~29 .lut_mask = 16'h0F0C;
defparam \alu|MUX|ALU_out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[5]~10 (
// Equation(s):
// \alu|MUX|ALU_out[5]~10_combout  = (\seg2|ALUOp_out [1] & ((\seg2|ALUOp_out [3]) # ((\seg2|ALUOp_out [0] & \seg2|ALUOp_out [2])))) # (!\seg2|ALUOp_out [1] & (((\seg2|ALUOp_out [0] & !\seg2|ALUOp_out [2])) # (!\seg2|ALUOp_out [3])))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\seg2|ALUOp_out [3]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[5]~10 .lut_mask = 16'hF28F;
defparam \alu|MUX|ALU_out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneii_lcell_comb \alu|MUX|ALU_out[5]~31 (
// Equation(s):
// \alu|MUX|ALU_out[5]~31_combout  = (\alu|MUX|ALU_out[5]~30_combout  & (((\alu|adder|Add0~12_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout ))) # (!\alu|MUX|ALU_out[5]~30_combout  & (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|Cmp[31]~1_combout ))))

	.dataa(\alu|MUX|ALU_out[5]~30_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\alu|adder|Add0~12_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[5]~31 .lut_mask = 16'hE6A2;
defparam \alu|MUX|ALU_out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[5]~32 (
// Equation(s):
// \alu|MUX|ALU_out[5]~32_combout  = (\alu|MUX|ALU_out[5]~11_combout  & ((\alu|MUX|ALU_out[5]~10_combout  & ((\alu|MUX|ALU_out[5]~31_combout ))) # (!\alu|MUX|ALU_out[5]~10_combout  & (\alu|MUX|ALU_out[5]~29_combout )))) # (!\alu|MUX|ALU_out[5]~11_combout  & 
// (((\alu|MUX|ALU_out[5]~10_combout ))))

	.dataa(\alu|MUX|ALU_out[5]~11_combout ),
	.datab(\alu|MUX|ALU_out[5]~29_combout ),
	.datac(\alu|MUX|ALU_out[5]~10_combout ),
	.datad(\alu|MUX|ALU_out[5]~31_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[5]~32 .lut_mask = 16'hF858;
defparam \alu|MUX|ALU_out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneii_lcell_comb \alu|XorOut_Count[1] (
// Equation(s):
// \alu|XorOut_Count [1] = \seg2|ALUOp_out [0] $ (((!\seg2|ALUSrcA_out~regout  & ((\mux4_one|Data[1]~3_combout ) # (\mux4_one|Data[1]~2_combout )))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\mux4_one|Data[1]~3_combout ),
	.datac(\mux4_one|Data[1]~2_combout ),
	.datad(\seg2|ALUOp_out [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count [1]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[1] .lut_mask = 16'hAB54;
defparam \alu|XorOut_Count[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \ALU_OpA~3 (
// Equation(s):
// \ALU_OpA~3_combout  = (!\seg2|ALUSrcA_out~regout  & ((\mux4_one|Data[3]~7_combout ) # ((\seg3|WBData_out [3] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\mux4_one|Data[3]~7_combout ),
	.datac(\seg3|WBData_out [3]),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~3 .lut_mask = 16'h5444;
defparam \ALU_OpA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneii_lcell_comb \alu|XorOut_Count[28]~0 (
// Equation(s):
// \alu|XorOut_Count[28]~0_combout  = \seg2|ALUOp_out [0] $ (((\ALU_OpA~73_combout ) # ((\ALU_OpA~60_combout ) # (\ALU_OpA~59_combout ))))

	.dataa(\ALU_OpA~73_combout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\ALU_OpA~60_combout ),
	.datad(\ALU_OpA~59_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[28]~0 .lut_mask = 16'h3336;
defparam \alu|XorOut_Count[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneii_lcell_comb \seg2|OperandA_out~31 (
// Equation(s):
// \seg2|OperandA_out~31_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~31_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(vcc),
	.datab(\Rd_in~31_combout ),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~31 .lut_mask = 16'hCCF0;
defparam \seg2|OperandA_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N21
cycloneii_lcell_ff \seg2|OperandA_out[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [31]));

// Location: LCCOMB_X33_Y28_N28
cycloneii_lcell_comb \ALU_OpA~68 (
// Equation(s):
// \ALU_OpA~68_combout  = (\forward|Rs_EX_Forward[1]~7_combout  & ((\Rd_in~31_combout ))) # (!\forward|Rs_EX_Forward[1]~7_combout  & (\seg2|OperandA_out [31]))

	.dataa(vcc),
	.datab(\seg2|OperandA_out [31]),
	.datac(\forward|Rs_EX_Forward[1]~7_combout ),
	.datad(\Rd_in~31_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~68 .lut_mask = 16'hFC0C;
defparam \ALU_OpA~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneii_lcell_comb \ALU_OpA~69 (
// Equation(s):
// \ALU_OpA~69_combout  = (\forward|Rs_EX_Forward[0]~0_combout  & ((\forward|Rs_EX_Forward[0]~8_combout  & (\seg3|WBData_out [31])) # (!\forward|Rs_EX_Forward[0]~8_combout  & ((\ALU_OpA~68_combout ))))) # (!\forward|Rs_EX_Forward[0]~0_combout  & 
// (((\ALU_OpA~68_combout ))))

	.dataa(\forward|Rs_EX_Forward[0]~0_combout ),
	.datab(\seg3|WBData_out [31]),
	.datac(\forward|Rs_EX_Forward[0]~8_combout ),
	.datad(\ALU_OpA~68_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~69 .lut_mask = 16'hDF80;
defparam \ALU_OpA~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneii_lcell_comb \ALU_OpA~70 (
// Equation(s):
// \ALU_OpA~70_combout  = (!\seg2|ALUSrcA_out~regout  & ((\forward|Equal1~0_combout  & (\ALU_OpA~68_combout )) # (!\forward|Equal1~0_combout  & ((\ALU_OpA~69_combout )))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\ALU_OpA~68_combout ),
	.datac(\ALU_OpA~69_combout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~70 .lut_mask = 16'h4450;
defparam \ALU_OpA~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneii_lcell_comb \alu|Judge|always0~12 (
// Equation(s):
// \alu|Judge|always0~12_combout  = (\seg2|ALUOp_out [0] & (!\ALU_OpA~64_combout  & (\ALU_OpA~67_combout  & \ALU_OpA~70_combout ))) # (!\seg2|ALUOp_out [0] & (\ALU_OpA~64_combout  & (!\ALU_OpA~67_combout  & !\ALU_OpA~70_combout )))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\ALU_OpA~64_combout ),
	.datac(\ALU_OpA~67_combout ),
	.datad(\ALU_OpA~70_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~12 .lut_mask = 16'h2004;
defparam \alu|Judge|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneii_lcell_comb \alu|Judge|Num~14 (
// Equation(s):
// \alu|Judge|Num~14_combout  = (\alu|Judge|always0~12_combout ) # ((\alu|Judge|always0~10_combout  & \alu|XorOut_Count[28]~0_combout ))

	.dataa(\alu|Judge|always0~10_combout ),
	.datab(vcc),
	.datac(\alu|XorOut_Count[28]~0_combout ),
	.datad(\alu|Judge|always0~12_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~14 .lut_mask = 16'hFFA0;
defparam \alu|Judge|Num~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneii_lcell_comb \ALU_OpA~74 (
// Equation(s):
// \ALU_OpA~74_combout  = (\seg2|OperandA_out [24] & (!\forward|Rs_EX_Forward[1]~7_combout  & (!\seg2|ALUSrcA_out~regout  & !\forward|Rs_EX_Forward [0])))

	.dataa(\seg2|OperandA_out [24]),
	.datab(\forward|Rs_EX_Forward[1]~7_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~74 .lut_mask = 16'h0002;
defparam \ALU_OpA~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneii_lcell_comb \ALU_OpA~45 (
// Equation(s):
// \ALU_OpA~45_combout  = (\seg3|WBData_out [24] & \ALU_OpA~41_combout )

	.dataa(\seg3|WBData_out [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU_OpA~41_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~45 .lut_mask = 16'hAA00;
defparam \ALU_OpA~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneii_lcell_comb \alu|XorOut_Count[24] (
// Equation(s):
// \alu|XorOut_Count [24] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~46_combout ) # ((\ALU_OpA~74_combout ) # (\ALU_OpA~45_combout ))))

	.dataa(\ALU_OpA~46_combout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\ALU_OpA~74_combout ),
	.datad(\ALU_OpA~45_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [24]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[24] .lut_mask = 16'h3336;
defparam \alu|XorOut_Count[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneii_lcell_comb \alu|Judge|Num~21 (
// Equation(s):
// \alu|Judge|Num~21_combout  = (!\alu|Judge|Num~14_combout  & (((!\alu|XorOut_Count [25] & !\alu|XorOut_Count [24])) # (!\alu|Judge|always0~11_combout )))

	.dataa(\alu|XorOut_Count [25]),
	.datab(\alu|Judge|Num~14_combout ),
	.datac(\alu|Judge|always0~11_combout ),
	.datad(\alu|XorOut_Count [24]),
	.cin(gnd),
	.combout(\alu|Judge|Num~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~21 .lut_mask = 16'h0313;
defparam \alu|Judge|Num~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneii_lcell_comb \ALU_OpA~33 (
// Equation(s):
// \ALU_OpA~33_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~19_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [19]))))

	.dataa(\seg2|OperandA_out [19]),
	.datab(\Rd_in~19_combout ),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~33 .lut_mask = 16'h00CA;
defparam \ALU_OpA~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneii_lcell_comb \alu|XorOut_Count[19]~2 (
// Equation(s):
// \alu|XorOut_Count[19]~2_combout  = (\seg2|ALUSrcA_out~regout ) # ((!\forward|Rs_EX_Forward [0]) # (!\seg3|WBData_out [19]))

	.dataa(vcc),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg3|WBData_out [19]),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[19]~2 .lut_mask = 16'hCFFF;
defparam \alu|XorOut_Count[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneii_lcell_comb \alu|XorOut_Count[19] (
// Equation(s):
// \alu|XorOut_Count [19] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~33_combout  & (!\seg2|ALUSrcA_out~regout )) # (!\ALU_OpA~33_combout  & ((!\alu|XorOut_Count[19]~2_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\ALU_OpA~33_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\alu|XorOut_Count[19]~2_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [19]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[19] .lut_mask = 16'hA695;
defparam \alu|XorOut_Count[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneii_lcell_comb \alu|XorOut_Count[18]~1 (
// Equation(s):
// \alu|XorOut_Count[18]~1_combout  = (\seg2|ALUSrcA_out~regout ) # ((!\forward|Rs_EX_Forward [0]) # (!\seg3|WBData_out [18]))

	.dataa(vcc),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg3|WBData_out [18]),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[18]~1 .lut_mask = 16'hCFFF;
defparam \alu|XorOut_Count[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneii_lcell_comb \alu|XorOut_Count[18] (
// Equation(s):
// \alu|XorOut_Count [18] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~31_combout  & (!\seg2|ALUSrcA_out~regout )) # (!\ALU_OpA~31_combout  & ((!\alu|XorOut_Count[18]~1_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\ALU_OpA~31_combout ),
	.datad(\alu|XorOut_Count[18]~1_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [18]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[18] .lut_mask = 16'h9A95;
defparam \alu|XorOut_Count[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneii_lcell_comb \alu|Judge|Num~24 (
// Equation(s):
// \alu|Judge|Num~24_combout  = (\alu|XorOut_Count [25]) # (((!\alu|Judge|Num~14_combout  & \alu|XorOut_Count [24])) # (!\alu|Judge|always0~11_combout ))

	.dataa(\alu|XorOut_Count [25]),
	.datab(\alu|Judge|Num~14_combout ),
	.datac(\alu|Judge|always0~11_combout ),
	.datad(\alu|XorOut_Count [24]),
	.cin(gnd),
	.combout(\alu|Judge|Num~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~24 .lut_mask = 16'hBFAF;
defparam \alu|Judge|Num~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneii_lcell_comb \alu|Judge|always0~18 (
// Equation(s):
// \alu|Judge|always0~18_combout  = (\alu|Judge|Num~24_combout ) # ((!\alu|XorOut_Count [17] & (!\alu|XorOut_Count [19] & !\alu|XorOut_Count [18])))

	.dataa(\alu|XorOut_Count [17]),
	.datab(\alu|XorOut_Count [19]),
	.datac(\alu|XorOut_Count [18]),
	.datad(\alu|Judge|Num~24_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~18 .lut_mask = 16'hFF01;
defparam \alu|Judge|always0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneii_lcell_comb \seg2|OperandA_out~23 (
// Equation(s):
// \seg2|OperandA_out~23_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~23_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(vcc),
	.datab(\mipsregister|register_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\Rd_in~23_combout ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~23 .lut_mask = 16'hF0CC;
defparam \seg2|OperandA_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N31
cycloneii_lcell_ff \seg2|OperandA_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg2|OperandA_out~23_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [23]));

// Location: LCCOMB_X32_Y27_N14
cycloneii_lcell_comb \ALU_OpA~43 (
// Equation(s):
// \ALU_OpA~43_combout  = (\ALU_OpA~39_combout  & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~23_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [23]))))

	.dataa(\forward|Rs_EX_Forward[1]~9_combout ),
	.datab(\seg2|OperandA_out [23]),
	.datac(\Rd_in~23_combout ),
	.datad(\ALU_OpA~39_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~43 .lut_mask = 16'hE400;
defparam \ALU_OpA~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneii_lcell_comb \alu|XorOut_Count[23] (
// Equation(s):
// \alu|XorOut_Count [23] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~43_combout ) # ((\ALU_OpA~41_combout  & \seg3|WBData_out [23]))))

	.dataa(\ALU_OpA~41_combout ),
	.datab(\seg3|WBData_out [23]),
	.datac(\ALU_OpA~43_combout ),
	.datad(\seg2|ALUOp_out [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count [23]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[23] .lut_mask = 16'h07F8;
defparam \alu|XorOut_Count[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneii_lcell_comb \alu|Judge|always0~14 (
// Equation(s):
// \alu|Judge|always0~14_combout  = (\seg2|ALUOp_out [0] & (!\ALU_OpA~42_combout  & ((\ALU_OpA~76_combout ) # (\ALU_OpA~43_combout )))) # (!\seg2|ALUOp_out [0] & (!\ALU_OpA~76_combout  & (!\ALU_OpA~43_combout  & \ALU_OpA~42_combout )))

	.dataa(\ALU_OpA~76_combout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\ALU_OpA~43_combout ),
	.datad(\ALU_OpA~42_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~14 .lut_mask = 16'h01C8;
defparam \alu|Judge|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneii_lcell_comb \alu|Judge|always0~13 (
// Equation(s):
// \alu|Judge|always0~13_combout  = (!\alu|XorOut_Count [25] & (\alu|XorOut_Count [24] & (!\alu|Judge|Num~14_combout  & \alu|Judge|always0~11_combout )))

	.dataa(\alu|XorOut_Count [25]),
	.datab(\alu|XorOut_Count [24]),
	.datac(\alu|Judge|Num~14_combout ),
	.datad(\alu|Judge|always0~11_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~13 .lut_mask = 16'h0400;
defparam \alu|Judge|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneii_lcell_comb \alu|Judge|always0~10 (
// Equation(s):
// \alu|Judge|always0~10_combout  = (\seg2|ALUOp_out [0] & (\ALU_OpA~64_combout  & (\ALU_OpA~70_combout  & \ALU_OpA~67_combout ))) # (!\seg2|ALUOp_out [0] & (!\ALU_OpA~64_combout  & (!\ALU_OpA~70_combout  & !\ALU_OpA~67_combout )))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\ALU_OpA~64_combout ),
	.datac(\ALU_OpA~70_combout ),
	.datad(\ALU_OpA~67_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~10 .lut_mask = 16'h8001;
defparam \alu|Judge|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneii_lcell_comb \alu|Judge|Num~15 (
// Equation(s):
// \alu|Judge|Num~15_combout  = (\alu|Judge|always0~10_combout  & ((\alu|XorOut_Count[28]~0_combout ) # ((\alu|XorOut_Count [26] & !\alu|XorOut_Count [27]))))

	.dataa(\alu|XorOut_Count [26]),
	.datab(\alu|Judge|always0~10_combout ),
	.datac(\alu|XorOut_Count [27]),
	.datad(\alu|XorOut_Count[28]~0_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~15 .lut_mask = 16'hCC08;
defparam \alu|Judge|Num~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneii_lcell_comb \alu|Judge|Num~16 (
// Equation(s):
// \alu|Judge|Num~16_combout  = (!\alu|Judge|Num~15_combout  & ((\ALU_OpA~67_combout  & ((\ALU_OpA~70_combout ) # (\seg2|ALUOp_out [0]))) # (!\ALU_OpA~67_combout  & ((!\seg2|ALUOp_out [0]) # (!\ALU_OpA~70_combout )))))

	.dataa(\ALU_OpA~67_combout ),
	.datab(\ALU_OpA~70_combout ),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\alu|Judge|Num~15_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~16 .lut_mask = 16'h00BD;
defparam \alu|Judge|Num~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneii_lcell_comb \ALU_OpA~75 (
// Equation(s):
// \ALU_OpA~75_combout  = (\ALU_OpA~39_combout  & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~25_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [25])))))

	.dataa(\ALU_OpA~39_combout ),
	.datab(\Rd_in~25_combout ),
	.datac(\seg2|OperandA_out [25]),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~75 .lut_mask = 16'h88A0;
defparam \ALU_OpA~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneii_lcell_comb \alu|XorOut_Count[25] (
// Equation(s):
// \alu|XorOut_Count [25] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~75_combout ) # ((\ALU_OpA~41_combout  & \seg3|WBData_out [25]))))

	.dataa(\ALU_OpA~41_combout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\ALU_OpA~75_combout ),
	.datad(\seg3|WBData_out [25]),
	.cin(gnd),
	.combout(\alu|XorOut_Count [25]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[25] .lut_mask = 16'h363C;
defparam \alu|XorOut_Count[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneii_lcell_comb \alu|Judge|Num~17 (
// Equation(s):
// \alu|Judge|Num~17_combout  = (\alu|Judge|always0~10_combout  & (!\alu|XorOut_Count[28]~0_combout  & ((\alu|XorOut_Count [26]) # (\alu|XorOut_Count [27]))))

	.dataa(\alu|XorOut_Count [26]),
	.datab(\alu|Judge|always0~10_combout ),
	.datac(\alu|XorOut_Count [27]),
	.datad(\alu|XorOut_Count[28]~0_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~17 .lut_mask = 16'h00C8;
defparam \alu|Judge|Num~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneii_lcell_comb \alu|Judge|Num~18 (
// Equation(s):
// \alu|Judge|Num~18_combout  = (\alu|Judge|Num~17_combout ) # ((\alu|Judge|always0~11_combout  & \alu|XorOut_Count [25]))

	.dataa(vcc),
	.datab(\alu|Judge|always0~11_combout ),
	.datac(\alu|XorOut_Count [25]),
	.datad(\alu|Judge|Num~17_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~18 .lut_mask = 16'hFFC0;
defparam \alu|Judge|Num~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneii_lcell_comb \alu|Judge|always0~16 (
// Equation(s):
// \alu|Judge|always0~16_combout  = (\alu|Judge|always0~15_combout  & (!\alu|Judge|always0~13_combout  & (\alu|Judge|Num~16_combout  & !\alu|Judge|Num~18_combout )))

	.dataa(\alu|Judge|always0~15_combout ),
	.datab(\alu|Judge|always0~13_combout ),
	.datac(\alu|Judge|Num~16_combout ),
	.datad(\alu|Judge|Num~18_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~16 .lut_mask = 16'h0020;
defparam \alu|Judge|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneii_lcell_comb \alu|Judge|Num~19 (
// Equation(s):
// \alu|Judge|Num~19_combout  = ((!\alu|Judge|always0~14_combout  & ((\alu|Judge|always0~13_combout ) # (!\alu|XorOut_Count [23])))) # (!\alu|Judge|always0~16_combout )

	.dataa(\alu|Judge|always0~13_combout ),
	.datab(\alu|XorOut_Count [23]),
	.datac(\alu|Judge|always0~14_combout ),
	.datad(\alu|Judge|always0~16_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~19 .lut_mask = 16'h0BFF;
defparam \alu|Judge|Num~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneii_lcell_comb \alu|Judge|Num~20 (
// Equation(s):
// \alu|Judge|Num~20_combout  = (\alu|Judge|always0~13_combout ) # (((\alu|Judge|always0~14_combout  & \alu|Judge|always0~16_combout )) # (!\alu|Judge|Num~16_combout ))

	.dataa(\alu|Judge|always0~13_combout ),
	.datab(\alu|Judge|Num~16_combout ),
	.datac(\alu|Judge|always0~14_combout ),
	.datad(\alu|Judge|always0~16_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~20 .lut_mask = 16'hFBBB;
defparam \alu|Judge|Num~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneii_lcell_comb \alu|Judge|always0~17 (
// Equation(s):
// \alu|Judge|always0~17_combout  = (!\alu|Judge|Num~61_combout  & (\alu|Judge|Num~19_combout  & !\alu|Judge|Num~20_combout ))

	.dataa(vcc),
	.datab(\alu|Judge|Num~61_combout ),
	.datac(\alu|Judge|Num~19_combout ),
	.datad(\alu|Judge|Num~20_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~17 .lut_mask = 16'h0030;
defparam \alu|Judge|always0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneii_lcell_comb \alu|Judge|always0~19 (
// Equation(s):
// \alu|Judge|always0~19_combout  = (((\alu|Judge|always0~18_combout ) # (!\alu|Judge|always0~17_combout )) # (!\alu|Judge|Num~21_combout )) # (!\alu|Judge|Num~23_combout )

	.dataa(\alu|Judge|Num~23_combout ),
	.datab(\alu|Judge|Num~21_combout ),
	.datac(\alu|Judge|always0~18_combout ),
	.datad(\alu|Judge|always0~17_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~19 .lut_mask = 16'hF7FF;
defparam \alu|Judge|always0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneii_lcell_comb \alu|Judge|Num~23 (
// Equation(s):
// \alu|Judge|Num~23_combout  = (\alu|Judge|Num~22_combout ) # ((\alu|Judge|Num~61_combout ) # ((\alu|Judge|Num~20_combout ) # (!\alu|Judge|Num~19_combout )))

	.dataa(\alu|Judge|Num~22_combout ),
	.datab(\alu|Judge|Num~61_combout ),
	.datac(\alu|Judge|Num~19_combout ),
	.datad(\alu|Judge|Num~20_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~23 .lut_mask = 16'hFFEF;
defparam \alu|Judge|Num~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneii_lcell_comb \alu|Judge|always0~20 (
// Equation(s):
// \alu|Judge|always0~20_combout  = (\alu|XorOut_Count [16] & (\alu|Judge|Num~21_combout  & (\alu|Judge|always0~17_combout  & \alu|Judge|Num~23_combout )))

	.dataa(\alu|XorOut_Count [16]),
	.datab(\alu|Judge|Num~21_combout ),
	.datac(\alu|Judge|always0~17_combout ),
	.datad(\alu|Judge|Num~23_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~20 .lut_mask = 16'h8000;
defparam \alu|Judge|always0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneii_lcell_comb \alu|Judge|Num~25 (
// Equation(s):
// \alu|Judge|Num~25_combout  = (!\alu|Judge|Num~24_combout  & (\alu|Judge|Num~62_combout  & (\alu|Judge|always0~19_combout  & !\alu|Judge|always0~20_combout )))

	.dataa(\alu|Judge|Num~24_combout ),
	.datab(\alu|Judge|Num~62_combout ),
	.datac(\alu|Judge|always0~19_combout ),
	.datad(\alu|Judge|always0~20_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~25 .lut_mask = 16'h0040;
defparam \alu|Judge|Num~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneii_lcell_comb \alu|XorOut_Count[15]~5 (
// Equation(s):
// \alu|XorOut_Count[15]~5_combout  = (\seg2|ALUSrcA_out~regout ) # ((!\forward|Rs_EX_Forward [0]) # (!\seg3|WBData_out [15]))

	.dataa(vcc),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg3|WBData_out [15]),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[15]~5 .lut_mask = 16'hCFFF;
defparam \alu|XorOut_Count[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cycloneii_lcell_comb \alu|XorOut_Count[15] (
// Equation(s):
// \alu|XorOut_Count [15] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~25_combout  & (!\seg2|ALUSrcA_out~regout )) # (!\ALU_OpA~25_combout  & ((!\alu|XorOut_Count[15]~5_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\alu|XorOut_Count[15]~5_combout ),
	.datad(\ALU_OpA~25_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [15]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[15] .lut_mask = 16'h99A5;
defparam \alu|XorOut_Count[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneii_lcell_comb \seg2|OperandA_out~21 (
// Equation(s):
// \seg2|OperandA_out~21_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~21_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(vcc),
	.datab(\forward|Rs_LoudUse_Forward~combout ),
	.datac(\Rd_in~21_combout ),
	.datad(\mipsregister|register_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~21 .lut_mask = 16'hF3C0;
defparam \seg2|OperandA_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N19
cycloneii_lcell_ff \seg2|OperandA_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [21]));

// Location: LCCOMB_X32_Y23_N28
cycloneii_lcell_comb \ALU_OpA~37 (
// Equation(s):
// \ALU_OpA~37_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~21_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [21])))))

	.dataa(\Rd_in~21_combout ),
	.datab(\seg2|OperandA_out [21]),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~37 .lut_mask = 16'h00AC;
defparam \ALU_OpA~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneii_lcell_comb \ALU_OpA~38 (
// Equation(s):
// \ALU_OpA~38_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~37_combout ) # ((\seg3|WBData_out [21] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg3|WBData_out [21]),
	.datab(\forward|Rs_EX_Forward [0]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\ALU_OpA~37_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~38 .lut_mask = 16'h0F08;
defparam \ALU_OpA~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneii_lcell_comb \alu|Judge|always0~15 (
// Equation(s):
// \alu|Judge|always0~15_combout  = (!\alu|XorOut_Count [25] & (!\alu|XorOut_Count [24] & (!\alu|Judge|Num~14_combout  & \alu|Judge|always0~11_combout )))

	.dataa(\alu|XorOut_Count [25]),
	.datab(\alu|XorOut_Count [24]),
	.datac(\alu|Judge|Num~14_combout ),
	.datad(\alu|Judge|always0~11_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~15 .lut_mask = 16'h0100;
defparam \alu|Judge|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneii_lcell_comb \alu|Judge|Num~27 (
// Equation(s):
// \alu|Judge|Num~27_combout  = (\alu|Judge|always0~15_combout  & ((\seg2|ALUOp_out [0] & (\ALU_OpA~38_combout  & !\ALU_OpA~36_combout )) # (!\seg2|ALUOp_out [0] & (!\ALU_OpA~38_combout  & \ALU_OpA~36_combout ))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\ALU_OpA~38_combout ),
	.datac(\ALU_OpA~36_combout ),
	.datad(\alu|Judge|always0~15_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~27 .lut_mask = 16'h1800;
defparam \alu|Judge|Num~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneii_lcell_comb \alu|Judge|Num~28 (
// Equation(s):
// \alu|Judge|Num~28_combout  = (\alu|Judge|Num~20_combout ) # ((!\alu|Judge|Num~61_combout  & (\alu|Judge|Num~19_combout  & \alu|Judge|Num~27_combout )))

	.dataa(\alu|Judge|Num~20_combout ),
	.datab(\alu|Judge|Num~61_combout ),
	.datac(\alu|Judge|Num~19_combout ),
	.datad(\alu|Judge|Num~27_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~28 .lut_mask = 16'hBAAA;
defparam \alu|Judge|Num~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneii_lcell_comb \alu|Judge|always0~21 (
// Equation(s):
// \alu|Judge|always0~21_combout  = (!\alu|Judge|Num~24_combout  & (\alu|Judge|Num~21_combout  & (\alu|Judge|always0~17_combout  & \alu|Judge|Num~23_combout )))

	.dataa(\alu|Judge|Num~24_combout ),
	.datab(\alu|Judge|Num~21_combout ),
	.datac(\alu|Judge|always0~17_combout ),
	.datad(\alu|Judge|Num~23_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~21 .lut_mask = 16'h4000;
defparam \alu|Judge|always0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneii_lcell_comb \alu|Judge|Num~29 (
// Equation(s):
// \alu|Judge|Num~29_combout  = (!\alu|Judge|Num~28_combout  & ((\alu|XorOut_Count [19]) # ((!\alu|Judge|always0~21_combout ) # (!\alu|XorOut_Count [18]))))

	.dataa(\alu|XorOut_Count [19]),
	.datab(\alu|Judge|Num~28_combout ),
	.datac(\alu|XorOut_Count [18]),
	.datad(\alu|Judge|always0~21_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~29 .lut_mask = 16'h2333;
defparam \alu|Judge|Num~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneii_lcell_comb \alu|Judge|Num~30 (
// Equation(s):
// \alu|Judge|Num~30_combout  = (((!\alu|XorOut_Count [14] & !\alu|XorOut_Count [15])) # (!\alu|Judge|Num~29_combout )) # (!\alu|Judge|always0~26_combout )

	.dataa(\alu|XorOut_Count [14]),
	.datab(\alu|XorOut_Count [15]),
	.datac(\alu|Judge|always0~26_combout ),
	.datad(\alu|Judge|Num~29_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~30 .lut_mask = 16'h1FFF;
defparam \alu|Judge|Num~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneii_lcell_comb \alu|Judge|always0~23 (
// Equation(s):
// \alu|Judge|always0~23_combout  = (!\alu|Judge|Num~24_combout  & (\alu|Judge|Num~62_combout  & (\alu|Judge|always0~19_combout  & \alu|Judge|always0~20_combout )))

	.dataa(\alu|Judge|Num~24_combout ),
	.datab(\alu|Judge|Num~62_combout ),
	.datac(\alu|Judge|always0~19_combout ),
	.datad(\alu|Judge|always0~20_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~23 .lut_mask = 16'h4000;
defparam \alu|Judge|always0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneii_lcell_comb \alu|Judge|Num~31 (
// Equation(s):
// \alu|Judge|Num~31_combout  = (\alu|Judge|always0~23_combout ) # (!\alu|Judge|Num~29_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Judge|always0~23_combout ),
	.datad(\alu|Judge|Num~29_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~31 .lut_mask = 16'hF0FF;
defparam \alu|Judge|Num~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneii_lcell_comb \alu|Judge|Num~32 (
// Equation(s):
// \alu|Judge|Num~32_combout  = (\alu|Judge|Num~31_combout ) # ((\seg2|ALUOp_out [0] & (\ALU_OpA~22_combout  & \ALU_OpA~20_combout )) # (!\seg2|ALUOp_out [0] & (!\ALU_OpA~22_combout  & !\ALU_OpA~20_combout )))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\ALU_OpA~22_combout ),
	.datac(\ALU_OpA~20_combout ),
	.datad(\alu|Judge|Num~31_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~32 .lut_mask = 16'hFF81;
defparam \alu|Judge|Num~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneii_lcell_comb \alu|Judge|Num~63 (
// Equation(s):
// \alu|Judge|Num~63_combout  = (\alu|Judge|Num~30_combout  & ((\alu|Judge|always0~27_combout ) # ((\alu|Judge|Num~32_combout ) # (!\alu|Judge|always0~26_combout ))))

	.dataa(\alu|Judge|always0~27_combout ),
	.datab(\alu|Judge|Num~30_combout ),
	.datac(\alu|Judge|always0~26_combout ),
	.datad(\alu|Judge|Num~32_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~63 .lut_mask = 16'hCC8C;
defparam \alu|Judge|Num~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneii_lcell_comb \alu|Judge|Num~26 (
// Equation(s):
// \alu|Judge|Num~26_combout  = (((!\alu|Judge|Num~24_combout  & \alu|Judge|always0~20_combout )) # (!\alu|Judge|always0~19_combout )) # (!\alu|Judge|Num~62_combout )

	.dataa(\alu|Judge|Num~24_combout ),
	.datab(\alu|Judge|Num~62_combout ),
	.datac(\alu|Judge|always0~19_combout ),
	.datad(\alu|Judge|always0~20_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~26 .lut_mask = 16'h7F3F;
defparam \alu|Judge|Num~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneii_lcell_comb \alu|Judge|always0~27 (
// Equation(s):
// \alu|Judge|always0~27_combout  = (\alu|XorOut_Count [14] & (!\alu|XorOut_Count [15] & (\alu|Judge|always0~26_combout  & \alu|Judge|Num~29_combout )))

	.dataa(\alu|XorOut_Count [14]),
	.datab(\alu|XorOut_Count [15]),
	.datac(\alu|Judge|always0~26_combout ),
	.datad(\alu|Judge|Num~29_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~27 .lut_mask = 16'h2000;
defparam \alu|Judge|always0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneii_lcell_comb \alu|Judge|Num~34 (
// Equation(s):
// \alu|Judge|Num~34_combout  = (\alu|Judge|Num~61_combout ) # ((\alu|Judge|always0~23_combout ) # (!\alu|Judge|always0~19_combout ))

	.dataa(\alu|Judge|Num~61_combout ),
	.datab(vcc),
	.datac(\alu|Judge|always0~19_combout ),
	.datad(\alu|Judge|always0~23_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~34 .lut_mask = 16'hFFAF;
defparam \alu|Judge|Num~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneii_lcell_comb \alu|Judge|always0~28 (
// Equation(s):
// \alu|Judge|always0~28_combout  = (!\alu|Judge|Num~31_combout  & (!\alu|Judge|Num~26_combout  & (!\alu|Judge|always0~27_combout  & !\alu|Judge|Num~34_combout )))

	.dataa(\alu|Judge|Num~31_combout ),
	.datab(\alu|Judge|Num~26_combout ),
	.datac(\alu|Judge|always0~27_combout ),
	.datad(\alu|Judge|Num~34_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~28 .lut_mask = 16'h0001;
defparam \alu|Judge|always0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneii_lcell_comb \alu|Judge|always0~29 (
// Equation(s):
// \alu|Judge|always0~29_combout  = (\alu|Judge|Num~35_combout  & (\alu|Judge|Num~30_combout  & (\alu|Judge|Num~33_combout  & \alu|Judge|always0~28_combout )))

	.dataa(\alu|Judge|Num~35_combout ),
	.datab(\alu|Judge|Num~30_combout ),
	.datac(\alu|Judge|Num~33_combout ),
	.datad(\alu|Judge|always0~28_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~29 .lut_mask = 16'h8000;
defparam \alu|Judge|always0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneii_lcell_comb \alu|XorOut_Count[11] (
// Equation(s):
// \alu|XorOut_Count [11] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~17_combout  & ((!\seg2|ALUSrcA_out~regout ))) # (!\ALU_OpA~17_combout  & (!\alu|XorOut_Count[11]~7_combout ))))

	.dataa(\alu|XorOut_Count[11]~7_combout ),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\ALU_OpA~17_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [11]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[11] .lut_mask = 16'hC3A5;
defparam \alu|XorOut_Count[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneii_lcell_comb \alu|XorOut_Count[17]~3 (
// Equation(s):
// \alu|XorOut_Count[17]~3_combout  = ((\seg2|ALUSrcA_out~regout ) # (!\forward|Rs_EX_Forward [0])) # (!\seg3|WBData_out [17])

	.dataa(vcc),
	.datab(\seg3|WBData_out [17]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[17]~3 .lut_mask = 16'hF3FF;
defparam \alu|XorOut_Count[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneii_lcell_comb \alu|XorOut_Count[17] (
// Equation(s):
// \alu|XorOut_Count [17] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~29_combout  & (!\seg2|ALUSrcA_out~regout )) # (!\ALU_OpA~29_combout  & ((!\alu|XorOut_Count[17]~3_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\ALU_OpA~29_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\alu|XorOut_Count[17]~3_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [17]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[17] .lut_mask = 16'hA695;
defparam \alu|XorOut_Count[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneii_lcell_comb \alu|Judge|always0~22 (
// Equation(s):
// \alu|Judge|always0~22_combout  = (!\alu|XorOut_Count [19] & (\alu|XorOut_Count [17] & (!\alu|XorOut_Count [18] & \alu|Judge|always0~21_combout )))

	.dataa(\alu|XorOut_Count [19]),
	.datab(\alu|XorOut_Count [17]),
	.datac(\alu|XorOut_Count [18]),
	.datad(\alu|Judge|always0~21_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~22 .lut_mask = 16'h0400;
defparam \alu|Judge|always0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \alu|Judge|Num~35 (
// Equation(s):
// \alu|Judge|Num~35_combout  = (\alu|Judge|Num~23_combout  & (!\alu|Judge|always0~22_combout  & (\alu|Judge|Num~21_combout  & !\alu|Judge|always0~23_combout )))

	.dataa(\alu|Judge|Num~23_combout ),
	.datab(\alu|Judge|always0~22_combout ),
	.datac(\alu|Judge|Num~21_combout ),
	.datad(\alu|Judge|always0~23_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~35 .lut_mask = 16'h0020;
defparam \alu|Judge|Num~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneii_lcell_comb \alu|Judge|Num~36 (
// Equation(s):
// \alu|Judge|Num~36_combout  = (((!\alu|XorOut_Count [10] & !\alu|XorOut_Count [11])) # (!\alu|Judge|Num~35_combout )) # (!\alu|Judge|Num~25_combout )

	.dataa(\alu|XorOut_Count [10]),
	.datab(\alu|XorOut_Count [11]),
	.datac(\alu|Judge|Num~25_combout ),
	.datad(\alu|Judge|Num~35_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~36 .lut_mask = 16'h1FFF;
defparam \alu|Judge|Num~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneii_lcell_comb \alu|Judge|Num~37 (
// Equation(s):
// \alu|Judge|Num~37_combout  = ((\alu|Judge|Num~36_combout ) # ((!\alu|Judge|Num~33_combout ) # (!\alu|Judge|always0~28_combout ))) # (!\alu|Judge|Num~30_combout )

	.dataa(\alu|Judge|Num~30_combout ),
	.datab(\alu|Judge|Num~36_combout ),
	.datac(\alu|Judge|always0~28_combout ),
	.datad(\alu|Judge|Num~33_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~37 .lut_mask = 16'hDFFF;
defparam \alu|Judge|Num~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneii_lcell_comb \alu|Judge|Num~39 (
// Equation(s):
// \alu|Judge|Num~39_combout  = (\alu|Judge|Num~38_combout ) # (((!\alu|Judge|Num~37_combout ) # (!\alu|Judge|always0~29_combout )) # (!\alu|Judge|Num~63_combout ))

	.dataa(\alu|Judge|Num~38_combout ),
	.datab(\alu|Judge|Num~63_combout ),
	.datac(\alu|Judge|always0~29_combout ),
	.datad(\alu|Judge|Num~37_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~39 .lut_mask = 16'hBFFF;
defparam \alu|Judge|Num~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneii_lcell_comb \alu|Judge|Num~40 (
// Equation(s):
// \alu|Judge|Num~40_combout  = (\alu|Judge|Num~37_combout  & (\alu|Judge|Num~25_combout  & (\alu|Judge|Num~63_combout  & \alu|Judge|Num~39_combout )))

	.dataa(\alu|Judge|Num~37_combout ),
	.datab(\alu|Judge|Num~25_combout ),
	.datac(\alu|Judge|Num~63_combout ),
	.datad(\alu|Judge|Num~39_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~40 .lut_mask = 16'h8000;
defparam \alu|Judge|Num~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneii_lcell_comb \alu|Judge|Num~41 (
// Equation(s):
// \alu|Judge|Num~41_combout  = (\alu|Judge|Num~37_combout  & ((\alu|Judge|Num~38_combout ) # ((!\alu|Judge|always0~29_combout ) # (!\alu|Judge|Num~63_combout ))))

	.dataa(\alu|Judge|Num~38_combout ),
	.datab(\alu|Judge|Num~63_combout ),
	.datac(\alu|Judge|always0~29_combout ),
	.datad(\alu|Judge|Num~37_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~41 .lut_mask = 16'hBF00;
defparam \alu|Judge|Num~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneii_lcell_comb \alu|Judge|always0~30 (
// Equation(s):
// \alu|Judge|always0~30_combout  = (!\alu|Judge|Num~34_combout  & (!\alu|Judge|Num~26_combout  & (\alu|Judge|Num~63_combout  & \alu|Judge|Num~41_combout )))

	.dataa(\alu|Judge|Num~34_combout ),
	.datab(\alu|Judge|Num~26_combout ),
	.datac(\alu|Judge|Num~63_combout ),
	.datad(\alu|Judge|Num~41_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~30 .lut_mask = 16'h1000;
defparam \alu|Judge|always0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneii_lcell_comb \alu|Judge|always0~34 (
// Equation(s):
// \alu|Judge|always0~34_combout  = (\alu|Judge|Num~40_combout  & (\alu|Judge|always0~30_combout  & (\seg2|ALUOp_out [0] $ (\ALU_OpA~3_combout ))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\ALU_OpA~3_combout ),
	.datac(\alu|Judge|Num~40_combout ),
	.datad(\alu|Judge|always0~30_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~34 .lut_mask = 16'h6000;
defparam \alu|Judge|always0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneii_lcell_comb \alu|XorOut_Count[7] (
// Equation(s):
// \alu|XorOut_Count [7] = \ALU_OpA~10_combout  $ (\seg2|ALUOp_out [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU_OpA~10_combout ),
	.datad(\seg2|ALUOp_out [0]),
	.cin(gnd),
	.combout(\alu|XorOut_Count [7]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[7] .lut_mask = 16'h0FF0;
defparam \alu|XorOut_Count[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneii_lcell_comb \alu|Judge|Num~43 (
// Equation(s):
// \alu|Judge|Num~43_combout  = (!\alu|Judge|Num~31_combout  & (!\alu|Judge|always0~27_combout  & ((!\alu|Judge|Num~30_combout ) # (!\alu|Judge|Num~42_combout ))))

	.dataa(\alu|Judge|Num~42_combout ),
	.datab(\alu|Judge|Num~31_combout ),
	.datac(\alu|Judge|Num~30_combout ),
	.datad(\alu|Judge|always0~27_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~43 .lut_mask = 16'h0013;
defparam \alu|Judge|Num~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneii_lcell_comb \alu|Judge|Num~45 (
// Equation(s):
// \alu|Judge|Num~45_combout  = (\alu|Judge|Num~43_combout  & ((\alu|Judge|Num~44_combout ) # ((!\alu|Judge|always0~29_combout ) # (!\alu|Judge|Num~25_combout ))))

	.dataa(\alu|Judge|Num~44_combout ),
	.datab(\alu|Judge|Num~43_combout ),
	.datac(\alu|Judge|Num~25_combout ),
	.datad(\alu|Judge|always0~29_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~45 .lut_mask = 16'h8CCC;
defparam \alu|Judge|Num~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneii_lcell_comb \alu|Judge|always0~31 (
// Equation(s):
// \alu|Judge|always0~31_combout  = (!\alu|Judge|Num~46_combout  & (\alu|Judge|Num~45_combout  & (\alu|Judge|always0~30_combout  & \alu|Judge|Num~40_combout )))

	.dataa(\alu|Judge|Num~46_combout ),
	.datab(\alu|Judge|Num~45_combout ),
	.datac(\alu|Judge|always0~30_combout ),
	.datad(\alu|Judge|Num~40_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~31 .lut_mask = 16'h4000;
defparam \alu|Judge|always0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \alu|XorOut_Count[9]~10 (
// Equation(s):
// \alu|XorOut_Count[9]~10_combout  = ((\seg2|ALUSrcA_out~regout ) # (!\seg3|WBData_out [9])) # (!\forward|Rs_EX_Forward [0])

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg2|ALUSrcA_out~regout ),
	.datac(\seg3|WBData_out [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|XorOut_Count[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[9]~10 .lut_mask = 16'hDFDF;
defparam \alu|XorOut_Count[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \alu|XorOut_Count[9] (
// Equation(s):
// \alu|XorOut_Count [9] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~13_combout  & (!\seg2|ALUSrcA_out~regout )) # (!\ALU_OpA~13_combout  & ((!\alu|XorOut_Count[9]~10_combout )))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\ALU_OpA~13_combout ),
	.datad(\alu|XorOut_Count[9]~10_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [9]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[9] .lut_mask = 16'h9C93;
defparam \alu|XorOut_Count[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneii_lcell_comb \alu|Judge|Num~47 (
// Equation(s):
// \alu|Judge|Num~47_combout  = (\alu|XorOut_Count [8] & (\alu|Judge|Num~25_combout  & (!\alu|XorOut_Count [9] & \alu|Judge|always0~29_combout )))

	.dataa(\alu|XorOut_Count [8]),
	.datab(\alu|Judge|Num~25_combout ),
	.datac(\alu|XorOut_Count [9]),
	.datad(\alu|Judge|always0~29_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~47 .lut_mask = 16'h0800;
defparam \alu|Judge|Num~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneii_lcell_comb \alu|Judge|Num~48 (
// Equation(s):
// \alu|Judge|Num~48_combout  = ((\alu|Judge|Num~37_combout  & (\alu|Judge|Num~63_combout  & \alu|Judge|Num~47_combout ))) # (!\alu|Judge|Num~45_combout )

	.dataa(\alu|Judge|Num~37_combout ),
	.datab(\alu|Judge|Num~63_combout ),
	.datac(\alu|Judge|Num~45_combout ),
	.datad(\alu|Judge|Num~47_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~48 .lut_mask = 16'h8F0F;
defparam \alu|Judge|Num~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneii_lcell_comb \alu|Judge|Num~50 (
// Equation(s):
// \alu|Judge|Num~50_combout  = (\alu|Judge|Num~48_combout ) # ((\alu|XorOut_Count [6] & (!\alu|XorOut_Count [7] & \alu|Judge|always0~31_combout )))

	.dataa(\alu|XorOut_Count [6]),
	.datab(\alu|XorOut_Count [7]),
	.datac(\alu|Judge|always0~31_combout ),
	.datad(\alu|Judge|Num~48_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~50 .lut_mask = 16'hFF20;
defparam \alu|Judge|Num~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneii_lcell_comb \alu|Judge|always0~46 (
// Equation(s):
// \alu|Judge|always0~46_combout  = ((\seg2|ALUOp_out [0] & (\ALU_OpA~10_combout  & \ALU_OpA~8_combout )) # (!\seg2|ALUOp_out [0] & (!\ALU_OpA~10_combout  & !\ALU_OpA~8_combout ))) # (!\alu|Judge|always0~31_combout )

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\ALU_OpA~10_combout ),
	.datac(\alu|Judge|always0~31_combout ),
	.datad(\ALU_OpA~8_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~46 .lut_mask = 16'h8F1F;
defparam \alu|Judge|always0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneii_lcell_comb \alu|Judge|always0~40 (
// Equation(s):
// \alu|Judge|always0~40_combout  = (!\alu|Judge|Num~64_combout  & (!\alu|Judge|Num~50_combout  & (\alu|Judge|Num~49_combout  & \alu|Judge|always0~46_combout )))

	.dataa(\alu|Judge|Num~64_combout ),
	.datab(\alu|Judge|Num~50_combout ),
	.datac(\alu|Judge|Num~49_combout ),
	.datad(\alu|Judge|always0~46_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~40 .lut_mask = 16'h1000;
defparam \alu|Judge|always0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneii_lcell_comb \alu|Judge|Num~51 (
// Equation(s):
// \alu|Judge|Num~51_combout  = ((!\alu|Judge|always0~46_combout ) # (!\alu|Judge|Num~49_combout )) # (!\alu|Judge|Num~40_combout )

	.dataa(\alu|Judge|Num~40_combout ),
	.datab(vcc),
	.datac(\alu|Judge|Num~49_combout ),
	.datad(\alu|Judge|always0~46_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~51 .lut_mask = 16'h5FFF;
defparam \alu|Judge|Num~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneii_lcell_comb \alu|Judge|Num~58 (
// Equation(s):
// \alu|Judge|Num~58_combout  = (\alu|Judge|Num~51_combout ) # ((\alu|Judge|always0~34_combout  & \alu|Judge|always0~40_combout ))

	.dataa(vcc),
	.datab(\alu|Judge|always0~34_combout ),
	.datac(\alu|Judge|always0~40_combout ),
	.datad(\alu|Judge|Num~51_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~58 .lut_mask = 16'hFFC0;
defparam \alu|Judge|Num~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneii_lcell_comb \alu|Judge|Num~64 (
// Equation(s):
// \alu|Judge|Num~64_combout  = ((!\alu|Judge|Num~39_combout ) # (!\alu|Judge|Num~33_combout )) # (!\alu|Judge|Num~35_combout )

	.dataa(\alu|Judge|Num~35_combout ),
	.datab(vcc),
	.datac(\alu|Judge|Num~33_combout ),
	.datad(\alu|Judge|Num~39_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~64 .lut_mask = 16'h5FFF;
defparam \alu|Judge|Num~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneii_lcell_comb \alu|Judge|always0~35 (
// Equation(s):
// \alu|Judge|always0~35_combout  = (\alu|Judge|always0~30_combout  & (!\alu|Judge|Num~64_combout  & (\alu|Judge|Num~40_combout  & !\alu|Judge|always0~34_combout )))

	.dataa(\alu|Judge|always0~30_combout ),
	.datab(\alu|Judge|Num~64_combout ),
	.datac(\alu|Judge|Num~40_combout ),
	.datad(\alu|Judge|always0~34_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~35 .lut_mask = 16'h0020;
defparam \alu|Judge|always0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneii_lcell_comb \alu|Judge|always0~36 (
// Equation(s):
// \alu|Judge|always0~36_combout  = (\alu|Judge|always0~46_combout  & (\alu|Judge|always0~35_combout  & (\alu|Judge|Num~49_combout  & !\alu|Judge|Num~50_combout )))

	.dataa(\alu|Judge|always0~46_combout ),
	.datab(\alu|Judge|always0~35_combout ),
	.datac(\alu|Judge|Num~49_combout ),
	.datad(\alu|Judge|Num~50_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~36 .lut_mask = 16'h0080;
defparam \alu|Judge|always0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneii_lcell_comb \alu|Judge|Num~60 (
// Equation(s):
// \alu|Judge|Num~60_combout  = (\alu|Judge|Num~58_combout ) # ((\alu|Judge|always0~36_combout  & ((\alu|XorOut_Count [2]) # (\alu|XorOut_Count [1]))))

	.dataa(\alu|XorOut_Count [2]),
	.datab(\alu|XorOut_Count [1]),
	.datac(\alu|Judge|Num~58_combout ),
	.datad(\alu|Judge|always0~36_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~60 .lut_mask = 16'hFEF0;
defparam \alu|Judge|Num~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneii_lcell_comb \seg3|WBData_out~38 (
// Equation(s):
// \seg3|WBData_out~38_combout  = (\alu|MUX|ALU_out[5]~32_combout  & ((\alu|XorOut [5]) # ((!\alu|MUX|ALU_out[5]~12_combout )))) # (!\alu|MUX|ALU_out[5]~32_combout  & (((!\alu|Judge|Num~60_combout  & \alu|MUX|ALU_out[5]~12_combout ))))

	.dataa(\alu|XorOut [5]),
	.datab(\alu|MUX|ALU_out[5]~32_combout ),
	.datac(\alu|Judge|Num~60_combout ),
	.datad(\alu|MUX|ALU_out[5]~12_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~38 .lut_mask = 16'h8BCC;
defparam \seg3|WBData_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneii_lcell_comb \seg3|WBData_out~39 (
// Equation(s):
// \seg3|WBData_out~39_combout  = (\seg3|WBData_out~28_combout  & ((\seg3|WBData_out~38_combout ) # ((!\condition_check|BranchValid~combout  & \seg3|WBData_out~37_combout )))) # (!\seg3|WBData_out~28_combout  & (!\condition_check|BranchValid~combout  & 
// (\seg3|WBData_out~37_combout )))

	.dataa(\seg3|WBData_out~28_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg3|WBData_out~37_combout ),
	.datad(\seg3|WBData_out~38_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~39 .lut_mask = 16'hBA30;
defparam \seg3|WBData_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N30
cycloneii_lcell_comb \memshift|mux8_1_11|out[3]~17 (
// Equation(s):
// \memshift|mux8_1_11|out[3]~17_combout  = (\seg3|WBData_out [1] & (((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3  & !\seg3|WBData_out [0])))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~48_combout ))

	.dataa(\condition_check|sl1|out~48_combout ),
	.datab(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|WBData_out [1]),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[3]~17 .lut_mask = 16'h0CAA;
defparam \memshift|mux8_1_11|out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N0
cycloneii_lcell_comb \memshift|mux8_1_11|out[3]~18 (
// Equation(s):
// \memshift|mux8_1_11|out[3]~18_combout  = (\seg4|MemData_out[14]~1_combout  & ((\memshift|MEM_data_shift_ctr~0_combout  & (\memshift|mux8_1_11|out[3]~17_combout )) # (!\memshift|MEM_data_shift_ctr~0_combout  & ((\memshift|mux8_1_11|out[3]~3_combout )))))

	.dataa(\memshift|MEM_data_shift_ctr~0_combout ),
	.datab(\memshift|mux8_1_11|out[3]~17_combout ),
	.datac(\memshift|mux8_1_11|out[3]~3_combout ),
	.datad(\seg4|MemData_out[14]~1_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[3]~18 .lut_mask = 16'hD800;
defparam \memshift|mux8_1_11|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N18
cycloneii_lcell_comb \memshift|mux8_1_11|out[3]~19 (
// Equation(s):
// \memshift|mux8_1_11|out[3]~19_combout  = (\memshift|mux8_1_11|out[3]~18_combout ) # ((!\regshift|Rt_out_shift_ctr~0_combout  & \memshift|mux8_1_13|out~16_combout ))

	.dataa(\regshift|Rt_out_shift_ctr~0_combout ),
	.datab(\memshift|mux8_1_11|out[3]~18_combout ),
	.datac(vcc),
	.datad(\memshift|mux8_1_13|out~16_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_11|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_11|out[3]~19 .lut_mask = 16'hDDCC;
defparam \memshift|mux8_1_11|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N19
cycloneii_lcell_ff \seg4|MemData_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_11|out[3]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [19]));

// Location: LCFF_X31_Y30_N9
cycloneii_lcell_ff \seg4|WBData_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [19]));

// Location: LCCOMB_X31_Y30_N8
cycloneii_lcell_comb \Rd_in~19 (
// Equation(s):
// \Rd_in~19_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [19])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [19])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [19]),
	.datac(\seg4|WBData_out [19]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~19_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~19 .lut_mask = 16'hCCF0;
defparam \Rd_in~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneii_lcell_comb \mipsregister|Mux28~0 (
// Equation(s):
// \mipsregister|Mux28~0_combout  = (\mipsregister|Mux24~0_combout  & (!\forward|Equal3~1_combout )) # (!\mipsregister|Mux24~0_combout  & ((\forward|Equal3~1_combout  & (\Rd_in~27_combout )) # (!\forward|Equal3~1_combout  & ((\Rd_in~11_combout )))))

	.dataa(\mipsregister|Mux24~0_combout ),
	.datab(\forward|Equal3~1_combout ),
	.datac(\Rd_in~27_combout ),
	.datad(\Rd_in~11_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux28~0 .lut_mask = 16'h7362;
defparam \mipsregister|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneii_lcell_comb \mipsregister|Mux28~1 (
// Equation(s):
// \mipsregister|Mux28~1_combout  = (\mipsregister|Mux24~0_combout  & ((\mipsregister|Mux28~0_combout  & (\Rd_in~3_combout )) # (!\mipsregister|Mux28~0_combout  & ((\Rd_in~19_combout ))))) # (!\mipsregister|Mux24~0_combout  & (((\mipsregister|Mux28~0_combout 
// ))))

	.dataa(\mipsregister|Mux24~0_combout ),
	.datab(\Rd_in~3_combout ),
	.datac(\Rd_in~19_combout ),
	.datad(\mipsregister|Mux28~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|Mux28~1 .lut_mask = 16'hDDA0;
defparam \mipsregister|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N27
cycloneii_lcell_ff \mipsregister|register~291 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~291_regout ));

// Location: LCFF_X45_Y22_N21
cycloneii_lcell_ff \mipsregister|register~323 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~323_regout ));

// Location: LCCOMB_X45_Y22_N26
cycloneii_lcell_comb \mipsregister|register~1736 (
// Equation(s):
// \mipsregister|register~1736_combout  = !\mipsregister|Mux28~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux28~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1736_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1736 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N27
cycloneii_lcell_ff \mipsregister|register~259 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1736_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~259_regout ));

// Location: LCCOMB_X45_Y22_N20
cycloneii_lcell_comb \mipsregister|register~1096 (
// Equation(s):
// \mipsregister|register~1096_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~323_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & ((!\mipsregister|register~259_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~323_regout ),
	.datad(\mipsregister|register~259_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1096_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1096 .lut_mask = 16'hA8B9;
defparam \mipsregister|register~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
cycloneii_lcell_comb \mipsregister|register~1097 (
// Equation(s):
// \mipsregister|register~1097_combout  = (\comb~3_combout  & ((\mipsregister|register~1096_combout  & (!\mipsregister|register~355_regout )) # (!\mipsregister|register~1096_combout  & ((\mipsregister|register~291_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1096_combout ))))

	.dataa(\mipsregister|register~355_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~291_regout ),
	.datad(\mipsregister|register~1096_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1097_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1097 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N21
cycloneii_lcell_ff \mipsregister|register~35 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~35_regout ));

// Location: LCFF_X44_Y26_N27
cycloneii_lcell_ff \mipsregister|register~99 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~99_regout ));

// Location: LCFF_X45_Y26_N9
cycloneii_lcell_ff \mipsregister|register~67 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~67_regout ));

// Location: LCFF_X45_Y26_N31
cycloneii_lcell_ff \mipsregister|register~3 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~3_regout ));

// Location: LCCOMB_X45_Y26_N30
cycloneii_lcell_comb \mipsregister|register~1098 (
// Equation(s):
// \mipsregister|register~1098_combout  = (\comb~2_combout  & ((\mipsregister|register~67_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~3_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~67_regout ),
	.datac(\mipsregister|register~3_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1098_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1098 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
cycloneii_lcell_comb \mipsregister|register~1099 (
// Equation(s):
// \mipsregister|register~1099_combout  = (\comb~3_combout  & ((\mipsregister|register~1098_combout  & ((\mipsregister|register~99_regout ))) # (!\mipsregister|register~1098_combout  & (\mipsregister|register~35_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1098_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~35_regout ),
	.datac(\mipsregister|register~99_regout ),
	.datad(\mipsregister|register~1098_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1099_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1099 .lut_mask = 16'hF588;
defparam \mipsregister|register~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneii_lcell_comb \mipsregister|register~1100 (
// Equation(s):
// \mipsregister|register~1100_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~1097_combout )))) # (!\comb~1_combout  & (!\comb~0_combout  & ((\mipsregister|register~1099_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1097_combout ),
	.datad(\mipsregister|register~1099_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1100_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1100 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N11
cycloneii_lcell_ff \mipsregister|register~483 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~483_regout ));

// Location: LCCOMB_X42_Y29_N0
cycloneii_lcell_comb \mipsregister|register~451feeder (
// Equation(s):
// \mipsregister|register~451feeder_combout  = \mipsregister|Mux28~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux28~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~451feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~451feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~451feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N1
cycloneii_lcell_ff \mipsregister|register~451 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~451feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~451_regout ));

// Location: LCCOMB_X42_Y29_N10
cycloneii_lcell_comb \mipsregister|register~1102 (
// Equation(s):
// \mipsregister|register~1102_combout  = (\mipsregister|register~1101_combout  & (((\mipsregister|register~483_regout )) # (!\comb~2_combout ))) # (!\mipsregister|register~1101_combout  & (\comb~2_combout  & ((\mipsregister|register~451_regout ))))

	.dataa(\mipsregister|register~1101_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~483_regout ),
	.datad(\mipsregister|register~451_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1102_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1102 .lut_mask = 16'hE6A2;
defparam \mipsregister|register~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneii_lcell_comb \mipsregister|register~1103 (
// Equation(s):
// \mipsregister|register~1103_combout  = (\comb~0_combout  & ((\mipsregister|register~1100_combout  & ((\mipsregister|register~1102_combout ))) # (!\mipsregister|register~1100_combout  & (\mipsregister|register~1095_combout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1100_combout ))))

	.dataa(\mipsregister|register~1095_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1100_combout ),
	.datad(\mipsregister|register~1102_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1103_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1103 .lut_mask = 16'hF838;
defparam \mipsregister|register~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N5
cycloneii_lcell_ff \mipsregister|register~771 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~771_regout ));

// Location: LCFF_X40_Y21_N23
cycloneii_lcell_ff \mipsregister|register~899 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~899_regout ));

// Location: LCFF_X39_Y21_N23
cycloneii_lcell_ff \mipsregister|register~515 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~515_regout ));

// Location: LCFF_X40_Y21_N25
cycloneii_lcell_ff \mipsregister|register~643 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~643_regout ));

// Location: LCCOMB_X39_Y21_N22
cycloneii_lcell_comb \mipsregister|register~1088 (
// Equation(s):
// \mipsregister|register~1088_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~643_regout ))) # (!\comb~0_combout  & (\mipsregister|register~515_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~515_regout ),
	.datad(\mipsregister|register~643_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1088_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1088 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \mipsregister|register~1089 (
// Equation(s):
// \mipsregister|register~1089_combout  = (\comb~1_combout  & ((\mipsregister|register~1088_combout  & ((\mipsregister|register~899_regout ))) # (!\mipsregister|register~1088_combout  & (\mipsregister|register~771_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1088_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~771_regout ),
	.datac(\mipsregister|register~899_regout ),
	.datad(\mipsregister|register~1088_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1089_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1089 .lut_mask = 16'hF588;
defparam \mipsregister|register~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N4
cycloneii_lcell_comb \mipsregister|register~1090 (
// Equation(s):
// \mipsregister|register~1090_combout  = (\comb~2_combout  & ((\mipsregister|register~1087_combout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((!\comb~3_combout  & \mipsregister|register~1089_combout ))))

	.dataa(\mipsregister|register~1087_combout ),
	.datab(\comb~2_combout ),
	.datac(\comb~3_combout ),
	.datad(\mipsregister|register~1089_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1090_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1090 .lut_mask = 16'hCBC8;
defparam \mipsregister|register~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N23
cycloneii_lcell_ff \mipsregister|register~611 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~611_regout ));

// Location: LCCOMB_X48_Y25_N22
cycloneii_lcell_comb \mipsregister|register~1091 (
// Equation(s):
// \mipsregister|register~1091_combout  = (\comb~1_combout  & ((\mipsregister|register~867_regout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~611_regout  & !\comb~0_combout ))))

	.dataa(\mipsregister|register~867_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~611_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1091_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1091 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N5
cycloneii_lcell_ff \mipsregister|register~739 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux28~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~739_regout ));

// Location: LCCOMB_X48_Y25_N4
cycloneii_lcell_comb \mipsregister|register~1092 (
// Equation(s):
// \mipsregister|register~1092_combout  = (\mipsregister|register~1091_combout  & (((!\comb~0_combout )) # (!\mipsregister|register~995_regout ))) # (!\mipsregister|register~1091_combout  & (((\mipsregister|register~739_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~995_regout ),
	.datab(\mipsregister|register~1091_combout ),
	.datac(\mipsregister|register~739_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1092_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1092 .lut_mask = 16'h74CC;
defparam \mipsregister|register~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneii_lcell_comb \mipsregister|register~1093 (
// Equation(s):
// \mipsregister|register~1093_combout  = (\comb~3_combout  & ((\mipsregister|register~1090_combout  & ((\mipsregister|register~1092_combout ))) # (!\mipsregister|register~1090_combout  & (\mipsregister|register~1085_combout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1090_combout ))))

	.dataa(\mipsregister|register~1085_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1090_combout ),
	.datad(\mipsregister|register~1092_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1093_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1093 .lut_mask = 16'hF838;
defparam \mipsregister|register~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneii_lcell_comb \seg2|OperandB_out~6 (
// Equation(s):
// \seg2|OperandB_out~6_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1093_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1103_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1103_combout ),
	.datad(\mipsregister|register~1093_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~6 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneii_lcell_comb \seg2|OperandB_out~7 (
// Equation(s):
// \seg2|OperandB_out~7_combout  = (\seg2|OperandB_out~6_combout ) # ((\Rd_in~3_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~3_combout ),
	.datab(vcc),
	.datac(\seg2|OperandB_out~6_combout ),
	.datad(\forward|Rt_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~7 .lut_mask = 16'hFAF0;
defparam \seg2|OperandB_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N9
cycloneii_lcell_ff \seg2|OperandB_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [3]));

// Location: LCCOMB_X29_Y26_N22
cycloneii_lcell_comb \mux4_two|Data[3]~4 (
// Equation(s):
// \mux4_two|Data[3]~4_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~3_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [3])))))

	.dataa(\Rd_in~3_combout ),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\seg2|OperandB_out [3]),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[3]~4 .lut_mask = 16'h2230;
defparam \mux4_two|Data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneii_lcell_comb \mux4_two|Data[3]~5 (
// Equation(s):
// \mux4_two|Data[3]~5_combout  = (\mux4_two|Data[3]~4_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [3]))

	.dataa(vcc),
	.datab(\forward|Rt_EX_Forward[1]~6_combout ),
	.datac(\seg3|WBData_out [3]),
	.datad(\mux4_two|Data[3]~4_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[3]~5 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cycloneii_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_combout  = (\seg2|MemDataSrc_out [0] & (((!\seg2|MemDataSrc_out [1] & \mux4_two|Data[3]~5_combout )))) # (!\seg2|MemDataSrc_out [0] & (\Add2~3_combout  & (\seg2|MemDataSrc_out [1])))

	.dataa(\seg2|MemDataSrc_out [0]),
	.datab(\Add2~3_combout ),
	.datac(\seg2|MemDataSrc_out [1]),
	.datad(\mux4_two|Data[3]~5_combout ),
	.cin(gnd),
	.combout(\Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~5 .lut_mask = 16'h4A40;
defparam \Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneii_lcell_comb \shifter|Mux4|Data[3]~11 (
// Equation(s):
// \shifter|Mux4|Data[3]~11_combout  = (\shifter|comb~7_combout  & (((\shifter|Mux3|Data[11]~22_combout )))) # (!\shifter|comb~7_combout  & (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[3]~27_combout )))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[3]~27_combout ),
	.datad(\shifter|Mux3|Data[11]~22_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[3]~11 .lut_mask = 16'hDC10;
defparam \shifter|Mux4|Data[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N30
cycloneii_lcell_comb \shifter|Mux3|Data[27]~25 (
// Equation(s):
// \shifter|Mux3|Data[27]~25_combout  = (!\shifter|comb~5_combout  & ((\shifter|comb~4_combout  & ((\shifter|Mux2|Data[23]~55_combout ))) # (!\shifter|comb~4_combout  & (\shifter|Mux2|Data[27]~57_combout ))))

	.dataa(\shifter|Mux2|Data[27]~57_combout ),
	.datab(\shifter|comb~4_combout ),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux2|Data[23]~55_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[27]~25 .lut_mask = 16'h0E02;
defparam \shifter|Mux3|Data[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cycloneii_lcell_comb \shifter|Mux3|Data[27]~26 (
// Equation(s):
// \shifter|Mux3|Data[27]~26_combout  = (\shifter|Mux3|Data[27]~25_combout ) # ((\shifter|Mux2|Data[31]~59_combout  & \shifter|comb~5_combout ))

	.dataa(\shifter|Mux2|Data[31]~59_combout ),
	.datab(vcc),
	.datac(\shifter|comb~5_combout ),
	.datad(\shifter|Mux3|Data[27]~25_combout ),
	.cin(gnd),
	.combout(\shifter|Mux3|Data[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux3|Data[27]~26 .lut_mask = 16'hFFA0;
defparam \shifter|Mux3|Data[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneii_lcell_comb \shifter|Mux4|Data[19]~9 (
// Equation(s):
// \shifter|Mux4|Data[19]~9_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[11]~22_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[19]~24_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[19]~24_combout ),
	.datad(\shifter|Mux3|Data[11]~22_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[19]~9 .lut_mask = 16'h3210;
defparam \shifter|Mux4|Data[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N26
cycloneii_lcell_comb \shifter|Mux4|Data[19]~10 (
// Equation(s):
// \shifter|Mux4|Data[19]~10_combout  = (\shifter|Mux4|Data[19]~9_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[27]~26_combout ))

	.dataa(\shifter|comb~7_combout ),
	.datab(vcc),
	.datac(\shifter|Mux3|Data[27]~26_combout ),
	.datad(\shifter|Mux4|Data[19]~9_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[19]~10 .lut_mask = 16'hFFA0;
defparam \shifter|Mux4|Data[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N12
cycloneii_lcell_comb \shifter|Mux5|Data[3]~3 (
// Equation(s):
// \shifter|Mux5|Data[3]~3_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[19]~10_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & (\shifter|Mux4|Data[3]~11_combout )))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[3]~11_combout ),
	.datad(\shifter|Mux4|Data[19]~10_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[3]~3 .lut_mask = 16'hBA10;
defparam \shifter|Mux5|Data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N22
cycloneii_lcell_comb \seg3|WBData_out~31 (
// Equation(s):
// \seg3|WBData_out~31_combout  = (\seg2|BranchSel_out~regout  & (((\Add2~5_combout )))) # (!\seg2|BranchSel_out~regout  & (!\seg2|ALUShiftSrc_out~regout  & ((\shifter|Mux5|Data[3]~3_combout ))))

	.dataa(\seg2|BranchSel_out~regout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(\Add2~5_combout ),
	.datad(\shifter|Mux5|Data[3]~3_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~31 .lut_mask = 16'hB1A0;
defparam \seg3|WBData_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneii_lcell_comb \alu|XorOut[3] (
// Equation(s):
// \alu|XorOut [3] = \ALU_OpA~3_combout  $ (((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [3]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[3]~5_combout ))))

	.dataa(\mux4_two|Data[3]~5_combout ),
	.datab(\seg2|Immediate32_out [3]),
	.datac(\ALU_OpA~3_combout ),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|XorOut [3]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut[3] .lut_mask = 16'h3C5A;
defparam \alu|XorOut[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneii_lcell_comb \ALU_OpB~3 (
// Equation(s):
// \ALU_OpB~3_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [3])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[3]~5_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [3]),
	.datac(\mux4_two|Data[3]~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_OpB~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~3 .lut_mask = 16'hD8D8;
defparam \ALU_OpB~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[3]~21 (
// Equation(s):
// \alu|MUX|ALU_out[3]~21_combout  = (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\ALU_OpA~3_combout ) # (\ALU_OpB~3_combout )))

	.dataa(\ALU_OpA~3_combout ),
	.datab(\ALU_OpB~3_combout ),
	.datac(vcc),
	.datad(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[3]~21 .lut_mask = 16'h00EE;
defparam \alu|MUX|ALU_out[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[3]~22 (
// Equation(s):
// \alu|MUX|ALU_out[3]~22_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|ALU_Con|ALU_ctr[1]~1_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~3_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (\ALU_OpA~3_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\ALU_OpA~3_combout ),
	.datad(\ALU_OpB~3_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[3]~22 .lut_mask = 16'hDC88;
defparam \alu|MUX|ALU_out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[3]~23 (
// Equation(s):
// \alu|MUX|ALU_out[3]~23_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[3]~22_combout  & (\alu|adder|Add0~8_combout )) # (!\alu|MUX|ALU_out[3]~22_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (\alu|MUX|ALU_out[3]~22_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|MUX|ALU_out[3]~22_combout ),
	.datac(\alu|adder|Add0~8_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[3]~23 .lut_mask = 16'hE6C4;
defparam \alu|MUX|ALU_out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneii_lcell_comb \alu|MUX|ALU_out[3]~24 (
// Equation(s):
// \alu|MUX|ALU_out[3]~24_combout  = (\alu|MUX|ALU_out[5]~11_combout  & ((\alu|MUX|ALU_out[5]~10_combout  & ((\alu|MUX|ALU_out[3]~23_combout ))) # (!\alu|MUX|ALU_out[5]~10_combout  & (\alu|MUX|ALU_out[3]~21_combout )))) # (!\alu|MUX|ALU_out[5]~11_combout  & 
// (((!\alu|MUX|ALU_out[5]~10_combout ))))

	.dataa(\alu|MUX|ALU_out[5]~11_combout ),
	.datab(\alu|MUX|ALU_out[3]~21_combout ),
	.datac(\alu|MUX|ALU_out[5]~10_combout ),
	.datad(\alu|MUX|ALU_out[3]~23_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[3]~24 .lut_mask = 16'hAD0D;
defparam \alu|MUX|ALU_out[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cycloneii_lcell_comb \seg3|WBData_out~32 (
// Equation(s):
// \seg3|WBData_out~32_combout  = (\alu|MUX|ALU_out[3]~24_combout  & ((\alu|Judge|Num~67_combout ) # ((!\alu|MUX|ALU_out[5]~12_combout )))) # (!\alu|MUX|ALU_out[3]~24_combout  & (((\alu|XorOut [3] & \alu|MUX|ALU_out[5]~12_combout ))))

	.dataa(\alu|Judge|Num~67_combout ),
	.datab(\alu|XorOut [3]),
	.datac(\alu|MUX|ALU_out[3]~24_combout ),
	.datad(\alu|MUX|ALU_out[5]~12_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~32 .lut_mask = 16'hACF0;
defparam \seg3|WBData_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneii_lcell_comb \seg3|WBData_out~33 (
// Equation(s):
// \seg3|WBData_out~33_combout  = (\condition_check|BranchValid~combout  & (\seg3|WBData_out~28_combout  & ((\seg3|WBData_out~32_combout )))) # (!\condition_check|BranchValid~combout  & ((\seg3|WBData_out~31_combout ) # ((\seg3|WBData_out~28_combout  & 
// \seg3|WBData_out~32_combout ))))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg3|WBData_out~28_combout ),
	.datac(\seg3|WBData_out~31_combout ),
	.datad(\seg3|WBData_out~32_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~33 .lut_mask = 16'hDC50;
defparam \seg3|WBData_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N25
cycloneii_lcell_ff \seg3|WBData_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [3]));

// Location: LCFF_X31_Y30_N11
cycloneii_lcell_ff \seg4|WBData_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [3]));

// Location: LCCOMB_X31_Y30_N10
cycloneii_lcell_comb \Rd_in~3 (
// Equation(s):
// \Rd_in~3_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [3])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [3])))

	.dataa(\seg4|MemData_out [3]),
	.datab(vcc),
	.datac(\seg4|WBData_out [3]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~3 .lut_mask = 16'hAAF0;
defparam \Rd_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \mux4_one|Data[3]~7 (
// Equation(s):
// \mux4_one|Data[3]~7_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~3_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [3]))))

	.dataa(\seg2|OperandA_out [3]),
	.datab(\Rd_in~3_combout ),
	.datac(\forward|Rs_EX_Forward[1]~9_combout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\mux4_one|Data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[3]~7 .lut_mask = 16'h00CA;
defparam \mux4_one|Data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneii_lcell_comb \ShiftAmount~3 (
// Equation(s):
// \ShiftAmount~3_combout  = (\seg2|ShiftAmountSrc_out~regout  & (((\mux4_one|Data[3]~6_combout ) # (\mux4_one|Data[3]~7_combout )))) # (!\seg2|ShiftAmountSrc_out~regout  & (\seg2|Shamt_out [3]))

	.dataa(\seg2|Shamt_out [3]),
	.datab(\mux4_one|Data[3]~6_combout ),
	.datac(\seg2|ShiftAmountSrc_out~regout ),
	.datad(\mux4_one|Data[3]~7_combout ),
	.cin(gnd),
	.combout(\ShiftAmount~3_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftAmount~3 .lut_mask = 16'hFACA;
defparam \ShiftAmount~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneii_lcell_comb \shifter|comb~6 (
// Equation(s):
// \shifter|comb~6_combout  = (\ShiftAmount~3_combout  & (\seg2|ShiftOp_out [1] $ (!\seg2|ShiftOp_out [0])))

	.dataa(vcc),
	.datab(\seg2|ShiftOp_out [1]),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~3_combout ),
	.cin(gnd),
	.combout(\shifter|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~6 .lut_mask = 16'hC300;
defparam \shifter|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cycloneii_lcell_comb \shifter|Mux4|Data[4]~14 (
// Equation(s):
// \shifter|Mux4|Data[4]~14_combout  = (\shifter|comb~7_combout  & (\shifter|Mux3|Data[12]~29_combout )) # (!\shifter|comb~7_combout  & (((!\shifter|comb~6_combout  & \shifter|Mux3|Data[4]~35_combout ))))

	.dataa(\shifter|Mux3|Data[12]~29_combout ),
	.datab(\shifter|comb~6_combout ),
	.datac(\shifter|comb~7_combout ),
	.datad(\shifter|Mux3|Data[4]~35_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[4]~14 .lut_mask = 16'hA3A0;
defparam \shifter|Mux4|Data[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cycloneii_lcell_comb \shifter|Mux5|Data[4]~4 (
// Equation(s):
// \shifter|Mux5|Data[4]~4_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[20]~13_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & (\shifter|Mux4|Data[4]~14_combout )))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[4]~14_combout ),
	.datad(\shifter|Mux4|Data[20]~13_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[4]~4 .lut_mask = 16'hBA10;
defparam \shifter|Mux5|Data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N8
cycloneii_lcell_comb \seg3|WBData_out~34 (
// Equation(s):
// \seg3|WBData_out~34_combout  = (\seg2|BranchSel_out~regout  & (\Add2~8_combout )) # (!\seg2|BranchSel_out~regout  & (((!\seg2|ALUShiftSrc_out~regout  & \shifter|Mux5|Data[4]~4_combout ))))

	.dataa(\seg2|BranchSel_out~regout ),
	.datab(\Add2~8_combout ),
	.datac(\seg2|ALUShiftSrc_out~regout ),
	.datad(\shifter|Mux5|Data[4]~4_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~34 .lut_mask = 16'h8D88;
defparam \seg3|WBData_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneii_lcell_comb \alu|XorOut[4] (
// Equation(s):
// \alu|XorOut [4] = \ALU_OpA~4_combout  $ (((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [4]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[4]~7_combout ))))

	.dataa(\ALU_OpA~4_combout ),
	.datab(\mux4_two|Data[4]~7_combout ),
	.datac(\seg2|Immediate32_out [4]),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|XorOut [4]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut[4] .lut_mask = 16'h5A66;
defparam \alu|XorOut[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneii_lcell_comb \ALU_OpB~4 (
// Equation(s):
// \ALU_OpB~4_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [4])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[4]~7_combout )))

	.dataa(vcc),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [4]),
	.datad(\mux4_two|Data[4]~7_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~4 .lut_mask = 16'hF3C0;
defparam \ALU_OpB~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[4]~25 (
// Equation(s):
// \alu|MUX|ALU_out[4]~25_combout  = (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\ALU_OpA~4_combout ) # (\ALU_OpB~4_combout )))

	.dataa(\ALU_OpA~4_combout ),
	.datab(vcc),
	.datac(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datad(\ALU_OpB~4_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[4]~25 .lut_mask = 16'h0F0A;
defparam \alu|MUX|ALU_out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[4]~26 (
// Equation(s):
// \alu|MUX|ALU_out[4]~26_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|ALU_Con|ALU_ctr[1]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~4_combout  & ((\ALU_OpA~4_combout ) # (\alu|ALU_Con|ALU_ctr[1]~1_combout ))))

	.dataa(\ALU_OpA~4_combout ),
	.datab(\ALU_OpB~4_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[4]~26 .lut_mask = 16'hFC08;
defparam \alu|MUX|ALU_out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneii_lcell_comb \alu|MUX|ALU_out[4]~27 (
// Equation(s):
// \alu|MUX|ALU_out[4]~27_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[4]~26_combout  & (\alu|adder|Add0~10_combout )) # (!\alu|MUX|ALU_out[4]~26_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (((\alu|MUX|ALU_out[4]~26_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|adder|Add0~10_combout ),
	.datac(\alu|MUX|ALU_out[4]~26_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[4]~27 .lut_mask = 16'hDAD0;
defparam \alu|MUX|ALU_out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneii_lcell_comb \alu|MUX|ALU_out[4]~28 (
// Equation(s):
// \alu|MUX|ALU_out[4]~28_combout  = (\alu|MUX|ALU_out[5]~11_combout  & ((\alu|MUX|ALU_out[5]~10_combout  & ((\alu|MUX|ALU_out[4]~27_combout ))) # (!\alu|MUX|ALU_out[5]~10_combout  & (\alu|MUX|ALU_out[4]~25_combout )))) # (!\alu|MUX|ALU_out[5]~11_combout  & 
// (((!\alu|MUX|ALU_out[5]~10_combout ))))

	.dataa(\alu|MUX|ALU_out[5]~11_combout ),
	.datab(\alu|MUX|ALU_out[4]~25_combout ),
	.datac(\alu|MUX|ALU_out[5]~10_combout ),
	.datad(\alu|MUX|ALU_out[4]~27_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[4]~28 .lut_mask = 16'hAD0D;
defparam \alu|MUX|ALU_out[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneii_lcell_comb \seg3|WBData_out~35 (
// Equation(s):
// \seg3|WBData_out~35_combout  = (\alu|MUX|ALU_out[4]~28_combout  & ((\alu|Judge|Num~59_combout ) # ((!\alu|MUX|ALU_out[5]~12_combout )))) # (!\alu|MUX|ALU_out[4]~28_combout  & (((\alu|XorOut [4] & \alu|MUX|ALU_out[5]~12_combout ))))

	.dataa(\alu|Judge|Num~59_combout ),
	.datab(\alu|XorOut [4]),
	.datac(\alu|MUX|ALU_out[4]~28_combout ),
	.datad(\alu|MUX|ALU_out[5]~12_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~35 .lut_mask = 16'hACF0;
defparam \seg3|WBData_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneii_lcell_comb \seg3|WBData_out~36 (
// Equation(s):
// \seg3|WBData_out~36_combout  = (\condition_check|BranchValid~combout  & (\seg3|WBData_out~28_combout  & ((\seg3|WBData_out~35_combout )))) # (!\condition_check|BranchValid~combout  & ((\seg3|WBData_out~34_combout ) # ((\seg3|WBData_out~28_combout  & 
// \seg3|WBData_out~35_combout ))))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg3|WBData_out~28_combout ),
	.datac(\seg3|WBData_out~34_combout ),
	.datad(\seg3|WBData_out~35_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~36 .lut_mask = 16'hDC50;
defparam \seg3|WBData_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N7
cycloneii_lcell_ff \seg3|WBData_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [4]));

// Location: LCCOMB_X32_Y29_N24
cycloneii_lcell_comb \mux4_one|Data[4]~8 (
// Equation(s):
// \mux4_one|Data[4]~8_combout  = (!\forward|Equal1~0_combout  & (\forward|Rs_EX_Forward[0]~0_combout  & (\seg3|WBData_out [4] & \forward|Rs_EX_Forward[0]~8_combout )))

	.dataa(\forward|Equal1~0_combout ),
	.datab(\forward|Rs_EX_Forward[0]~0_combout ),
	.datac(\seg3|WBData_out [4]),
	.datad(\forward|Rs_EX_Forward[0]~8_combout ),
	.cin(gnd),
	.combout(\mux4_one|Data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[4]~8 .lut_mask = 16'h4000;
defparam \mux4_one|Data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cycloneii_lcell_comb \ShiftAmount~4 (
// Equation(s):
// \ShiftAmount~4_combout  = (\seg2|ShiftAmountSrc_out~regout  & (((\mux4_one|Data[4]~8_combout ) # (\mux4_one|Data[4]~9_combout )))) # (!\seg2|ShiftAmountSrc_out~regout  & (\seg2|Shamt_out [4]))

	.dataa(\seg2|ShiftAmountSrc_out~regout ),
	.datab(\seg2|Shamt_out [4]),
	.datac(\mux4_one|Data[4]~8_combout ),
	.datad(\mux4_one|Data[4]~9_combout ),
	.cin(gnd),
	.combout(\ShiftAmount~4_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftAmount~4 .lut_mask = 16'hEEE4;
defparam \ShiftAmount~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneii_lcell_comb \shifter|comb~9 (
// Equation(s):
// \shifter|comb~9_combout  = (\ShiftAmount~4_combout  & (\seg2|ShiftOp_out [1] $ (!\seg2|ShiftOp_out [0])))

	.dataa(\seg2|ShiftOp_out [1]),
	.datab(vcc),
	.datac(\seg2|ShiftOp_out [0]),
	.datad(\ShiftAmount~4_combout ),
	.cin(gnd),
	.combout(\shifter|comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|comb~9 .lut_mask = 16'hA500;
defparam \shifter|comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneii_lcell_comb \shifter|Mux4|Data[15]~54 (
// Equation(s):
// \shifter|Mux4|Data[15]~54_combout  = (!\shifter|comb~7_combout  & ((\shifter|comb~6_combout  & ((\shifter|Mux3|Data[7]~59_combout ))) # (!\shifter|comb~6_combout  & (\shifter|Mux3|Data[15]~53_combout ))))

	.dataa(\shifter|comb~6_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[15]~53_combout ),
	.datad(\shifter|Mux3|Data[7]~59_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[15]~54_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[15]~54 .lut_mask = 16'h3210;
defparam \shifter|Mux4|Data[15]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N16
cycloneii_lcell_comb \shifter|Mux4|Data[15]~55 (
// Equation(s):
// \shifter|Mux4|Data[15]~55_combout  = (\shifter|Mux4|Data[15]~54_combout ) # ((\shifter|comb~7_combout  & \shifter|Mux3|Data[23]~55_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|Mux3|Data[23]~55_combout ),
	.datad(\shifter|Mux4|Data[15]~54_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[15]~55 .lut_mask = 16'hFFC0;
defparam \shifter|Mux4|Data[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N12
cycloneii_lcell_comb \shifter|Mux4|Data[31]~52 (
// Equation(s):
// \shifter|Mux4|Data[31]~52_combout  = (\shifter|comb~7_combout  & (((\shifter|HighBit~0_combout ) # (\shifter|comb~6_combout )))) # (!\shifter|comb~7_combout  & (\shifter|Mux3|Data[31]~57_combout  & ((!\shifter|comb~6_combout ))))

	.dataa(\shifter|Mux3|Data[31]~57_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|HighBit~0_combout ),
	.datad(\shifter|comb~6_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[31]~52_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[31]~52 .lut_mask = 16'hCCE2;
defparam \shifter|Mux4|Data[31]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N30
cycloneii_lcell_comb \shifter|Mux4|Data[31]~53 (
// Equation(s):
// \shifter|Mux4|Data[31]~53_combout  = (\shifter|comb~6_combout  & ((\shifter|Mux4|Data[31]~52_combout  & (\shifter|Mux3|Data[7]~59_combout )) # (!\shifter|Mux4|Data[31]~52_combout  & ((\shifter|Mux3|Data[23]~55_combout ))))) # (!\shifter|comb~6_combout  & 
// (((\shifter|Mux4|Data[31]~52_combout ))))

	.dataa(\shifter|Mux3|Data[7]~59_combout ),
	.datab(\shifter|Mux3|Data[23]~55_combout ),
	.datac(\shifter|comb~6_combout ),
	.datad(\shifter|Mux4|Data[31]~52_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[31]~53_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[31]~53 .lut_mask = 16'hAFC0;
defparam \shifter|Mux4|Data[31]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N2
cycloneii_lcell_comb \shifter|Mux5|Data[31]~46 (
// Equation(s):
// \shifter|Mux5|Data[31]~46_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[31]~53_combout )))))

	.dataa(\shifter|HighBit~0_combout ),
	.datab(\shifter|Mux4|Data[31]~53_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|comb~8_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[31]~46_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[31]~46 .lut_mask = 16'h0A0C;
defparam \shifter|Mux5|Data[31]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N24
cycloneii_lcell_comb \shifter|Mux5|Data[31]~47 (
// Equation(s):
// \shifter|Mux5|Data[31]~47_combout  = (\shifter|Mux5|Data[31]~46_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[15]~55_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[15]~55_combout ),
	.datad(\shifter|Mux5|Data[31]~46_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[31]~47_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[31]~47 .lut_mask = 16'hFFC0;
defparam \shifter|Mux5|Data[31]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneii_lcell_comb \alu|MUX|ALU_out[31]~139 (
// Equation(s):
// \alu|MUX|ALU_out[31]~139_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpB~31_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpA~70_combout ))) # (!\ALU_OpB~31_combout  & ((\ALU_OpA~70_combout )))))

	.dataa(\ALU_OpB~31_combout ),
	.datab(\alu|MUX|ALU_out[6]~33_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\ALU_OpA~70_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[31]~139_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[31]~139 .lut_mask = 16'hC488;
defparam \alu|MUX|ALU_out[31]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \alu|AndOut[31] (
// Equation(s):
// \alu|AndOut [31] = (\ALU_OpA~70_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [22])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[31]~61_combout )))))

	.dataa(\ALU_OpA~70_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [22]),
	.datad(\mux4_two|Data[31]~61_combout ),
	.cin(gnd),
	.combout(\alu|AndOut [31]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[31] .lut_mask = 16'hA280;
defparam \alu|AndOut[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[31]~140 (
// Equation(s):
// \alu|MUX|ALU_out[31]~140_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\ALU_OpB~7_combout ) # ((\alu|ALU_Con|ALU_ctr[0]~0_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & (((!\alu|ALU_Con|ALU_ctr[0]~0_combout  & \alu|AndOut [31]))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\ALU_OpB~7_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datad(\alu|AndOut [31]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[31]~140_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[31]~140 .lut_mask = 16'hADA8;
defparam \alu|MUX|ALU_out[31]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[31]~141 (
// Equation(s):
// \alu|MUX|ALU_out[31]~141_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[31]~140_combout  & (\alu|adder|Add0~64_combout )) # (!\alu|MUX|ALU_out[31]~140_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (((\alu|MUX|ALU_out[31]~140_combout ))))

	.dataa(\alu|adder|Add0~64_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\alu|MUX|ALU_out[31]~140_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[31]~141_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[31]~141 .lut_mask = 16'hBCB0;
defparam \alu|MUX|ALU_out[31]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[31]~142 (
// Equation(s):
// \alu|MUX|ALU_out[31]~142_combout  = (\alu|MUX|ALU_out[31]~139_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[31]~141_combout ))

	.dataa(vcc),
	.datab(\alu|MUX|ALU_out[31]~139_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[31]~141_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[31]~142_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[31]~142 .lut_mask = 16'hFCCC;
defparam \alu|MUX|ALU_out[31]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneii_lcell_comb \seg3|WBData_out[31]~23 (
// Equation(s):
// \seg3|WBData_out[31]~23_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[31]~142_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[31]~47_combout ))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\shifter|Mux5|Data[31]~47_combout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[31]~142_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[31]~23 .lut_mask = 16'hEE44;
defparam \seg3|WBData_out[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneii_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_combout  = (\seg2|MemDataSrc_out [1] & (\Add2~87_combout  & ((!\seg2|MemDataSrc_out [0])))) # (!\seg2|MemDataSrc_out [1] & (((\mux4_two|Data[31]~61_combout  & \seg2|MemDataSrc_out [0]))))

	.dataa(\Add2~87_combout ),
	.datab(\seg2|MemDataSrc_out [1]),
	.datac(\mux4_two|Data[31]~61_combout ),
	.datad(\seg2|MemDataSrc_out [0]),
	.cin(gnd),
	.combout(\Add2~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~89 .lut_mask = 16'h3088;
defparam \Add2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N29
cycloneii_lcell_ff \seg3|WBData_out[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[31]~23_combout ),
	.sdata(\Add2~89_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [31]));

// Location: LCCOMB_X38_Y25_N18
cycloneii_lcell_comb \mux4_two|Data[31]~61 (
// Equation(s):
// \mux4_two|Data[31]~61_combout  = (\mux4_two|Data[31]~60_combout ) # ((\seg3|WBData_out [31] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [31]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[31]~60_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[31]~61 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneii_lcell_comb \alu|comb~0 (
// Equation(s):
// \alu|comb~0_combout  = \seg2|ALUOp_out [0] $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [22])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[31]~61_combout )))))

	.dataa(\seg2|ALUOp_out [0]),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [22]),
	.datad(\mux4_two|Data[31]~61_combout ),
	.cin(gnd),
	.combout(\alu|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comb~0 .lut_mask = 16'h596A;
defparam \alu|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneii_lcell_comb \alu|adder|Overflow (
// Equation(s):
// \alu|adder|Overflow~combout  = (\ALU_OpA~70_combout  & ((\alu|adder|Add0~64_combout ) # (!\alu|comb~0_combout ))) # (!\ALU_OpA~70_combout  & ((\alu|comb~0_combout ) # (!\alu|adder|Add0~64_combout )))

	.dataa(\ALU_OpA~70_combout ),
	.datab(\alu|comb~0_combout ),
	.datac(vcc),
	.datad(\alu|adder|Add0~64_combout ),
	.cin(gnd),
	.combout(\alu|adder|Overflow~combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Overflow .lut_mask = 16'hEE77;
defparam \alu|adder|Overflow .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneii_lcell_comb \alu|Overflow_out~0 (
// Equation(s):
// \alu|Overflow_out~0_combout  = (\seg2|ALUOp_out [3] & (\seg2|ALUOp_out [2] & (\seg2|ALUOp_out [1] & !\alu|adder|Overflow~combout )))

	.dataa(\seg2|ALUOp_out [3]),
	.datab(\seg2|ALUOp_out [2]),
	.datac(\seg2|ALUOp_out [1]),
	.datad(\alu|adder|Overflow~combout ),
	.cin(gnd),
	.combout(\alu|Overflow_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Overflow_out~0 .lut_mask = 16'h0080;
defparam \alu|Overflow_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N5
cycloneii_lcell_ff \seg3|Overflow_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\alu|Overflow_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Overflow_out~regout ));

// Location: LCCOMB_X34_Y27_N28
cycloneii_lcell_comb \condition_check|RdWriteEn[0]~4 (
// Equation(s):
// \condition_check|RdWriteEn[0]~4_combout  = (!\seg3|MemWBSrc_out~regout  & (\seg3|OverflowEn_out~regout  & !\seg3|Overflow_out~regout ))

	.dataa(vcc),
	.datab(\seg3|MemWBSrc_out~regout ),
	.datac(\seg3|OverflowEn_out~regout ),
	.datad(\seg3|Overflow_out~regout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[0]~4 .lut_mask = 16'h0030;
defparam \condition_check|RdWriteEn[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cycloneii_lcell_comb \condition_check|RdWriteEn[3]~13 (
// Equation(s):
// \condition_check|RdWriteEn[3]~13_combout  = (\condition_check|RdWriteEn[0]~4_combout ) # ((\condition_check|RdWriteEn[1]~5_combout  & ((\condition_check|sl1|out~0_combout ) # (!\condition_check|Equal0~0_combout ))))

	.dataa(\condition_check|sl1|out~0_combout ),
	.datab(\condition_check|Equal0~0_combout ),
	.datac(\condition_check|RdWriteEn[1]~5_combout ),
	.datad(\condition_check|RdWriteEn[0]~4_combout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[3]~13 .lut_mask = 16'hFFB0;
defparam \condition_check|RdWriteEn[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cycloneii_lcell_comb \condition_check|RdWriteEn[3]~14 (
// Equation(s):
// \condition_check|RdWriteEn[3]~14_combout  = (\condition_check|RdWriteEn[3]~13_combout ) # ((\seg3|Rd_Write_Byte_en_out [2] & !\condition_check|RdWriteEn[0]~7_combout ))

	.dataa(\seg3|Rd_Write_Byte_en_out [2]),
	.datab(vcc),
	.datac(\condition_check|RdWriteEn[0]~7_combout ),
	.datad(\condition_check|RdWriteEn[3]~13_combout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[3]~14 .lut_mask = 16'hFF0A;
defparam \condition_check|RdWriteEn[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cycloneii_lcell_comb \forward|Equal1~0 (
// Equation(s):
// \forward|Equal1~0_combout  = (!\condition_check|RdWriteEn[2]~12_combout  & (!\condition_check|RdWriteEn[3]~14_combout  & (!\condition_check|RdWriteEn[1]~9_combout  & !\condition_check|RdWriteEn[0]~8_combout )))

	.dataa(\condition_check|RdWriteEn[2]~12_combout ),
	.datab(\condition_check|RdWriteEn[3]~14_combout ),
	.datac(\condition_check|RdWriteEn[1]~9_combout ),
	.datad(\condition_check|RdWriteEn[0]~8_combout ),
	.cin(gnd),
	.combout(\forward|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Equal1~0 .lut_mask = 16'h0001;
defparam \forward|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneii_lcell_comb \forward|Rt_EX_Forward[1]~6 (
// Equation(s):
// \forward|Rt_EX_Forward[1]~6_combout  = (\forward|Rt_EX_Forward[0]~3_combout  & (\forward|Rt_EX_Forward[0]~4_combout  & (\forward|Rt_EX_Forward[0]~5_combout  & !\forward|Equal1~0_combout )))

	.dataa(\forward|Rt_EX_Forward[0]~3_combout ),
	.datab(\forward|Rt_EX_Forward[0]~4_combout ),
	.datac(\forward|Rt_EX_Forward[0]~5_combout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\forward|Rt_EX_Forward[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_EX_Forward[1]~6 .lut_mask = 16'h0080;
defparam \forward|Rt_EX_Forward[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneii_lcell_comb \mipsregister|register~66feeder (
// Equation(s):
// \mipsregister|register~66feeder_combout  = \mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux29~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~66feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N15
cycloneii_lcell_ff \mipsregister|register~66 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~66feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~66_regout ));

// Location: LCFF_X44_Y26_N3
cycloneii_lcell_ff \mipsregister|register~98 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~98_regout ));

// Location: LCCOMB_X44_Y26_N2
cycloneii_lcell_comb \mipsregister|register~1079 (
// Equation(s):
// \mipsregister|register~1079_combout  = (\mipsregister|register~1078_combout  & (((\mipsregister|register~98_regout ) # (!\comb~2_combout )))) # (!\mipsregister|register~1078_combout  & (\mipsregister|register~66_regout  & ((\comb~2_combout ))))

	.dataa(\mipsregister|register~1078_combout ),
	.datab(\mipsregister|register~66_regout ),
	.datac(\mipsregister|register~98_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1079_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1079 .lut_mask = 16'hE4AA;
defparam \mipsregister|register~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N3
cycloneii_lcell_ff \mipsregister|register~226 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~226_regout ));

// Location: LCFF_X45_Y28_N29
cycloneii_lcell_ff \mipsregister|register~162 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~162_regout ));

// Location: LCCOMB_X41_Y27_N0
cycloneii_lcell_comb \mipsregister|register~1730 (
// Equation(s):
// \mipsregister|register~1730_combout  = !\mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux29~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1730_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1730 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N1
cycloneii_lcell_ff \mipsregister|register~130 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1730_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~130_regout ));

// Location: LCFF_X41_Y28_N5
cycloneii_lcell_ff \mipsregister|register~194 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~194_regout ));

// Location: LCCOMB_X41_Y28_N4
cycloneii_lcell_comb \mipsregister|register~1076 (
// Equation(s):
// \mipsregister|register~1076_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & ((\mipsregister|register~194_regout ))) # (!\comb~2_combout  & (!\mipsregister|register~130_regout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~130_regout ),
	.datac(\mipsregister|register~194_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1076_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1076 .lut_mask = 16'hFA11;
defparam \mipsregister|register~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneii_lcell_comb \mipsregister|register~1077 (
// Equation(s):
// \mipsregister|register~1077_combout  = (\comb~3_combout  & ((\mipsregister|register~1076_combout  & (\mipsregister|register~226_regout )) # (!\mipsregister|register~1076_combout  & ((\mipsregister|register~162_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1076_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~226_regout ),
	.datac(\mipsregister|register~162_regout ),
	.datad(\mipsregister|register~1076_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1077_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1077 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N4
cycloneii_lcell_comb \mipsregister|register~1080 (
// Equation(s):
// \mipsregister|register~1080_combout  = (\comb~0_combout  & (((\comb~1_combout ) # (\mipsregister|register~1077_combout )))) # (!\comb~0_combout  & (\mipsregister|register~1079_combout  & (!\comb~1_combout )))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1079_combout ),
	.datac(\comb~1_combout ),
	.datad(\mipsregister|register~1077_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1080_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1080 .lut_mask = 16'hAEA4;
defparam \mipsregister|register~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
cycloneii_lcell_comb \mipsregister|register~1729 (
// Equation(s):
// \mipsregister|register~1729_combout  = !\mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux29~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1729_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1729 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N25
cycloneii_lcell_ff \mipsregister|register~354 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1729_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~354_regout ));

// Location: LCFF_X45_Y24_N13
cycloneii_lcell_ff \mipsregister|register~258 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~258_regout ));

// Location: LCCOMB_X47_Y24_N8
cycloneii_lcell_comb \mipsregister|register~290feeder (
// Equation(s):
// \mipsregister|register~290feeder_combout  = \mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux29~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~290feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N9
cycloneii_lcell_ff \mipsregister|register~290 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~290feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~290_regout ));

// Location: LCCOMB_X45_Y24_N12
cycloneii_lcell_comb \mipsregister|register~1074 (
// Equation(s):
// \mipsregister|register~1074_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~290_regout ))) # (!\comb~3_combout  & (\mipsregister|register~258_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~258_regout ),
	.datad(\mipsregister|register~290_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1074_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1074 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneii_lcell_comb \mipsregister|register~1075 (
// Equation(s):
// \mipsregister|register~1075_combout  = (\comb~2_combout  & ((\mipsregister|register~1074_combout  & ((!\mipsregister|register~354_regout ))) # (!\mipsregister|register~1074_combout  & (!\mipsregister|register~322_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1074_combout ))))

	.dataa(\mipsregister|register~322_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~354_regout ),
	.datad(\mipsregister|register~1074_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1075_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1075 .lut_mask = 16'h3F44;
defparam \mipsregister|register~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneii_lcell_comb \mipsregister|register~1083 (
// Equation(s):
// \mipsregister|register~1083_combout  = (\comb~1_combout  & ((\mipsregister|register~1080_combout  & (\mipsregister|register~1082_combout )) # (!\mipsregister|register~1080_combout  & ((\mipsregister|register~1075_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1080_combout ))))

	.dataa(\mipsregister|register~1082_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1080_combout ),
	.datad(\mipsregister|register~1075_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1083_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1083 .lut_mask = 16'hBCB0;
defparam \mipsregister|register~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N5
cycloneii_lcell_ff \mipsregister|register~642 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~642_regout ));

// Location: LCFF_X42_Y21_N31
cycloneii_lcell_ff \mipsregister|register~898 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~898_regout ));

// Location: LCFF_X39_Y21_N19
cycloneii_lcell_ff \mipsregister|register~514 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~514_regout ));

// Location: LCCOMB_X39_Y21_N18
cycloneii_lcell_comb \mipsregister|register~1068 (
// Equation(s):
// \mipsregister|register~1068_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~770_regout )) # (!\comb~1_combout  & ((\mipsregister|register~514_regout )))))

	.dataa(\mipsregister|register~770_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~514_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1068_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1068 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
cycloneii_lcell_comb \mipsregister|register~1069 (
// Equation(s):
// \mipsregister|register~1069_combout  = (\comb~0_combout  & ((\mipsregister|register~1068_combout  & ((\mipsregister|register~898_regout ))) # (!\mipsregister|register~1068_combout  & (\mipsregister|register~642_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1068_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~642_regout ),
	.datac(\mipsregister|register~898_regout ),
	.datad(\mipsregister|register~1068_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1069_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1069 .lut_mask = 16'hF588;
defparam \mipsregister|register~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N1
cycloneii_lcell_ff \mipsregister|register~802 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~802_regout ));

// Location: LCFF_X41_Y23_N1
cycloneii_lcell_ff \mipsregister|register~674 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~674_regout ));

// Location: LCFF_X41_Y23_N11
cycloneii_lcell_ff \mipsregister|register~546 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~546_regout ));

// Location: LCCOMB_X41_Y23_N10
cycloneii_lcell_comb \mipsregister|register~1066 (
// Equation(s):
// \mipsregister|register~1066_combout  = (\comb~0_combout  & ((\mipsregister|register~674_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~546_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~674_regout ),
	.datac(\mipsregister|register~546_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1066_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1066 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N0
cycloneii_lcell_comb \mipsregister|register~1067 (
// Equation(s):
// \mipsregister|register~1067_combout  = (\comb~1_combout  & ((\mipsregister|register~1066_combout  & (\mipsregister|register~930_regout )) # (!\mipsregister|register~1066_combout  & ((\mipsregister|register~802_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1066_combout ))))

	.dataa(\mipsregister|register~930_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~802_regout ),
	.datad(\mipsregister|register~1066_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1067_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1067 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneii_lcell_comb \mipsregister|register~1070 (
// Equation(s):
// \mipsregister|register~1070_combout  = (\comb~3_combout  & (((\comb~2_combout ) # (\mipsregister|register~1067_combout )))) # (!\comb~3_combout  & (\mipsregister|register~1069_combout  & (!\comb~2_combout )))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1069_combout ),
	.datac(\comb~2_combout ),
	.datad(\mipsregister|register~1067_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1070_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1070 .lut_mask = 16'hAEA4;
defparam \mipsregister|register~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneii_lcell_comb \mipsregister|register~834feeder (
// Equation(s):
// \mipsregister|register~834feeder_combout  = \mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux29~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~834feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N21
cycloneii_lcell_ff \mipsregister|register~834 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~834feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~834_regout ));

// Location: LCFF_X39_Y26_N19
cycloneii_lcell_ff \mipsregister|register~578 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~578_regout ));

// Location: LCCOMB_X39_Y26_N18
cycloneii_lcell_comb \mipsregister|register~1064 (
// Equation(s):
// \mipsregister|register~1064_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~834_regout )) # (!\comb~1_combout  & ((\mipsregister|register~578_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~834_regout ),
	.datac(\mipsregister|register~578_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1064_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1064 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y26_N13
cycloneii_lcell_ff \mipsregister|register~706 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~706_regout ));

// Location: LCCOMB_X40_Y26_N6
cycloneii_lcell_comb \mipsregister|register~1726 (
// Equation(s):
// \mipsregister|register~1726_combout  = !\mipsregister|Mux29~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux29~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1726_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1726 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N7
cycloneii_lcell_ff \mipsregister|register~962 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1726_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~962_regout ));

// Location: LCCOMB_X39_Y26_N12
cycloneii_lcell_comb \mipsregister|register~1065 (
// Equation(s):
// \mipsregister|register~1065_combout  = (\comb~0_combout  & ((\mipsregister|register~1064_combout  & ((!\mipsregister|register~962_regout ))) # (!\mipsregister|register~1064_combout  & (\mipsregister|register~706_regout )))) # (!\comb~0_combout  & 
// (\mipsregister|register~1064_combout ))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1064_combout ),
	.datac(\mipsregister|register~706_regout ),
	.datad(\mipsregister|register~962_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1065_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1065 .lut_mask = 16'h64EC;
defparam \mipsregister|register~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneii_lcell_comb \mipsregister|register~1073 (
// Equation(s):
// \mipsregister|register~1073_combout  = (\mipsregister|register~1070_combout  & ((\mipsregister|register~1072_combout ) # ((!\comb~2_combout )))) # (!\mipsregister|register~1070_combout  & (((\comb~2_combout  & \mipsregister|register~1065_combout ))))

	.dataa(\mipsregister|register~1072_combout ),
	.datab(\mipsregister|register~1070_combout ),
	.datac(\comb~2_combout ),
	.datad(\mipsregister|register~1065_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1073_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1073 .lut_mask = 16'hBC8C;
defparam \mipsregister|register~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneii_lcell_comb \seg2|OperandB_out~4 (
// Equation(s):
// \seg2|OperandB_out~4_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1073_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1083_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1083_combout ),
	.datad(\mipsregister|register~1073_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~4 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneii_lcell_comb \seg2|OperandB_out~5 (
// Equation(s):
// \seg2|OperandB_out~5_combout  = (\seg2|OperandB_out~4_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~1_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~1_combout ),
	.datad(\seg2|OperandB_out~4_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~5 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N19
cycloneii_lcell_ff \seg2|OperandB_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [2]));

// Location: LCCOMB_X36_Y26_N0
cycloneii_lcell_comb \mux4_two|Data[2]~2 (
// Equation(s):
// \mux4_two|Data[2]~2_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~1_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [2])))))

	.dataa(\Rd_in~1_combout ),
	.datab(\seg2|OperandB_out [2]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[2]~2 .lut_mask = 16'h0A0C;
defparam \mux4_two|Data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneii_lcell_comb \mux4_two|Data[2]~3 (
// Equation(s):
// \mux4_two|Data[2]~3_combout  = (\mux4_two|Data[2]~2_combout ) # ((\seg3|WBData_out [2] & \forward|Rt_EX_Forward[1]~6_combout ))

	.dataa(vcc),
	.datab(\seg3|WBData_out [2]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\mux4_two|Data[2]~2_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[2]~3 .lut_mask = 16'hFFC0;
defparam \mux4_two|Data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cycloneii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\seg2|MemDataSrc_out [1] & (!\seg2|MemDataSrc_out [0] & ((\Add2~0_combout )))) # (!\seg2|MemDataSrc_out [1] & (\seg2|MemDataSrc_out [0] & (\mux4_two|Data[2]~3_combout )))

	.dataa(\seg2|MemDataSrc_out [1]),
	.datab(\seg2|MemDataSrc_out [0]),
	.datac(\mux4_two|Data[2]~3_combout ),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h6240;
defparam \Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N12
cycloneii_lcell_comb \shifter|Mux5|Data[2]~2 (
// Equation(s):
// \shifter|Mux5|Data[2]~2_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[18]~7_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & (\shifter|Mux4|Data[2]~8_combout )))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[2]~8_combout ),
	.datad(\shifter|Mux4|Data[18]~7_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[2]~2 .lut_mask = 16'hBA10;
defparam \shifter|Mux5|Data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N10
cycloneii_lcell_comb \seg3|WBData_out~27 (
// Equation(s):
// \seg3|WBData_out~27_combout  = (\seg2|BranchSel_out~regout  & (((\Add2~2_combout )))) # (!\seg2|BranchSel_out~regout  & (!\seg2|ALUShiftSrc_out~regout  & ((\shifter|Mux5|Data[2]~2_combout ))))

	.dataa(\seg2|BranchSel_out~regout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(\Add2~2_combout ),
	.datad(\shifter|Mux5|Data[2]~2_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~27 .lut_mask = 16'hB1A0;
defparam \seg3|WBData_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneii_lcell_comb \ALU_OpB~2 (
// Equation(s):
// \ALU_OpB~2_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [2])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[2]~3_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(vcc),
	.datac(\seg2|Immediate32_out [2]),
	.datad(\mux4_two|Data[2]~3_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~2 .lut_mask = 16'hF5A0;
defparam \ALU_OpB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneii_lcell_comb \ALU_OpA~2 (
// Equation(s):
// \ALU_OpA~2_combout  = (!\seg2|ALUSrcA_out~regout  & ((\mux4_one|Data[2]~5_combout ) # ((\seg3|WBData_out [2] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\seg3|WBData_out [2]),
	.datac(\forward|Rs_EX_Forward [0]),
	.datad(\mux4_one|Data[2]~5_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~2 .lut_mask = 16'h5540;
defparam \ALU_OpA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[2]~17 (
// Equation(s):
// \alu|MUX|ALU_out[2]~17_combout  = (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\ALU_OpB~2_combout ) # (\ALU_OpA~2_combout )))

	.dataa(vcc),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\ALU_OpB~2_combout ),
	.datad(\ALU_OpA~2_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[2]~17 .lut_mask = 16'h3330;
defparam \alu|MUX|ALU_out[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneii_lcell_comb \alu|MUX|ALU_out[2]~18 (
// Equation(s):
// \alu|MUX|ALU_out[2]~18_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|ALU_Con|ALU_ctr[1]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~2_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (\ALU_OpA~2_combout ))))

	.dataa(\ALU_OpB~2_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\ALU_OpA~2_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[2]~18 .lut_mask = 16'hCCA8;
defparam \alu|MUX|ALU_out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneii_lcell_comb \alu|MUX|ALU_out[2]~19 (
// Equation(s):
// \alu|MUX|ALU_out[2]~19_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[2]~18_combout  & (\alu|adder|Add0~6_combout )) # (!\alu|MUX|ALU_out[2]~18_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (((\alu|MUX|ALU_out[2]~18_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|adder|Add0~6_combout ),
	.datac(\alu|MUX|ALU_out[2]~18_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[2]~19 .lut_mask = 16'hDAD0;
defparam \alu|MUX|ALU_out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[2]~20 (
// Equation(s):
// \alu|MUX|ALU_out[2]~20_combout  = (\alu|MUX|ALU_out[5]~11_combout  & ((\alu|MUX|ALU_out[5]~10_combout  & ((\alu|MUX|ALU_out[2]~19_combout ))) # (!\alu|MUX|ALU_out[5]~10_combout  & (\alu|MUX|ALU_out[2]~17_combout )))) # (!\alu|MUX|ALU_out[5]~11_combout  & 
// (!\alu|MUX|ALU_out[5]~10_combout ))

	.dataa(\alu|MUX|ALU_out[5]~11_combout ),
	.datab(\alu|MUX|ALU_out[5]~10_combout ),
	.datac(\alu|MUX|ALU_out[2]~17_combout ),
	.datad(\alu|MUX|ALU_out[2]~19_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[2]~20 .lut_mask = 16'hB931;
defparam \alu|MUX|ALU_out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneii_lcell_comb \alu|Judge|Num~54 (
// Equation(s):
// \alu|Judge|Num~54_combout  = (!\alu|Judge|Num~50_combout  & (!\alu|Judge|Num~64_combout  & (\alu|Judge|Num~49_combout  & \alu|Judge|always0~46_combout )))

	.dataa(\alu|Judge|Num~50_combout ),
	.datab(\alu|Judge|Num~64_combout ),
	.datac(\alu|Judge|Num~49_combout ),
	.datad(\alu|Judge|always0~46_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~54 .lut_mask = 16'h1000;
defparam \alu|Judge|Num~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneii_lcell_comb \alu|Judge|Num~55 (
// Equation(s):
// \alu|Judge|Num~55_combout  = (\alu|Judge|Num~34_combout ) # ((\alu|Judge|always0~36_combout  & ((\alu|XorOut_Count [2]) # (\alu|XorOut_Count [1]))))

	.dataa(\alu|XorOut_Count [2]),
	.datab(\alu|Judge|Num~34_combout ),
	.datac(\alu|XorOut_Count [1]),
	.datad(\alu|Judge|always0~36_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~55 .lut_mask = 16'hFECC;
defparam \alu|Judge|Num~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneii_lcell_comb \alu|Judge|Num~56 (
// Equation(s):
// \alu|Judge|Num~56_combout  = ((\alu|Judge|Num~55_combout ) # ((\alu|Judge|always0~34_combout  & \alu|Judge|Num~54_combout ))) # (!\alu|Judge|Num~41_combout )

	.dataa(\alu|Judge|Num~41_combout ),
	.datab(\alu|Judge|always0~34_combout ),
	.datac(\alu|Judge|Num~54_combout ),
	.datad(\alu|Judge|Num~55_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~56 .lut_mask = 16'hFFD5;
defparam \alu|Judge|Num~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneii_lcell_comb \seg3|WBData_out~29 (
// Equation(s):
// \seg3|WBData_out~29_combout  = (\alu|MUX|ALU_out[2]~20_combout  & (((\alu|Judge|Num~56_combout ) # (!\alu|MUX|ALU_out[5]~12_combout )))) # (!\alu|MUX|ALU_out[2]~20_combout  & (\alu|XorOut [2] & ((\alu|MUX|ALU_out[5]~12_combout ))))

	.dataa(\alu|XorOut [2]),
	.datab(\alu|MUX|ALU_out[2]~20_combout ),
	.datac(\alu|Judge|Num~56_combout ),
	.datad(\alu|MUX|ALU_out[5]~12_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~29 .lut_mask = 16'hE2CC;
defparam \seg3|WBData_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneii_lcell_comb \seg3|WBData_out~30 (
// Equation(s):
// \seg3|WBData_out~30_combout  = (\seg3|WBData_out~28_combout  & ((\seg3|WBData_out~29_combout ) # ((!\condition_check|BranchValid~combout  & \seg3|WBData_out~27_combout )))) # (!\seg3|WBData_out~28_combout  & (!\condition_check|BranchValid~combout  & 
// (\seg3|WBData_out~27_combout )))

	.dataa(\seg3|WBData_out~28_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg3|WBData_out~27_combout ),
	.datad(\seg3|WBData_out~29_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out~30 .lut_mask = 16'hBA30;
defparam \seg3|WBData_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N2
cycloneii_lcell_comb \condition_check|sl1|out~45 (
// Equation(s):
// \condition_check|sl1|out~45_combout  = (\seg3|WBData_out [0] & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout )) # (!\seg3|WBData_out [0] & ((\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout )))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datab(vcc),
	.datac(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~45_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~45 .lut_mask = 16'hAAF0;
defparam \condition_check|sl1|out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N22
cycloneii_lcell_comb \memshift|mux4_1_10|out[0]~2 (
// Equation(s):
// \memshift|mux4_1_10|out[0]~2_combout  = (\seg3|WBData_out [1] & (\condition_check|sl1|out~45_combout )) # (!\seg3|WBData_out [1] & ((\memshift|mux8_1_11|out[0]~2_combout )))

	.dataa(vcc),
	.datab(\condition_check|sl1|out~45_combout ),
	.datac(\seg3|WBData_out [1]),
	.datad(\memshift|mux8_1_11|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memshift|mux4_1_10|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux4_1_10|out[0]~2 .lut_mask = 16'hCFC0;
defparam \memshift|mux4_1_10|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N6
cycloneii_lcell_comb \memshift|mux8_1_13|out[0]~6 (
// Equation(s):
// \memshift|mux8_1_13|out[0]~6_combout  = (\memshift|mux8_1_13|out[4]~0_combout  & (\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  & ((!\seg3|WBData_out [0])))) # (!\memshift|mux8_1_13|out[4]~0_combout  & 
// (((\condition_check|sl1|out~46_combout ))))

	.dataa(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datab(\memshift|mux8_1_13|out[4]~0_combout ),
	.datac(\condition_check|sl1|out~46_combout ),
	.datad(\seg3|WBData_out [0]),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[0]~6 .lut_mask = 16'h30B8;
defparam \memshift|mux8_1_13|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N0
cycloneii_lcell_comb \memshift|mux8_1_13|out[0]~7 (
// Equation(s):
// \memshift|mux8_1_13|out[0]~7_combout  = (\memshift|mux8_1_13|out[1]~2_combout  & (\memshift|mux4_1_10|out[0]~2_combout  & (\seg4|MemData_out[0]~0_combout ))) # (!\memshift|mux8_1_13|out[1]~2_combout  & ((\memshift|mux8_1_13|out[0]~6_combout ) # 
// ((\memshift|mux4_1_10|out[0]~2_combout  & \seg4|MemData_out[0]~0_combout ))))

	.dataa(\memshift|mux8_1_13|out[1]~2_combout ),
	.datab(\memshift|mux4_1_10|out[0]~2_combout ),
	.datac(\seg4|MemData_out[0]~0_combout ),
	.datad(\memshift|mux8_1_13|out[0]~6_combout ),
	.cin(gnd),
	.combout(\memshift|mux8_1_13|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memshift|mux8_1_13|out[0]~7 .lut_mask = 16'hD5C0;
defparam \memshift|mux8_1_13|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y30_N1
cycloneii_lcell_ff \seg4|MemData_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\memshift|mux8_1_13|out[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|MemData_out [0]));

// Location: LCFF_X33_Y30_N27
cycloneii_lcell_ff \seg4|WBData_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg3|WBData_out [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|WBData_out [0]));

// Location: LCCOMB_X33_Y30_N26
cycloneii_lcell_comb \Rd_in~2 (
// Equation(s):
// \Rd_in~2_combout  = (\seg4|MemWBSrc_out~regout  & (\seg4|MemData_out [0])) # (!\seg4|MemWBSrc_out~regout  & ((\seg4|WBData_out [0])))

	.dataa(vcc),
	.datab(\seg4|MemData_out [0]),
	.datac(\seg4|WBData_out [0]),
	.datad(\seg4|MemWBSrc_out~regout ),
	.cin(gnd),
	.combout(\Rd_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \Rd_in~2 .lut_mask = 16'hCCF0;
defparam \Rd_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cycloneii_lcell_comb \mux4_one|Data[0]~1 (
// Equation(s):
// \mux4_one|Data[0]~1_combout  = (!\forward|Rs_EX_Forward [0] & ((\forward|Rs_EX_Forward[1]~9_combout  & ((\Rd_in~2_combout ))) # (!\forward|Rs_EX_Forward[1]~9_combout  & (\seg2|OperandA_out [0]))))

	.dataa(\seg2|OperandA_out [0]),
	.datab(\Rd_in~2_combout ),
	.datac(\forward|Rs_EX_Forward [0]),
	.datad(\forward|Rs_EX_Forward[1]~9_combout ),
	.cin(gnd),
	.combout(\mux4_one|Data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_one|Data[0]~1 .lut_mask = 16'h0C0A;
defparam \mux4_one|Data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneii_lcell_comb \ALU_OpA~0 (
// Equation(s):
// \ALU_OpA~0_combout  = (!\seg2|ALUSrcA_out~regout  & ((\mux4_one|Data[0]~1_combout ) # ((\forward|Rs_EX_Forward [0] & \seg3|WBData_out [0]))))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\seg3|WBData_out [0]),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\mux4_one|Data[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~0 .lut_mask = 16'h0F08;
defparam \ALU_OpA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneii_lcell_comb \ALU_OpB~0 (
// Equation(s):
// \ALU_OpB~0_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [0])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[0]~63_combout )))

	.dataa(vcc),
	.datab(\seg2|Immediate32_out [0]),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\mux4_two|Data[0]~63_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~0 .lut_mask = 16'hCFC0;
defparam \ALU_OpB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneii_lcell_comb \alu|MUX|ALU_out~0 (
// Equation(s):
// \alu|MUX|ALU_out~0_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|ALU_Con|ALU_ctr[1]~1_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpB~0_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (\ALU_OpA~0_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\ALU_OpA~0_combout ),
	.datad(\ALU_OpB~0_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~0 .lut_mask = 16'hDC88;
defparam \alu|MUX|ALU_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneii_lcell_comb \alu|MUX|ALU_out~1 (
// Equation(s):
// \alu|MUX|ALU_out~1_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out~0_combout  & (\alu|adder|Add0~2_combout )) # (!\alu|MUX|ALU_out~0_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (\alu|MUX|ALU_out~0_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|MUX|ALU_out~0_combout ),
	.datac(\alu|adder|Add0~2_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~1 .lut_mask = 16'hE6C4;
defparam \alu|MUX|ALU_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N6
cycloneii_lcell_comb \shifter|Mux5|Data[0]~0 (
// Equation(s):
// \shifter|Mux5|Data[0]~0_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[16]~1_combout )))) # (!\shifter|comb~8_combout  & (\shifter|Mux4|Data[0]~2_combout  & (!\shifter|comb~9_combout )))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|Mux4|Data[0]~2_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|Mux4|Data[16]~1_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[0]~0 .lut_mask = 16'hAE04;
defparam \shifter|Mux5|Data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneii_lcell_comb \seg3|WBData_out[0]~24 (
// Equation(s):
// \seg3|WBData_out[0]~24_combout  = (\seg2|ALUShiftSrc_out~regout  & (!\alu|ALU_Con|ALU_ctr[2]~2_combout )) # (!\seg2|ALUShiftSrc_out~regout  & ((\shifter|Mux5|Data[0]~0_combout )))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(vcc),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\shifter|Mux5|Data[0]~0_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[0]~24 .lut_mask = 16'h5F0A;
defparam \seg3|WBData_out[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cycloneii_lcell_comb \alu|MUX|ALU_out~3 (
// Equation(s):
// \alu|MUX|ALU_out~3_combout  = (\alu|MUX|ALU_out~2_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpA~0_combout ))) # (!\alu|MUX|ALU_out~2_combout  & (\ALU_OpA~0_combout ))

	.dataa(\alu|MUX|ALU_out~2_combout ),
	.datab(vcc),
	.datac(\ALU_OpA~0_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~3 .lut_mask = 16'hFA5A;
defparam \alu|MUX|ALU_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneii_lcell_comb \alu|OrOut[0] (
// Equation(s):
// \alu|OrOut [0] = (\ALU_OpA~0_combout ) # ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [0])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[0]~63_combout ))))

	.dataa(\seg2|Immediate32_out [0]),
	.datab(\mux4_two|Data[0]~63_combout ),
	.datac(\ALU_OpA~0_combout ),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|OrOut [0]),
	.cout());
// synopsys translate_off
defparam \alu|OrOut[0] .lut_mask = 16'hFAFC;
defparam \alu|OrOut[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneii_lcell_comb \alu|OrOut[9] (
// Equation(s):
// \alu|OrOut [9] = (\ALU_OpA~14_combout ) # ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [9]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[9]~17_combout )))

	.dataa(\mux4_two|Data[9]~17_combout ),
	.datab(\ALU_OpA~14_combout ),
	.datac(\seg2|Immediate32_out [9]),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|OrOut [9]),
	.cout());
// synopsys translate_off
defparam \alu|OrOut[9] .lut_mask = 16'hFCEE;
defparam \alu|OrOut[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \alu|WideNor0~0 (
// Equation(s):
// \alu|WideNor0~0_combout  = (\alu|OrOut [10]) # ((\alu|OrOut [0]) # ((\alu|OrOut [9]) # (\alu|OrOut [8])))

	.dataa(\alu|OrOut [10]),
	.datab(\alu|OrOut [0]),
	.datac(\alu|OrOut [9]),
	.datad(\alu|OrOut [8]),
	.cin(gnd),
	.combout(\alu|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneii_lcell_comb \alu|WideNor0~13 (
// Equation(s):
// \alu|WideNor0~13_combout  = (\ALU_OpB~2_combout ) # ((\ALU_OpA~2_combout ) # ((\ALU_OpA~3_combout ) # (\ALU_OpB~3_combout )))

	.dataa(\ALU_OpB~2_combout ),
	.datab(\ALU_OpA~2_combout ),
	.datac(\ALU_OpA~3_combout ),
	.datad(\ALU_OpB~3_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~13 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneii_lcell_comb \ALU_OpB~1 (
// Equation(s):
// \ALU_OpB~1_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [1])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[1]~1_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [1]),
	.datac(\mux4_two|Data[1]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_OpB~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~1 .lut_mask = 16'hD8D8;
defparam \ALU_OpB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneii_lcell_comb \alu|WideNor0~14 (
// Equation(s):
// \alu|WideNor0~14_combout  = (\alu|OrOut [15]) # ((\alu|WideNor0~13_combout ) # ((\ALU_OpA~1_combout ) # (\ALU_OpB~1_combout )))

	.dataa(\alu|OrOut [15]),
	.datab(\alu|WideNor0~13_combout ),
	.datac(\ALU_OpA~1_combout ),
	.datad(\ALU_OpB~1_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~14 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneii_lcell_comb \alu|WideNor0~16 (
// Equation(s):
// \alu|WideNor0~16_combout  = (\ALU_OpB~16_combout ) # ((\ALU_OpB~17_combout ) # ((\ALU_OpB~7_combout ) # (\ALU_OpB~6_combout )))

	.dataa(\ALU_OpB~16_combout ),
	.datab(\ALU_OpB~17_combout ),
	.datac(\ALU_OpB~7_combout ),
	.datad(\ALU_OpB~6_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~16 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneii_lcell_comb \alu|WideNor0~11 (
// Equation(s):
// \alu|WideNor0~11_combout  = (\ALU_OpA~70_combout ) # ((\ALU_OpA~38_combout ) # ((\ALU_OpA~67_combout ) # (\ALU_OpA~36_combout )))

	.dataa(\ALU_OpA~70_combout ),
	.datab(\ALU_OpA~38_combout ),
	.datac(\ALU_OpA~67_combout ),
	.datad(\ALU_OpA~36_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~11 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \alu|WideNor0~9 (
// Equation(s):
// \alu|WideNor0~9_combout  = (\alu|WideNor0~8_combout ) # ((\ALU_OpA~10_combout ) # (\ALU_OpA~8_combout ))

	.dataa(\alu|WideNor0~8_combout ),
	.datab(vcc),
	.datac(\ALU_OpA~10_combout ),
	.datad(\ALU_OpA~8_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~9 .lut_mask = 16'hFFFA;
defparam \alu|WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneii_lcell_comb \ALU_OpB~29 (
// Equation(s):
// \ALU_OpB~29_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [29])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[29]~57_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(vcc),
	.datac(\seg2|Immediate32_out [29]),
	.datad(\mux4_two|Data[29]~57_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~29 .lut_mask = 16'hF5A0;
defparam \ALU_OpB~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneii_lcell_comb \alu|WideNor0~4 (
// Equation(s):
// \alu|WideNor0~4_combout  = (\ALU_OpB~26_combout ) # ((\ALU_OpB~28_combout ) # ((\ALU_OpB~29_combout ) # (\ALU_OpB~27_combout )))

	.dataa(\ALU_OpB~26_combout ),
	.datab(\ALU_OpB~28_combout ),
	.datac(\ALU_OpB~29_combout ),
	.datad(\ALU_OpB~27_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~4 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneii_lcell_comb \ALU_OpA~44 (
// Equation(s):
// \ALU_OpA~44_combout  = (\ALU_OpA~43_combout ) # ((\ALU_OpA~41_combout  & \seg3|WBData_out [23]))

	.dataa(\ALU_OpA~41_combout ),
	.datab(\seg3|WBData_out [23]),
	.datac(vcc),
	.datad(\ALU_OpA~43_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~44 .lut_mask = 16'hFF88;
defparam \ALU_OpA~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneii_lcell_comb \alu|WideNor0~5 (
// Equation(s):
// \alu|WideNor0~5_combout  = (\ALU_OpA~52_combout ) # ((\ALU_OpA~42_combout ) # ((\ALU_OpA~49_combout ) # (\ALU_OpA~44_combout )))

	.dataa(\ALU_OpA~52_combout ),
	.datab(\ALU_OpA~42_combout ),
	.datac(\ALU_OpA~49_combout ),
	.datad(\ALU_OpA~44_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~5 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneii_lcell_comb \ALU_OpB~30 (
// Equation(s):
// \ALU_OpB~30_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [20])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[30]~59_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [20]),
	.datac(\mux4_two|Data[30]~59_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_OpB~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~30 .lut_mask = 16'hD8D8;
defparam \ALU_OpB~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \ALU_OpB~31 (
// Equation(s):
// \ALU_OpB~31_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [22])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[31]~61_combout )))

	.dataa(vcc),
	.datab(\seg2|Immediate32_out [22]),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\mux4_two|Data[31]~61_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~31 .lut_mask = 16'hCFC0;
defparam \ALU_OpB~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \alu|WideNor0~6 (
// Equation(s):
// \alu|WideNor0~6_combout  = (\alu|WideNor0~5_combout ) # ((\ALU_OpB~30_combout ) # (\ALU_OpB~31_combout ))

	.dataa(vcc),
	.datab(\alu|WideNor0~5_combout ),
	.datac(\ALU_OpB~30_combout ),
	.datad(\ALU_OpB~31_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~6 .lut_mask = 16'hFFFC;
defparam \alu|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneii_lcell_comb \ALU_OpB~20 (
// Equation(s):
// \ALU_OpB~20_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [20])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[20]~39_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(vcc),
	.datac(\seg2|Immediate32_out [20]),
	.datad(\mux4_two|Data[20]~39_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~20 .lut_mask = 16'hF5A0;
defparam \ALU_OpB~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneii_lcell_comb \ALU_OpB~19 (
// Equation(s):
// \ALU_OpB~19_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [19])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[19]~37_combout )))

	.dataa(vcc),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [19]),
	.datad(\mux4_two|Data[19]~37_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~19 .lut_mask = 16'hF3C0;
defparam \ALU_OpB~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \ALU_OpB~21 (
// Equation(s):
// \ALU_OpB~21_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [21])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[21]~41_combout )))

	.dataa(vcc),
	.datab(\seg2|Immediate32_out [21]),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\mux4_two|Data[21]~41_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~21 .lut_mask = 16'hCFC0;
defparam \ALU_OpB~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \alu|WideNor0~2 (
// Equation(s):
// \alu|WideNor0~2_combout  = (\ALU_OpB~18_combout ) # ((\ALU_OpB~20_combout ) # ((\ALU_OpB~19_combout ) # (\ALU_OpB~21_combout )))

	.dataa(\ALU_OpB~18_combout ),
	.datab(\ALU_OpB~20_combout ),
	.datac(\ALU_OpB~19_combout ),
	.datad(\ALU_OpB~21_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~2 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneii_lcell_comb \alu|WideNor0~7 (
// Equation(s):
// \alu|WideNor0~7_combout  = (\alu|WideNor0~3_combout ) # ((\alu|WideNor0~4_combout ) # ((\alu|WideNor0~6_combout ) # (\alu|WideNor0~2_combout )))

	.dataa(\alu|WideNor0~3_combout ),
	.datab(\alu|WideNor0~4_combout ),
	.datac(\alu|WideNor0~6_combout ),
	.datad(\alu|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~7 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \alu|WideNor0~12 (
// Equation(s):
// \alu|WideNor0~12_combout  = (\alu|WideNor0~10_combout ) # ((\alu|WideNor0~11_combout ) # ((\alu|WideNor0~9_combout ) # (\alu|WideNor0~7_combout )))

	.dataa(\alu|WideNor0~10_combout ),
	.datab(\alu|WideNor0~11_combout ),
	.datac(\alu|WideNor0~9_combout ),
	.datad(\alu|WideNor0~7_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~12 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneii_lcell_comb \alu|MUX|ALU_out~5 (
// Equation(s):
// \alu|MUX|ALU_out~5_combout  = (!\alu|WideNor0~15_combout  & (!\alu|WideNor0~14_combout  & (!\alu|WideNor0~16_combout  & !\alu|WideNor0~12_combout )))

	.dataa(\alu|WideNor0~15_combout ),
	.datab(\alu|WideNor0~14_combout ),
	.datac(\alu|WideNor0~16_combout ),
	.datad(\alu|WideNor0~12_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~5 .lut_mask = 16'h0001;
defparam \alu|MUX|ALU_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneii_lcell_comb \alu|MUX|ALU_out~6 (
// Equation(s):
// \alu|MUX|ALU_out~6_combout  = (!\alu|WideNor0~1_combout  & (!\alu|WideNor0~0_combout  & \alu|MUX|ALU_out~5_combout ))

	.dataa(\alu|WideNor0~1_combout ),
	.datab(vcc),
	.datac(\alu|WideNor0~0_combout ),
	.datad(\alu|MUX|ALU_out~5_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~6 .lut_mask = 16'h0500;
defparam \alu|MUX|ALU_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneii_lcell_comb \alu|MUX|ALU_out~7 (
// Equation(s):
// \alu|MUX|ALU_out~7_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|MUX|ALU_out~6_combout ))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\alu|MUX|ALU_out~3_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (!\alu|ALU_Con|ALU_ctr[1]~1_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\alu|MUX|ALU_out~3_combout ),
	.datad(\alu|MUX|ALU_out~6_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~7 .lut_mask = 16'hB931;
defparam \alu|MUX|ALU_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \alu|XorOut_Count[5] (
// Equation(s):
// \alu|XorOut_Count [5] = \seg2|ALUOp_out [0] $ (\ALU_OpA~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\ALU_OpA~6_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [5]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[5] .lut_mask = 16'h0FF0;
defparam \alu|XorOut_Count[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneii_lcell_comb \alu|Judge|Num~46 (
// Equation(s):
// \alu|Judge|Num~46_combout  = (!\alu|Judge|Num~33_combout ) # (!\alu|Judge|Num~35_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Judge|Num~35_combout ),
	.datad(\alu|Judge|Num~33_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~46 .lut_mask = 16'h0FFF;
defparam \alu|Judge|Num~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneii_lcell_comb \alu|Judge|always0~32 (
// Equation(s):
// \alu|Judge|always0~32_combout  = ((\alu|Judge|Num~46_combout ) # ((!\alu|XorOut_Count [6] & !\alu|XorOut_Count [7]))) # (!\alu|Judge|Num~45_combout )

	.dataa(\alu|XorOut_Count [6]),
	.datab(\alu|XorOut_Count [7]),
	.datac(\alu|Judge|Num~45_combout ),
	.datad(\alu|Judge|Num~46_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~32 .lut_mask = 16'hFF1F;
defparam \alu|Judge|always0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneii_lcell_comb \alu|Judge|always0~33 (
// Equation(s):
// \alu|Judge|always0~33_combout  = (!\alu|Judge|Num~48_combout  & (((\alu|Judge|always0~32_combout ) # (!\alu|Judge|Num~40_combout )) # (!\alu|Judge|always0~30_combout )))

	.dataa(\alu|Judge|Num~48_combout ),
	.datab(\alu|Judge|always0~30_combout ),
	.datac(\alu|Judge|always0~32_combout ),
	.datad(\alu|Judge|Num~40_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~33 .lut_mask = 16'h5155;
defparam \alu|Judge|always0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneii_lcell_comb \alu|Judge|always0~37 (
// Equation(s):
// \alu|Judge|always0~37_combout  = (\alu|XorOut_Count [4] & (!\alu|XorOut_Count [5] & (\alu|Judge|always0~33_combout  & \alu|Judge|always0~45_combout )))

	.dataa(\alu|XorOut_Count [4]),
	.datab(\alu|XorOut_Count [5]),
	.datac(\alu|Judge|always0~33_combout ),
	.datad(\alu|Judge|always0~45_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~37 .lut_mask = 16'h2000;
defparam \alu|Judge|always0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneii_lcell_comb \alu|Judge|always0~38 (
// Equation(s):
// \alu|Judge|always0~38_combout  = (!\alu|Judge|always0~37_combout  & (!\alu|Judge|Num~50_combout  & ((!\alu|Judge|always0~36_combout ) # (!\alu|XorOut_Count [2]))))

	.dataa(\alu|XorOut_Count [2]),
	.datab(\alu|Judge|always0~37_combout ),
	.datac(\alu|Judge|Num~50_combout ),
	.datad(\alu|Judge|always0~36_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~38 .lut_mask = 16'h0103;
defparam \alu|Judge|always0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneii_lcell_comb \alu|XorOut_Count[2] (
// Equation(s):
// \alu|XorOut_Count [2] = \seg2|ALUOp_out [0] $ (((!\seg2|ALUSrcA_out~regout  & ((\mux4_one|Data[2]~5_combout ) # (\mux4_one|Data[2]~4_combout )))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\mux4_one|Data[2]~5_combout ),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\mux4_one|Data[2]~4_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [2]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[2] .lut_mask = 16'hA5B4;
defparam \alu|XorOut_Count[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneii_lcell_comb \alu|Judge|always0~42 (
// Equation(s):
// \alu|Judge|always0~42_combout  = (\alu|Judge|always0~36_combout  & ((\alu|XorOut_Count [1]) # (\alu|XorOut_Count [2])))

	.dataa(\alu|XorOut_Count [1]),
	.datab(vcc),
	.datac(\alu|XorOut_Count [2]),
	.datad(\alu|Judge|always0~36_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~42 .lut_mask = 16'hFA00;
defparam \alu|Judge|always0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneii_lcell_comb \alu|Judge|always0~43 (
// Equation(s):
// \alu|Judge|always0~43_combout  = (!\alu|Judge|always0~42_combout  & (!\alu|Judge|Num~58_combout  & (\ALU_OpA~0_combout  $ (\seg2|ALUOp_out [0]))))

	.dataa(\ALU_OpA~0_combout ),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\alu|Judge|always0~42_combout ),
	.datad(\alu|Judge|Num~58_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~43 .lut_mask = 16'h0006;
defparam \alu|Judge|always0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneii_lcell_comb \alu|Judge|always0~44 (
// Equation(s):
// \alu|Judge|always0~44_combout  = (!\alu|Judge|Num~57_combout  & (\alu|Judge|always0~38_combout  & (!\alu|Judge|Num~56_combout  & \alu|Judge|always0~43_combout )))

	.dataa(\alu|Judge|Num~57_combout ),
	.datab(\alu|Judge|always0~38_combout ),
	.datac(\alu|Judge|Num~56_combout ),
	.datad(\alu|Judge|always0~43_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~44 .lut_mask = 16'h0400;
defparam \alu|Judge|always0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneii_lcell_comb \alu|MUX|ALU_out~4 (
// Equation(s):
// \alu|MUX|ALU_out~4_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\alu|MUX|ALU_out~3_combout )) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & (((\alu|Judge|always0~41_combout  & \alu|Judge|always0~44_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\alu|MUX|ALU_out~3_combout ),
	.datac(\alu|Judge|always0~41_combout ),
	.datad(\alu|Judge|always0~44_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~4 .lut_mask = 16'hD888;
defparam \alu|MUX|ALU_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneii_lcell_comb \alu|MUX|ALU_out~8 (
// Equation(s):
// \alu|MUX|ALU_out~8_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|MUX|ALU_out~7_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out~4_combout ) # ((\alu|MUX|ALU_out~7_combout  & !\alu|Judge|always0~38_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|MUX|ALU_out~7_combout ),
	.datac(\alu|Judge|always0~38_combout ),
	.datad(\alu|MUX|ALU_out~4_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~8 .lut_mask = 16'hDD8C;
defparam \alu|MUX|ALU_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cycloneii_lcell_comb \seg3|WBData_out[0]~0 (
// Equation(s):
// \seg3|WBData_out[0]~0_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\seg3|WBData_out[0]~24_combout  & ((\alu|MUX|ALU_out~8_combout ))) # (!\seg3|WBData_out[0]~24_combout  & (\alu|MUX|ALU_out~1_combout )))) # (!\seg2|ALUShiftSrc_out~regout  & 
// (((\seg3|WBData_out[0]~24_combout ))))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\alu|MUX|ALU_out~1_combout ),
	.datac(\seg3|WBData_out[0]~24_combout ),
	.datad(\alu|MUX|ALU_out~8_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[0]~0 .lut_mask = 16'hF858;
defparam \seg3|WBData_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneii_lcell_comb \seg3|WBData_out[0]~feeder (
// Equation(s):
// \seg3|WBData_out[0]~feeder_combout  = \seg3|WBData_out[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg3|WBData_out[0]~0_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[0]~feeder .lut_mask = 16'hFF00;
defparam \seg3|WBData_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N16
cycloneii_lcell_comb \seg2|PC_Add_out~4 (
// Equation(s):
// \seg2|PC_Add_out~4_combout  = (\Seg1|PC_Add_out [0] & (!\hazard|LoadUse~7_combout  & (!\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\Seg1|PC_Add_out [0]),
	.datab(\hazard|LoadUse~7_combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~4 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N17
cycloneii_lcell_ff \seg2|PC_Add_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [0]));

// Location: LCCOMB_X35_Y27_N6
cycloneii_lcell_comb \mux8_one|ALU_out~0 (
// Equation(s):
// \mux8_one|ALU_out~0_combout  = (\seg2|MemDataSrc_out [1] & (((\seg2|PC_Add_out [0] & !\seg2|MemDataSrc_out [0])))) # (!\seg2|MemDataSrc_out [1] & (\mux4_two|Data[0]~63_combout  & ((\seg2|MemDataSrc_out [0]))))

	.dataa(\seg2|MemDataSrc_out [1]),
	.datab(\mux4_two|Data[0]~63_combout ),
	.datac(\seg2|PC_Add_out [0]),
	.datad(\seg2|MemDataSrc_out [0]),
	.cin(gnd),
	.combout(\mux8_one|ALU_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux8_one|ALU_out~0 .lut_mask = 16'h44A0;
defparam \mux8_one|ALU_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N17
cycloneii_lcell_ff \seg3|WBData_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[0]~feeder_combout ),
	.sdata(\mux8_one|ALU_out~0_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [0]));

// Location: LCCOMB_X33_Y27_N6
cycloneii_lcell_comb \condition_check|RdWriteEn[1]~15 (
// Equation(s):
// \condition_check|RdWriteEn[1]~15_combout  = (\condition_check|RdWriteEn[1]~5_combout  & ((\seg3|WBData_out [1] & ((\condition_check|Equal0~0_combout ))) # (!\seg3|WBData_out [1] & ((\seg3|WBData_out [0]) # (!\condition_check|Equal0~0_combout )))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\seg3|WBData_out [0]),
	.datac(\condition_check|RdWriteEn[1]~5_combout ),
	.datad(\condition_check|Equal0~0_combout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[1]~15 .lut_mask = 16'hE050;
defparam \condition_check|RdWriteEn[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cycloneii_lcell_comb \condition_check|RdWriteEn[1]~9 (
// Equation(s):
// \condition_check|RdWriteEn[1]~9_combout  = (\condition_check|RdWriteEn[0]~4_combout ) # ((\condition_check|RdWriteEn[1]~15_combout ) # ((!\condition_check|RdWriteEn[0]~7_combout  & \seg3|Rd_Write_Byte_en_out [1])))

	.dataa(\condition_check|RdWriteEn[0]~4_combout ),
	.datab(\condition_check|RdWriteEn[0]~7_combout ),
	.datac(\seg3|Rd_Write_Byte_en_out [1]),
	.datad(\condition_check|RdWriteEn[1]~15_combout ),
	.cin(gnd),
	.combout(\condition_check|RdWriteEn[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|RdWriteEn[1]~9 .lut_mask = 16'hFFBA;
defparam \condition_check|RdWriteEn[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N9
cycloneii_lcell_ff \seg4|Rd_Write_Byte_en_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\condition_check|RdWriteEn[1]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|Rd_Write_Byte_en_out [1]));

// Location: LCCOMB_X33_Y28_N26
cycloneii_lcell_comb \forward|Equal3~0 (
// Equation(s):
// \forward|Equal3~0_combout  = (\seg4|Rd_Write_Byte_en_out [3]) # ((\seg4|Rd_Write_Byte_en_out [1]) # ((\seg4|Rd_Write_Byte_en_out [0]) # (\seg4|Rd_Write_Byte_en_out [2])))

	.dataa(\seg4|Rd_Write_Byte_en_out [3]),
	.datab(\seg4|Rd_Write_Byte_en_out [1]),
	.datac(\seg4|Rd_Write_Byte_en_out [0]),
	.datad(\seg4|Rd_Write_Byte_en_out [2]),
	.cin(gnd),
	.combout(\forward|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \forward|Equal3~0 .lut_mask = 16'hFFFE;
defparam \forward|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneii_lcell_comb \forward|Rt_LoudUse_Forward (
// Equation(s):
// \forward|Rt_LoudUse_Forward~combout  = (\forward|Rt_LoudUse_Forward~0_combout  & (\forward|Rt_LoudUse_Forward~2_combout  & (\controller|Selector17~28_combout  & \forward|Equal3~0_combout )))

	.dataa(\forward|Rt_LoudUse_Forward~0_combout ),
	.datab(\forward|Rt_LoudUse_Forward~2_combout ),
	.datac(\controller|Selector17~28_combout ),
	.datad(\forward|Equal3~0_combout ),
	.cin(gnd),
	.combout(\forward|Rt_LoudUse_Forward~combout ),
	.cout());
// synopsys translate_off
defparam \forward|Rt_LoudUse_Forward .lut_mask = 16'h8000;
defparam \forward|Rt_LoudUse_Forward .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N29
cycloneii_lcell_ff \mipsregister|register~699 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~699_regout ));

// Location: LCFF_X38_Y22_N19
cycloneii_lcell_ff \mipsregister|register~571 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~571_regout ));

// Location: LCCOMB_X39_Y23_N20
cycloneii_lcell_comb \mipsregister|register~827feeder (
// Equation(s):
// \mipsregister|register~827feeder_combout  = \mipsregister|Mux4~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux4~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~827feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~827feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~827feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N21
cycloneii_lcell_ff \mipsregister|register~827 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~827feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~827_regout ));

// Location: LCCOMB_X38_Y22_N18
cycloneii_lcell_comb \mipsregister|register~1564 (
// Equation(s):
// \mipsregister|register~1564_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~827_regout ))) # (!\comb~1_combout  & (\mipsregister|register~571_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~571_regout ),
	.datad(\mipsregister|register~827_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1564_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1564 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneii_lcell_comb \mipsregister|register~1565 (
// Equation(s):
// \mipsregister|register~1565_combout  = (\comb~0_combout  & ((\mipsregister|register~1564_combout  & (\mipsregister|register~955_regout )) # (!\mipsregister|register~1564_combout  & ((\mipsregister|register~699_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1564_combout ))))

	.dataa(\mipsregister|register~955_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~699_regout ),
	.datad(\mipsregister|register~1564_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1565_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1565 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N29
cycloneii_lcell_ff \mipsregister|register~795 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~795_regout ));

// Location: LCFF_X40_Y21_N27
cycloneii_lcell_ff \mipsregister|register~923 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~923_regout ));

// Location: LCFF_X41_Y21_N19
cycloneii_lcell_ff \mipsregister|register~539 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~539_regout ));

// Location: LCCOMB_X41_Y21_N18
cycloneii_lcell_comb \mipsregister|register~1568 (
// Equation(s):
// \mipsregister|register~1568_combout  = (\comb~0_combout  & ((\mipsregister|register~667_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~539_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~667_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~539_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1568_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1568 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \mipsregister|register~1569 (
// Equation(s):
// \mipsregister|register~1569_combout  = (\comb~1_combout  & ((\mipsregister|register~1568_combout  & ((\mipsregister|register~923_regout ))) # (!\mipsregister|register~1568_combout  & (\mipsregister|register~795_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1568_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~795_regout ),
	.datac(\mipsregister|register~923_regout ),
	.datad(\mipsregister|register~1568_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1569_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1569 .lut_mask = 16'hF588;
defparam \mipsregister|register~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneii_lcell_comb \mipsregister|register~1855 (
// Equation(s):
// \mipsregister|register~1855_combout  = !\mipsregister|Mux4~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux4~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1855_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1855 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N3
cycloneii_lcell_ff \mipsregister|register~987 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1855_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~987_regout ));

// Location: LCFF_X40_Y25_N29
cycloneii_lcell_ff \mipsregister|register~859 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~859_regout ));

// Location: LCFF_X43_Y24_N23
cycloneii_lcell_ff \mipsregister|register~603 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~603_regout ));

// Location: LCCOMB_X43_Y24_N22
cycloneii_lcell_comb \mipsregister|register~1566 (
// Equation(s):
// \mipsregister|register~1566_combout  = (\comb~0_combout  & ((\mipsregister|register~731_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~603_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~731_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~603_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1566_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1566 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneii_lcell_comb \mipsregister|register~1567 (
// Equation(s):
// \mipsregister|register~1567_combout  = (\comb~1_combout  & ((\mipsregister|register~1566_combout  & (!\mipsregister|register~987_regout )) # (!\mipsregister|register~1566_combout  & ((\mipsregister|register~859_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1566_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~987_regout ),
	.datac(\mipsregister|register~859_regout ),
	.datad(\mipsregister|register~1566_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1567_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1567 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneii_lcell_comb \mipsregister|register~1570 (
// Equation(s):
// \mipsregister|register~1570_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~1567_combout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~1569_combout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1569_combout ),
	.datad(\mipsregister|register~1567_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1570_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1570 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneii_lcell_comb \mipsregister|register~891feeder (
// Equation(s):
// \mipsregister|register~891feeder_combout  = \mipsregister|Mux4~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux4~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~891feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~891feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~891feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N21
cycloneii_lcell_ff \mipsregister|register~891 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~891feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~891_regout ));

// Location: LCFF_X47_Y26_N5
cycloneii_lcell_ff \mipsregister|register~635 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~635_regout ));

// Location: LCCOMB_X47_Y26_N4
cycloneii_lcell_comb \mipsregister|register~1571 (
// Equation(s):
// \mipsregister|register~1571_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~891_regout )) # (!\comb~1_combout  & ((\mipsregister|register~635_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~891_regout ),
	.datac(\mipsregister|register~635_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1571_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1571 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N31
cycloneii_lcell_ff \mipsregister|register~763 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux4~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~763_regout ));

// Location: LCCOMB_X48_Y26_N2
cycloneii_lcell_comb \mipsregister|register~1856 (
// Equation(s):
// \mipsregister|register~1856_combout  = !\mipsregister|Mux4~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux4~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1856_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1856 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N3
cycloneii_lcell_ff \mipsregister|register~1019 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1856_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1019_regout ));

// Location: LCCOMB_X47_Y26_N30
cycloneii_lcell_comb \mipsregister|register~1572 (
// Equation(s):
// \mipsregister|register~1572_combout  = (\comb~0_combout  & ((\mipsregister|register~1571_combout  & ((!\mipsregister|register~1019_regout ))) # (!\mipsregister|register~1571_combout  & (\mipsregister|register~763_regout )))) # (!\comb~0_combout  & 
// (\mipsregister|register~1571_combout ))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1571_combout ),
	.datac(\mipsregister|register~763_regout ),
	.datad(\mipsregister|register~1019_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1572_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1572 .lut_mask = 16'h64EC;
defparam \mipsregister|register~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneii_lcell_comb \mipsregister|register~1573 (
// Equation(s):
// \mipsregister|register~1573_combout  = (\comb~3_combout  & ((\mipsregister|register~1570_combout  & ((\mipsregister|register~1572_combout ))) # (!\mipsregister|register~1570_combout  & (\mipsregister|register~1565_combout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1570_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1565_combout ),
	.datac(\mipsregister|register~1570_combout ),
	.datad(\mipsregister|register~1572_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1573_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1573 .lut_mask = 16'hF858;
defparam \mipsregister|register~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneii_lcell_comb \seg2|OperandB_out~54 (
// Equation(s):
// \seg2|OperandB_out~54_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1573_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1583_combout ))))

	.dataa(\mipsregister|register~1583_combout ),
	.datab(\comb~4_combout ),
	.datac(\forward|Rt_LoudUse_Forward~combout ),
	.datad(\mipsregister|register~1573_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~54_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~54 .lut_mask = 16'h0E02;
defparam \seg2|OperandB_out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneii_lcell_comb \seg2|OperandB_out~55 (
// Equation(s):
// \seg2|OperandB_out~55_combout  = (\seg2|OperandB_out~54_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~27_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\seg2|OperandB_out~54_combout ),
	.datad(\Rd_in~27_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~55_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~55 .lut_mask = 16'hFAF0;
defparam \seg2|OperandB_out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N1
cycloneii_lcell_ff \seg2|OperandB_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [27]));

// Location: LCCOMB_X35_Y26_N12
cycloneii_lcell_comb \mux4_two|Data[27]~52 (
// Equation(s):
// \mux4_two|Data[27]~52_combout  = (!\forward|Rt_EX_Forward[1]~6_combout  & ((\forward|Rt_EX_Forward[1]~7_combout  & (\Rd_in~27_combout )) # (!\forward|Rt_EX_Forward[1]~7_combout  & ((\seg2|OperandB_out [27])))))

	.dataa(\Rd_in~27_combout ),
	.datab(\seg2|OperandB_out [27]),
	.datac(\forward|Rt_EX_Forward[1]~6_combout ),
	.datad(\forward|Rt_EX_Forward[1]~7_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[27]~52 .lut_mask = 16'h0A0C;
defparam \mux4_two|Data[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneii_lcell_comb \mux4_two|Data[27]~53 (
// Equation(s):
// \mux4_two|Data[27]~53_combout  = (\mux4_two|Data[27]~52_combout ) # ((\forward|Rt_EX_Forward[1]~6_combout  & \seg3|WBData_out [27]))

	.dataa(\forward|Rt_EX_Forward[1]~6_combout ),
	.datab(vcc),
	.datac(\seg3|WBData_out [27]),
	.datad(\mux4_two|Data[27]~52_combout ),
	.cin(gnd),
	.combout(\mux4_two|Data[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux4_two|Data[27]~53 .lut_mask = 16'hFFA0;
defparam \mux4_two|Data[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneii_lcell_comb \ALU_OpB~27 (
// Equation(s):
// \ALU_OpB~27_combout  = (\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [27]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[27]~53_combout ))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\mux4_two|Data[27]~53_combout ),
	.datac(vcc),
	.datad(\seg2|Immediate32_out [27]),
	.cin(gnd),
	.combout(\ALU_OpB~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~27 .lut_mask = 16'hEE44;
defparam \ALU_OpB~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneii_lcell_comb \ALU_OpA~56 (
// Equation(s):
// \ALU_OpA~56_combout  = (\seg3|WBData_out [27] & (\forward|Rs_EX_Forward[0]~3_combout  & (!\seg2|ALUSrcA_out~regout  & !\forward|Equal1~0_combout )))

	.dataa(\seg3|WBData_out [27]),
	.datab(\forward|Rs_EX_Forward[0]~3_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~56 .lut_mask = 16'h0008;
defparam \ALU_OpA~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneii_lcell_comb \ALU_OpA~57 (
// Equation(s):
// \ALU_OpA~57_combout  = (!\forward|Rs_EX_Forward [0] & (\forward|Rs_EX_Forward[1]~9_combout  & (!\seg2|ALUSrcA_out~regout  & \Rd_in~27_combout )))

	.dataa(\forward|Rs_EX_Forward [0]),
	.datab(\forward|Rs_EX_Forward[1]~9_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\Rd_in~27_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~57 .lut_mask = 16'h0400;
defparam \ALU_OpA~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneii_lcell_comb \ALU_OpA~58 (
// Equation(s):
// \ALU_OpA~58_combout  = (\ALU_OpA~56_combout ) # ((\ALU_OpA~57_combout ) # ((\seg2|OperandA_out [27] & \ALU_OpA~48_combout )))

	.dataa(\seg2|OperandA_out [27]),
	.datab(\ALU_OpA~56_combout ),
	.datac(\ALU_OpA~57_combout ),
	.datad(\ALU_OpA~48_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~58 .lut_mask = 16'hFEFC;
defparam \ALU_OpA~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[27]~123 (
// Equation(s):
// \alu|MUX|ALU_out[27]~123_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpB~27_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpA~58_combout ))) # (!\ALU_OpB~27_combout  & ((\ALU_OpA~58_combout )))))

	.dataa(\alu|MUX|ALU_out[6]~33_combout ),
	.datab(\ALU_OpB~27_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datad(\ALU_OpA~58_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[27]~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[27]~123 .lut_mask = 16'hA288;
defparam \alu|MUX|ALU_out[27]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneii_lcell_comb \alu|AndOut[27] (
// Equation(s):
// \alu|AndOut [27] = (\ALU_OpA~58_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [27]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[27]~53_combout ))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\mux4_two|Data[27]~53_combout ),
	.datac(\ALU_OpA~58_combout ),
	.datad(\seg2|Immediate32_out [27]),
	.cin(gnd),
	.combout(\alu|AndOut [27]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[27] .lut_mask = 16'hE040;
defparam \alu|AndOut[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[27]~124 (
// Equation(s):
// \alu|MUX|ALU_out[27]~124_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|ALU_Con|ALU_ctr[1]~1_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout  & (\ALU_OpB~7_combout )) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// ((\alu|AndOut [27])))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datac(\ALU_OpB~7_combout ),
	.datad(\alu|AndOut [27]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[27]~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[27]~124 .lut_mask = 16'hD9C8;
defparam \alu|MUX|ALU_out[27]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[27]~125 (
// Equation(s):
// \alu|MUX|ALU_out[27]~125_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|MUX|ALU_out[27]~124_combout  & (\alu|adder|Add0~56_combout )) # (!\alu|MUX|ALU_out[27]~124_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & 
// (((\alu|MUX|ALU_out[27]~124_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|adder|Add0~56_combout ),
	.datac(\alu|MUX|ALU_out[27]~124_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[27]~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[27]~125 .lut_mask = 16'hDAD0;
defparam \alu|MUX|ALU_out[27]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneii_lcell_comb \alu|MUX|ALU_out[27]~126 (
// Equation(s):
// \alu|MUX|ALU_out[27]~126_combout  = (\alu|MUX|ALU_out[27]~123_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[27]~125_combout ))

	.dataa(vcc),
	.datab(\alu|MUX|ALU_out[27]~123_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out[27]~125_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[27]~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[27]~126 .lut_mask = 16'hFCCC;
defparam \alu|MUX|ALU_out[27]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N28
cycloneii_lcell_comb \seg3|WBData_out[27]~19 (
// Equation(s):
// \seg3|WBData_out[27]~19_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[27]~126_combout ))) # (!\seg2|ALUShiftSrc_out~regout  & (\shifter|Mux5|Data[27]~39_combout ))

	.dataa(\shifter|Mux5|Data[27]~39_combout ),
	.datab(\seg2|ALUShiftSrc_out~regout ),
	.datac(vcc),
	.datad(\alu|MUX|ALU_out[27]~126_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[27]~19_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[27]~19 .lut_mask = 16'hEE22;
defparam \seg3|WBData_out[27]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y27_N29
cycloneii_lcell_ff \seg3|WBData_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[27]~19_combout ),
	.sdata(\Add2~77_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [27]));

// Location: LCCOMB_X35_Y24_N6
cycloneii_lcell_comb \seg2|OperandA_out~27 (
// Equation(s):
// \seg2|OperandA_out~27_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~27_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a27 )))

	.dataa(\Rd_in~27_combout ),
	.datab(\mipsregister|register_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\forward|Rs_LoudUse_Forward~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg2|OperandA_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~27 .lut_mask = 16'hACAC;
defparam \seg2|OperandA_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N29
cycloneii_lcell_ff \seg2|OperandA_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg2|OperandA_out~27_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [27]));

// Location: LCCOMB_X32_Y24_N28
cycloneii_lcell_comb \ALU_OpA~72 (
// Equation(s):
// \ALU_OpA~72_combout  = (\ALU_OpA~39_combout  & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~27_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [27])))))

	.dataa(\forward|Rs_EX_Forward[1]~9_combout ),
	.datab(\Rd_in~27_combout ),
	.datac(\seg2|OperandA_out [27]),
	.datad(\ALU_OpA~39_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~72 .lut_mask = 16'hD800;
defparam \ALU_OpA~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneii_lcell_comb \alu|XorOut_Count[27] (
// Equation(s):
// \alu|XorOut_Count [27] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~72_combout ) # ((\ALU_OpA~41_combout  & \seg3|WBData_out [27]))))

	.dataa(\ALU_OpA~41_combout ),
	.datab(\seg3|WBData_out [27]),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\ALU_OpA~72_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [27]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[27] .lut_mask = 16'h0F78;
defparam \alu|XorOut_Count[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneii_lcell_comb \ALU_OpA~71 (
// Equation(s):
// \ALU_OpA~71_combout  = (\ALU_OpA~39_combout  & ((\forward|Rs_EX_Forward[1]~9_combout  & (\Rd_in~26_combout )) # (!\forward|Rs_EX_Forward[1]~9_combout  & ((\seg2|OperandA_out [26])))))

	.dataa(\forward|Rs_EX_Forward[1]~9_combout ),
	.datab(\Rd_in~26_combout ),
	.datac(\seg2|OperandA_out [26]),
	.datad(\ALU_OpA~39_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~71 .lut_mask = 16'hD800;
defparam \ALU_OpA~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneii_lcell_comb \alu|XorOut_Count[26] (
// Equation(s):
// \alu|XorOut_Count [26] = \seg2|ALUOp_out [0] $ (((\ALU_OpA~71_combout ) # ((\seg3|WBData_out [26] & \ALU_OpA~41_combout ))))

	.dataa(\seg3|WBData_out [26]),
	.datab(\seg2|ALUOp_out [0]),
	.datac(\ALU_OpA~41_combout ),
	.datad(\ALU_OpA~71_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [26]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[26] .lut_mask = 16'h336C;
defparam \alu|XorOut_Count[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneii_lcell_comb \alu|Judge|always0~11 (
// Equation(s):
// \alu|Judge|always0~11_combout  = (\alu|Judge|always0~10_combout  & (!\alu|XorOut_Count [27] & (!\alu|XorOut_Count[28]~0_combout  & !\alu|XorOut_Count [26])))

	.dataa(\alu|Judge|always0~10_combout ),
	.datab(\alu|XorOut_Count [27]),
	.datac(\alu|XorOut_Count[28]~0_combout ),
	.datad(\alu|XorOut_Count [26]),
	.cin(gnd),
	.combout(\alu|Judge|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~11 .lut_mask = 16'h0002;
defparam \alu|Judge|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneii_lcell_comb \alu|Judge|Num~61 (
// Equation(s):
// \alu|Judge|Num~61_combout  = (\alu|Judge|always0~13_combout ) # ((\alu|Judge|Num~17_combout ) # ((\alu|XorOut_Count [25] & \alu|Judge|always0~11_combout )))

	.dataa(\alu|XorOut_Count [25]),
	.datab(\alu|Judge|always0~11_combout ),
	.datac(\alu|Judge|always0~13_combout ),
	.datad(\alu|Judge|Num~17_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~61 .lut_mask = 16'hFFF8;
defparam \alu|Judge|Num~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneii_lcell_comb \alu|Judge|Num~62 (
// Equation(s):
// \alu|Judge|Num~62_combout  = (\alu|Judge|Num~19_combout  & ((\alu|Judge|Num~22_combout ) # ((\alu|Judge|Num~61_combout ) # (\alu|Judge|Num~20_combout ))))

	.dataa(\alu|Judge|Num~22_combout ),
	.datab(\alu|Judge|Num~61_combout ),
	.datac(\alu|Judge|Num~19_combout ),
	.datad(\alu|Judge|Num~20_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~62 .lut_mask = 16'hF0E0;
defparam \alu|Judge|Num~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneii_lcell_comb \alu|Judge|always0~24 (
// Equation(s):
// \alu|Judge|always0~24_combout  = (!\alu|Judge|Num~24_combout  & (\alu|Judge|Num~21_combout  & (!\alu|Judge|Num~61_combout  & \alu|Judge|Num~23_combout )))

	.dataa(\alu|Judge|Num~24_combout ),
	.datab(\alu|Judge|Num~21_combout ),
	.datac(\alu|Judge|Num~61_combout ),
	.datad(\alu|Judge|Num~23_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~24 .lut_mask = 16'h0400;
defparam \alu|Judge|always0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneii_lcell_comb \alu|Judge|always0~25 (
// Equation(s):
// \alu|Judge|always0~25_combout  = (\alu|Judge|Num~62_combout  & (\alu|Judge|always0~19_combout  & \alu|Judge|always0~24_combout ))

	.dataa(vcc),
	.datab(\alu|Judge|Num~62_combout ),
	.datac(\alu|Judge|always0~19_combout ),
	.datad(\alu|Judge|always0~24_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~25 .lut_mask = 16'hC000;
defparam \alu|Judge|always0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneii_lcell_comb \alu|Judge|always0~26 (
// Equation(s):
// \alu|Judge|always0~26_combout  = (!\alu|Judge|always0~22_combout  & (\alu|Judge|always0~25_combout  & (!\alu|Judge|always0~23_combout  & !\alu|Judge|Num~26_combout )))

	.dataa(\alu|Judge|always0~22_combout ),
	.datab(\alu|Judge|always0~25_combout ),
	.datac(\alu|Judge|always0~23_combout ),
	.datad(\alu|Judge|Num~26_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~26 .lut_mask = 16'h0004;
defparam \alu|Judge|always0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneii_lcell_comb \alu|Judge|Num~33 (
// Equation(s):
// \alu|Judge|Num~33_combout  = (\alu|Judge|Num~32_combout ) # (((\alu|Judge|always0~27_combout ) # (!\alu|Judge|Num~30_combout )) # (!\alu|Judge|always0~26_combout ))

	.dataa(\alu|Judge|Num~32_combout ),
	.datab(\alu|Judge|always0~26_combout ),
	.datac(\alu|Judge|always0~27_combout ),
	.datad(\alu|Judge|Num~30_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~33 .lut_mask = 16'hFBFF;
defparam \alu|Judge|Num~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneii_lcell_comb \alu|Judge|always0~45 (
// Equation(s):
// \alu|Judge|always0~45_combout  = (\alu|Judge|Num~35_combout  & (\alu|Judge|Num~33_combout  & (\alu|Judge|always0~30_combout  & \alu|Judge|Num~40_combout )))

	.dataa(\alu|Judge|Num~35_combout ),
	.datab(\alu|Judge|Num~33_combout ),
	.datac(\alu|Judge|always0~30_combout ),
	.datad(\alu|Judge|Num~40_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~45 .lut_mask = 16'h8000;
defparam \alu|Judge|always0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \alu|XorOut_Count[4] (
// Equation(s):
// \alu|XorOut_Count [4] = \seg2|ALUOp_out [0] $ (\ALU_OpA~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg2|ALUOp_out [0]),
	.datad(\ALU_OpA~4_combout ),
	.cin(gnd),
	.combout(\alu|XorOut_Count [4]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut_Count[4] .lut_mask = 16'h0FF0;
defparam \alu|XorOut_Count[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneii_lcell_comb \alu|Judge|Num~49 (
// Equation(s):
// \alu|Judge|Num~49_combout  = (((!\alu|XorOut_Count [5] & !\alu|XorOut_Count [4])) # (!\alu|Judge|always0~33_combout )) # (!\alu|Judge|always0~45_combout )

	.dataa(\alu|XorOut_Count [5]),
	.datab(\alu|Judge|always0~45_combout ),
	.datac(\alu|XorOut_Count [4]),
	.datad(\alu|Judge|always0~33_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~49 .lut_mask = 16'h37FF;
defparam \alu|Judge|Num~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneii_lcell_comb \alu|Judge|always0~39 (
// Equation(s):
// \alu|Judge|always0~39_combout  = (\alu|Judge|Num~49_combout  & \alu|Judge|always0~46_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|Judge|Num~49_combout ),
	.datad(\alu|Judge|always0~46_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~39 .lut_mask = 16'hF000;
defparam \alu|Judge|always0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneii_lcell_comb \alu|Judge|Num~65 (
// Equation(s):
// \alu|Judge|Num~65_combout  = (((!\alu|Judge|Num~38_combout  & \alu|Judge|always0~29_combout )) # (!\alu|Judge|Num~37_combout )) # (!\alu|Judge|Num~63_combout )

	.dataa(\alu|Judge|Num~38_combout ),
	.datab(\alu|Judge|always0~29_combout ),
	.datac(\alu|Judge|Num~63_combout ),
	.datad(\alu|Judge|Num~37_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~65 .lut_mask = 16'h4FFF;
defparam \alu|Judge|Num~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneii_lcell_comb \alu|Judge|Num~53 (
// Equation(s):
// \alu|Judge|Num~53_combout  = ((!\alu|Judge|always0~34_combout  & ((\alu|Judge|Num~52_combout ) # (\alu|Judge|Num~51_combout )))) # (!\alu|Judge|always0~40_combout )

	.dataa(\alu|Judge|Num~52_combout ),
	.datab(\alu|Judge|always0~34_combout ),
	.datac(\alu|Judge|always0~40_combout ),
	.datad(\alu|Judge|Num~51_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~53 .lut_mask = 16'h3F2F;
defparam \alu|Judge|Num~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneii_lcell_comb \alu|Judge|always0~41 (
// Equation(s):
// \alu|Judge|always0~41_combout  = (!\alu|Judge|Num~26_combout  & (\alu|Judge|always0~39_combout  & (!\alu|Judge|Num~65_combout  & \alu|Judge|Num~53_combout )))

	.dataa(\alu|Judge|Num~26_combout ),
	.datab(\alu|Judge|always0~39_combout ),
	.datac(\alu|Judge|Num~65_combout ),
	.datad(\alu|Judge|Num~53_combout ),
	.cin(gnd),
	.combout(\alu|Judge|always0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|always0~41 .lut_mask = 16'h0400;
defparam \alu|Judge|always0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneii_lcell_comb \alu|MUX|ALU_out[5]~12 (
// Equation(s):
// \alu|MUX|ALU_out[5]~12_combout  = (!\alu|MUX|ALU_out[5]~11_combout  & ((\alu|MUX|ALU_out[5]~10_combout ) # ((!\alu|Judge|always0~44_combout ) # (!\alu|Judge|always0~41_combout ))))

	.dataa(\alu|MUX|ALU_out[5]~10_combout ),
	.datab(\alu|MUX|ALU_out[5]~11_combout ),
	.datac(\alu|Judge|always0~41_combout ),
	.datad(\alu|Judge|always0~44_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[5]~12 .lut_mask = 16'h2333;
defparam \alu|MUX|ALU_out[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[1]~15 (
// Equation(s):
// \alu|MUX|ALU_out[1]~15_combout  = (\alu|MUX|ALU_out[1]~14_combout  & (((\alu|adder|Add0~4_combout )) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout ))) # (!\alu|MUX|ALU_out[1]~14_combout  & (\alu|ALU_Con|ALU_ctr[0]~0_combout  & ((\alu|Cmp[31]~1_combout ))))

	.dataa(\alu|MUX|ALU_out[1]~14_combout ),
	.datab(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datac(\alu|adder|Add0~4_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[1]~15 .lut_mask = 16'hE6A2;
defparam \alu|MUX|ALU_out[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneii_lcell_comb \alu|MUX|ALU_out[1]~16 (
// Equation(s):
// \alu|MUX|ALU_out[1]~16_combout  = (\alu|MUX|ALU_out[5]~11_combout  & ((\alu|MUX|ALU_out[5]~10_combout  & ((\alu|MUX|ALU_out[1]~15_combout ))) # (!\alu|MUX|ALU_out[5]~10_combout  & (\alu|MUX|ALU_out[1]~13_combout )))) # (!\alu|MUX|ALU_out[5]~11_combout  & 
// (((!\alu|MUX|ALU_out[5]~10_combout ))))

	.dataa(\alu|MUX|ALU_out[1]~13_combout ),
	.datab(\alu|MUX|ALU_out[5]~11_combout ),
	.datac(\alu|MUX|ALU_out[5]~10_combout ),
	.datad(\alu|MUX|ALU_out[1]~15_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[1]~16 .lut_mask = 16'hCB0B;
defparam \alu|MUX|ALU_out[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneii_lcell_comb \alu|XorOut[1] (
// Equation(s):
// \alu|XorOut [1] = \ALU_OpA~1_combout  $ (((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [1]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[1]~1_combout ))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\ALU_OpA~1_combout ),
	.datac(\mux4_two|Data[1]~1_combout ),
	.datad(\seg2|Immediate32_out [1]),
	.cin(gnd),
	.combout(\alu|XorOut [1]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut[1] .lut_mask = 16'h369C;
defparam \alu|XorOut[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneii_lcell_comb \shifter|Mux5|Data[1]~1 (
// Equation(s):
// \shifter|Mux5|Data[1]~1_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[17]~4_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & ((\shifter|Mux4|Data[1]~5_combout ))))

	.dataa(\shifter|comb~9_combout ),
	.datab(\shifter|Mux4|Data[17]~4_combout ),
	.datac(\shifter|comb~8_combout ),
	.datad(\shifter|Mux4|Data[1]~5_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[1]~1 .lut_mask = 16'hC5C0;
defparam \shifter|Mux5|Data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneii_lcell_comb \seg3|WBData_out[1]~25 (
// Equation(s):
// \seg3|WBData_out[1]~25_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[1]~16_combout ) # ((\alu|XorOut [1])))) # (!\seg2|ALUShiftSrc_out~regout  & (((\shifter|Mux5|Data[1]~1_combout ))))

	.dataa(\alu|MUX|ALU_out[1]~16_combout ),
	.datab(\alu|XorOut [1]),
	.datac(\seg2|ALUShiftSrc_out~regout ),
	.datad(\shifter|Mux5|Data[1]~1_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[1]~25 .lut_mask = 16'hEFE0;
defparam \seg3|WBData_out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneii_lcell_comb \alu|Judge|Num~66 (
// Equation(s):
// \alu|Judge|Num~66_combout  = (((!\alu|Judge|Num~39_combout ) # (!\alu|Judge|Num~49_combout )) # (!\alu|Judge|Num~33_combout )) # (!\alu|Judge|Num~35_combout )

	.dataa(\alu|Judge|Num~35_combout ),
	.datab(\alu|Judge|Num~33_combout ),
	.datac(\alu|Judge|Num~49_combout ),
	.datad(\alu|Judge|Num~39_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~66 .lut_mask = 16'h7FFF;
defparam \alu|Judge|Num~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneii_lcell_comb \alu|Judge|Num~57 (
// Equation(s):
// \alu|Judge|Num~57_combout  = (\alu|Judge|Num~66_combout ) # ((!\alu|XorOut_Count [2] & (\alu|XorOut_Count [1] & \alu|Judge|always0~36_combout )))

	.dataa(\alu|XorOut_Count [2]),
	.datab(\alu|XorOut_Count [1]),
	.datac(\alu|Judge|Num~66_combout ),
	.datad(\alu|Judge|always0~36_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~57 .lut_mask = 16'hF4F0;
defparam \alu|Judge|Num~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneii_lcell_comb \seg3|WBData_out[1]~26 (
// Equation(s):
// \seg3|WBData_out[1]~26_combout  = (\seg3|WBData_out[1]~25_combout  & (((\alu|Judge|Num~57_combout ) # (!\seg2|ALUShiftSrc_out~regout )) # (!\alu|MUX|ALU_out[1]~16_combout )))

	.dataa(\alu|MUX|ALU_out[1]~16_combout ),
	.datab(\seg3|WBData_out[1]~25_combout ),
	.datac(\seg2|ALUShiftSrc_out~regout ),
	.datad(\alu|Judge|Num~57_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[1]~26 .lut_mask = 16'hCC4C;
defparam \seg3|WBData_out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneii_lcell_comb \seg3|WBData_out[1]~1 (
// Equation(s):
// \seg3|WBData_out[1]~1_combout  = (\seg2|ALUShiftSrc_out~regout  & ((\alu|MUX|ALU_out[5]~12_combout  & ((\seg3|WBData_out[1]~26_combout ))) # (!\alu|MUX|ALU_out[5]~12_combout  & (\alu|MUX|ALU_out[1]~16_combout )))) # (!\seg2|ALUShiftSrc_out~regout  & 
// (((\seg3|WBData_out[1]~26_combout ))))

	.dataa(\seg2|ALUShiftSrc_out~regout ),
	.datab(\alu|MUX|ALU_out[5]~12_combout ),
	.datac(\alu|MUX|ALU_out[1]~16_combout ),
	.datad(\seg3|WBData_out[1]~26_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[1]~1 .lut_mask = 16'hFD20;
defparam \seg3|WBData_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneii_lcell_comb \seg3|WBData_out[1]~feeder (
// Equation(s):
// \seg3|WBData_out[1]~feeder_combout  = \seg3|WBData_out[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\seg3|WBData_out[1]~1_combout ),
	.cin(gnd),
	.combout(\seg3|WBData_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|WBData_out[1]~feeder .lut_mask = 16'hFF00;
defparam \seg3|WBData_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N1
cycloneii_lcell_ff \seg3|WBData_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|WBData_out[1]~feeder_combout ),
	.sdata(\mux8_one|ALU_out~1_combout ),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(\seg2|BranchSel_out~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|WBData_out [1]));

// Location: LCCOMB_X33_Y26_N8
cycloneii_lcell_comb \ALU_OpA~1 (
// Equation(s):
// \ALU_OpA~1_combout  = (!\seg2|ALUSrcA_out~regout  & ((\mux4_one|Data[1]~3_combout ) # ((\seg3|WBData_out [1] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg2|ALUSrcA_out~regout ),
	.datab(\seg3|WBData_out [1]),
	.datac(\forward|Rs_EX_Forward [0]),
	.datad(\mux4_one|Data[1]~3_combout ),
	.cin(gnd),
	.combout(\ALU_OpA~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~1 .lut_mask = 16'h5540;
defparam \ALU_OpA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneii_lcell_comb \alu|adder|Equal0~0 (
// Equation(s):
// \alu|adder|Equal0~0_combout  = (!\alu|adder|Add0~4_combout  & !\alu|adder|Add0~6_combout )

	.dataa(vcc),
	.datab(\alu|adder|Add0~4_combout ),
	.datac(\alu|adder|Add0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|adder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~0 .lut_mask = 16'h0303;
defparam \alu|adder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cycloneii_lcell_comb \alu|adder|Equal0~1 (
// Equation(s):
// \alu|adder|Equal0~1_combout  = (!\alu|adder|Add0~14_combout  & (!\alu|adder|Add0~12_combout  & (!\alu|adder|Add0~10_combout  & !\alu|adder|Add0~8_combout )))

	.dataa(\alu|adder|Add0~14_combout ),
	.datab(\alu|adder|Add0~12_combout ),
	.datac(\alu|adder|Add0~10_combout ),
	.datad(\alu|adder|Add0~8_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~1 .lut_mask = 16'h0001;
defparam \alu|adder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneii_lcell_comb \alu|adder|Equal0~2 (
// Equation(s):
// \alu|adder|Equal0~2_combout  = (!\alu|adder|Add0~64_combout  & (\alu|adder|Equal0~0_combout  & (!\alu|adder|Add0~2_combout  & \alu|adder|Equal0~1_combout )))

	.dataa(\alu|adder|Add0~64_combout ),
	.datab(\alu|adder|Equal0~0_combout ),
	.datac(\alu|adder|Add0~2_combout ),
	.datad(\alu|adder|Equal0~1_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~2 .lut_mask = 16'h0400;
defparam \alu|adder|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneii_lcell_comb \alu|adder|Equal0~4 (
// Equation(s):
// \alu|adder|Equal0~4_combout  = (!\alu|adder|Add0~24_combout  & (!\alu|adder|Add0~30_combout  & (!\alu|adder|Add0~26_combout  & !\alu|adder|Add0~28_combout )))

	.dataa(\alu|adder|Add0~24_combout ),
	.datab(\alu|adder|Add0~30_combout ),
	.datac(\alu|adder|Add0~26_combout ),
	.datad(\alu|adder|Add0~28_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~4 .lut_mask = 16'h0001;
defparam \alu|adder|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneii_lcell_comb \alu|adder|Equal0~6 (
// Equation(s):
// \alu|adder|Equal0~6_combout  = (!\alu|adder|Add0~44_combout  & (!\alu|adder|Add0~46_combout  & (!\alu|adder|Add0~42_combout  & !\alu|adder|Add0~40_combout )))

	.dataa(\alu|adder|Add0~44_combout ),
	.datab(\alu|adder|Add0~46_combout ),
	.datac(\alu|adder|Add0~42_combout ),
	.datad(\alu|adder|Add0~40_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~6 .lut_mask = 16'h0001;
defparam \alu|adder|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneii_lcell_comb \alu|adder|Equal0~8 (
// Equation(s):
// \alu|adder|Equal0~8_combout  = (!\alu|adder|Add0~62_combout  & (!\alu|adder|Add0~58_combout  & (!\alu|adder|Add0~60_combout  & !\alu|adder|Add0~56_combout )))

	.dataa(\alu|adder|Add0~62_combout ),
	.datab(\alu|adder|Add0~58_combout ),
	.datac(\alu|adder|Add0~60_combout ),
	.datad(\alu|adder|Add0~56_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~8 .lut_mask = 16'h0001;
defparam \alu|adder|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneii_lcell_comb \alu|adder|Equal0~7 (
// Equation(s):
// \alu|adder|Equal0~7_combout  = (!\alu|adder|Add0~52_combout  & (!\alu|adder|Add0~54_combout  & (!\alu|adder|Add0~50_combout  & !\alu|adder|Add0~48_combout )))

	.dataa(\alu|adder|Add0~52_combout ),
	.datab(\alu|adder|Add0~54_combout ),
	.datac(\alu|adder|Add0~50_combout ),
	.datad(\alu|adder|Add0~48_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~7 .lut_mask = 16'h0001;
defparam \alu|adder|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneii_lcell_comb \alu|adder|Equal0~9 (
// Equation(s):
// \alu|adder|Equal0~9_combout  = (\alu|adder|Equal0~5_combout  & (\alu|adder|Equal0~6_combout  & (\alu|adder|Equal0~8_combout  & \alu|adder|Equal0~7_combout )))

	.dataa(\alu|adder|Equal0~5_combout ),
	.datab(\alu|adder|Equal0~6_combout ),
	.datac(\alu|adder|Equal0~8_combout ),
	.datad(\alu|adder|Equal0~7_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~9 .lut_mask = 16'h8000;
defparam \alu|adder|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneii_lcell_comb \alu|adder|Equal0~10 (
// Equation(s):
// \alu|adder|Equal0~10_combout  = (\alu|adder|Equal0~3_combout  & (\alu|adder|Equal0~2_combout  & (\alu|adder|Equal0~4_combout  & \alu|adder|Equal0~9_combout )))

	.dataa(\alu|adder|Equal0~3_combout ),
	.datab(\alu|adder|Equal0~2_combout ),
	.datac(\alu|adder|Equal0~4_combout ),
	.datad(\alu|adder|Equal0~9_combout ),
	.cin(gnd),
	.combout(\alu|adder|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|Equal0~10 .lut_mask = 16'h8000;
defparam \alu|adder|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N17
cycloneii_lcell_ff \seg3|Zero_out (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\alu|adder|Equal0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Zero_out~regout ));

// Location: LCCOMB_X35_Y24_N20
cycloneii_lcell_comb \controller|Selector22~0 (
// Equation(s):
// \controller|Selector22~0_combout  = (\controller|Decoder2~2_combout  & ((\Seg1|Op [2] & (\Seg1|Op [1])) # (!\Seg1|Op [2] & (!\Seg1|Op [1] & \controller|Selector17~17_combout ))))

	.dataa(\controller|Decoder2~2_combout ),
	.datab(\Seg1|Op [2]),
	.datac(\Seg1|Op [1]),
	.datad(\controller|Selector17~17_combout ),
	.cin(gnd),
	.combout(\controller|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Selector22~0 .lut_mask = 16'h8280;
defparam \controller|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N21
cycloneii_lcell_ff \seg2|condition_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\controller|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|condition_out [2]));

// Location: LCCOMB_X30_Y28_N20
cycloneii_lcell_comb \seg3|Condition_out~2 (
// Equation(s):
// \seg3|Condition_out~2_combout  = (!\condition_check|BranchValid~combout  & \seg2|condition_out [2])

	.dataa(vcc),
	.datab(\condition_check|BranchValid~combout ),
	.datac(vcc),
	.datad(\seg2|condition_out [2]),
	.cin(gnd),
	.combout(\seg3|Condition_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Condition_out~2 .lut_mask = 16'h3300;
defparam \seg3|Condition_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N21
cycloneii_lcell_ff \seg3|Condition_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Condition_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Condition_out [2]));

// Location: LCCOMB_X29_Y28_N30
cycloneii_lcell_comb \condition_check|MUX_Con|out~0 (
// Equation(s):
// \condition_check|MUX_Con|out~0_combout  = (\seg3|Condition_out [2] & (\seg3|Less_out~regout  $ (\seg3|Condition_out [0] $ (!\seg3|Zero_out~regout )))) # (!\seg3|Condition_out [2] & (((\seg3|Condition_out [0] & \seg3|Zero_out~regout ))))

	.dataa(\seg3|Less_out~regout ),
	.datab(\seg3|Condition_out [0]),
	.datac(\seg3|Zero_out~regout ),
	.datad(\seg3|Condition_out [2]),
	.cin(gnd),
	.combout(\condition_check|MUX_Con|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|MUX_Con|out~0 .lut_mask = 16'h69C0;
defparam \condition_check|MUX_Con|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneii_lcell_comb \condition_check|MUX_Con|out~1 (
// Equation(s):
// \condition_check|MUX_Con|out~1_combout  = (\seg3|Condition_out [0] & (((\seg3|Condition_out [2])) # (!\seg3|Less_out~regout ))) # (!\seg3|Condition_out [0] & ((\seg3|Condition_out [2] & (\seg3|Less_out~regout )) # (!\seg3|Condition_out [2] & 
// ((!\seg3|Zero_out~regout )))))

	.dataa(\seg3|Less_out~regout ),
	.datab(\seg3|Condition_out [0]),
	.datac(\seg3|Zero_out~regout ),
	.datad(\seg3|Condition_out [2]),
	.cin(gnd),
	.combout(\condition_check|MUX_Con|out~1_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|MUX_Con|out~1 .lut_mask = 16'hEE47;
defparam \condition_check|MUX_Con|out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cycloneii_lcell_comb \condition_check|BranchValid (
// Equation(s):
// \condition_check|BranchValid~combout  = (\seg3|Branch_out~regout  & ((\seg3|Condition_out [1] & ((\condition_check|MUX_Con|out~1_combout ))) # (!\seg3|Condition_out [1] & (\condition_check|MUX_Con|out~0_combout ))))

	.dataa(\seg3|Condition_out [1]),
	.datab(\seg3|Branch_out~regout ),
	.datac(\condition_check|MUX_Con|out~0_combout ),
	.datad(\condition_check|MUX_Con|out~1_combout ),
	.cin(gnd),
	.combout(\condition_check|BranchValid~combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|BranchValid .lut_mask = 16'hC840;
defparam \condition_check|BranchValid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N7
cycloneii_lcell_ff \pc|PC_out[0] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC_selcet|Data[0]~60_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [0]));

// Location: LCCOMB_X30_Y30_N0
cycloneii_lcell_comb \Seg1|PC_Add_out[0]~feeder (
// Equation(s):
// \Seg1|PC_Add_out[0]~feeder_combout  = \pc|PC_out [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|PC_out [0]),
	.cin(gnd),
	.combout(\Seg1|PC_Add_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Seg1|PC_Add_out[0]~feeder .lut_mask = 16'hFF00;
defparam \Seg1|PC_Add_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N1
cycloneii_lcell_ff \Seg1|PC_Add_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [0]));

// Location: LCCOMB_X32_Y30_N12
cycloneii_lcell_comb \seg3|Branch_addr_out~30 (
// Equation(s):
// \seg3|Branch_addr_out~30_combout  = (\seg2|PC_Add_out [0] & !\condition_check|BranchValid~combout )

	.dataa(\seg2|PC_Add_out [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\seg3|Branch_addr_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Branch_addr_out~30 .lut_mask = 16'h00AA;
defparam \seg3|Branch_addr_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N13
cycloneii_lcell_ff \seg3|Branch_addr_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [0]));

// Location: LCCOMB_X32_Y30_N14
cycloneii_lcell_comb \PC_selcet|Data[0]~60 (
// Equation(s):
// \PC_selcet|Data[0]~60_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [0])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [0])))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|PC_Add_out [0]),
	.datad(\seg3|Branch_addr_out [0]),
	.cin(gnd),
	.combout(\PC_selcet|Data[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[0]~60 .lut_mask = 16'hBA10;
defparam \PC_selcet|Data[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y29_N25
cycloneii_lcell_ff \Seg1|PC_Add_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[13]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [13]));

// Location: LCCOMB_X26_Y30_N0
cycloneii_lcell_comb \PC_selcet|Data[13]~72 (
// Equation(s):
// \PC_selcet|Data[13]~72_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [13])) # (!\condition_check|BranchValid~combout  & (((!\seg2|Jump_out~regout  & \Seg1|PC_Add_out [13]))))

	.dataa(\seg3|Branch_addr_out [13]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Seg1|PC_Add_out [13]),
	.cin(gnd),
	.combout(\PC_selcet|Data[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[13]~72 .lut_mask = 16'hA3A0;
defparam \PC_selcet|Data[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N16
cycloneii_lcell_comb \PC_selcet|Data[13]~102 (
// Equation(s):
// \PC_selcet|Data[13]~102_combout  = (\PC_selcet|Data[13]~72_combout ) # ((\seg2|Immediate32_out [11] & (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Immediate32_out [11]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\PC_selcet|Data[13]~72_combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[13]~102_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[13]~102 .lut_mask = 16'hFF08;
defparam \PC_selcet|Data[13]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N3
cycloneii_lcell_ff \seg3|Branch_addr_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[18]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [18]));

// Location: LCCOMB_X30_Y28_N18
cycloneii_lcell_comb \PC_selcet|Data[18]~77 (
// Equation(s):
// \PC_selcet|Data[18]~77_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [18])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [18])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\Seg1|PC_Add_out [18]),
	.datad(\seg3|Branch_addr_out [18]),
	.cin(gnd),
	.combout(\PC_selcet|Data[18]~77_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[18]~77 .lut_mask = 16'hDC10;
defparam \PC_selcet|Data[18]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneii_lcell_comb \PC_selcet|Data[18]~107 (
// Equation(s):
// \PC_selcet|Data[18]~107_combout  = (\PC_selcet|Data[18]~77_combout ) # ((\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & \seg2|Rt_out [0])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Rt_out [0]),
	.datad(\PC_selcet|Data[18]~77_combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[18]~107_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[18]~107 .lut_mask = 16'hFF20;
defparam \PC_selcet|Data[18]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cycloneii_lcell_comb \PC_selcet|Data[19]~78 (
// Equation(s):
// \PC_selcet|Data[19]~78_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [19])) # (!\condition_check|BranchValid~combout  & (((\Seg1|PC_Add_out [19] & !\seg2|Jump_out~regout ))))

	.dataa(\seg3|Branch_addr_out [19]),
	.datab(\Seg1|PC_Add_out [19]),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[19]~78_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[19]~78 .lut_mask = 16'hAA0C;
defparam \PC_selcet|Data[19]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cycloneii_lcell_comb \PC_selcet|Data[19]~108 (
// Equation(s):
// \PC_selcet|Data[19]~108_combout  = (\PC_selcet|Data[19]~78_combout ) # ((\seg2|Rt_out [1] & (!\condition_check|BranchValid~combout  & \seg2|Jump_out~regout )))

	.dataa(\seg2|Rt_out [1]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\PC_selcet|Data[19]~78_combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[19]~108_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[19]~108 .lut_mask = 16'hFF20;
defparam \PC_selcet|Data[19]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y28_N15
cycloneii_lcell_ff \Seg1|PC_Add_out[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[24]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [24]));

// Location: LCCOMB_X32_Y29_N20
cycloneii_lcell_comb \PC_selcet|Data[24]~83 (
// Equation(s):
// \PC_selcet|Data[24]~83_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [24])) # (!\condition_check|BranchValid~combout  & (((!\seg2|Jump_out~regout  & \Seg1|PC_Add_out [24]))))

	.dataa(\seg3|Branch_addr_out [24]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\Seg1|PC_Add_out [24]),
	.cin(gnd),
	.combout(\PC_selcet|Data[24]~83_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[24]~83 .lut_mask = 16'hA3A0;
defparam \PC_selcet|Data[24]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneii_lcell_comb \PC_selcet|Data[24]~113 (
// Equation(s):
// \PC_selcet|Data[24]~113_combout  = (\PC_selcet|Data[24]~83_combout ) # ((!\condition_check|BranchValid~combout  & (\seg2|Jump_out~regout  & \seg2|Rs_out [1])))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\seg2|Rs_out [1]),
	.datad(\PC_selcet|Data[24]~83_combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[24]~113_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[24]~113 .lut_mask = 16'hFF40;
defparam \PC_selcet|Data[24]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y28_N17
cycloneii_lcell_ff \Seg1|PC_Add_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[25]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [25]));

// Location: LCCOMB_X25_Y29_N16
cycloneii_lcell_comb \PC_selcet|Data[25]~84 (
// Equation(s):
// \PC_selcet|Data[25]~84_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [25])) # (!\condition_check|BranchValid~combout  & (((!\seg2|Jump_out~regout  & \Seg1|PC_Add_out [25]))))

	.dataa(\seg3|Branch_addr_out [25]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|PC_Add_out [25]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[25]~84_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[25]~84 .lut_mask = 16'hAA30;
defparam \PC_selcet|Data[25]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N20
cycloneii_lcell_comb \PC_selcet|Data[25]~114 (
// Equation(s):
// \PC_selcet|Data[25]~114_combout  = (\PC_selcet|Data[25]~84_combout ) # ((\seg2|Rs_out [2] & (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Rs_out [2]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\PC_selcet|Data[25]~84_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[25]~114_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[25]~114 .lut_mask = 16'hF0F8;
defparam \PC_selcet|Data[25]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N30
cycloneii_lcell_comb \seg2|PC_Add_out~28 (
// Equation(s):
// \seg2|PC_Add_out~28_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [25] & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|PC_Add_out [25]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~28 .lut_mask = 16'h0010;
defparam \seg2|PC_Add_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N31
cycloneii_lcell_ff \seg2|PC_Add_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [25]));

// Location: LCCOMB_X29_Y29_N20
cycloneii_lcell_comb \seg3|Branch_addr_out[27]~81 (
// Equation(s):
// \seg3|Branch_addr_out[27]~81_combout  = (\seg2|PC_Add_out [27] & ((\seg2|Immediate32_out [25] & (\seg3|Branch_addr_out[26]~80  & VCC)) # (!\seg2|Immediate32_out [25] & (!\seg3|Branch_addr_out[26]~80 )))) # (!\seg2|PC_Add_out [27] & ((\seg2|Immediate32_out 
// [25] & (!\seg3|Branch_addr_out[26]~80 )) # (!\seg2|Immediate32_out [25] & ((\seg3|Branch_addr_out[26]~80 ) # (GND)))))
// \seg3|Branch_addr_out[27]~82  = CARRY((\seg2|PC_Add_out [27] & (!\seg2|Immediate32_out [25] & !\seg3|Branch_addr_out[26]~80 )) # (!\seg2|PC_Add_out [27] & ((!\seg3|Branch_addr_out[26]~80 ) # (!\seg2|Immediate32_out [25]))))

	.dataa(\seg2|PC_Add_out [27]),
	.datab(\seg2|Immediate32_out [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[26]~80 ),
	.combout(\seg3|Branch_addr_out[27]~81_combout ),
	.cout(\seg3|Branch_addr_out[27]~82 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[27]~81 .lut_mask = 16'h9617;
defparam \seg3|Branch_addr_out[27]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y29_N21
cycloneii_lcell_ff \seg3|Branch_addr_out[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[27]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [27]));

// Location: LCCOMB_X27_Y29_N26
cycloneii_lcell_comb \PC_selcet|Data[27]~86 (
// Equation(s):
// \PC_selcet|Data[27]~86_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [27])))) # (!\condition_check|BranchValid~combout  & (\Seg1|PC_Add_out [27] & ((!\seg2|Jump_out~regout ))))

	.dataa(\Seg1|PC_Add_out [27]),
	.datab(\seg3|Branch_addr_out [27]),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[27]~86 .lut_mask = 16'hCC0A;
defparam \PC_selcet|Data[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N18
cycloneii_lcell_comb \PC_selcet|Data[27]~116 (
// Equation(s):
// \PC_selcet|Data[27]~116_combout  = (\PC_selcet|Data[27]~86_combout ) # ((\seg2|Jump_out~regout  & (\seg2|Rs_out [4] & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\seg2|Rs_out [4]),
	.datac(\PC_selcet|Data[27]~86_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[27]~116_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[27]~116 .lut_mask = 16'hF0F8;
defparam \PC_selcet|Data[27]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N11
cycloneii_lcell_ff \pc|PC_out[28] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[28]~117_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [28]));

// Location: LCCOMB_X27_Y30_N4
cycloneii_lcell_comb \pc|PC_out[27]~feeder (
// Equation(s):
// \pc|PC_out[27]~feeder_combout  = \PC_selcet|Data[27]~116_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[27]~116_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[27]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N5
cycloneii_lcell_ff \pc|PC_out[27] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [27]));

// Location: LCCOMB_X26_Y28_N22
cycloneii_lcell_comb \Seg1|PC_Add_out[28]~79 (
// Equation(s):
// \Seg1|PC_Add_out[28]~79_combout  = (\pc|PC_out [28] & (!\Seg1|PC_Add_out[27]~78 )) # (!\pc|PC_out [28] & ((\Seg1|PC_Add_out[27]~78 ) # (GND)))
// \Seg1|PC_Add_out[28]~80  = CARRY((!\Seg1|PC_Add_out[27]~78 ) # (!\pc|PC_out [28]))

	.dataa(vcc),
	.datab(\pc|PC_out [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[27]~78 ),
	.combout(\Seg1|PC_Add_out[28]~79_combout ),
	.cout(\Seg1|PC_Add_out[28]~80 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[28]~79 .lut_mask = 16'h3C3F;
defparam \Seg1|PC_Add_out[28]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y28_N23
cycloneii_lcell_ff \Seg1|PC_Add_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[28]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [28]));

// Location: LCCOMB_X25_Y29_N12
cycloneii_lcell_comb \seg2|PC_Add_out~0 (
// Equation(s):
// \seg2|PC_Add_out~0_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [28] & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|PC_Add_out [28]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~0 .lut_mask = 16'h0010;
defparam \seg2|PC_Add_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N13
cycloneii_lcell_ff \seg2|PC_Add_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [28]));

// Location: LCCOMB_X25_Y29_N14
cycloneii_lcell_comb \PC_selcet|Data[28]~87 (
// Equation(s):
// \PC_selcet|Data[28]~87_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [28])) # (!\condition_check|BranchValid~combout  & (((!\seg2|Jump_out~regout  & \Seg1|PC_Add_out [28]))))

	.dataa(\seg3|Branch_addr_out [28]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|PC_Add_out [28]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[28]~87 .lut_mask = 16'hAA30;
defparam \PC_selcet|Data[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N10
cycloneii_lcell_comb \PC_selcet|Data[28]~117 (
// Equation(s):
// \PC_selcet|Data[28]~117_combout  = (\PC_selcet|Data[28]~87_combout ) # ((\seg2|PC_Add_out [28] & (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|PC_Add_out [28]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\PC_selcet|Data[28]~87_combout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[28]~117_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[28]~117 .lut_mask = 16'hF0F8;
defparam \PC_selcet|Data[28]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N25
cycloneii_lcell_ff \pc|PC_out[29] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[29]~118_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [29]));

// Location: LCCOMB_X26_Y28_N24
cycloneii_lcell_comb \Seg1|PC_Add_out[29]~81 (
// Equation(s):
// \Seg1|PC_Add_out[29]~81_combout  = (\pc|PC_out [29] & (\Seg1|PC_Add_out[28]~80  $ (GND))) # (!\pc|PC_out [29] & (!\Seg1|PC_Add_out[28]~80  & VCC))
// \Seg1|PC_Add_out[29]~82  = CARRY((\pc|PC_out [29] & !\Seg1|PC_Add_out[28]~80 ))

	.dataa(vcc),
	.datab(\pc|PC_out [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Seg1|PC_Add_out[28]~80 ),
	.combout(\Seg1|PC_Add_out[29]~81_combout ),
	.cout(\Seg1|PC_Add_out[29]~82 ));
// synopsys translate_off
defparam \Seg1|PC_Add_out[29]~81 .lut_mask = 16'hC30C;
defparam \Seg1|PC_Add_out[29]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y28_N25
cycloneii_lcell_ff \Seg1|PC_Add_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[29]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [29]));

// Location: LCCOMB_X25_Y29_N28
cycloneii_lcell_comb \seg2|PC_Add_out~1 (
// Equation(s):
// \seg2|PC_Add_out~1_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [29] & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|PC_Add_out [29]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~1 .lut_mask = 16'h0010;
defparam \seg2|PC_Add_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N29
cycloneii_lcell_ff \seg2|PC_Add_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [29]));

// Location: LCCOMB_X25_Y29_N2
cycloneii_lcell_comb \PC_selcet|Data[29]~88 (
// Equation(s):
// \PC_selcet|Data[29]~88_combout  = (\condition_check|BranchValid~combout  & (\seg3|Branch_addr_out [29])) # (!\condition_check|BranchValid~combout  & (((!\seg2|Jump_out~regout  & \Seg1|PC_Add_out [29]))))

	.dataa(\seg3|Branch_addr_out [29]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|PC_Add_out [29]),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[29]~88_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[29]~88 .lut_mask = 16'hAA30;
defparam \PC_selcet|Data[29]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N24
cycloneii_lcell_comb \PC_selcet|Data[29]~118 (
// Equation(s):
// \PC_selcet|Data[29]~118_combout  = (\PC_selcet|Data[29]~88_combout ) # ((\seg2|PC_Add_out [29] & (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|PC_Add_out [29]),
	.datab(\seg2|Jump_out~regout ),
	.datac(\condition_check|BranchValid~combout ),
	.datad(\PC_selcet|Data[29]~88_combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[29]~118_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[29]~118 .lut_mask = 16'hFF08;
defparam \PC_selcet|Data[29]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N26
cycloneii_lcell_comb \seg3|Branch_addr_out[30]~87 (
// Equation(s):
// \seg3|Branch_addr_out[30]~87_combout  = ((\seg2|Immediate32_out [28] $ (\seg2|PC_Add_out [30] $ (!\seg3|Branch_addr_out[29]~86 )))) # (GND)
// \seg3|Branch_addr_out[30]~88  = CARRY((\seg2|Immediate32_out [28] & ((\seg2|PC_Add_out [30]) # (!\seg3|Branch_addr_out[29]~86 ))) # (!\seg2|Immediate32_out [28] & (\seg2|PC_Add_out [30] & !\seg3|Branch_addr_out[29]~86 )))

	.dataa(\seg2|Immediate32_out [28]),
	.datab(\seg2|PC_Add_out [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\seg3|Branch_addr_out[29]~86 ),
	.combout(\seg3|Branch_addr_out[30]~87_combout ),
	.cout(\seg3|Branch_addr_out[30]~88 ));
// synopsys translate_off
defparam \seg3|Branch_addr_out[30]~87 .lut_mask = 16'h698E;
defparam \seg3|Branch_addr_out[30]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y29_N27
cycloneii_lcell_ff \seg3|Branch_addr_out[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[30]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [30]));

// Location: LCCOMB_X27_Y29_N8
cycloneii_lcell_comb \PC_selcet|Data[30]~89 (
// Equation(s):
// \PC_selcet|Data[30]~89_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [30])))) # (!\condition_check|BranchValid~combout  & (\Seg1|PC_Add_out [30] & (!\seg2|Jump_out~regout )))

	.dataa(\Seg1|PC_Add_out [30]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\seg3|Branch_addr_out [30]),
	.cin(gnd),
	.combout(\PC_selcet|Data[30]~89_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[30]~89 .lut_mask = 16'hCE02;
defparam \PC_selcet|Data[30]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N22
cycloneii_lcell_comb \PC_selcet|Data[30]~119 (
// Equation(s):
// \PC_selcet|Data[30]~119_combout  = (\PC_selcet|Data[30]~89_combout ) # ((\seg2|PC_Add_out [30] & (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )))

	.dataa(\seg2|PC_Add_out [30]),
	.datab(\PC_selcet|Data[30]~89_combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\PC_selcet|Data[30]~119_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[30]~119 .lut_mask = 16'hCCEC;
defparam \PC_selcet|Data[30]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N30
cycloneii_lcell_comb \pc|PC_out[31]~feeder (
// Equation(s):
// \pc|PC_out[31]~feeder_combout  = \PC_selcet|Data[31]~120_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[31]~120_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[31]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y28_N31
cycloneii_lcell_ff \pc|PC_out[31] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [31]));

// Location: LCCOMB_X26_Y28_N28
cycloneii_lcell_comb \Seg1|PC_Add_out[31]~85 (
// Equation(s):
// \Seg1|PC_Add_out[31]~85_combout  = \Seg1|PC_Add_out[30]~84  $ (!\pc|PC_out [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|PC_out [31]),
	.cin(\Seg1|PC_Add_out[30]~84 ),
	.combout(\Seg1|PC_Add_out[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Seg1|PC_Add_out[31]~85 .lut_mask = 16'hF00F;
defparam \Seg1|PC_Add_out[31]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y28_N29
cycloneii_lcell_ff \Seg1|PC_Add_out[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Seg1|PC_Add_out[31]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|PC_Add_out [31]));

// Location: LCCOMB_X30_Y28_N10
cycloneii_lcell_comb \seg2|PC_Add_out~3 (
// Equation(s):
// \seg2|PC_Add_out~3_combout  = (\Seg1|PC_Add_out [31] & (!\condition_check|BranchValid~combout  & (!\hazard|LoadUse~7_combout  & !\seg2|Jump_out~regout )))

	.dataa(\Seg1|PC_Add_out [31]),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\seg2|Jump_out~regout ),
	.cin(gnd),
	.combout(\seg2|PC_Add_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|PC_Add_out~3 .lut_mask = 16'h0002;
defparam \seg2|PC_Add_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N11
cycloneii_lcell_ff \seg2|PC_Add_out[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|PC_Add_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|PC_Add_out [31]));

// Location: LCCOMB_X29_Y29_N28
cycloneii_lcell_comb \seg3|Branch_addr_out[31]~89 (
// Equation(s):
// \seg3|Branch_addr_out[31]~89_combout  = \seg2|Immediate32_out [29] $ (\seg3|Branch_addr_out[30]~88  $ (\seg2|PC_Add_out [31]))

	.dataa(vcc),
	.datab(\seg2|Immediate32_out [29]),
	.datac(vcc),
	.datad(\seg2|PC_Add_out [31]),
	.cin(\seg3|Branch_addr_out[30]~88 ),
	.combout(\seg3|Branch_addr_out[31]~89_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|Branch_addr_out[31]~89 .lut_mask = 16'hC33C;
defparam \seg3|Branch_addr_out[31]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y29_N29
cycloneii_lcell_ff \seg3|Branch_addr_out[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|Branch_addr_out[31]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\condition_check|BranchValid~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|Branch_addr_out [31]));

// Location: LCCOMB_X30_Y28_N28
cycloneii_lcell_comb \PC_selcet|Data[31]~90 (
// Equation(s):
// \PC_selcet|Data[31]~90_combout  = (\condition_check|BranchValid~combout  & (((\seg3|Branch_addr_out [31])))) # (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|PC_Add_out [31])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\Seg1|PC_Add_out [31]),
	.datad(\seg3|Branch_addr_out [31]),
	.cin(gnd),
	.combout(\PC_selcet|Data[31]~90_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[31]~90 .lut_mask = 16'hDC10;
defparam \PC_selcet|Data[31]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneii_lcell_comb \PC_selcet|Data[31]~120 (
// Equation(s):
// \PC_selcet|Data[31]~120_combout  = (\PC_selcet|Data[31]~90_combout ) # ((\seg2|Jump_out~regout  & (!\condition_check|BranchValid~combout  & \seg2|PC_Add_out [31])))

	.dataa(\seg2|Jump_out~regout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\PC_selcet|Data[31]~90_combout ),
	.datad(\seg2|PC_Add_out [31]),
	.cin(gnd),
	.combout(\PC_selcet|Data[31]~120_combout ),
	.cout());
// synopsys translate_off
defparam \PC_selcet|Data[31]~120 .lut_mask = 16'hF2F0;
defparam \PC_selcet|Data[31]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y30_N17
cycloneii_lcell_ff \pc|PC_out[13] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[13]~102_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [13]));

// Location: LCFF_X30_Y28_N15
cycloneii_lcell_ff \pc|PC_out[18] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[18]~107_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [18]));

// Location: LCCOMB_X27_Y29_N16
cycloneii_lcell_comb \pc|PC_out[19]~feeder (
// Equation(s):
// \pc|PC_out[19]~feeder_combout  = \PC_selcet|Data[19]~108_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC_selcet|Data[19]~108_combout ),
	.cin(gnd),
	.combout(\pc|PC_out[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_out[19]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_out[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y29_N17
cycloneii_lcell_ff \pc|PC_out[19] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\pc|PC_out[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [19]));

// Location: LCFF_X34_Y28_N9
cycloneii_lcell_ff \pc|PC_out[24] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[24]~113_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [24]));

// Location: LCFF_X25_Y29_N21
cycloneii_lcell_ff \pc|PC_out[25] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[25]~114_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [25]));

// Location: LCFF_X27_Y29_N23
cycloneii_lcell_ff \pc|PC_out[30] (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\PC_selcet|Data[30]~119_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|PC_out [30]));

// Location: LCCOMB_X25_Y29_N8
cycloneii_lcell_comb \hazard|mux_PCSrc|Data[0]~0 (
// Equation(s):
// \hazard|mux_PCSrc|Data[0]~0_combout  = (\seg2|Jump_out~regout  & !\condition_check|BranchValid~combout )

	.dataa(vcc),
	.datab(\seg2|Jump_out~regout ),
	.datac(vcc),
	.datad(\condition_check|BranchValid~combout ),
	.cin(gnd),
	.combout(\hazard|mux_PCSrc|Data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hazard|mux_PCSrc|Data[0]~0 .lut_mask = 16'h00CC;
defparam \hazard|mux_PCSrc|Data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneii_lcell_comb \seg2|OperandA_out~0 (
// Equation(s):
// \seg2|OperandA_out~0_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~2_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\mipsregister|register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(vcc),
	.datac(\Rd_in~2_combout ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~0 .lut_mask = 16'hF0AA;
defparam \seg2|OperandA_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N9
cycloneii_lcell_ff \seg2|OperandA_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [0]));

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \seg2|OperandA_out~3 (
// Equation(s):
// \seg2|OperandA_out~3_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~3_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\forward|Rs_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~3_combout ),
	.datad(\mipsregister|register_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~3 .lut_mask = 16'hF5A0;
defparam \seg2|OperandA_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N13
cycloneii_lcell_ff \seg2|OperandA_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [3]));

// Location: LCCOMB_X36_Y23_N20
cycloneii_lcell_comb \seg2|OperandA_out~6 (
// Equation(s):
// \seg2|OperandA_out~6_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~6_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(vcc),
	.datab(\Rd_in~6_combout ),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~6 .lut_mask = 16'hCCF0;
defparam \seg2|OperandA_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N21
cycloneii_lcell_ff \seg2|OperandA_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [6]));

// Location: LCCOMB_X36_Y23_N28
cycloneii_lcell_comb \seg2|OperandA_out~9 (
// Equation(s):
// \seg2|OperandA_out~9_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~9_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(vcc),
	.datab(\Rd_in~9_combout ),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~9 .lut_mask = 16'hCCF0;
defparam \seg2|OperandA_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N29
cycloneii_lcell_ff \seg2|OperandA_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [9]));

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \seg2|OperandA_out~11 (
// Equation(s):
// \seg2|OperandA_out~11_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~11_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(vcc),
	.datab(\mipsregister|register_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\Rd_in~11_combout ),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~11 .lut_mask = 16'hF0CC;
defparam \seg2|OperandA_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N3
cycloneii_lcell_ff \seg2|OperandA_out[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [11]));

// Location: LCCOMB_X41_Y26_N20
cycloneii_lcell_comb \seg2|OperandA_out~13 (
// Equation(s):
// \seg2|OperandA_out~13_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~13_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(\mipsregister|register_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\Rd_in~13_combout ),
	.datac(vcc),
	.datad(\forward|Rs_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~13 .lut_mask = 16'hCCAA;
defparam \seg2|OperandA_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N21
cycloneii_lcell_ff \seg2|OperandA_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [13]));

// Location: LCCOMB_X41_Y25_N6
cycloneii_lcell_comb \seg2|OperandA_out~16 (
// Equation(s):
// \seg2|OperandA_out~16_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~16_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(vcc),
	.datab(\forward|Rs_LoudUse_Forward~combout ),
	.datac(\Rd_in~16_combout ),
	.datad(\mipsregister|register_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~16 .lut_mask = 16'hF3C0;
defparam \seg2|OperandA_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N7
cycloneii_lcell_ff \seg2|OperandA_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [16]));

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \seg2|OperandA_out~18 (
// Equation(s):
// \seg2|OperandA_out~18_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~18_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\forward|Rs_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~18_combout ),
	.datad(\mipsregister|register_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~18 .lut_mask = 16'hF5A0;
defparam \seg2|OperandA_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N11
cycloneii_lcell_ff \seg2|OperandA_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [18]));

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \seg2|OperandA_out~19 (
// Equation(s):
// \seg2|OperandA_out~19_combout  = (\forward|Rs_LoudUse_Forward~combout  & (\Rd_in~19_combout )) # (!\forward|Rs_LoudUse_Forward~combout  & ((\mipsregister|register_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\forward|Rs_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~19_combout ),
	.datad(\mipsregister|register_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~19 .lut_mask = 16'hF5A0;
defparam \seg2|OperandA_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N17
cycloneii_lcell_ff \seg2|OperandA_out[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [19]));

// Location: LCCOMB_X32_Y23_N4
cycloneii_lcell_comb \seg2|OperandA_out~20 (
// Equation(s):
// \seg2|OperandA_out~20_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~20_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a20 ))

	.dataa(vcc),
	.datab(\forward|Rs_LoudUse_Forward~combout ),
	.datac(\mipsregister|register_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\Rd_in~20_combout ),
	.cin(gnd),
	.combout(\seg2|OperandA_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~20 .lut_mask = 16'hFC30;
defparam \seg2|OperandA_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N5
cycloneii_lcell_ff \seg2|OperandA_out[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [20]));

// Location: LCCOMB_X33_Y22_N30
cycloneii_lcell_comb \seg2|OperandA_out~28 (
// Equation(s):
// \seg2|OperandA_out~28_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~28_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(\forward|Rs_LoudUse_Forward~combout ),
	.datab(\mipsregister|register_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\Rd_in~28_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg2|OperandA_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~28 .lut_mask = 16'hE4E4;
defparam \seg2|OperandA_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N29
cycloneii_lcell_ff \seg2|OperandA_out[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\seg2|OperandA_out~28_combout ),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [28]));

// Location: LCCOMB_X35_Y24_N22
cycloneii_lcell_comb \seg2|OperandA_out~30 (
// Equation(s):
// \seg2|OperandA_out~30_combout  = (\forward|Rs_LoudUse_Forward~combout  & ((\Rd_in~30_combout ))) # (!\forward|Rs_LoudUse_Forward~combout  & (\mipsregister|register_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(\forward|Rs_LoudUse_Forward~combout ),
	.datab(\mipsregister|register_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\Rd_in~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\seg2|OperandA_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandA_out~30 .lut_mask = 16'hE4E4;
defparam \seg2|OperandA_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N23
cycloneii_lcell_ff \seg2|OperandA_out[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandA_out~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandA_out [30]));

// Location: LCFF_X39_Y28_N23
cycloneii_lcell_ff \mipsregister|register~484 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~484_regout ));

// Location: LCFF_X40_Y28_N1
cycloneii_lcell_ff \mipsregister|register~420 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~420_regout ));

// Location: LCFF_X40_Y28_N23
cycloneii_lcell_ff \mipsregister|register~452 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~452_regout ));

// Location: LCCOMB_X41_Y28_N28
cycloneii_lcell_comb \mipsregister|register~1743 (
// Equation(s):
// \mipsregister|register~1743_combout  = !\mipsregister|Mux27~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux27~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1743_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1743 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N29
cycloneii_lcell_ff \mipsregister|register~388 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1743_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~388_regout ));

// Location: LCCOMB_X40_Y28_N22
cycloneii_lcell_comb \mipsregister|register~1121 (
// Equation(s):
// \mipsregister|register~1121_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~452_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & ((!\mipsregister|register~388_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~452_regout ),
	.datad(\mipsregister|register~388_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1121_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1121 .lut_mask = 16'hA8B9;
defparam \mipsregister|register~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
cycloneii_lcell_comb \mipsregister|register~1122 (
// Equation(s):
// \mipsregister|register~1122_combout  = (\comb~3_combout  & ((\mipsregister|register~1121_combout  & (\mipsregister|register~484_regout )) # (!\mipsregister|register~1121_combout  & ((\mipsregister|register~420_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1121_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~484_regout ),
	.datac(\mipsregister|register~420_regout ),
	.datad(\mipsregister|register~1121_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1122_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1122 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N1
cycloneii_lcell_ff \mipsregister|register~324 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~324_regout ));

// Location: LCCOMB_X45_Y23_N22
cycloneii_lcell_comb \mipsregister|register~1742 (
// Equation(s):
// \mipsregister|register~1742_combout  = !\mipsregister|Mux27~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux27~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1742_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1742 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N23
cycloneii_lcell_ff \mipsregister|register~356 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1742_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~356_regout ));

// Location: LCCOMB_X45_Y22_N0
cycloneii_lcell_comb \mipsregister|register~1115 (
// Equation(s):
// \mipsregister|register~1115_combout  = (\mipsregister|register~1114_combout  & (((!\mipsregister|register~356_regout )) # (!\comb~2_combout ))) # (!\mipsregister|register~1114_combout  & (\comb~2_combout  & (\mipsregister|register~324_regout )))

	.dataa(\mipsregister|register~1114_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~324_regout ),
	.datad(\mipsregister|register~356_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1115_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1115 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N13
cycloneii_lcell_ff \mipsregister|register~68 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~68_regout ));

// Location: LCFF_X44_Y26_N15
cycloneii_lcell_ff \mipsregister|register~100 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~100_regout ));

// Location: LCCOMB_X44_Y26_N14
cycloneii_lcell_comb \mipsregister|register~1119 (
// Equation(s):
// \mipsregister|register~1119_combout  = (\mipsregister|register~1118_combout  & (((\mipsregister|register~100_regout ) # (!\comb~2_combout )))) # (!\mipsregister|register~1118_combout  & (\mipsregister|register~68_regout  & ((\comb~2_combout ))))

	.dataa(\mipsregister|register~1118_combout ),
	.datab(\mipsregister|register~68_regout ),
	.datac(\mipsregister|register~100_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1119_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1119 .lut_mask = 16'hE4AA;
defparam \mipsregister|register~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N23
cycloneii_lcell_ff \mipsregister|register~164 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~164_regout ));

// Location: LCFF_X48_Y27_N19
cycloneii_lcell_ff \mipsregister|register~132 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~132_regout ));

// Location: LCCOMB_X48_Y27_N18
cycloneii_lcell_comb \mipsregister|register~1116 (
// Equation(s):
// \mipsregister|register~1116_combout  = (\comb~2_combout  & ((\mipsregister|register~196_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~132_regout  & !\comb~3_combout ))))

	.dataa(\mipsregister|register~196_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~132_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1116_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1116 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneii_lcell_comb \mipsregister|register~1117 (
// Equation(s):
// \mipsregister|register~1117_combout  = (\comb~3_combout  & ((\mipsregister|register~1116_combout  & (\mipsregister|register~228_regout )) # (!\mipsregister|register~1116_combout  & ((\mipsregister|register~164_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1116_combout ))))

	.dataa(\mipsregister|register~228_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~164_regout ),
	.datad(\mipsregister|register~1116_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1117_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1117 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneii_lcell_comb \mipsregister|register~1120 (
// Equation(s):
// \mipsregister|register~1120_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~1117_combout ))) # (!\comb~0_combout  & (\mipsregister|register~1119_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1119_combout ),
	.datad(\mipsregister|register~1117_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1120_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1120 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneii_lcell_comb \mipsregister|register~1123 (
// Equation(s):
// \mipsregister|register~1123_combout  = (\comb~1_combout  & ((\mipsregister|register~1120_combout  & (\mipsregister|register~1122_combout )) # (!\mipsregister|register~1120_combout  & ((\mipsregister|register~1115_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1120_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1122_combout ),
	.datac(\mipsregister|register~1115_combout ),
	.datad(\mipsregister|register~1120_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1123_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1123 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N29
cycloneii_lcell_ff \mipsregister|register~644 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~644_regout ));

// Location: LCFF_X42_Y21_N19
cycloneii_lcell_ff \mipsregister|register~900 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~900_regout ));

// Location: LCFF_X39_Y21_N11
cycloneii_lcell_ff \mipsregister|register~516 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~516_regout ));

// Location: LCFF_X39_Y21_N1
cycloneii_lcell_ff \mipsregister|register~772 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~772_regout ));

// Location: LCCOMB_X39_Y21_N10
cycloneii_lcell_comb \mipsregister|register~1108 (
// Equation(s):
// \mipsregister|register~1108_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~772_regout )))) # (!\comb~1_combout  & (!\comb~0_combout  & (\mipsregister|register~516_regout )))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~516_regout ),
	.datad(\mipsregister|register~772_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1108_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1108 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneii_lcell_comb \mipsregister|register~1109 (
// Equation(s):
// \mipsregister|register~1109_combout  = (\comb~0_combout  & ((\mipsregister|register~1108_combout  & ((\mipsregister|register~900_regout ))) # (!\mipsregister|register~1108_combout  & (\mipsregister|register~644_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1108_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~644_regout ),
	.datac(\mipsregister|register~900_regout ),
	.datad(\mipsregister|register~1108_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1109_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1109 .lut_mask = 16'hF588;
defparam \mipsregister|register~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N23
cycloneii_lcell_ff \mipsregister|register~932 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~932_regout ));

// Location: LCFF_X42_Y23_N9
cycloneii_lcell_ff \mipsregister|register~804 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~804_regout ));

// Location: LCFF_X41_Y23_N19
cycloneii_lcell_ff \mipsregister|register~548 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~548_regout ));

// Location: LCCOMB_X41_Y23_N18
cycloneii_lcell_comb \mipsregister|register~1106 (
// Equation(s):
// \mipsregister|register~1106_combout  = (\comb~0_combout  & ((\mipsregister|register~676_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~548_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~676_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~548_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1106_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1106 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneii_lcell_comb \mipsregister|register~1107 (
// Equation(s):
// \mipsregister|register~1107_combout  = (\comb~1_combout  & ((\mipsregister|register~1106_combout  & (\mipsregister|register~932_regout )) # (!\mipsregister|register~1106_combout  & ((\mipsregister|register~804_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1106_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~932_regout ),
	.datac(\mipsregister|register~804_regout ),
	.datad(\mipsregister|register~1106_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1107_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1107 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneii_lcell_comb \mipsregister|register~1110 (
// Equation(s):
// \mipsregister|register~1110_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~1107_combout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~1109_combout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1109_combout ),
	.datad(\mipsregister|register~1107_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1110_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1110 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
cycloneii_lcell_comb \mipsregister|register~1740 (
// Equation(s):
// \mipsregister|register~1740_combout  = !\mipsregister|Mux27~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux27~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1740_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1740 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N19
cycloneii_lcell_ff \mipsregister|register~996 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1740_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~996_regout ));

// Location: LCFF_X47_Y25_N1
cycloneii_lcell_ff \mipsregister|register~868 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~868_regout ));

// Location: LCCOMB_X48_Y25_N0
cycloneii_lcell_comb \mipsregister|register~740feeder (
// Equation(s):
// \mipsregister|register~740feeder_combout  = \mipsregister|Mux27~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux27~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~740feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~740feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~740feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N1
cycloneii_lcell_ff \mipsregister|register~740 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~740feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~740_regout ));

// Location: LCFF_X48_Y25_N31
cycloneii_lcell_ff \mipsregister|register~612 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux27~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~612_regout ));

// Location: LCCOMB_X48_Y25_N30
cycloneii_lcell_comb \mipsregister|register~1111 (
// Equation(s):
// \mipsregister|register~1111_combout  = (\comb~0_combout  & ((\mipsregister|register~740_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~612_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~740_regout ),
	.datac(\mipsregister|register~612_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1111_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1111 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
cycloneii_lcell_comb \mipsregister|register~1112 (
// Equation(s):
// \mipsregister|register~1112_combout  = (\comb~1_combout  & ((\mipsregister|register~1111_combout  & (!\mipsregister|register~996_regout )) # (!\mipsregister|register~1111_combout  & ((\mipsregister|register~868_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1111_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~996_regout ),
	.datac(\mipsregister|register~868_regout ),
	.datad(\mipsregister|register~1111_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1112_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1112 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneii_lcell_comb \mipsregister|register~1113 (
// Equation(s):
// \mipsregister|register~1113_combout  = (\comb~2_combout  & ((\mipsregister|register~1110_combout  & ((\mipsregister|register~1112_combout ))) # (!\mipsregister|register~1110_combout  & (\mipsregister|register~1105_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1110_combout ))))

	.dataa(\mipsregister|register~1105_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1110_combout ),
	.datad(\mipsregister|register~1112_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1113_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1113 .lut_mask = 16'hF838;
defparam \mipsregister|register~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneii_lcell_comb \seg2|OperandB_out~8 (
// Equation(s):
// \seg2|OperandB_out~8_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1113_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1123_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\mipsregister|register~1123_combout ),
	.datad(\mipsregister|register~1113_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~8 .lut_mask = 16'h3210;
defparam \seg2|OperandB_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \seg2|OperandB_out~9 (
// Equation(s):
// \seg2|OperandB_out~9_combout  = (\seg2|OperandB_out~8_combout ) # ((\Rd_in~4_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~4_combout ),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(vcc),
	.datad(\seg2|OperandB_out~8_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~9 .lut_mask = 16'hFF88;
defparam \seg2|OperandB_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N5
cycloneii_lcell_ff \seg2|OperandB_out[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [4]));

// Location: LCFF_X44_Y26_N29
cycloneii_lcell_ff \mipsregister|register~102 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~102_regout ));

// Location: LCFF_X47_Y29_N23
cycloneii_lcell_ff \mipsregister|register~6 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~6_regout ));

// Location: LCCOMB_X47_Y29_N0
cycloneii_lcell_comb \mipsregister|register~1750 (
// Equation(s):
// \mipsregister|register~1750_combout  = !\mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux25~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1750_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1750 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N1
cycloneii_lcell_ff \mipsregister|register~38 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1750_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~38_regout ));

// Location: LCCOMB_X47_Y29_N22
cycloneii_lcell_comb \mipsregister|register~1158 (
// Equation(s):
// \mipsregister|register~1158_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((!\mipsregister|register~38_regout ))) # (!\comb~3_combout  & (\mipsregister|register~6_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~6_regout ),
	.datad(\mipsregister|register~38_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1158_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1158 .lut_mask = 16'h98DC;
defparam \mipsregister|register~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cycloneii_lcell_comb \mipsregister|register~1159 (
// Equation(s):
// \mipsregister|register~1159_combout  = (\comb~2_combout  & ((\mipsregister|register~1158_combout  & ((\mipsregister|register~102_regout ))) # (!\mipsregister|register~1158_combout  & (\mipsregister|register~70_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1158_combout ))))

	.dataa(\mipsregister|register~70_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~102_regout ),
	.datad(\mipsregister|register~1158_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1159_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1159 .lut_mask = 16'hF388;
defparam \mipsregister|register~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N31
cycloneii_lcell_ff \mipsregister|register~230 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~230_regout ));

// Location: LCFF_X45_Y28_N25
cycloneii_lcell_ff \mipsregister|register~166 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~166_regout ));

// Location: LCCOMB_X48_Y27_N28
cycloneii_lcell_comb \mipsregister|register~198feeder (
// Equation(s):
// \mipsregister|register~198feeder_combout  = \mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~198feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~198feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~198feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N29
cycloneii_lcell_ff \mipsregister|register~198 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~198feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~198_regout ));

// Location: LCFF_X48_Y27_N7
cycloneii_lcell_ff \mipsregister|register~134 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~134_regout ));

// Location: LCCOMB_X48_Y27_N6
cycloneii_lcell_comb \mipsregister|register~1156 (
// Equation(s):
// \mipsregister|register~1156_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~198_regout )) # (!\comb~2_combout  & ((\mipsregister|register~134_regout )))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~198_regout ),
	.datac(\mipsregister|register~134_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1156_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1156 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneii_lcell_comb \mipsregister|register~1157 (
// Equation(s):
// \mipsregister|register~1157_combout  = (\comb~3_combout  & ((\mipsregister|register~1156_combout  & (\mipsregister|register~230_regout )) # (!\mipsregister|register~1156_combout  & ((\mipsregister|register~166_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1156_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~230_regout ),
	.datac(\mipsregister|register~166_regout ),
	.datad(\mipsregister|register~1156_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1157_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1157 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneii_lcell_comb \mipsregister|register~1160 (
// Equation(s):
// \mipsregister|register~1160_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~1157_combout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~1159_combout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1159_combout ),
	.datad(\mipsregister|register~1157_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1160_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1160 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N16
cycloneii_lcell_comb \mipsregister|register~1749 (
// Equation(s):
// \mipsregister|register~1749_combout  = !\mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1749_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1749 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N17
cycloneii_lcell_ff \mipsregister|register~358 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1749_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~358_regout ));

// Location: LCFF_X44_Y28_N29
cycloneii_lcell_ff \mipsregister|register~326 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~326_regout ));

// Location: LCFF_X44_Y28_N7
cycloneii_lcell_ff \mipsregister|register~262 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~262_regout ));

// Location: LCCOMB_X47_Y24_N30
cycloneii_lcell_comb \mipsregister|register~294feeder (
// Equation(s):
// \mipsregister|register~294feeder_combout  = \mipsregister|Mux25~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~294feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N31
cycloneii_lcell_ff \mipsregister|register~294 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~294feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~294_regout ));

// Location: LCCOMB_X44_Y28_N6
cycloneii_lcell_comb \mipsregister|register~1154 (
// Equation(s):
// \mipsregister|register~1154_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~294_regout ))) # (!\comb~3_combout  & (\mipsregister|register~262_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~262_regout ),
	.datad(\mipsregister|register~294_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1154_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1154 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneii_lcell_comb \mipsregister|register~1155 (
// Equation(s):
// \mipsregister|register~1155_combout  = (\comb~2_combout  & ((\mipsregister|register~1154_combout  & (!\mipsregister|register~358_regout )) # (!\mipsregister|register~1154_combout  & ((\mipsregister|register~326_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1154_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~358_regout ),
	.datac(\mipsregister|register~326_regout ),
	.datad(\mipsregister|register~1154_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1155_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1155 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cycloneii_lcell_comb \mipsregister|register~1163 (
// Equation(s):
// \mipsregister|register~1163_combout  = (\comb~1_combout  & ((\mipsregister|register~1160_combout  & (\mipsregister|register~1162_combout )) # (!\mipsregister|register~1160_combout  & ((\mipsregister|register~1155_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1160_combout ))))

	.dataa(\mipsregister|register~1162_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1160_combout ),
	.datad(\mipsregister|register~1155_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1163_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1163 .lut_mask = 16'hBCB0;
defparam \mipsregister|register~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N23
cycloneii_lcell_ff \mipsregister|register~550 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~550_regout ));

// Location: LCCOMB_X41_Y23_N22
cycloneii_lcell_comb \mipsregister|register~1146 (
// Equation(s):
// \mipsregister|register~1146_combout  = (\comb~0_combout  & ((\mipsregister|register~678_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~550_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~678_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~550_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1146_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1146 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N17
cycloneii_lcell_ff \mipsregister|register~806 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~806_regout ));

// Location: LCCOMB_X42_Y23_N16
cycloneii_lcell_comb \mipsregister|register~1147 (
// Equation(s):
// \mipsregister|register~1147_combout  = (\mipsregister|register~1146_combout  & ((\mipsregister|register~934_regout ) # ((!\comb~1_combout )))) # (!\mipsregister|register~1146_combout  & (((\mipsregister|register~806_regout  & \comb~1_combout ))))

	.dataa(\mipsregister|register~934_regout ),
	.datab(\mipsregister|register~1146_combout ),
	.datac(\mipsregister|register~806_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1147_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1147 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N3
cycloneii_lcell_ff \mipsregister|register~518 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~518_regout ));

// Location: LCCOMB_X39_Y21_N2
cycloneii_lcell_comb \mipsregister|register~1148 (
// Equation(s):
// \mipsregister|register~1148_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~774_regout )) # (!\comb~1_combout  & ((\mipsregister|register~518_regout )))))

	.dataa(\mipsregister|register~774_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~518_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1148_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1148 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N3
cycloneii_lcell_ff \mipsregister|register~902 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~902_regout ));

// Location: LCCOMB_X42_Y21_N2
cycloneii_lcell_comb \mipsregister|register~1149 (
// Equation(s):
// \mipsregister|register~1149_combout  = (\mipsregister|register~1148_combout  & (((\mipsregister|register~902_regout ) # (!\comb~0_combout )))) # (!\mipsregister|register~1148_combout  & (\mipsregister|register~646_regout  & ((\comb~0_combout ))))

	.dataa(\mipsregister|register~646_regout ),
	.datab(\mipsregister|register~1148_combout ),
	.datac(\mipsregister|register~902_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1149_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1149 .lut_mask = 16'hE2CC;
defparam \mipsregister|register~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneii_lcell_comb \mipsregister|register~1150 (
// Equation(s):
// \mipsregister|register~1150_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~1147_combout )))) # (!\comb~3_combout  & (!\comb~2_combout  & ((\mipsregister|register~1149_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1147_combout ),
	.datad(\mipsregister|register~1149_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1150_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1150 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N5
cycloneii_lcell_ff \mipsregister|register~870 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~870_regout ));

// Location: LCFF_X48_Y25_N27
cycloneii_lcell_ff \mipsregister|register~614 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~614_regout ));

// Location: LCCOMB_X48_Y25_N26
cycloneii_lcell_comb \mipsregister|register~1151 (
// Equation(s):
// \mipsregister|register~1151_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~742_regout )) # (!\comb~0_combout  & ((\mipsregister|register~614_regout )))))

	.dataa(\mipsregister|register~742_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~614_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1151_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1151 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N4
cycloneii_lcell_comb \mipsregister|register~1152 (
// Equation(s):
// \mipsregister|register~1152_combout  = (\comb~1_combout  & ((\mipsregister|register~1151_combout  & (!\mipsregister|register~998_regout )) # (!\mipsregister|register~1151_combout  & ((\mipsregister|register~870_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1151_combout ))))

	.dataa(\mipsregister|register~998_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~870_regout ),
	.datad(\mipsregister|register~1151_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1152_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1152 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneii_lcell_comb \mipsregister|register~1153 (
// Equation(s):
// \mipsregister|register~1153_combout  = (\mipsregister|register~1150_combout  & (((\mipsregister|register~1152_combout ) # (!\comb~2_combout )))) # (!\mipsregister|register~1150_combout  & (\mipsregister|register~1145_combout  & (\comb~2_combout )))

	.dataa(\mipsregister|register~1145_combout ),
	.datab(\mipsregister|register~1150_combout ),
	.datac(\comb~2_combout ),
	.datad(\mipsregister|register~1152_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1153_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1153 .lut_mask = 16'hEC2C;
defparam \mipsregister|register~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneii_lcell_comb \seg2|OperandB_out~12 (
// Equation(s):
// \seg2|OperandB_out~12_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1153_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1163_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\mipsregister|register~1163_combout ),
	.datad(\mipsregister|register~1153_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~12 .lut_mask = 16'h3210;
defparam \seg2|OperandB_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneii_lcell_comb \seg2|OperandB_out~13 (
// Equation(s):
// \seg2|OperandB_out~13_combout  = (\seg2|OperandB_out~12_combout ) # ((\Rd_in~6_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(vcc),
	.datab(\Rd_in~6_combout ),
	.datac(\forward|Rt_LoudUse_Forward~combout ),
	.datad(\seg2|OperandB_out~12_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~13 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N25
cycloneii_lcell_ff \seg2|OperandB_out[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [6]));

// Location: LCFF_X44_Y26_N9
cycloneii_lcell_ff \mipsregister|register~103 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~103_regout ));

// Location: LCFF_X45_Y26_N29
cycloneii_lcell_ff \mipsregister|register~7 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~7_regout ));

// Location: LCCOMB_X45_Y26_N28
cycloneii_lcell_comb \mipsregister|register~1178 (
// Equation(s):
// \mipsregister|register~1178_combout  = (\comb~2_combout  & ((\mipsregister|register~71_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~7_regout  & !\comb~3_combout ))))

	.dataa(\mipsregister|register~71_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~7_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1178_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1178 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cycloneii_lcell_comb \mipsregister|register~1179 (
// Equation(s):
// \mipsregister|register~1179_combout  = (\comb~3_combout  & ((\mipsregister|register~1178_combout  & ((\mipsregister|register~103_regout ))) # (!\mipsregister|register~1178_combout  & (\mipsregister|register~39_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1178_combout ))))

	.dataa(\mipsregister|register~39_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~103_regout ),
	.datad(\mipsregister|register~1178_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1179_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1179 .lut_mask = 16'hF388;
defparam \mipsregister|register~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N2
cycloneii_lcell_comb \mipsregister|register~1756 (
// Equation(s):
// \mipsregister|register~1756_combout  = !\mipsregister|Mux24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux24~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1756_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1756 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N3
cycloneii_lcell_ff \mipsregister|register~359 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1756_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~359_regout ));

// Location: LCFF_X45_Y25_N13
cycloneii_lcell_ff \mipsregister|register~295 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~295_regout ));

// Location: LCCOMB_X45_Y22_N22
cycloneii_lcell_comb \mipsregister|register~1755 (
// Equation(s):
// \mipsregister|register~1755_combout  = !\mipsregister|Mux24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux24~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1755_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1755 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N23
cycloneii_lcell_ff \mipsregister|register~263 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1755_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~263_regout ));

// Location: LCFF_X45_Y22_N25
cycloneii_lcell_ff \mipsregister|register~327 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~327_regout ));

// Location: LCCOMB_X45_Y22_N24
cycloneii_lcell_comb \mipsregister|register~1176 (
// Equation(s):
// \mipsregister|register~1176_combout  = (\comb~2_combout  & (((\mipsregister|register~327_regout ) # (\comb~3_combout )))) # (!\comb~2_combout  & (!\mipsregister|register~263_regout  & ((!\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~263_regout ),
	.datac(\mipsregister|register~327_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1176_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1176 .lut_mask = 16'hAAB1;
defparam \mipsregister|register~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneii_lcell_comb \mipsregister|register~1177 (
// Equation(s):
// \mipsregister|register~1177_combout  = (\comb~3_combout  & ((\mipsregister|register~1176_combout  & (!\mipsregister|register~359_regout )) # (!\mipsregister|register~1176_combout  & ((\mipsregister|register~295_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1176_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~359_regout ),
	.datac(\mipsregister|register~295_regout ),
	.datad(\mipsregister|register~1176_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1177_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1177 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneii_lcell_comb \mipsregister|register~1180 (
// Equation(s):
// \mipsregister|register~1180_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~1177_combout ))) # (!\comb~1_combout  & (\mipsregister|register~1179_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1179_combout ),
	.datad(\mipsregister|register~1177_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1180_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1180 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N21
cycloneii_lcell_ff \mipsregister|register~487 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|Mux24~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~487_regout ));

// Location: LCFF_X42_Y28_N13
cycloneii_lcell_ff \mipsregister|register~455 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~455_regout ));

// Location: LCFF_X41_Y28_N17
cycloneii_lcell_ff \mipsregister|register~391 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~391_regout ));

// Location: LCCOMB_X41_Y28_N16
cycloneii_lcell_comb \mipsregister|register~1181 (
// Equation(s):
// \mipsregister|register~1181_combout  = (\comb~3_combout  & (((\comb~2_combout )) # (!\mipsregister|register~423_regout ))) # (!\comb~3_combout  & (((\mipsregister|register~391_regout  & !\comb~2_combout ))))

	.dataa(\mipsregister|register~423_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~391_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1181_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1181 .lut_mask = 16'hCC74;
defparam \mipsregister|register~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cycloneii_lcell_comb \mipsregister|register~1182 (
// Equation(s):
// \mipsregister|register~1182_combout  = (\comb~2_combout  & ((\mipsregister|register~1181_combout  & (\mipsregister|register~487_regout )) # (!\mipsregister|register~1181_combout  & ((\mipsregister|register~455_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1181_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~487_regout ),
	.datac(\mipsregister|register~455_regout ),
	.datad(\mipsregister|register~1181_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1182_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1182 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneii_lcell_comb \mipsregister|register~1183 (
// Equation(s):
// \mipsregister|register~1183_combout  = (\mipsregister|register~1180_combout  & (((\mipsregister|register~1182_combout ) # (!\comb~0_combout )))) # (!\mipsregister|register~1180_combout  & (\mipsregister|register~1175_combout  & ((\comb~0_combout ))))

	.dataa(\mipsregister|register~1175_combout ),
	.datab(\mipsregister|register~1180_combout ),
	.datac(\mipsregister|register~1182_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1183_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1183 .lut_mask = 16'hE2CC;
defparam \mipsregister|register~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N29
cycloneii_lcell_ff \mipsregister|register~743 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~743_regout ));

// Location: LCFF_X48_Y25_N25
cycloneii_lcell_ff \mipsregister|register~615 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~615_regout ));

// Location: LCCOMB_X47_Y25_N28
cycloneii_lcell_comb \mipsregister|register~871feeder (
// Equation(s):
// \mipsregister|register~871feeder_combout  = \mipsregister|Mux24~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux24~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~871feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~871feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~871feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N29
cycloneii_lcell_ff \mipsregister|register~871 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~871feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~871_regout ));

// Location: LCCOMB_X48_Y25_N24
cycloneii_lcell_comb \mipsregister|register~1171 (
// Equation(s):
// \mipsregister|register~1171_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~871_regout ))) # (!\comb~1_combout  & (\mipsregister|register~615_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~615_regout ),
	.datad(\mipsregister|register~871_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1171_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1171 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N28
cycloneii_lcell_comb \mipsregister|register~1172 (
// Equation(s):
// \mipsregister|register~1172_combout  = (\comb~0_combout  & ((\mipsregister|register~1171_combout  & (!\mipsregister|register~999_regout )) # (!\mipsregister|register~1171_combout  & ((\mipsregister|register~743_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1171_combout ))))

	.dataa(\mipsregister|register~999_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~743_regout ),
	.datad(\mipsregister|register~1171_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1172_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1172 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N17
cycloneii_lcell_ff \mipsregister|register~775 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~775_regout ));

// Location: LCFF_X40_Y21_N11
cycloneii_lcell_ff \mipsregister|register~903 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~903_regout ));

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \mipsregister|register~1169 (
// Equation(s):
// \mipsregister|register~1169_combout  = (\mipsregister|register~1168_combout  & (((\mipsregister|register~903_regout ) # (!\comb~1_combout )))) # (!\mipsregister|register~1168_combout  & (\mipsregister|register~775_regout  & ((\comb~1_combout ))))

	.dataa(\mipsregister|register~1168_combout ),
	.datab(\mipsregister|register~775_regout ),
	.datac(\mipsregister|register~903_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1169_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1169 .lut_mask = 16'hE4AA;
defparam \mipsregister|register~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \mipsregister|register~1170 (
// Equation(s):
// \mipsregister|register~1170_combout  = (\comb~2_combout  & ((\mipsregister|register~1167_combout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~1169_combout  & !\comb~3_combout ))))

	.dataa(\mipsregister|register~1167_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1169_combout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1170_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1170 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N13
cycloneii_lcell_ff \mipsregister|register~935 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~935_regout ));

// Location: LCFF_X41_Y23_N27
cycloneii_lcell_ff \mipsregister|register~551 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~551_regout ));

// Location: LCCOMB_X41_Y23_N26
cycloneii_lcell_comb \mipsregister|register~1164 (
// Equation(s):
// \mipsregister|register~1164_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~807_regout )) # (!\comb~1_combout  & ((\mipsregister|register~551_regout )))))

	.dataa(\mipsregister|register~807_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~551_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1164_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1164 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneii_lcell_comb \mipsregister|register~1165 (
// Equation(s):
// \mipsregister|register~1165_combout  = (\comb~0_combout  & ((\mipsregister|register~1164_combout  & ((\mipsregister|register~935_regout ))) # (!\mipsregister|register~1164_combout  & (\mipsregister|register~679_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1164_combout ))))

	.dataa(\mipsregister|register~679_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~935_regout ),
	.datad(\mipsregister|register~1164_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1165_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1165 .lut_mask = 16'hF388;
defparam \mipsregister|register~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \mipsregister|register~1173 (
// Equation(s):
// \mipsregister|register~1173_combout  = (\comb~3_combout  & ((\mipsregister|register~1170_combout  & (\mipsregister|register~1172_combout )) # (!\mipsregister|register~1170_combout  & ((\mipsregister|register~1165_combout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1170_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1172_combout ),
	.datac(\mipsregister|register~1170_combout ),
	.datad(\mipsregister|register~1165_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1173_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1173 .lut_mask = 16'hDAD0;
defparam \mipsregister|register~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneii_lcell_comb \seg2|OperandB_out~14 (
// Equation(s):
// \seg2|OperandB_out~14_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1173_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1183_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\mipsregister|register~1183_combout ),
	.datac(\mipsregister|register~1173_combout ),
	.datad(\forward|Rt_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~14 .lut_mask = 16'h00E4;
defparam \seg2|OperandB_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneii_lcell_comb \seg2|OperandB_out~15 (
// Equation(s):
// \seg2|OperandB_out~15_combout  = (\seg2|OperandB_out~14_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~7_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~7_combout ),
	.datad(\seg2|OperandB_out~14_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~15 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N17
cycloneii_lcell_ff \seg2|OperandB_out[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [7]));

// Location: LCFF_X48_Y24_N9
cycloneii_lcell_ff \mipsregister|register~872 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~872_regout ));

// Location: LCCOMB_X48_Y24_N30
cycloneii_lcell_comb \mipsregister|register~1759 (
// Equation(s):
// \mipsregister|register~1759_combout  = !\mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux23~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1759_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1759 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N31
cycloneii_lcell_ff \mipsregister|register~1000 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1759_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1000_regout ));

// Location: LCCOMB_X48_Y24_N8
cycloneii_lcell_comb \mipsregister|register~1192 (
// Equation(s):
// \mipsregister|register~1192_combout  = (\mipsregister|register~1191_combout  & (((!\mipsregister|register~1000_regout )) # (!\comb~1_combout ))) # (!\mipsregister|register~1191_combout  & (\comb~1_combout  & (\mipsregister|register~872_regout )))

	.dataa(\mipsregister|register~1191_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~872_regout ),
	.datad(\mipsregister|register~1000_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1192_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1192 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneii_lcell_comb \mipsregister|register~1758 (
// Equation(s):
// \mipsregister|register~1758_combout  = !\mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux23~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1758_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1758 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N25
cycloneii_lcell_ff \mipsregister|register~968 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1758_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~968_regout ));

// Location: LCFF_X40_Y24_N17
cycloneii_lcell_ff \mipsregister|register~712 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~712_regout ));

// Location: LCCOMB_X40_Y27_N10
cycloneii_lcell_comb \mipsregister|register~840feeder (
// Equation(s):
// \mipsregister|register~840feeder_combout  = \mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux23~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~840feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N11
cycloneii_lcell_ff \mipsregister|register~840 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~840feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~840_regout ));

// Location: LCFF_X40_Y24_N23
cycloneii_lcell_ff \mipsregister|register~584 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~584_regout ));

// Location: LCCOMB_X40_Y24_N22
cycloneii_lcell_comb \mipsregister|register~1184 (
// Equation(s):
// \mipsregister|register~1184_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~840_regout )) # (!\comb~1_combout  & ((\mipsregister|register~584_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~840_regout ),
	.datac(\mipsregister|register~584_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1184_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1184 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneii_lcell_comb \mipsregister|register~1185 (
// Equation(s):
// \mipsregister|register~1185_combout  = (\comb~0_combout  & ((\mipsregister|register~1184_combout  & (!\mipsregister|register~968_regout )) # (!\mipsregister|register~1184_combout  & ((\mipsregister|register~712_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1184_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~968_regout ),
	.datac(\mipsregister|register~712_regout ),
	.datad(\mipsregister|register~1184_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1185_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1185 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N28
cycloneii_lcell_comb \mipsregister|register~808feeder (
// Equation(s):
// \mipsregister|register~808feeder_combout  = \mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux23~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~808feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N29
cycloneii_lcell_ff \mipsregister|register~808 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~808feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~808_regout ));

// Location: LCFF_X44_Y23_N1
cycloneii_lcell_ff \mipsregister|register~936 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~936_regout ));

// Location: LCFF_X43_Y23_N19
cycloneii_lcell_ff \mipsregister|register~552 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~552_regout ));

// Location: LCCOMB_X43_Y23_N12
cycloneii_lcell_comb \mipsregister|register~680feeder (
// Equation(s):
// \mipsregister|register~680feeder_combout  = \mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux23~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~680feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N13
cycloneii_lcell_ff \mipsregister|register~680 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~680feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~680_regout ));

// Location: LCCOMB_X43_Y23_N18
cycloneii_lcell_comb \mipsregister|register~1186 (
// Equation(s):
// \mipsregister|register~1186_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~680_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~552_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~552_regout ),
	.datad(\mipsregister|register~680_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1186_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1186 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
cycloneii_lcell_comb \mipsregister|register~1187 (
// Equation(s):
// \mipsregister|register~1187_combout  = (\comb~1_combout  & ((\mipsregister|register~1186_combout  & ((\mipsregister|register~936_regout ))) # (!\mipsregister|register~1186_combout  & (\mipsregister|register~808_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1186_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~808_regout ),
	.datac(\mipsregister|register~936_regout ),
	.datad(\mipsregister|register~1186_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1187_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1187 .lut_mask = 16'hF588;
defparam \mipsregister|register~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N27
cycloneii_lcell_ff \mipsregister|register~520 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~520_regout ));

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \mipsregister|register~1188 (
// Equation(s):
// \mipsregister|register~1188_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~776_regout )) # (!\comb~1_combout  & ((\mipsregister|register~520_regout )))))

	.dataa(\mipsregister|register~776_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~520_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1188_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1188 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N7
cycloneii_lcell_ff \mipsregister|register~904 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~904_regout ));

// Location: LCCOMB_X42_Y21_N6
cycloneii_lcell_comb \mipsregister|register~1189 (
// Equation(s):
// \mipsregister|register~1189_combout  = (\mipsregister|register~1188_combout  & (((\mipsregister|register~904_regout ) # (!\comb~0_combout )))) # (!\mipsregister|register~1188_combout  & (\mipsregister|register~648_regout  & ((\comb~0_combout ))))

	.dataa(\mipsregister|register~648_regout ),
	.datab(\mipsregister|register~1188_combout ),
	.datac(\mipsregister|register~904_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1189_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1189 .lut_mask = 16'hE2CC;
defparam \mipsregister|register~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneii_lcell_comb \mipsregister|register~1190 (
// Equation(s):
// \mipsregister|register~1190_combout  = (\comb~3_combout  & ((\mipsregister|register~1187_combout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~1189_combout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1187_combout ),
	.datac(\mipsregister|register~1189_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1190_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1190 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneii_lcell_comb \mipsregister|register~1193 (
// Equation(s):
// \mipsregister|register~1193_combout  = (\comb~2_combout  & ((\mipsregister|register~1190_combout  & (\mipsregister|register~1192_combout )) # (!\mipsregister|register~1190_combout  & ((\mipsregister|register~1185_combout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1190_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1192_combout ),
	.datac(\mipsregister|register~1185_combout ),
	.datad(\mipsregister|register~1190_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1193_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1193 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N27
cycloneii_lcell_ff \mipsregister|register~360 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~360_regout ));

// Location: LCCOMB_X44_Y21_N12
cycloneii_lcell_comb \mipsregister|register~1761 (
// Equation(s):
// \mipsregister|register~1761_combout  = !\mipsregister|Mux23~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux23~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1761_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1761 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N13
cycloneii_lcell_ff \mipsregister|register~296 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1761_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~296_regout ));

// Location: LCFF_X43_Y21_N17
cycloneii_lcell_ff \mipsregister|register~264 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~264_regout ));

// Location: LCCOMB_X43_Y21_N16
cycloneii_lcell_comb \mipsregister|register~1194 (
// Equation(s):
// \mipsregister|register~1194_combout  = (\comb~3_combout  & (((\comb~2_combout )) # (!\mipsregister|register~296_regout ))) # (!\comb~3_combout  & (((\mipsregister|register~264_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~296_regout ),
	.datac(\mipsregister|register~264_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1194_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1194 .lut_mask = 16'hAA72;
defparam \mipsregister|register~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
cycloneii_lcell_comb \mipsregister|register~1195 (
// Equation(s):
// \mipsregister|register~1195_combout  = (\comb~2_combout  & ((\mipsregister|register~1194_combout  & ((\mipsregister|register~360_regout ))) # (!\mipsregister|register~1194_combout  & (!\mipsregister|register~328_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1194_combout ))))

	.dataa(\mipsregister|register~328_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~360_regout ),
	.datad(\mipsregister|register~1194_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1195_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1195 .lut_mask = 16'hF344;
defparam \mipsregister|register~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N23
cycloneii_lcell_ff \mipsregister|register~72 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~72_regout ));

// Location: LCFF_X45_Y26_N1
cycloneii_lcell_ff \mipsregister|register~8 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~8_regout ));

// Location: LCCOMB_X45_Y26_N0
cycloneii_lcell_comb \mipsregister|register~1198 (
// Equation(s):
// \mipsregister|register~1198_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (!\mipsregister|register~40_regout )) # (!\comb~3_combout  & ((\mipsregister|register~8_regout )))))

	.dataa(\mipsregister|register~40_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~8_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1198_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1198 .lut_mask = 16'hDD30;
defparam \mipsregister|register~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneii_lcell_comb \mipsregister|register~1199 (
// Equation(s):
// \mipsregister|register~1199_combout  = (\comb~2_combout  & ((\mipsregister|register~1198_combout  & (\mipsregister|register~104_regout )) # (!\mipsregister|register~1198_combout  & ((\mipsregister|register~72_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1198_combout ))))

	.dataa(\mipsregister|register~104_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~72_regout ),
	.datad(\mipsregister|register~1198_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1199_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1199 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N31
cycloneii_lcell_ff \mipsregister|register~232 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~232_regout ));

// Location: LCFF_X48_Y27_N11
cycloneii_lcell_ff \mipsregister|register~136 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux23~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~136_regout ));

// Location: LCCOMB_X48_Y27_N10
cycloneii_lcell_comb \mipsregister|register~1196 (
// Equation(s):
// \mipsregister|register~1196_combout  = (\comb~2_combout  & ((\mipsregister|register~200_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~136_regout  & !\comb~3_combout ))))

	.dataa(\mipsregister|register~200_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~136_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1196_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1196 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneii_lcell_comb \mipsregister|register~1197 (
// Equation(s):
// \mipsregister|register~1197_combout  = (\comb~3_combout  & ((\mipsregister|register~1196_combout  & ((\mipsregister|register~232_regout ))) # (!\mipsregister|register~1196_combout  & (!\mipsregister|register~168_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1196_combout ))))

	.dataa(\mipsregister|register~168_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~232_regout ),
	.datad(\mipsregister|register~1196_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1197_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1197 .lut_mask = 16'hF344;
defparam \mipsregister|register~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneii_lcell_comb \mipsregister|register~1200 (
// Equation(s):
// \mipsregister|register~1200_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~1197_combout ))) # (!\comb~0_combout  & (\mipsregister|register~1199_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1199_combout ),
	.datad(\mipsregister|register~1197_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1200_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1200 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneii_lcell_comb \mipsregister|register~1203 (
// Equation(s):
// \mipsregister|register~1203_combout  = (\comb~1_combout  & ((\mipsregister|register~1200_combout  & (\mipsregister|register~1202_combout )) # (!\mipsregister|register~1200_combout  & ((\mipsregister|register~1195_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1200_combout ))))

	.dataa(\mipsregister|register~1202_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1195_combout ),
	.datad(\mipsregister|register~1200_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1203_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1203 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneii_lcell_comb \seg2|OperandB_out~16 (
// Equation(s):
// \seg2|OperandB_out~16_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1193_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1203_combout )))))

	.dataa(\comb~4_combout ),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\mipsregister|register~1193_combout ),
	.datad(\mipsregister|register~1203_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~16 .lut_mask = 16'h3120;
defparam \seg2|OperandB_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \seg2|OperandB_out~17 (
// Equation(s):
// \seg2|OperandB_out~17_combout  = (\seg2|OperandB_out~16_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~8_combout ))

	.dataa(vcc),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\Rd_in~8_combout ),
	.datad(\seg2|OperandB_out~16_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~17 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N21
cycloneii_lcell_ff \seg2|OperandB_out[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [8]));

// Location: LCFF_X42_Y27_N5
cycloneii_lcell_ff \mipsregister|register~233 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~233_regout ));

// Location: LCFF_X41_Y27_N25
cycloneii_lcell_ff \mipsregister|register~137 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~137_regout ));

// Location: LCCOMB_X42_Y27_N6
cycloneii_lcell_comb \mipsregister|register~1767 (
// Equation(s):
// \mipsregister|register~1767_combout  = !\mipsregister|Mux22~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux22~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1767_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1767 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N7
cycloneii_lcell_ff \mipsregister|register~169 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1767_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~169_regout ));

// Location: LCCOMB_X41_Y27_N24
cycloneii_lcell_comb \mipsregister|register~1214 (
// Equation(s):
// \mipsregister|register~1214_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((!\mipsregister|register~169_regout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~137_regout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~137_regout ),
	.datad(\mipsregister|register~169_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1214_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1214 .lut_mask = 16'h98BA;
defparam \mipsregister|register~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cycloneii_lcell_comb \mipsregister|register~1215 (
// Equation(s):
// \mipsregister|register~1215_combout  = (\comb~2_combout  & ((\mipsregister|register~1214_combout  & ((\mipsregister|register~233_regout ))) # (!\mipsregister|register~1214_combout  & (\mipsregister|register~201_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1214_combout ))))

	.dataa(\mipsregister|register~201_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~233_regout ),
	.datad(\mipsregister|register~1214_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1215_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1215 .lut_mask = 16'hF388;
defparam \mipsregister|register~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N15
cycloneii_lcell_ff \mipsregister|register~457 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~457_regout ));

// Location: LCFF_X42_Y29_N5
cycloneii_lcell_ff \mipsregister|register~489 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~489_regout ));

// Location: LCCOMB_X42_Y28_N28
cycloneii_lcell_comb \mipsregister|register~425feeder (
// Equation(s):
// \mipsregister|register~425feeder_combout  = \mipsregister|Mux22~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux22~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~425feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N29
cycloneii_lcell_ff \mipsregister|register~425 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~425feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~425_regout ));

// Location: LCFF_X41_Y28_N3
cycloneii_lcell_ff \mipsregister|register~393 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~393_regout ));

// Location: LCCOMB_X41_Y28_N2
cycloneii_lcell_comb \mipsregister|register~1221 (
// Equation(s):
// \mipsregister|register~1221_combout  = (\comb~3_combout  & ((\mipsregister|register~425_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~393_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~425_regout ),
	.datac(\mipsregister|register~393_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1221_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1221 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cycloneii_lcell_comb \mipsregister|register~1222 (
// Equation(s):
// \mipsregister|register~1222_combout  = (\comb~2_combout  & ((\mipsregister|register~1221_combout  & ((\mipsregister|register~489_regout ))) # (!\mipsregister|register~1221_combout  & (\mipsregister|register~457_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1221_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~457_regout ),
	.datac(\mipsregister|register~489_regout ),
	.datad(\mipsregister|register~1221_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1222_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1222 .lut_mask = 16'hF588;
defparam \mipsregister|register~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneii_lcell_comb \mipsregister|register~1768 (
// Equation(s):
// \mipsregister|register~1768_combout  = !\mipsregister|Mux22~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux22~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1768_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1768 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N23
cycloneii_lcell_ff \mipsregister|register~41 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1768_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~41_regout ));

// Location: LCFF_X44_Y26_N23
cycloneii_lcell_ff \mipsregister|register~105 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~105_regout ));

// Location: LCCOMB_X44_Y26_N22
cycloneii_lcell_comb \mipsregister|register~1219 (
// Equation(s):
// \mipsregister|register~1219_combout  = (\mipsregister|register~1218_combout  & (((\mipsregister|register~105_regout ) # (!\comb~3_combout )))) # (!\mipsregister|register~1218_combout  & (!\mipsregister|register~41_regout  & ((\comb~3_combout ))))

	.dataa(\mipsregister|register~1218_combout ),
	.datab(\mipsregister|register~41_regout ),
	.datac(\mipsregister|register~105_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1219_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1219 .lut_mask = 16'hB1AA;
defparam \mipsregister|register~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N7
cycloneii_lcell_ff \mipsregister|register~361 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~361_regout ));

// Location: LCFF_X44_Y24_N29
cycloneii_lcell_ff \mipsregister|register~329 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~329_regout ));

// Location: LCFF_X44_Y24_N11
cycloneii_lcell_ff \mipsregister|register~265 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~265_regout ));

// Location: LCCOMB_X44_Y24_N10
cycloneii_lcell_comb \mipsregister|register~1216 (
// Equation(s):
// \mipsregister|register~1216_combout  = (\comb~2_combout  & ((\mipsregister|register~329_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~265_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~329_regout ),
	.datac(\mipsregister|register~265_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1216_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1216 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N6
cycloneii_lcell_comb \mipsregister|register~1217 (
// Equation(s):
// \mipsregister|register~1217_combout  = (\comb~3_combout  & ((\mipsregister|register~1216_combout  & ((\mipsregister|register~361_regout ))) # (!\mipsregister|register~1216_combout  & (\mipsregister|register~297_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1216_combout ))))

	.dataa(\mipsregister|register~297_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~361_regout ),
	.datad(\mipsregister|register~1216_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1217_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1217 .lut_mask = 16'hF388;
defparam \mipsregister|register~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneii_lcell_comb \mipsregister|register~1220 (
// Equation(s):
// \mipsregister|register~1220_combout  = (\comb~1_combout  & (((\mipsregister|register~1217_combout ) # (\comb~0_combout )))) # (!\comb~1_combout  & (\mipsregister|register~1219_combout  & ((!\comb~0_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1219_combout ),
	.datac(\mipsregister|register~1217_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1220_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1220 .lut_mask = 16'hAAE4;
defparam \mipsregister|register~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneii_lcell_comb \mipsregister|register~1223 (
// Equation(s):
// \mipsregister|register~1223_combout  = (\comb~0_combout  & ((\mipsregister|register~1220_combout  & ((\mipsregister|register~1222_combout ))) # (!\mipsregister|register~1220_combout  & (\mipsregister|register~1215_combout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1220_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1215_combout ),
	.datac(\mipsregister|register~1222_combout ),
	.datad(\mipsregister|register~1220_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1223_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1223 .lut_mask = 16'hF588;
defparam \mipsregister|register~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N21
cycloneii_lcell_ff \mipsregister|register~745 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~745_regout ));

// Location: LCFF_X47_Y23_N23
cycloneii_lcell_ff \mipsregister|register~617 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~617_regout ));

// Location: LCCOMB_X47_Y23_N22
cycloneii_lcell_comb \mipsregister|register~1211 (
// Equation(s):
// \mipsregister|register~1211_combout  = (\comb~1_combout  & ((\mipsregister|register~873_regout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~617_regout  & !\comb~0_combout ))))

	.dataa(\mipsregister|register~873_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~617_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1211_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1211 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N20
cycloneii_lcell_comb \mipsregister|register~1212 (
// Equation(s):
// \mipsregister|register~1212_combout  = (\comb~0_combout  & ((\mipsregister|register~1211_combout  & (!\mipsregister|register~1001_regout )) # (!\mipsregister|register~1211_combout  & ((\mipsregister|register~745_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1211_combout ))))

	.dataa(\mipsregister|register~1001_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~745_regout ),
	.datad(\mipsregister|register~1211_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1212_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1212 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneii_lcell_comb \mipsregister|register~1765 (
// Equation(s):
// \mipsregister|register~1765_combout  = !\mipsregister|Mux22~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux22~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1765_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1765 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N31
cycloneii_lcell_ff \mipsregister|register~969 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1765_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~969_regout ));

// Location: LCFF_X40_Y23_N21
cycloneii_lcell_ff \mipsregister|register~841 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~841_regout ));

// Location: LCFF_X39_Y25_N7
cycloneii_lcell_ff \mipsregister|register~585 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~585_regout ));

// Location: LCFF_X39_Y25_N29
cycloneii_lcell_ff \mipsregister|register~713 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~713_regout ));

// Location: LCCOMB_X39_Y25_N6
cycloneii_lcell_comb \mipsregister|register~1206 (
// Equation(s):
// \mipsregister|register~1206_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~713_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~585_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~585_regout ),
	.datad(\mipsregister|register~713_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1206_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1206 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \mipsregister|register~1207 (
// Equation(s):
// \mipsregister|register~1207_combout  = (\comb~1_combout  & ((\mipsregister|register~1206_combout  & (!\mipsregister|register~969_regout )) # (!\mipsregister|register~1206_combout  & ((\mipsregister|register~841_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1206_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~969_regout ),
	.datac(\mipsregister|register~841_regout ),
	.datad(\mipsregister|register~1206_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1207_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1207 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N27
cycloneii_lcell_ff \mipsregister|register~905 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~905_regout ));

// Location: LCFF_X41_Y22_N17
cycloneii_lcell_ff \mipsregister|register~777 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~777_regout ));

// Location: LCFF_X41_Y22_N11
cycloneii_lcell_ff \mipsregister|register~521 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~521_regout ));

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \mipsregister|register~649 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~649_regout ));

// Location: LCCOMB_X41_Y22_N10
cycloneii_lcell_comb \mipsregister|register~1208 (
// Equation(s):
// \mipsregister|register~1208_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~649_regout ))) # (!\comb~0_combout  & (\mipsregister|register~521_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~521_regout ),
	.datad(\mipsregister|register~649_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1208_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1208 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \mipsregister|register~1209 (
// Equation(s):
// \mipsregister|register~1209_combout  = (\comb~1_combout  & ((\mipsregister|register~1208_combout  & (\mipsregister|register~905_regout )) # (!\mipsregister|register~1208_combout  & ((\mipsregister|register~777_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1208_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~905_regout ),
	.datac(\mipsregister|register~777_regout ),
	.datad(\mipsregister|register~1208_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1209_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1209 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \mipsregister|register~1210 (
// Equation(s):
// \mipsregister|register~1210_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~1207_combout )) # (!\comb~2_combout  & ((\mipsregister|register~1209_combout )))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1207_combout ),
	.datad(\mipsregister|register~1209_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1210_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1210 .lut_mask = 16'hD9C8;
defparam \mipsregister|register~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N27
cycloneii_lcell_ff \mipsregister|register~553 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~553_regout ));

// Location: LCFF_X45_Y23_N11
cycloneii_lcell_ff \mipsregister|register~809 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~809_regout ));

// Location: LCCOMB_X43_Y23_N26
cycloneii_lcell_comb \mipsregister|register~1204 (
// Equation(s):
// \mipsregister|register~1204_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~809_regout ))) # (!\comb~1_combout  & (\mipsregister|register~553_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~553_regout ),
	.datad(\mipsregister|register~809_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1204_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1204 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N9
cycloneii_lcell_ff \mipsregister|register~681 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~681_regout ));

// Location: LCFF_X44_Y23_N31
cycloneii_lcell_ff \mipsregister|register~937 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux22~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~937_regout ));

// Location: LCCOMB_X43_Y23_N8
cycloneii_lcell_comb \mipsregister|register~1205 (
// Equation(s):
// \mipsregister|register~1205_combout  = (\comb~0_combout  & ((\mipsregister|register~1204_combout  & ((\mipsregister|register~937_regout ))) # (!\mipsregister|register~1204_combout  & (\mipsregister|register~681_regout )))) # (!\comb~0_combout  & 
// (\mipsregister|register~1204_combout ))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1204_combout ),
	.datac(\mipsregister|register~681_regout ),
	.datad(\mipsregister|register~937_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1205_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1205 .lut_mask = 16'hEC64;
defparam \mipsregister|register~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N20
cycloneii_lcell_comb \mipsregister|register~1213 (
// Equation(s):
// \mipsregister|register~1213_combout  = (\comb~3_combout  & ((\mipsregister|register~1210_combout  & (\mipsregister|register~1212_combout )) # (!\mipsregister|register~1210_combout  & ((\mipsregister|register~1205_combout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1210_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1212_combout ),
	.datac(\mipsregister|register~1210_combout ),
	.datad(\mipsregister|register~1205_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1213_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1213 .lut_mask = 16'hDAD0;
defparam \mipsregister|register~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneii_lcell_comb \seg2|OperandB_out~18 (
// Equation(s):
// \seg2|OperandB_out~18_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1213_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1223_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\mipsregister|register~1223_combout ),
	.datad(\mipsregister|register~1213_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~18 .lut_mask = 16'h3210;
defparam \seg2|OperandB_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneii_lcell_comb \seg2|OperandB_out~19 (
// Equation(s):
// \seg2|OperandB_out~19_combout  = (\seg2|OperandB_out~18_combout ) # ((\Rd_in~9_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~9_combout ),
	.datab(vcc),
	.datac(\forward|Rt_LoudUse_Forward~combout ),
	.datad(\seg2|OperandB_out~18_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~19 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N11
cycloneii_lcell_ff \seg2|OperandB_out[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [9]));

// Location: LCCOMB_X47_Y27_N20
cycloneii_lcell_comb \mipsregister|register~1772 (
// Equation(s):
// \mipsregister|register~1772_combout  = !\mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1772_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1772 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N21
cycloneii_lcell_ff \mipsregister|register~170 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1772_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~170_regout ));

// Location: LCFF_X44_Y27_N3
cycloneii_lcell_ff \mipsregister|register~234 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~234_regout ));

// Location: LCFF_X43_Y27_N15
cycloneii_lcell_ff \mipsregister|register~138 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~138_regout ));

// Location: LCCOMB_X43_Y27_N14
cycloneii_lcell_comb \mipsregister|register~1236 (
// Equation(s):
// \mipsregister|register~1236_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~202_regout )) # (!\comb~2_combout  & ((\mipsregister|register~138_regout )))))

	.dataa(\mipsregister|register~202_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~138_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1236_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1236 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneii_lcell_comb \mipsregister|register~1237 (
// Equation(s):
// \mipsregister|register~1237_combout  = (\comb~3_combout  & ((\mipsregister|register~1236_combout  & ((\mipsregister|register~234_regout ))) # (!\mipsregister|register~1236_combout  & (!\mipsregister|register~170_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1236_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~170_regout ),
	.datac(\mipsregister|register~234_regout ),
	.datad(\mipsregister|register~1236_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1237_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1237 .lut_mask = 16'hF522;
defparam \mipsregister|register~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneii_lcell_comb \mipsregister|register~106feeder (
// Equation(s):
// \mipsregister|register~106feeder_combout  = \mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~106feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N29
cycloneii_lcell_ff \mipsregister|register~106 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~106feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~106_regout ));

// Location: LCFF_X44_Y29_N1
cycloneii_lcell_ff \mipsregister|register~74 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~74_regout ));

// Location: LCCOMB_X47_Y29_N4
cycloneii_lcell_comb \mipsregister|register~42feeder (
// Equation(s):
// \mipsregister|register~42feeder_combout  = \mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~42feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N5
cycloneii_lcell_ff \mipsregister|register~42 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~42feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~42_regout ));

// Location: LCFF_X47_Y29_N27
cycloneii_lcell_ff \mipsregister|register~10 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~10_regout ));

// Location: LCCOMB_X47_Y29_N26
cycloneii_lcell_comb \mipsregister|register~1238 (
// Equation(s):
// \mipsregister|register~1238_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~42_regout )) # (!\comb~3_combout  & ((\mipsregister|register~10_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~42_regout ),
	.datac(\mipsregister|register~10_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1238_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1238 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cycloneii_lcell_comb \mipsregister|register~1239 (
// Equation(s):
// \mipsregister|register~1239_combout  = (\comb~2_combout  & ((\mipsregister|register~1238_combout  & (\mipsregister|register~106_regout )) # (!\mipsregister|register~1238_combout  & ((\mipsregister|register~74_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1238_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~106_regout ),
	.datac(\mipsregister|register~74_regout ),
	.datad(\mipsregister|register~1238_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1239_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1239 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cycloneii_lcell_comb \mipsregister|register~1240 (
// Equation(s):
// \mipsregister|register~1240_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~1237_combout )))) # (!\comb~0_combout  & (!\comb~1_combout  & ((\mipsregister|register~1239_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1237_combout ),
	.datad(\mipsregister|register~1239_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1240_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1240 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N12
cycloneii_lcell_comb \mipsregister|register~1771 (
// Equation(s):
// \mipsregister|register~1771_combout  = !\mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1771_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1771 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N13
cycloneii_lcell_ff \mipsregister|register~362 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1771_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~362_regout ));

// Location: LCFF_X44_Y24_N1
cycloneii_lcell_ff \mipsregister|register~330 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~330_regout ));

// Location: LCFF_X44_Y24_N19
cycloneii_lcell_ff \mipsregister|register~266 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~266_regout ));

// Location: LCCOMB_X47_Y24_N14
cycloneii_lcell_comb \mipsregister|register~298feeder (
// Equation(s):
// \mipsregister|register~298feeder_combout  = \mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~298feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N15
cycloneii_lcell_ff \mipsregister|register~298 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~298feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~298_regout ));

// Location: LCCOMB_X44_Y24_N18
cycloneii_lcell_comb \mipsregister|register~1234 (
// Equation(s):
// \mipsregister|register~1234_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~298_regout ))) # (!\comb~3_combout  & (\mipsregister|register~266_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~266_regout ),
	.datad(\mipsregister|register~298_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1234_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1234 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneii_lcell_comb \mipsregister|register~1235 (
// Equation(s):
// \mipsregister|register~1235_combout  = (\comb~2_combout  & ((\mipsregister|register~1234_combout  & (!\mipsregister|register~362_regout )) # (!\mipsregister|register~1234_combout  & ((\mipsregister|register~330_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1234_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~362_regout ),
	.datac(\mipsregister|register~330_regout ),
	.datad(\mipsregister|register~1234_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1235_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1235 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneii_lcell_comb \mipsregister|register~1243 (
// Equation(s):
// \mipsregister|register~1243_combout  = (\comb~1_combout  & ((\mipsregister|register~1240_combout  & (\mipsregister|register~1242_combout )) # (!\mipsregister|register~1240_combout  & ((\mipsregister|register~1235_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1240_combout ))))

	.dataa(\mipsregister|register~1242_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1240_combout ),
	.datad(\mipsregister|register~1235_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1243_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1243 .lut_mask = 16'hBCB0;
defparam \mipsregister|register~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N27
cycloneii_lcell_ff \mipsregister|register~906 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~906_regout ));

// Location: LCFF_X42_Y21_N17
cycloneii_lcell_ff \mipsregister|register~650 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~650_regout ));

// Location: LCFF_X41_Y22_N19
cycloneii_lcell_ff \mipsregister|register~522 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~522_regout ));

// Location: LCFF_X41_Y22_N29
cycloneii_lcell_ff \mipsregister|register~778 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~778_regout ));

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \mipsregister|register~1228 (
// Equation(s):
// \mipsregister|register~1228_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~778_regout )))) # (!\comb~1_combout  & (!\comb~0_combout  & (\mipsregister|register~522_regout )))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~522_regout ),
	.datad(\mipsregister|register~778_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1228_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1228 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
cycloneii_lcell_comb \mipsregister|register~1229 (
// Equation(s):
// \mipsregister|register~1229_combout  = (\comb~0_combout  & ((\mipsregister|register~1228_combout  & (\mipsregister|register~906_regout )) # (!\mipsregister|register~1228_combout  & ((\mipsregister|register~650_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1228_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~906_regout ),
	.datac(\mipsregister|register~650_regout ),
	.datad(\mipsregister|register~1228_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1229_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1229 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneii_lcell_comb \mipsregister|register~1230 (
// Equation(s):
// \mipsregister|register~1230_combout  = (\comb~3_combout  & ((\mipsregister|register~1227_combout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((!\comb~2_combout  & \mipsregister|register~1229_combout ))))

	.dataa(\mipsregister|register~1227_combout ),
	.datab(\comb~3_combout ),
	.datac(\comb~2_combout ),
	.datad(\mipsregister|register~1229_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1230_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1230 .lut_mask = 16'hCBC8;
defparam \mipsregister|register~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N1
cycloneii_lcell_ff \mipsregister|register~874 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~874_regout ));

// Location: LCCOMB_X48_Y23_N8
cycloneii_lcell_comb \mipsregister|register~746feeder (
// Equation(s):
// \mipsregister|register~746feeder_combout  = \mipsregister|Mux21~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux21~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~746feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N9
cycloneii_lcell_ff \mipsregister|register~746 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~746feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~746_regout ));

// Location: LCFF_X47_Y23_N7
cycloneii_lcell_ff \mipsregister|register~618 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~618_regout ));

// Location: LCCOMB_X47_Y23_N6
cycloneii_lcell_comb \mipsregister|register~1231 (
// Equation(s):
// \mipsregister|register~1231_combout  = (\comb~0_combout  & ((\mipsregister|register~746_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~618_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~746_regout ),
	.datac(\mipsregister|register~618_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1231_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1231 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N0
cycloneii_lcell_comb \mipsregister|register~1232 (
// Equation(s):
// \mipsregister|register~1232_combout  = (\comb~1_combout  & ((\mipsregister|register~1231_combout  & (!\mipsregister|register~1002_regout )) # (!\mipsregister|register~1231_combout  & ((\mipsregister|register~874_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1231_combout ))))

	.dataa(\mipsregister|register~1002_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~874_regout ),
	.datad(\mipsregister|register~1231_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1232_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1232 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneii_lcell_comb \mipsregister|register~1233 (
// Equation(s):
// \mipsregister|register~1233_combout  = (\comb~2_combout  & ((\mipsregister|register~1230_combout  & ((\mipsregister|register~1232_combout ))) # (!\mipsregister|register~1230_combout  & (\mipsregister|register~1225_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1230_combout ))))

	.dataa(\mipsregister|register~1225_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1230_combout ),
	.datad(\mipsregister|register~1232_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1233_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1233 .lut_mask = 16'hF838;
defparam \mipsregister|register~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneii_lcell_comb \seg2|OperandB_out~20 (
// Equation(s):
// \seg2|OperandB_out~20_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1233_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1243_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1243_combout ),
	.datad(\mipsregister|register~1233_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~20 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \seg2|OperandB_out~21 (
// Equation(s):
// \seg2|OperandB_out~21_combout  = (\seg2|OperandB_out~20_combout ) # ((\Rd_in~10_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~10_combout ),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(vcc),
	.datad(\seg2|OperandB_out~20_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~21 .lut_mask = 16'hFF88;
defparam \seg2|OperandB_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N23
cycloneii_lcell_ff \seg2|OperandB_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [10]));

// Location: LCFF_X44_Y30_N25
cycloneii_lcell_ff \mipsregister|register~76 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~76_regout ));

// Location: LCFF_X44_Y30_N23
cycloneii_lcell_ff \mipsregister|register~108 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~108_regout ));

// Location: LCCOMB_X44_Y30_N24
cycloneii_lcell_comb \mipsregister|register~1279 (
// Equation(s):
// \mipsregister|register~1279_combout  = (\mipsregister|register~1278_combout  & (((\mipsregister|register~108_regout )) # (!\comb~2_combout ))) # (!\mipsregister|register~1278_combout  & (\comb~2_combout  & (\mipsregister|register~76_regout )))

	.dataa(\mipsregister|register~1278_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~76_regout ),
	.datad(\mipsregister|register~108_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1279_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1279 .lut_mask = 16'hEA62;
defparam \mipsregister|register~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N28
cycloneii_lcell_comb \mipsregister|register~1280 (
// Equation(s):
// \mipsregister|register~1280_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~1277_combout )) # (!\comb~0_combout  & ((\mipsregister|register~1279_combout )))))

	.dataa(\mipsregister|register~1277_combout ),
	.datab(\comb~1_combout ),
	.datac(\comb~0_combout ),
	.datad(\mipsregister|register~1279_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1280_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1280 .lut_mask = 16'hE3E0;
defparam \mipsregister|register~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N5
cycloneii_lcell_ff \mipsregister|register~332 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~332_regout ));

// Location: LCFF_X45_Y22_N7
cycloneii_lcell_ff \mipsregister|register~268 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~268_regout ));

// Location: LCCOMB_X45_Y22_N6
cycloneii_lcell_comb \mipsregister|register~1274 (
// Equation(s):
// \mipsregister|register~1274_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~300_regout )) # (!\comb~3_combout  & ((\mipsregister|register~268_regout )))))

	.dataa(\mipsregister|register~300_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~268_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1274_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1274 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N4
cycloneii_lcell_comb \mipsregister|register~1275 (
// Equation(s):
// \mipsregister|register~1275_combout  = (\comb~2_combout  & ((\mipsregister|register~1274_combout  & (!\mipsregister|register~364_regout )) # (!\mipsregister|register~1274_combout  & ((\mipsregister|register~332_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1274_combout ))))

	.dataa(\mipsregister|register~364_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~332_regout ),
	.datad(\mipsregister|register~1274_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1275_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1275 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneii_lcell_comb \mipsregister|register~1283 (
// Equation(s):
// \mipsregister|register~1283_combout  = (\comb~1_combout  & ((\mipsregister|register~1280_combout  & (\mipsregister|register~1282_combout )) # (!\mipsregister|register~1280_combout  & ((\mipsregister|register~1275_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1280_combout ))))

	.dataa(\mipsregister|register~1282_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1280_combout ),
	.datad(\mipsregister|register~1275_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1283_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1283 .lut_mask = 16'hBCB0;
defparam \mipsregister|register~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N24
cycloneii_lcell_comb \mipsregister|register~812feeder (
// Equation(s):
// \mipsregister|register~812feeder_combout  = \mipsregister|Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux19~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~812feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~812feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~812feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N25
cycloneii_lcell_ff \mipsregister|register~812 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~812feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~812_regout ));

// Location: LCFF_X44_Y23_N5
cycloneii_lcell_ff \mipsregister|register~940 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~940_regout ));

// Location: LCCOMB_X44_Y23_N4
cycloneii_lcell_comb \mipsregister|register~1267 (
// Equation(s):
// \mipsregister|register~1267_combout  = (\mipsregister|register~1266_combout  & (((\mipsregister|register~940_regout ) # (!\comb~1_combout )))) # (!\mipsregister|register~1266_combout  & (\mipsregister|register~812_regout  & ((\comb~1_combout ))))

	.dataa(\mipsregister|register~1266_combout ),
	.datab(\mipsregister|register~812_regout ),
	.datac(\mipsregister|register~940_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1267_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1267 .lut_mask = 16'hE4AA;
defparam \mipsregister|register~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N19
cycloneii_lcell_ff \mipsregister|register~908 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~908_regout ));

// Location: LCFF_X42_Y22_N21
cycloneii_lcell_ff \mipsregister|register~652 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~652_regout ));

// Location: LCCOMB_X42_Y22_N20
cycloneii_lcell_comb \mipsregister|register~1269 (
// Equation(s):
// \mipsregister|register~1269_combout  = (\mipsregister|register~1268_combout  & ((\mipsregister|register~908_regout ) # ((!\comb~0_combout )))) # (!\mipsregister|register~1268_combout  & (((\mipsregister|register~652_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~1268_combout ),
	.datab(\mipsregister|register~908_regout ),
	.datac(\mipsregister|register~652_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1269_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1269 .lut_mask = 16'hD8AA;
defparam \mipsregister|register~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cycloneii_lcell_comb \mipsregister|register~1270 (
// Equation(s):
// \mipsregister|register~1270_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~1267_combout )))) # (!\comb~3_combout  & (!\comb~2_combout  & ((\mipsregister|register~1269_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1267_combout ),
	.datad(\mipsregister|register~1269_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1270_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1270 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N23
cycloneii_lcell_ff \mipsregister|register~876 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~876_regout ));

// Location: LCCOMB_X47_Y26_N26
cycloneii_lcell_comb \mipsregister|register~620feeder (
// Equation(s):
// \mipsregister|register~620feeder_combout  = \mipsregister|Mux19~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux19~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~620feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~620feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~620feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N27
cycloneii_lcell_ff \mipsregister|register~620 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~620feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~620_regout ));

// Location: LCFF_X47_Y26_N17
cycloneii_lcell_ff \mipsregister|register~748 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~748_regout ));

// Location: LCCOMB_X47_Y26_N16
cycloneii_lcell_comb \mipsregister|register~1271 (
// Equation(s):
// \mipsregister|register~1271_combout  = (\comb~0_combout  & (((\mipsregister|register~748_regout ) # (\comb~1_combout )))) # (!\comb~0_combout  & (\mipsregister|register~620_regout  & ((!\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~620_regout ),
	.datac(\mipsregister|register~748_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1271_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1271 .lut_mask = 16'hAAE4;
defparam \mipsregister|register~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
cycloneii_lcell_comb \mipsregister|register~1272 (
// Equation(s):
// \mipsregister|register~1272_combout  = (\comb~1_combout  & ((\mipsregister|register~1271_combout  & (!\mipsregister|register~1004_regout )) # (!\mipsregister|register~1271_combout  & ((\mipsregister|register~876_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1271_combout ))))

	.dataa(\mipsregister|register~1004_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~876_regout ),
	.datad(\mipsregister|register~1271_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1272_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1272 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneii_lcell_comb \mipsregister|register~1273 (
// Equation(s):
// \mipsregister|register~1273_combout  = (\comb~2_combout  & ((\mipsregister|register~1270_combout  & ((\mipsregister|register~1272_combout ))) # (!\mipsregister|register~1270_combout  & (\mipsregister|register~1265_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1270_combout ))))

	.dataa(\mipsregister|register~1265_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1270_combout ),
	.datad(\mipsregister|register~1272_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1273_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1273 .lut_mask = 16'hF838;
defparam \mipsregister|register~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneii_lcell_comb \seg2|OperandB_out~24 (
// Equation(s):
// \seg2|OperandB_out~24_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1273_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1283_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\mipsregister|register~1283_combout ),
	.datac(\mipsregister|register~1273_combout ),
	.datad(\forward|Rt_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~24 .lut_mask = 16'h00E4;
defparam \seg2|OperandB_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneii_lcell_comb \seg2|OperandB_out~25 (
// Equation(s):
// \seg2|OperandB_out~25_combout  = (\seg2|OperandB_out~24_combout ) # ((\Rd_in~12_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~12_combout ),
	.datab(\seg2|OperandB_out~24_combout ),
	.datac(vcc),
	.datad(\forward|Rt_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~25 .lut_mask = 16'hEECC;
defparam \seg2|OperandB_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N31
cycloneii_lcell_ff \seg2|OperandB_out[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [12]));

// Location: LCFF_X42_Y29_N31
cycloneii_lcell_ff \mipsregister|register~493 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~493_regout ));

// Location: LCFF_X42_Y29_N21
cycloneii_lcell_ff \mipsregister|register~461 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~461_regout ));

// Location: LCFF_X41_Y29_N9
cycloneii_lcell_ff \mipsregister|register~429 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~429_regout ));

// Location: LCCOMB_X41_Y29_N8
cycloneii_lcell_comb \mipsregister|register~1301 (
// Equation(s):
// \mipsregister|register~1301_combout  = (\comb~3_combout  & (((\mipsregister|register~429_regout ) # (\comb~2_combout )))) # (!\comb~3_combout  & (!\mipsregister|register~397_regout  & ((!\comb~2_combout ))))

	.dataa(\mipsregister|register~397_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~429_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1301_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1301 .lut_mask = 16'hCCD1;
defparam \mipsregister|register~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
cycloneii_lcell_comb \mipsregister|register~1302 (
// Equation(s):
// \mipsregister|register~1302_combout  = (\comb~2_combout  & ((\mipsregister|register~1301_combout  & (\mipsregister|register~493_regout )) # (!\mipsregister|register~1301_combout  & ((\mipsregister|register~461_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1301_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~493_regout ),
	.datac(\mipsregister|register~461_regout ),
	.datad(\mipsregister|register~1301_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1302_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1302 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N17
cycloneii_lcell_ff \mipsregister|register~301 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~301_regout ));

// Location: LCFF_X44_Y24_N5
cycloneii_lcell_ff \mipsregister|register~333 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~333_regout ));

// Location: LCFF_X44_Y24_N31
cycloneii_lcell_ff \mipsregister|register~269 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~269_regout ));

// Location: LCCOMB_X44_Y24_N30
cycloneii_lcell_comb \mipsregister|register~1296 (
// Equation(s):
// \mipsregister|register~1296_combout  = (\comb~2_combout  & ((\mipsregister|register~333_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~269_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~333_regout ),
	.datac(\mipsregister|register~269_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1296_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1296 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
cycloneii_lcell_comb \mipsregister|register~1297 (
// Equation(s):
// \mipsregister|register~1297_combout  = (\comb~3_combout  & ((\mipsregister|register~1296_combout  & (!\mipsregister|register~365_regout )) # (!\mipsregister|register~1296_combout  & ((\mipsregister|register~301_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1296_combout ))))

	.dataa(\mipsregister|register~365_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~301_regout ),
	.datad(\mipsregister|register~1296_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1297_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1297 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N17
cycloneii_lcell_ff \mipsregister|register~13 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~13_regout ));

// Location: LCCOMB_X44_Y29_N30
cycloneii_lcell_comb \mipsregister|register~77feeder (
// Equation(s):
// \mipsregister|register~77feeder_combout  = \mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux18~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~77feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N31
cycloneii_lcell_ff \mipsregister|register~77 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~77feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~77_regout ));

// Location: LCCOMB_X43_Y29_N16
cycloneii_lcell_comb \mipsregister|register~1298 (
// Equation(s):
// \mipsregister|register~1298_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & ((\mipsregister|register~77_regout ))) # (!\comb~2_combout  & (\mipsregister|register~13_regout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~13_regout ),
	.datad(\mipsregister|register~77_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1298_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1298 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N23
cycloneii_lcell_ff \mipsregister|register~109 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~109_regout ));

// Location: LCCOMB_X45_Y29_N22
cycloneii_lcell_comb \mipsregister|register~1299 (
// Equation(s):
// \mipsregister|register~1299_combout  = (\mipsregister|register~1298_combout  & (((\mipsregister|register~109_regout ) # (!\comb~3_combout )))) # (!\mipsregister|register~1298_combout  & (!\mipsregister|register~45_regout  & ((\comb~3_combout ))))

	.dataa(\mipsregister|register~45_regout ),
	.datab(\mipsregister|register~1298_combout ),
	.datac(\mipsregister|register~109_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1299_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1299 .lut_mask = 16'hD1CC;
defparam \mipsregister|register~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneii_lcell_comb \mipsregister|register~1300 (
// Equation(s):
// \mipsregister|register~1300_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~1297_combout )) # (!\comb~1_combout  & ((\mipsregister|register~1299_combout )))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1297_combout ),
	.datad(\mipsregister|register~1299_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1300_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1300 .lut_mask = 16'hD9C8;
defparam \mipsregister|register~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N17
cycloneii_lcell_ff \mipsregister|register~205 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~205_regout ));

// Location: LCFF_X48_Y27_N31
cycloneii_lcell_ff \mipsregister|register~141 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~141_regout ));

// Location: LCCOMB_X48_Y27_N30
cycloneii_lcell_comb \mipsregister|register~1294 (
// Equation(s):
// \mipsregister|register~1294_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (!\mipsregister|register~173_regout )) # (!\comb~3_combout  & ((\mipsregister|register~141_regout )))))

	.dataa(\mipsregister|register~173_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~141_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1294_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1294 .lut_mask = 16'hDD30;
defparam \mipsregister|register~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneii_lcell_comb \mipsregister|register~1295 (
// Equation(s):
// \mipsregister|register~1295_combout  = (\comb~2_combout  & ((\mipsregister|register~1294_combout  & (\mipsregister|register~237_regout )) # (!\mipsregister|register~1294_combout  & ((\mipsregister|register~205_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1294_combout ))))

	.dataa(\mipsregister|register~237_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~205_regout ),
	.datad(\mipsregister|register~1294_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1295_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1295 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneii_lcell_comb \mipsregister|register~1303 (
// Equation(s):
// \mipsregister|register~1303_combout  = (\comb~0_combout  & ((\mipsregister|register~1300_combout  & (\mipsregister|register~1302_combout )) # (!\mipsregister|register~1300_combout  & ((\mipsregister|register~1295_combout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1300_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1302_combout ),
	.datac(\mipsregister|register~1300_combout ),
	.datad(\mipsregister|register~1295_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1303_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1303 .lut_mask = 16'hDAD0;
defparam \mipsregister|register~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N7
cycloneii_lcell_ff \mipsregister|register~845 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~845_regout ));

// Location: LCFF_X39_Y25_N3
cycloneii_lcell_ff \mipsregister|register~589 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~589_regout ));

// Location: LCCOMB_X39_Y25_N2
cycloneii_lcell_comb \mipsregister|register~1286 (
// Equation(s):
// \mipsregister|register~1286_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~717_regout )) # (!\comb~0_combout  & ((\mipsregister|register~589_regout )))))

	.dataa(\mipsregister|register~717_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~589_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1286_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1286 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneii_lcell_comb \mipsregister|register~1287 (
// Equation(s):
// \mipsregister|register~1287_combout  = (\comb~1_combout  & ((\mipsregister|register~1286_combout  & (!\mipsregister|register~973_regout )) # (!\mipsregister|register~1286_combout  & ((\mipsregister|register~845_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1286_combout ))))

	.dataa(\mipsregister|register~973_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~845_regout ),
	.datad(\mipsregister|register~1286_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1287_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1287 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N19
cycloneii_lcell_ff \mipsregister|register~909 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~909_regout ));

// Location: LCFF_X41_Y22_N9
cycloneii_lcell_ff \mipsregister|register~781 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~781_regout ));

// Location: LCFF_X40_Y22_N5
cycloneii_lcell_ff \mipsregister|register~653 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~653_regout ));

// Location: LCFF_X41_Y22_N31
cycloneii_lcell_ff \mipsregister|register~525 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~525_regout ));

// Location: LCCOMB_X41_Y22_N30
cycloneii_lcell_comb \mipsregister|register~1288 (
// Equation(s):
// \mipsregister|register~1288_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~653_regout )) # (!\comb~0_combout  & ((\mipsregister|register~525_regout )))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~653_regout ),
	.datac(\mipsregister|register~525_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1288_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1288 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \mipsregister|register~1289 (
// Equation(s):
// \mipsregister|register~1289_combout  = (\comb~1_combout  & ((\mipsregister|register~1288_combout  & (\mipsregister|register~909_regout )) # (!\mipsregister|register~1288_combout  & ((\mipsregister|register~781_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1288_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~909_regout ),
	.datac(\mipsregister|register~781_regout ),
	.datad(\mipsregister|register~1288_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1289_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1289 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneii_lcell_comb \mipsregister|register~1290 (
// Equation(s):
// \mipsregister|register~1290_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~1287_combout )) # (!\comb~2_combout  & ((\mipsregister|register~1289_combout )))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1287_combout ),
	.datad(\mipsregister|register~1289_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1290_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1290 .lut_mask = 16'hD9C8;
defparam \mipsregister|register~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N25
cycloneii_lcell_ff \mipsregister|register~557 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~557_regout ));

// Location: LCCOMB_X45_Y23_N26
cycloneii_lcell_comb \mipsregister|register~813feeder (
// Equation(s):
// \mipsregister|register~813feeder_combout  = \mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux18~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~813feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~813feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~813feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N27
cycloneii_lcell_ff \mipsregister|register~813 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~813feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~813_regout ));

// Location: LCCOMB_X38_Y22_N24
cycloneii_lcell_comb \mipsregister|register~1284 (
// Equation(s):
// \mipsregister|register~1284_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~813_regout ))) # (!\comb~1_combout  & (\mipsregister|register~557_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~557_regout ),
	.datad(\mipsregister|register~813_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1284_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1284 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N13
cycloneii_lcell_ff \mipsregister|register~941 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~941_regout ));

// Location: LCCOMB_X38_Y24_N12
cycloneii_lcell_comb \mipsregister|register~1285 (
// Equation(s):
// \mipsregister|register~1285_combout  = (\mipsregister|register~1284_combout  & (((\mipsregister|register~941_regout ) # (!\comb~0_combout )))) # (!\mipsregister|register~1284_combout  & (\mipsregister|register~685_regout  & ((\comb~0_combout ))))

	.dataa(\mipsregister|register~685_regout ),
	.datab(\mipsregister|register~1284_combout ),
	.datac(\mipsregister|register~941_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1285_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1285 .lut_mask = 16'hE2CC;
defparam \mipsregister|register~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N23
cycloneii_lcell_ff \mipsregister|register~749 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~749_regout ));

// Location: LCCOMB_X48_Y23_N0
cycloneii_lcell_comb \mipsregister|register~1784 (
// Equation(s):
// \mipsregister|register~1784_combout  = !\mipsregister|Mux18~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux18~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1784_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1784 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N1
cycloneii_lcell_ff \mipsregister|register~1005 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1784_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1005_regout ));

// Location: LCCOMB_X48_Y23_N22
cycloneii_lcell_comb \mipsregister|register~1292 (
// Equation(s):
// \mipsregister|register~1292_combout  = (\mipsregister|register~1291_combout  & (((!\mipsregister|register~1005_regout )) # (!\comb~0_combout ))) # (!\mipsregister|register~1291_combout  & (\comb~0_combout  & (\mipsregister|register~749_regout )))

	.dataa(\mipsregister|register~1291_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~749_regout ),
	.datad(\mipsregister|register~1005_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1292_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1292 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneii_lcell_comb \mipsregister|register~1293 (
// Equation(s):
// \mipsregister|register~1293_combout  = (\comb~3_combout  & ((\mipsregister|register~1290_combout  & ((\mipsregister|register~1292_combout ))) # (!\mipsregister|register~1290_combout  & (\mipsregister|register~1285_combout )))) # (!\comb~3_combout  & 
// (\mipsregister|register~1290_combout ))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1290_combout ),
	.datac(\mipsregister|register~1285_combout ),
	.datad(\mipsregister|register~1292_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1293_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1293 .lut_mask = 16'hEC64;
defparam \mipsregister|register~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneii_lcell_comb \seg2|OperandB_out~26 (
// Equation(s):
// \seg2|OperandB_out~26_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1293_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1303_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1303_combout ),
	.datad(\mipsregister|register~1293_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~26 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneii_lcell_comb \seg2|OperandB_out~27 (
// Equation(s):
// \seg2|OperandB_out~27_combout  = (\seg2|OperandB_out~26_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~13_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\Rd_in~13_combout ),
	.datac(vcc),
	.datad(\seg2|OperandB_out~26_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~27 .lut_mask = 16'hFF88;
defparam \seg2|OperandB_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N5
cycloneii_lcell_ff \seg2|OperandB_out[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [13]));

// Location: LCFF_X41_Y29_N19
cycloneii_lcell_ff \mipsregister|register~398 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~398_regout ));

// Location: LCFF_X42_Y29_N29
cycloneii_lcell_ff \mipsregister|register~462 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~462_regout ));

// Location: LCCOMB_X41_Y29_N18
cycloneii_lcell_comb \mipsregister|register~1321 (
// Equation(s):
// \mipsregister|register~1321_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~462_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~398_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~398_regout ),
	.datad(\mipsregister|register~462_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1321_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1321 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N19
cycloneii_lcell_ff \mipsregister|register~494 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~494_regout ));

// Location: LCFF_X41_Y29_N13
cycloneii_lcell_ff \mipsregister|register~430 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~430_regout ));

// Location: LCCOMB_X42_Y29_N18
cycloneii_lcell_comb \mipsregister|register~1322 (
// Equation(s):
// \mipsregister|register~1322_combout  = (\comb~3_combout  & ((\mipsregister|register~1321_combout  & (\mipsregister|register~494_regout )) # (!\mipsregister|register~1321_combout  & ((\mipsregister|register~430_regout ))))) # (!\comb~3_combout  & 
// (\mipsregister|register~1321_combout ))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1321_combout ),
	.datac(\mipsregister|register~494_regout ),
	.datad(\mipsregister|register~430_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1322_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1322 .lut_mask = 16'hE6C4;
defparam \mipsregister|register~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N7
cycloneii_lcell_ff \mipsregister|register~366 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~366_regout ));

// Location: LCFF_X45_Y21_N19
cycloneii_lcell_ff \mipsregister|register~334 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~334_regout ));

// Location: LCCOMB_X44_Y21_N6
cycloneii_lcell_comb \mipsregister|register~1315 (
// Equation(s):
// \mipsregister|register~1315_combout  = (\mipsregister|register~1314_combout  & (((\mipsregister|register~366_regout )) # (!\comb~2_combout ))) # (!\mipsregister|register~1314_combout  & (\comb~2_combout  & ((\mipsregister|register~334_regout ))))

	.dataa(\mipsregister|register~1314_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~366_regout ),
	.datad(\mipsregister|register~334_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1315_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1315 .lut_mask = 16'hE6A2;
defparam \mipsregister|register~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N13
cycloneii_lcell_ff \mipsregister|register~78 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~78_regout ));

// Location: LCFF_X43_Y30_N27
cycloneii_lcell_ff \mipsregister|register~14 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~14_regout ));

// Location: LCFF_X43_Y30_N29
cycloneii_lcell_ff \mipsregister|register~46 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~46_regout ));

// Location: LCCOMB_X43_Y30_N26
cycloneii_lcell_comb \mipsregister|register~1318 (
// Equation(s):
// \mipsregister|register~1318_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~46_regout ))) # (!\comb~3_combout  & (\mipsregister|register~14_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~14_regout ),
	.datad(\mipsregister|register~46_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1318_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1318 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N12
cycloneii_lcell_comb \mipsregister|register~1319 (
// Equation(s):
// \mipsregister|register~1319_combout  = (\comb~2_combout  & ((\mipsregister|register~1318_combout  & (\mipsregister|register~110_regout )) # (!\mipsregister|register~1318_combout  & ((\mipsregister|register~78_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1318_combout ))))

	.dataa(\mipsregister|register~110_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~78_regout ),
	.datad(\mipsregister|register~1318_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1319_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1319 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N7
cycloneii_lcell_ff \mipsregister|register~238 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~238_regout ));

// Location: LCFF_X45_Y27_N1
cycloneii_lcell_ff \mipsregister|register~206 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~206_regout ));

// Location: LCFF_X45_Y27_N31
cycloneii_lcell_ff \mipsregister|register~142 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~142_regout ));

// Location: LCCOMB_X45_Y27_N30
cycloneii_lcell_comb \mipsregister|register~1316 (
// Equation(s):
// \mipsregister|register~1316_combout  = (\comb~2_combout  & ((\mipsregister|register~206_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~142_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~206_regout ),
	.datac(\mipsregister|register~142_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1316_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1316 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneii_lcell_comb \mipsregister|register~1317 (
// Equation(s):
// \mipsregister|register~1317_combout  = (\comb~3_combout  & ((\mipsregister|register~1316_combout  & ((\mipsregister|register~238_regout ))) # (!\mipsregister|register~1316_combout  & (!\mipsregister|register~174_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1316_combout ))))

	.dataa(\mipsregister|register~174_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~238_regout ),
	.datad(\mipsregister|register~1316_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1317_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1317 .lut_mask = 16'hF344;
defparam \mipsregister|register~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneii_lcell_comb \mipsregister|register~1320 (
// Equation(s):
// \mipsregister|register~1320_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~1317_combout ))) # (!\comb~0_combout  & (\mipsregister|register~1319_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1319_combout ),
	.datad(\mipsregister|register~1317_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1320_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1320 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneii_lcell_comb \mipsregister|register~1323 (
// Equation(s):
// \mipsregister|register~1323_combout  = (\comb~1_combout  & ((\mipsregister|register~1320_combout  & (\mipsregister|register~1322_combout )) # (!\mipsregister|register~1320_combout  & ((\mipsregister|register~1315_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1320_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1322_combout ),
	.datac(\mipsregister|register~1315_combout ),
	.datad(\mipsregister|register~1320_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1323_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1323 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneii_lcell_comb \mipsregister|register~1789 (
// Equation(s):
// \mipsregister|register~1789_combout  = !\mipsregister|Mux17~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux17~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1789_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1789 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N9
cycloneii_lcell_ff \mipsregister|register~974 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1789_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~974_regout ));

// Location: LCFF_X39_Y26_N5
cycloneii_lcell_ff \mipsregister|register~718 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~718_regout ));

// Location: LCCOMB_X40_Y26_N30
cycloneii_lcell_comb \mipsregister|register~846feeder (
// Equation(s):
// \mipsregister|register~846feeder_combout  = \mipsregister|Mux17~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux17~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~846feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~846feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~846feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N31
cycloneii_lcell_ff \mipsregister|register~846 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~846feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~846_regout ));

// Location: LCFF_X39_Y26_N31
cycloneii_lcell_ff \mipsregister|register~590 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~590_regout ));

// Location: LCCOMB_X39_Y26_N30
cycloneii_lcell_comb \mipsregister|register~1304 (
// Equation(s):
// \mipsregister|register~1304_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~846_regout )) # (!\comb~1_combout  & ((\mipsregister|register~590_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~846_regout ),
	.datac(\mipsregister|register~590_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1304_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1304 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneii_lcell_comb \mipsregister|register~1305 (
// Equation(s):
// \mipsregister|register~1305_combout  = (\comb~0_combout  & ((\mipsregister|register~1304_combout  & (!\mipsregister|register~974_regout )) # (!\mipsregister|register~1304_combout  & ((\mipsregister|register~718_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1304_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~974_regout ),
	.datac(\mipsregister|register~718_regout ),
	.datad(\mipsregister|register~1304_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1305_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1305 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N17
cycloneii_lcell_ff \mipsregister|register~878 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~878_regout ));

// Location: LCCOMB_X48_Y23_N4
cycloneii_lcell_comb \mipsregister|register~1790 (
// Equation(s):
// \mipsregister|register~1790_combout  = !\mipsregister|Mux17~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux17~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1790_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1790 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N5
cycloneii_lcell_ff \mipsregister|register~1006 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1790_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1006_regout ));

// Location: LCCOMB_X47_Y23_N16
cycloneii_lcell_comb \mipsregister|register~1312 (
// Equation(s):
// \mipsregister|register~1312_combout  = (\mipsregister|register~1311_combout  & (((!\mipsregister|register~1006_regout )) # (!\comb~1_combout ))) # (!\mipsregister|register~1311_combout  & (\comb~1_combout  & (\mipsregister|register~878_regout )))

	.dataa(\mipsregister|register~1311_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~878_regout ),
	.datad(\mipsregister|register~1006_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1312_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1312 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N27
cycloneii_lcell_ff \mipsregister|register~942 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~942_regout ));

// Location: LCFF_X43_Y23_N7
cycloneii_lcell_ff \mipsregister|register~558 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~558_regout ));

// Location: LCFF_X43_Y23_N17
cycloneii_lcell_ff \mipsregister|register~686 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux17~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~686_regout ));

// Location: LCCOMB_X43_Y23_N6
cycloneii_lcell_comb \mipsregister|register~1306 (
// Equation(s):
// \mipsregister|register~1306_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~686_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~558_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~558_regout ),
	.datad(\mipsregister|register~686_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1306_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1306 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneii_lcell_comb \mipsregister|register~1307 (
// Equation(s):
// \mipsregister|register~1307_combout  = (\comb~1_combout  & ((\mipsregister|register~1306_combout  & ((\mipsregister|register~942_regout ))) # (!\mipsregister|register~1306_combout  & (\mipsregister|register~814_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1306_combout ))))

	.dataa(\mipsregister|register~814_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~942_regout ),
	.datad(\mipsregister|register~1306_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1307_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1307 .lut_mask = 16'hF388;
defparam \mipsregister|register~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneii_lcell_comb \mipsregister|register~1310 (
// Equation(s):
// \mipsregister|register~1310_combout  = (\comb~3_combout  & (((\mipsregister|register~1307_combout ) # (\comb~2_combout )))) # (!\comb~3_combout  & (\mipsregister|register~1309_combout  & ((!\comb~2_combout ))))

	.dataa(\mipsregister|register~1309_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1307_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1310_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1310 .lut_mask = 16'hCCE2;
defparam \mipsregister|register~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneii_lcell_comb \mipsregister|register~1313 (
// Equation(s):
// \mipsregister|register~1313_combout  = (\comb~2_combout  & ((\mipsregister|register~1310_combout  & ((\mipsregister|register~1312_combout ))) # (!\mipsregister|register~1310_combout  & (\mipsregister|register~1305_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1310_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1305_combout ),
	.datac(\mipsregister|register~1312_combout ),
	.datad(\mipsregister|register~1310_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1313_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1313 .lut_mask = 16'hF588;
defparam \mipsregister|register~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneii_lcell_comb \seg2|OperandB_out~28 (
// Equation(s):
// \seg2|OperandB_out~28_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1313_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1323_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\mipsregister|register~1323_combout ),
	.datac(\forward|Rt_LoudUse_Forward~combout ),
	.datad(\mipsregister|register~1313_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~28 .lut_mask = 16'h0E04;
defparam \seg2|OperandB_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneii_lcell_comb \seg2|OperandB_out~29 (
// Equation(s):
// \seg2|OperandB_out~29_combout  = (\seg2|OperandB_out~28_combout ) # ((\Rd_in~14_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~14_combout ),
	.datab(vcc),
	.datac(\seg2|OperandB_out~28_combout ),
	.datad(\forward|Rt_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~29 .lut_mask = 16'hFAF0;
defparam \seg2|OperandB_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N21
cycloneii_lcell_ff \seg2|OperandB_out[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [14]));

// Location: LCCOMB_X44_Y22_N18
cycloneii_lcell_comb \mipsregister|register~1796 (
// Equation(s):
// \mipsregister|register~1796_combout  = !\mipsregister|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux16~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1796_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1796 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N19
cycloneii_lcell_ff \mipsregister|register~367 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1796_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~367_regout ));

// Location: LCCOMB_X44_Y22_N4
cycloneii_lcell_comb \mipsregister|register~1794 (
// Equation(s):
// \mipsregister|register~1794_combout  = !\mipsregister|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux16~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1794_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1794 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N5
cycloneii_lcell_ff \mipsregister|register~303 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1794_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~303_regout ));

// Location: LCFF_X45_Y22_N3
cycloneii_lcell_ff \mipsregister|register~271 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~271_regout ));

// Location: LCCOMB_X45_Y22_N2
cycloneii_lcell_comb \mipsregister|register~1336 (
// Equation(s):
// \mipsregister|register~1336_combout  = (\comb~2_combout  & (((\comb~3_combout )) # (!\mipsregister|register~335_regout ))) # (!\comb~2_combout  & (((\mipsregister|register~271_regout  & !\comb~3_combout ))))

	.dataa(\mipsregister|register~335_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~271_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1336_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1336 .lut_mask = 16'hCC74;
defparam \mipsregister|register~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
cycloneii_lcell_comb \mipsregister|register~1337 (
// Equation(s):
// \mipsregister|register~1337_combout  = (\comb~3_combout  & ((\mipsregister|register~1336_combout  & (!\mipsregister|register~367_regout )) # (!\mipsregister|register~1336_combout  & ((!\mipsregister|register~303_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1336_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~367_regout ),
	.datac(\mipsregister|register~303_regout ),
	.datad(\mipsregister|register~1336_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1337_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1337 .lut_mask = 16'h770A;
defparam \mipsregister|register~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N11
cycloneii_lcell_ff \mipsregister|register~47 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~47_regout ));

// Location: LCFF_X44_Y29_N21
cycloneii_lcell_ff \mipsregister|register~79 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~79_regout ));

// Location: LCFF_X47_Y29_N29
cycloneii_lcell_ff \mipsregister|register~15 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~15_regout ));

// Location: LCCOMB_X47_Y29_N28
cycloneii_lcell_comb \mipsregister|register~1338 (
// Equation(s):
// \mipsregister|register~1338_combout  = (\comb~2_combout  & ((\mipsregister|register~79_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~15_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~79_regout ),
	.datac(\mipsregister|register~15_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1338_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1338 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneii_lcell_comb \mipsregister|register~1339 (
// Equation(s):
// \mipsregister|register~1339_combout  = (\comb~3_combout  & ((\mipsregister|register~1338_combout  & (\mipsregister|register~111_regout )) # (!\mipsregister|register~1338_combout  & ((\mipsregister|register~47_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1338_combout ))))

	.dataa(\mipsregister|register~111_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~47_regout ),
	.datad(\mipsregister|register~1338_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1339_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1339 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneii_lcell_comb \mipsregister|register~1340 (
// Equation(s):
// \mipsregister|register~1340_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~1337_combout )))) # (!\comb~1_combout  & (!\comb~0_combout  & ((\mipsregister|register~1339_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1337_combout ),
	.datad(\mipsregister|register~1339_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1340_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1340 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N25
cycloneii_lcell_ff \mipsregister|register~207 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~207_regout ));

// Location: LCFF_X47_Y27_N17
cycloneii_lcell_ff \mipsregister|register~239 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~239_regout ));

// Location: LCCOMB_X47_Y27_N16
cycloneii_lcell_comb \mipsregister|register~1335 (
// Equation(s):
// \mipsregister|register~1335_combout  = (\mipsregister|register~1334_combout  & (((\mipsregister|register~239_regout ) # (!\comb~2_combout )))) # (!\mipsregister|register~1334_combout  & (\mipsregister|register~207_regout  & ((\comb~2_combout ))))

	.dataa(\mipsregister|register~1334_combout ),
	.datab(\mipsregister|register~207_regout ),
	.datac(\mipsregister|register~239_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1335_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1335 .lut_mask = 16'hE4AA;
defparam \mipsregister|register~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N14
cycloneii_lcell_comb \mipsregister|register~1343 (
// Equation(s):
// \mipsregister|register~1343_combout  = (\comb~0_combout  & ((\mipsregister|register~1340_combout  & (\mipsregister|register~1342_combout )) # (!\mipsregister|register~1340_combout  & ((\mipsregister|register~1335_combout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1340_combout ))))

	.dataa(\mipsregister|register~1342_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1340_combout ),
	.datad(\mipsregister|register~1335_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1343_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1343 .lut_mask = 16'hBCB0;
defparam \mipsregister|register~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N11
cycloneii_lcell_ff \mipsregister|register~559 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~559_regout ));

// Location: LCFF_X42_Y23_N13
cycloneii_lcell_ff \mipsregister|register~815 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~815_regout ));

// Location: LCCOMB_X43_Y23_N10
cycloneii_lcell_comb \mipsregister|register~1324 (
// Equation(s):
// \mipsregister|register~1324_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~815_regout ))) # (!\comb~1_combout  & (\mipsregister|register~559_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~559_regout ),
	.datad(\mipsregister|register~815_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1324_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1324 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y23_N15
cycloneii_lcell_ff \mipsregister|register~943 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~943_regout ));

// Location: LCFF_X43_Y23_N21
cycloneii_lcell_ff \mipsregister|register~687 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~687_regout ));

// Location: LCCOMB_X42_Y23_N14
cycloneii_lcell_comb \mipsregister|register~1325 (
// Equation(s):
// \mipsregister|register~1325_combout  = (\comb~0_combout  & ((\mipsregister|register~1324_combout  & (\mipsregister|register~943_regout )) # (!\mipsregister|register~1324_combout  & ((\mipsregister|register~687_regout ))))) # (!\comb~0_combout  & 
// (\mipsregister|register~1324_combout ))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1324_combout ),
	.datac(\mipsregister|register~943_regout ),
	.datad(\mipsregister|register~687_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1325_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1325 .lut_mask = 16'hE6C4;
defparam \mipsregister|register~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N19
cycloneii_lcell_ff \mipsregister|register~847 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~847_regout ));

// Location: LCFF_X43_Y24_N7
cycloneii_lcell_ff \mipsregister|register~591 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~591_regout ));

// Location: LCCOMB_X43_Y24_N6
cycloneii_lcell_comb \mipsregister|register~1326 (
// Equation(s):
// \mipsregister|register~1326_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~719_regout )) # (!\comb~0_combout  & ((\mipsregister|register~591_regout )))))

	.dataa(\mipsregister|register~719_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~591_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1326_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1326 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneii_lcell_comb \mipsregister|register~1327 (
// Equation(s):
// \mipsregister|register~1327_combout  = (\comb~1_combout  & ((\mipsregister|register~1326_combout  & (!\mipsregister|register~975_regout )) # (!\mipsregister|register~1326_combout  & ((\mipsregister|register~847_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1326_combout ))))

	.dataa(\mipsregister|register~975_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~847_regout ),
	.datad(\mipsregister|register~1326_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1327_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1327 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \mipsregister|register~911feeder (
// Equation(s):
// \mipsregister|register~911feeder_combout  = \mipsregister|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux16~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~911feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~911feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~911feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N23
cycloneii_lcell_ff \mipsregister|register~911 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~911feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~911_regout ));

// Location: LCFF_X41_Y22_N21
cycloneii_lcell_ff \mipsregister|register~783 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~783_regout ));

// Location: LCFF_X41_Y22_N23
cycloneii_lcell_ff \mipsregister|register~527 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux16~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~527_regout ));

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \mipsregister|register~655feeder (
// Equation(s):
// \mipsregister|register~655feeder_combout  = \mipsregister|Mux16~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux16~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~655feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~655feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~655feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N13
cycloneii_lcell_ff \mipsregister|register~655 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~655feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~655_regout ));

// Location: LCCOMB_X41_Y22_N22
cycloneii_lcell_comb \mipsregister|register~1328 (
// Equation(s):
// \mipsregister|register~1328_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~655_regout ))) # (!\comb~0_combout  & (\mipsregister|register~527_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~527_regout ),
	.datad(\mipsregister|register~655_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1328_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1328 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneii_lcell_comb \mipsregister|register~1329 (
// Equation(s):
// \mipsregister|register~1329_combout  = (\comb~1_combout  & ((\mipsregister|register~1328_combout  & (\mipsregister|register~911_regout )) # (!\mipsregister|register~1328_combout  & ((\mipsregister|register~783_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1328_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~911_regout ),
	.datac(\mipsregister|register~783_regout ),
	.datad(\mipsregister|register~1328_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1329_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1329 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneii_lcell_comb \mipsregister|register~1330 (
// Equation(s):
// \mipsregister|register~1330_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~1327_combout )))) # (!\comb~2_combout  & (!\comb~3_combout  & ((\mipsregister|register~1329_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1327_combout ),
	.datad(\mipsregister|register~1329_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1330_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1330 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneii_lcell_comb \mipsregister|register~1333 (
// Equation(s):
// \mipsregister|register~1333_combout  = (\comb~3_combout  & ((\mipsregister|register~1330_combout  & (\mipsregister|register~1332_combout )) # (!\mipsregister|register~1330_combout  & ((\mipsregister|register~1325_combout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1330_combout ))))

	.dataa(\mipsregister|register~1332_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1325_combout ),
	.datad(\mipsregister|register~1330_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1333_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1333 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneii_lcell_comb \seg2|OperandB_out~30 (
// Equation(s):
// \seg2|OperandB_out~30_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1333_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1343_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\mipsregister|register~1343_combout ),
	.datac(\forward|Rt_LoudUse_Forward~combout ),
	.datad(\mipsregister|register~1333_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~30 .lut_mask = 16'h0E04;
defparam \seg2|OperandB_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneii_lcell_comb \seg2|OperandB_out~31 (
// Equation(s):
// \seg2|OperandB_out~31_combout  = (\seg2|OperandB_out~30_combout ) # ((\Rd_in~15_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~15_combout ),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(vcc),
	.datad(\seg2|OperandB_out~30_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~31 .lut_mask = 16'hFF88;
defparam \seg2|OperandB_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N27
cycloneii_lcell_ff \seg2|OperandB_out[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [15]));

// Location: LCFF_X45_Y22_N15
cycloneii_lcell_ff \mipsregister|register~272 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~272_regout ));

// Location: LCCOMB_X45_Y22_N14
cycloneii_lcell_comb \mipsregister|register~1354 (
// Equation(s):
// \mipsregister|register~1354_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (!\mipsregister|register~304_regout )) # (!\comb~3_combout  & ((\mipsregister|register~272_regout )))))

	.dataa(\mipsregister|register~304_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~272_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1354_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1354 .lut_mask = 16'hDD30;
defparam \mipsregister|register~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N17
cycloneii_lcell_ff \mipsregister|register~368 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~368_regout ));

// Location: LCFF_X45_Y22_N29
cycloneii_lcell_ff \mipsregister|register~336 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~336_regout ));

// Location: LCCOMB_X44_Y22_N16
cycloneii_lcell_comb \mipsregister|register~1355 (
// Equation(s):
// \mipsregister|register~1355_combout  = (\comb~2_combout  & ((\mipsregister|register~1354_combout  & (\mipsregister|register~368_regout )) # (!\mipsregister|register~1354_combout  & ((\mipsregister|register~336_regout ))))) # (!\comb~2_combout  & 
// (\mipsregister|register~1354_combout ))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1354_combout ),
	.datac(\mipsregister|register~368_regout ),
	.datad(\mipsregister|register~336_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1355_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1355 .lut_mask = 16'hE6C4;
defparam \mipsregister|register~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N19
cycloneii_lcell_ff \mipsregister|register~240 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~240_regout ));

// Location: LCFF_X48_Y27_N1
cycloneii_lcell_ff \mipsregister|register~208 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~208_regout ));

// Location: LCFF_X48_Y27_N23
cycloneii_lcell_ff \mipsregister|register~144 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~144_regout ));

// Location: LCCOMB_X48_Y27_N22
cycloneii_lcell_comb \mipsregister|register~1356 (
// Equation(s):
// \mipsregister|register~1356_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~208_regout )) # (!\comb~2_combout  & ((\mipsregister|register~144_regout )))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~208_regout ),
	.datac(\mipsregister|register~144_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1356_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1356 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneii_lcell_comb \mipsregister|register~1357 (
// Equation(s):
// \mipsregister|register~1357_combout  = (\comb~3_combout  & ((\mipsregister|register~1356_combout  & ((\mipsregister|register~240_regout ))) # (!\mipsregister|register~1356_combout  & (!\mipsregister|register~176_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1356_combout ))))

	.dataa(\mipsregister|register~176_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~240_regout ),
	.datad(\mipsregister|register~1356_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1357_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1357 .lut_mask = 16'hF344;
defparam \mipsregister|register~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N31
cycloneii_lcell_ff \mipsregister|register~112 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~112_regout ));

// Location: LCFF_X44_Y29_N7
cycloneii_lcell_ff \mipsregister|register~80 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~80_regout ));

// Location: LCCOMB_X47_Y29_N2
cycloneii_lcell_comb \mipsregister|register~1801 (
// Equation(s):
// \mipsregister|register~1801_combout  = !\mipsregister|Mux15~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux15~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1801_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1801 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N3
cycloneii_lcell_ff \mipsregister|register~48 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1801_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~48_regout ));

// Location: LCFF_X47_Y29_N21
cycloneii_lcell_ff \mipsregister|register~16 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~16_regout ));

// Location: LCCOMB_X47_Y29_N20
cycloneii_lcell_comb \mipsregister|register~1358 (
// Equation(s):
// \mipsregister|register~1358_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (!\mipsregister|register~48_regout )) # (!\comb~3_combout  & ((\mipsregister|register~16_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~48_regout ),
	.datac(\mipsregister|register~16_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1358_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1358 .lut_mask = 16'hBB50;
defparam \mipsregister|register~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N6
cycloneii_lcell_comb \mipsregister|register~1359 (
// Equation(s):
// \mipsregister|register~1359_combout  = (\comb~2_combout  & ((\mipsregister|register~1358_combout  & (\mipsregister|register~112_regout )) # (!\mipsregister|register~1358_combout  & ((\mipsregister|register~80_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1358_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~112_regout ),
	.datac(\mipsregister|register~80_regout ),
	.datad(\mipsregister|register~1358_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1359_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1359 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneii_lcell_comb \mipsregister|register~1360 (
// Equation(s):
// \mipsregister|register~1360_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~1357_combout )) # (!\comb~0_combout  & ((\mipsregister|register~1359_combout )))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1357_combout ),
	.datac(\mipsregister|register~1359_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1360_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1360 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneii_lcell_comb \mipsregister|register~1363 (
// Equation(s):
// \mipsregister|register~1363_combout  = (\comb~1_combout  & ((\mipsregister|register~1360_combout  & (\mipsregister|register~1362_combout )) # (!\mipsregister|register~1360_combout  & ((\mipsregister|register~1355_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1360_combout ))))

	.dataa(\mipsregister|register~1362_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1355_combout ),
	.datad(\mipsregister|register~1360_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1363_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1363 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N1
cycloneii_lcell_ff \mipsregister|register~656 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~656_regout ));

// Location: LCFF_X39_Y22_N5
cycloneii_lcell_ff \mipsregister|register~784 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~784_regout ));

// Location: LCFF_X39_Y22_N3
cycloneii_lcell_ff \mipsregister|register~528 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~528_regout ));

// Location: LCCOMB_X39_Y22_N2
cycloneii_lcell_comb \mipsregister|register~1348 (
// Equation(s):
// \mipsregister|register~1348_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~784_regout )) # (!\comb~1_combout  & ((\mipsregister|register~528_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~784_regout ),
	.datac(\mipsregister|register~528_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1348_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1348 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
cycloneii_lcell_comb \mipsregister|register~1349 (
// Equation(s):
// \mipsregister|register~1349_combout  = (\comb~0_combout  & ((\mipsregister|register~1348_combout  & (\mipsregister|register~912_regout )) # (!\mipsregister|register~1348_combout  & ((\mipsregister|register~656_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1348_combout ))))

	.dataa(\mipsregister|register~912_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~656_regout ),
	.datad(\mipsregister|register~1348_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1349_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1349 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y23_N29
cycloneii_lcell_ff \mipsregister|register~944 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~944_regout ));

// Location: LCCOMB_X45_Y23_N30
cycloneii_lcell_comb \mipsregister|register~816feeder (
// Equation(s):
// \mipsregister|register~816feeder_combout  = \mipsregister|Mux15~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux15~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~816feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~816feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~816feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N31
cycloneii_lcell_ff \mipsregister|register~816 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~816feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~816_regout ));

// Location: LCCOMB_X44_Y23_N28
cycloneii_lcell_comb \mipsregister|register~1347 (
// Equation(s):
// \mipsregister|register~1347_combout  = (\mipsregister|register~1346_combout  & (((\mipsregister|register~944_regout )) # (!\comb~1_combout ))) # (!\mipsregister|register~1346_combout  & (\comb~1_combout  & ((\mipsregister|register~816_regout ))))

	.dataa(\mipsregister|register~1346_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~944_regout ),
	.datad(\mipsregister|register~816_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1347_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1347 .lut_mask = 16'hE6A2;
defparam \mipsregister|register~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneii_lcell_comb \mipsregister|register~1350 (
// Equation(s):
// \mipsregister|register~1350_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~1347_combout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~1349_combout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1349_combout ),
	.datad(\mipsregister|register~1347_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1350_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1350 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N9
cycloneii_lcell_ff \mipsregister|register~880 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~880_regout ));

// Location: LCCOMB_X48_Y23_N18
cycloneii_lcell_comb \mipsregister|register~752feeder (
// Equation(s):
// \mipsregister|register~752feeder_combout  = \mipsregister|Mux15~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux15~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~752feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~752feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~752feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y23_N19
cycloneii_lcell_ff \mipsregister|register~752 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~752feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~752_regout ));

// Location: LCFF_X47_Y23_N27
cycloneii_lcell_ff \mipsregister|register~624 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~624_regout ));

// Location: LCCOMB_X47_Y23_N26
cycloneii_lcell_comb \mipsregister|register~1351 (
// Equation(s):
// \mipsregister|register~1351_combout  = (\comb~0_combout  & ((\mipsregister|register~752_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~624_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~752_regout ),
	.datac(\mipsregister|register~624_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1351_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1351 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N8
cycloneii_lcell_comb \mipsregister|register~1352 (
// Equation(s):
// \mipsregister|register~1352_combout  = (\comb~1_combout  & ((\mipsregister|register~1351_combout  & (!\mipsregister|register~1008_regout )) # (!\mipsregister|register~1351_combout  & ((\mipsregister|register~880_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1351_combout ))))

	.dataa(\mipsregister|register~1008_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~880_regout ),
	.datad(\mipsregister|register~1351_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1352_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1352 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cycloneii_lcell_comb \mipsregister|register~1353 (
// Equation(s):
// \mipsregister|register~1353_combout  = (\mipsregister|register~1350_combout  & (((\mipsregister|register~1352_combout ) # (!\comb~2_combout )))) # (!\mipsregister|register~1350_combout  & (\mipsregister|register~1345_combout  & (\comb~2_combout )))

	.dataa(\mipsregister|register~1345_combout ),
	.datab(\mipsregister|register~1350_combout ),
	.datac(\comb~2_combout ),
	.datad(\mipsregister|register~1352_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1353_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1353 .lut_mask = 16'hEC2C;
defparam \mipsregister|register~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
cycloneii_lcell_comb \seg2|OperandB_out~32 (
// Equation(s):
// \seg2|OperandB_out~32_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1353_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1363_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1363_combout ),
	.datad(\mipsregister|register~1353_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~32 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneii_lcell_comb \seg2|OperandB_out~33 (
// Equation(s):
// \seg2|OperandB_out~33_combout  = (\seg2|OperandB_out~32_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~16_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~16_combout ),
	.datad(\seg2|OperandB_out~32_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~33 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N25
cycloneii_lcell_ff \seg2|OperandB_out[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [16]));

// Location: LCFF_X39_Y23_N9
cycloneii_lcell_ff \mipsregister|register~945 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~945_regout ));

// Location: LCFF_X38_Y23_N15
cycloneii_lcell_ff \mipsregister|register~561 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~561_regout ));

// Location: LCFF_X39_Y23_N31
cycloneii_lcell_ff \mipsregister|register~817 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~817_regout ));

// Location: LCCOMB_X38_Y23_N14
cycloneii_lcell_comb \mipsregister|register~1364 (
// Equation(s):
// \mipsregister|register~1364_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~817_regout ))) # (!\comb~1_combout  & (\mipsregister|register~561_regout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~561_regout ),
	.datad(\mipsregister|register~817_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1364_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1364 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneii_lcell_comb \mipsregister|register~1365 (
// Equation(s):
// \mipsregister|register~1365_combout  = (\comb~0_combout  & ((\mipsregister|register~1364_combout  & ((\mipsregister|register~945_regout ))) # (!\mipsregister|register~1364_combout  & (\mipsregister|register~689_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1364_combout ))))

	.dataa(\mipsregister|register~689_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~945_regout ),
	.datad(\mipsregister|register~1364_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1365_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1365 .lut_mask = 16'hF388;
defparam \mipsregister|register~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N11
cycloneii_lcell_ff \mipsregister|register~849 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~849_regout ));

// Location: LCFF_X42_Y25_N7
cycloneii_lcell_ff \mipsregister|register~593 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~593_regout ));

// Location: LCCOMB_X42_Y25_N6
cycloneii_lcell_comb \mipsregister|register~1366 (
// Equation(s):
// \mipsregister|register~1366_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~721_regout )) # (!\comb~0_combout  & ((\mipsregister|register~593_regout )))))

	.dataa(\mipsregister|register~721_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~593_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1366_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1366 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneii_lcell_comb \mipsregister|register~1367 (
// Equation(s):
// \mipsregister|register~1367_combout  = (\comb~1_combout  & ((\mipsregister|register~1366_combout  & (!\mipsregister|register~977_regout )) # (!\mipsregister|register~1366_combout  & ((\mipsregister|register~849_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1366_combout ))))

	.dataa(\mipsregister|register~977_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~849_regout ),
	.datad(\mipsregister|register~1366_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1367_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1367 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneii_lcell_comb \mipsregister|register~1370 (
// Equation(s):
// \mipsregister|register~1370_combout  = (\comb~2_combout  & (((\comb~3_combout ) # (\mipsregister|register~1367_combout )))) # (!\comb~2_combout  & (\mipsregister|register~1369_combout  & (!\comb~3_combout )))

	.dataa(\mipsregister|register~1369_combout ),
	.datab(\comb~2_combout ),
	.datac(\comb~3_combout ),
	.datad(\mipsregister|register~1367_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1370_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1370 .lut_mask = 16'hCEC2;
defparam \mipsregister|register~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneii_lcell_comb \mipsregister|register~1373 (
// Equation(s):
// \mipsregister|register~1373_combout  = (\comb~3_combout  & ((\mipsregister|register~1370_combout  & (\mipsregister|register~1372_combout )) # (!\mipsregister|register~1370_combout  & ((\mipsregister|register~1365_combout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1370_combout ))))

	.dataa(\mipsregister|register~1372_combout ),
	.datab(\mipsregister|register~1365_combout ),
	.datac(\comb~3_combout ),
	.datad(\mipsregister|register~1370_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1373_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1373 .lut_mask = 16'hAFC0;
defparam \mipsregister|register~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneii_lcell_comb \mipsregister|register~497feeder (
// Equation(s):
// \mipsregister|register~497feeder_combout  = \mipsregister|Mux14~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux14~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~497feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~497feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~497feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N3
cycloneii_lcell_ff \mipsregister|register~497 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~497feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~497_regout ));

// Location: LCFF_X39_Y29_N27
cycloneii_lcell_ff \mipsregister|register~465 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~465_regout ));

// Location: LCCOMB_X39_Y29_N26
cycloneii_lcell_comb \mipsregister|register~1382 (
// Equation(s):
// \mipsregister|register~1382_combout  = (\mipsregister|register~1381_combout  & ((\mipsregister|register~497_regout ) # ((!\comb~2_combout )))) # (!\mipsregister|register~1381_combout  & (((\mipsregister|register~465_regout  & \comb~2_combout ))))

	.dataa(\mipsregister|register~1381_combout ),
	.datab(\mipsregister|register~497_regout ),
	.datac(\mipsregister|register~465_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1382_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1382 .lut_mask = 16'hD8AA;
defparam \mipsregister|register~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y22_N19
cycloneii_lcell_ff \mipsregister|register~273 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~273_regout ));

// Location: LCCOMB_X45_Y22_N18
cycloneii_lcell_comb \mipsregister|register~1376 (
// Equation(s):
// \mipsregister|register~1376_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (!\mipsregister|register~337_regout )) # (!\comb~2_combout  & ((\mipsregister|register~273_regout )))))

	.dataa(\mipsregister|register~337_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~273_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1376_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1376 .lut_mask = 16'hDD30;
defparam \mipsregister|register~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N18
cycloneii_lcell_comb \mipsregister|register~1805 (
// Equation(s):
// \mipsregister|register~1805_combout  = !\mipsregister|Mux14~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux14~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1805_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1805 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N19
cycloneii_lcell_ff \mipsregister|register~305 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1805_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~305_regout ));

// Location: LCCOMB_X47_Y24_N2
cycloneii_lcell_comb \mipsregister|register~1377 (
// Equation(s):
// \mipsregister|register~1377_combout  = (\comb~3_combout  & ((\mipsregister|register~1376_combout  & (!\mipsregister|register~369_regout )) # (!\mipsregister|register~1376_combout  & ((!\mipsregister|register~305_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1376_combout ))))

	.dataa(\mipsregister|register~369_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1376_combout ),
	.datad(\mipsregister|register~305_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1377_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1377 .lut_mask = 16'h707C;
defparam \mipsregister|register~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N19
cycloneii_lcell_ff \mipsregister|register~49 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~49_regout ));

// Location: LCCOMB_X45_Y29_N8
cycloneii_lcell_comb \mipsregister|register~113feeder (
// Equation(s):
// \mipsregister|register~113feeder_combout  = \mipsregister|Mux14~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux14~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~113feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N9
cycloneii_lcell_ff \mipsregister|register~113 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~113feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~113_regout ));

// Location: LCCOMB_X47_Y29_N18
cycloneii_lcell_comb \mipsregister|register~1379 (
// Equation(s):
// \mipsregister|register~1379_combout  = (\mipsregister|register~1378_combout  & (((\mipsregister|register~113_regout )) # (!\comb~3_combout ))) # (!\mipsregister|register~1378_combout  & (\comb~3_combout  & (\mipsregister|register~49_regout )))

	.dataa(\mipsregister|register~1378_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~49_regout ),
	.datad(\mipsregister|register~113_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1379_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1379 .lut_mask = 16'hEA62;
defparam \mipsregister|register~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneii_lcell_comb \mipsregister|register~1380 (
// Equation(s):
// \mipsregister|register~1380_combout  = (\comb~1_combout  & ((\mipsregister|register~1377_combout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~1379_combout  & !\comb~0_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1377_combout ),
	.datac(\mipsregister|register~1379_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1380_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1380 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneii_lcell_comb \mipsregister|register~177feeder (
// Equation(s):
// \mipsregister|register~177feeder_combout  = \mipsregister|Mux14~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux14~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~177feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N27
cycloneii_lcell_ff \mipsregister|register~177 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~177feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~177_regout ));

// Location: LCFF_X48_Y27_N15
cycloneii_lcell_ff \mipsregister|register~145 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~145_regout ));

// Location: LCCOMB_X48_Y27_N14
cycloneii_lcell_comb \mipsregister|register~1374 (
// Equation(s):
// \mipsregister|register~1374_combout  = (\comb~3_combout  & ((\mipsregister|register~177_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~145_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~177_regout ),
	.datac(\mipsregister|register~145_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1374_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1374 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N5
cycloneii_lcell_ff \mipsregister|register~241 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~241_regout ));

// Location: LCCOMB_X47_Y27_N4
cycloneii_lcell_comb \mipsregister|register~1375 (
// Equation(s):
// \mipsregister|register~1375_combout  = (\mipsregister|register~1374_combout  & (((\mipsregister|register~241_regout ) # (!\comb~2_combout )))) # (!\mipsregister|register~1374_combout  & (\mipsregister|register~209_regout  & ((\comb~2_combout ))))

	.dataa(\mipsregister|register~209_regout ),
	.datab(\mipsregister|register~1374_combout ),
	.datac(\mipsregister|register~241_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1375_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1375 .lut_mask = 16'hE2CC;
defparam \mipsregister|register~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneii_lcell_comb \mipsregister|register~1383 (
// Equation(s):
// \mipsregister|register~1383_combout  = (\comb~0_combout  & ((\mipsregister|register~1380_combout  & (\mipsregister|register~1382_combout )) # (!\mipsregister|register~1380_combout  & ((\mipsregister|register~1375_combout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1380_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1382_combout ),
	.datac(\mipsregister|register~1380_combout ),
	.datad(\mipsregister|register~1375_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1383_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1383 .lut_mask = 16'hDAD0;
defparam \mipsregister|register~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneii_lcell_comb \seg2|OperandB_out~34 (
// Equation(s):
// \seg2|OperandB_out~34_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1373_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1383_combout )))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1373_combout ),
	.datad(\mipsregister|register~1383_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~34 .lut_mask = 16'h5140;
defparam \seg2|OperandB_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneii_lcell_comb \seg2|OperandB_out~35 (
// Equation(s):
// \seg2|OperandB_out~35_combout  = (\seg2|OperandB_out~34_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~17_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~17_combout ),
	.datad(\seg2|OperandB_out~34_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~35 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N19
cycloneii_lcell_ff \seg2|OperandB_out[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [17]));

// Location: LCFF_X38_Y23_N5
cycloneii_lcell_ff \mipsregister|register~565 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~565_regout ));

// Location: LCCOMB_X38_Y23_N4
cycloneii_lcell_comb \mipsregister|register~1444 (
// Equation(s):
// \mipsregister|register~1444_combout  = (\comb~1_combout  & ((\mipsregister|register~821_regout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~565_regout  & !\comb~0_combout ))))

	.dataa(\mipsregister|register~821_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~565_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1444_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1444 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N25
cycloneii_lcell_ff \mipsregister|register~949 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~949_regout ));

// Location: LCCOMB_X41_Y23_N4
cycloneii_lcell_comb \mipsregister|register~693feeder (
// Equation(s):
// \mipsregister|register~693feeder_combout  = \mipsregister|Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux10~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~693feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~693feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~693feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N5
cycloneii_lcell_ff \mipsregister|register~693 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~693feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~693_regout ));

// Location: LCCOMB_X39_Y23_N24
cycloneii_lcell_comb \mipsregister|register~1445 (
// Equation(s):
// \mipsregister|register~1445_combout  = (\comb~0_combout  & ((\mipsregister|register~1444_combout  & (\mipsregister|register~949_regout )) # (!\mipsregister|register~1444_combout  & ((\mipsregister|register~693_regout ))))) # (!\comb~0_combout  & 
// (\mipsregister|register~1444_combout ))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1444_combout ),
	.datac(\mipsregister|register~949_regout ),
	.datad(\mipsregister|register~693_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1445_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1445 .lut_mask = 16'hE6C4;
defparam \mipsregister|register~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
cycloneii_lcell_comb \mipsregister|register~1824 (
// Equation(s):
// \mipsregister|register~1824_combout  = !\mipsregister|Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux10~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1824_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1824 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N3
cycloneii_lcell_ff \mipsregister|register~1013 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1824_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1013_regout ));

// Location: LCFF_X47_Y22_N1
cycloneii_lcell_ff \mipsregister|register~757 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~757_regout ));

// Location: LCCOMB_X47_Y22_N0
cycloneii_lcell_comb \mipsregister|register~1452 (
// Equation(s):
// \mipsregister|register~1452_combout  = (\mipsregister|register~1451_combout  & (((!\comb~0_combout )) # (!\mipsregister|register~1013_regout ))) # (!\mipsregister|register~1451_combout  & (((\mipsregister|register~757_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~1451_combout ),
	.datab(\mipsregister|register~1013_regout ),
	.datac(\mipsregister|register~757_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1452_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1452 .lut_mask = 16'h72AA;
defparam \mipsregister|register~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \mipsregister|register~917 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~917_regout ));

// Location: LCFF_X39_Y22_N25
cycloneii_lcell_ff \mipsregister|register~789 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~789_regout ));

// Location: LCFF_X39_Y22_N11
cycloneii_lcell_ff \mipsregister|register~533 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~533_regout ));

// Location: LCFF_X40_Y22_N29
cycloneii_lcell_ff \mipsregister|register~661 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~661_regout ));

// Location: LCCOMB_X39_Y22_N10
cycloneii_lcell_comb \mipsregister|register~1448 (
// Equation(s):
// \mipsregister|register~1448_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~661_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~533_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~533_regout ),
	.datad(\mipsregister|register~661_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1448_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1448 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneii_lcell_comb \mipsregister|register~1449 (
// Equation(s):
// \mipsregister|register~1449_combout  = (\comb~1_combout  & ((\mipsregister|register~1448_combout  & (\mipsregister|register~917_regout )) # (!\mipsregister|register~1448_combout  & ((\mipsregister|register~789_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1448_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~917_regout ),
	.datac(\mipsregister|register~789_regout ),
	.datad(\mipsregister|register~1448_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1449_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1449 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \mipsregister|register~1823 (
// Equation(s):
// \mipsregister|register~1823_combout  = !\mipsregister|Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux10~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1823_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1823 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N5
cycloneii_lcell_ff \mipsregister|register~981 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1823_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~981_regout ));

// Location: LCFF_X40_Y23_N23
cycloneii_lcell_ff \mipsregister|register~853 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~853_regout ));

// Location: LCFF_X43_Y24_N3
cycloneii_lcell_ff \mipsregister|register~597 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~597_regout ));

// Location: LCCOMB_X43_Y24_N2
cycloneii_lcell_comb \mipsregister|register~1446 (
// Equation(s):
// \mipsregister|register~1446_combout  = (\comb~0_combout  & ((\mipsregister|register~725_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~597_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~725_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~597_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1446_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1446 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \mipsregister|register~1447 (
// Equation(s):
// \mipsregister|register~1447_combout  = (\comb~1_combout  & ((\mipsregister|register~1446_combout  & (!\mipsregister|register~981_regout )) # (!\mipsregister|register~1446_combout  & ((\mipsregister|register~853_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1446_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~981_regout ),
	.datac(\mipsregister|register~853_regout ),
	.datad(\mipsregister|register~1446_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1447_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1447 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \mipsregister|register~1450 (
// Equation(s):
// \mipsregister|register~1450_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & ((\mipsregister|register~1447_combout ))) # (!\comb~2_combout  & (\mipsregister|register~1449_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1449_combout ),
	.datad(\mipsregister|register~1447_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1450_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1450 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \mipsregister|register~1453 (
// Equation(s):
// \mipsregister|register~1453_combout  = (\comb~3_combout  & ((\mipsregister|register~1450_combout  & ((\mipsregister|register~1452_combout ))) # (!\mipsregister|register~1450_combout  & (\mipsregister|register~1445_combout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1450_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1445_combout ),
	.datac(\mipsregister|register~1452_combout ),
	.datad(\mipsregister|register~1450_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1453_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1453 .lut_mask = 16'hF588;
defparam \mipsregister|register~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N23
cycloneii_lcell_ff \mipsregister|register~245 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~245_regout ));

// Location: LCFF_X43_Y27_N19
cycloneii_lcell_ff \mipsregister|register~149 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~149_regout ));

// Location: LCCOMB_X43_Y27_N18
cycloneii_lcell_comb \mipsregister|register~1454 (
// Equation(s):
// \mipsregister|register~1454_combout  = (\comb~3_combout  & ((\mipsregister|register~181_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~149_regout  & !\comb~2_combout ))))

	.dataa(\mipsregister|register~181_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~149_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1454_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1454 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cycloneii_lcell_comb \mipsregister|register~1455 (
// Equation(s):
// \mipsregister|register~1455_combout  = (\comb~2_combout  & ((\mipsregister|register~1454_combout  & ((\mipsregister|register~245_regout ))) # (!\mipsregister|register~1454_combout  & (\mipsregister|register~213_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1454_combout ))))

	.dataa(\mipsregister|register~213_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~245_regout ),
	.datad(\mipsregister|register~1454_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1455_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1455 .lut_mask = 16'hF388;
defparam \mipsregister|register~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneii_lcell_comb \mipsregister|register~1826 (
// Equation(s):
// \mipsregister|register~1826_combout  = !\mipsregister|Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux10~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1826_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1826 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N1
cycloneii_lcell_ff \mipsregister|register~341 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1826_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~341_regout ));

// Location: LCFF_X44_Y28_N15
cycloneii_lcell_ff \mipsregister|register~277 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~277_regout ));

// Location: LCCOMB_X44_Y28_N14
cycloneii_lcell_comb \mipsregister|register~1456 (
// Equation(s):
// \mipsregister|register~1456_combout  = (\comb~2_combout  & (((\comb~3_combout )) # (!\mipsregister|register~341_regout ))) # (!\comb~2_combout  & (((\mipsregister|register~277_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~341_regout ),
	.datac(\mipsregister|register~277_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1456_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1456 .lut_mask = 16'hAA72;
defparam \mipsregister|register~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y23_N16
cycloneii_lcell_comb \mipsregister|register~1827 (
// Equation(s):
// \mipsregister|register~1827_combout  = !\mipsregister|Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux10~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1827_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1827 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y23_N17
cycloneii_lcell_ff \mipsregister|register~373 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1827_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~373_regout ));

// Location: LCCOMB_X44_Y28_N24
cycloneii_lcell_comb \mipsregister|register~1457 (
// Equation(s):
// \mipsregister|register~1457_combout  = (\mipsregister|register~1456_combout  & (((!\comb~3_combout ) # (!\mipsregister|register~373_regout )))) # (!\mipsregister|register~1456_combout  & (!\mipsregister|register~309_regout  & ((\comb~3_combout ))))

	.dataa(\mipsregister|register~309_regout ),
	.datab(\mipsregister|register~1456_combout ),
	.datac(\mipsregister|register~373_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1457_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1457 .lut_mask = 16'h1DCC;
defparam \mipsregister|register~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneii_lcell_comb \mipsregister|register~117feeder (
// Equation(s):
// \mipsregister|register~117feeder_combout  = \mipsregister|Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux10~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~117feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N17
cycloneii_lcell_ff \mipsregister|register~117 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~117feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~117_regout ));

// Location: LCFF_X43_Y29_N11
cycloneii_lcell_ff \mipsregister|register~53 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~53_regout ));

// Location: LCFF_X43_Y29_N1
cycloneii_lcell_ff \mipsregister|register~21 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux10~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~21_regout ));

// Location: LCCOMB_X44_Y29_N18
cycloneii_lcell_comb \mipsregister|register~85feeder (
// Equation(s):
// \mipsregister|register~85feeder_combout  = \mipsregister|Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux10~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~85feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N19
cycloneii_lcell_ff \mipsregister|register~85 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~85feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~85_regout ));

// Location: LCCOMB_X43_Y29_N0
cycloneii_lcell_comb \mipsregister|register~1458 (
// Equation(s):
// \mipsregister|register~1458_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & ((\mipsregister|register~85_regout ))) # (!\comb~2_combout  & (\mipsregister|register~21_regout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~21_regout ),
	.datad(\mipsregister|register~85_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1458_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1458 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneii_lcell_comb \mipsregister|register~1459 (
// Equation(s):
// \mipsregister|register~1459_combout  = (\comb~3_combout  & ((\mipsregister|register~1458_combout  & (\mipsregister|register~117_regout )) # (!\mipsregister|register~1458_combout  & ((\mipsregister|register~53_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1458_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~117_regout ),
	.datac(\mipsregister|register~53_regout ),
	.datad(\mipsregister|register~1458_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1459_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1459 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneii_lcell_comb \mipsregister|register~1460 (
// Equation(s):
// \mipsregister|register~1460_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~1457_combout )) # (!\comb~1_combout  & ((\mipsregister|register~1459_combout )))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1457_combout ),
	.datad(\mipsregister|register~1459_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1460_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1460 .lut_mask = 16'hD9C8;
defparam \mipsregister|register~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneii_lcell_comb \mipsregister|register~1463 (
// Equation(s):
// \mipsregister|register~1463_combout  = (\comb~0_combout  & ((\mipsregister|register~1460_combout  & (\mipsregister|register~1462_combout )) # (!\mipsregister|register~1460_combout  & ((\mipsregister|register~1455_combout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1460_combout ))))

	.dataa(\mipsregister|register~1462_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1455_combout ),
	.datad(\mipsregister|register~1460_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1463_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1463 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneii_lcell_comb \seg2|OperandB_out~42 (
// Equation(s):
// \seg2|OperandB_out~42_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1453_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1463_combout )))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1453_combout ),
	.datad(\mipsregister|register~1463_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~42 .lut_mask = 16'h5140;
defparam \seg2|OperandB_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \seg2|OperandB_out~43 (
// Equation(s):
// \seg2|OperandB_out~43_combout  = (\seg2|OperandB_out~42_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~21_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~21_combout ),
	.datad(\seg2|OperandB_out~42_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~43 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N13
cycloneii_lcell_ff \seg2|OperandB_out[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [21]));

// Location: LCFF_X44_Y29_N13
cycloneii_lcell_ff \mipsregister|register~86 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~86_regout ));

// Location: LCFF_X43_Y29_N25
cycloneii_lcell_ff \mipsregister|register~22 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~22_regout ));

// Location: LCFF_X43_Y29_N7
cycloneii_lcell_ff \mipsregister|register~54 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~54_regout ));

// Location: LCCOMB_X43_Y29_N24
cycloneii_lcell_comb \mipsregister|register~1478 (
// Equation(s):
// \mipsregister|register~1478_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~54_regout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~22_regout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~22_regout ),
	.datad(\mipsregister|register~54_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1478_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1478 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N12
cycloneii_lcell_comb \mipsregister|register~1479 (
// Equation(s):
// \mipsregister|register~1479_combout  = (\comb~2_combout  & ((\mipsregister|register~1478_combout  & (\mipsregister|register~118_regout )) # (!\mipsregister|register~1478_combout  & ((\mipsregister|register~86_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1478_combout ))))

	.dataa(\mipsregister|register~118_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~86_regout ),
	.datad(\mipsregister|register~1478_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1479_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1479 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N27
cycloneii_lcell_ff \mipsregister|register~246 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~246_regout ));

// Location: LCFF_X45_Y27_N25
cycloneii_lcell_ff \mipsregister|register~150 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~150_regout ));

// Location: LCFF_X45_Y27_N7
cycloneii_lcell_ff \mipsregister|register~214 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~214_regout ));

// Location: LCCOMB_X45_Y27_N24
cycloneii_lcell_comb \mipsregister|register~1476 (
// Equation(s):
// \mipsregister|register~1476_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~214_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~150_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~150_regout ),
	.datad(\mipsregister|register~214_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1476_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1476 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneii_lcell_comb \mipsregister|register~1477 (
// Equation(s):
// \mipsregister|register~1477_combout  = (\comb~3_combout  & ((\mipsregister|register~1476_combout  & ((\mipsregister|register~246_regout ))) # (!\mipsregister|register~1476_combout  & (!\mipsregister|register~182_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1476_combout ))))

	.dataa(\mipsregister|register~182_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~246_regout ),
	.datad(\mipsregister|register~1476_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1477_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1477 .lut_mask = 16'hF344;
defparam \mipsregister|register~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneii_lcell_comb \mipsregister|register~1480 (
// Equation(s):
// \mipsregister|register~1480_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~1477_combout ))) # (!\comb~0_combout  & (\mipsregister|register~1479_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1479_combout ),
	.datac(\mipsregister|register~1477_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1480_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1480 .lut_mask = 16'hFA44;
defparam \mipsregister|register~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
cycloneii_lcell_comb \mipsregister|register~1832 (
// Equation(s):
// \mipsregister|register~1832_combout  = !\mipsregister|Mux9~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux9~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1832_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1832 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N15
cycloneii_lcell_ff \mipsregister|register~374 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1832_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~374_regout ));

// Location: LCCOMB_X43_Y21_N18
cycloneii_lcell_comb \mipsregister|register~1830 (
// Equation(s):
// \mipsregister|register~1830_combout  = !\mipsregister|Mux9~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux9~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1830_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1830 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y21_N19
cycloneii_lcell_ff \mipsregister|register~342 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1830_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~342_regout ));

// Location: LCCOMB_X43_Y21_N6
cycloneii_lcell_comb \mipsregister|register~1475 (
// Equation(s):
// \mipsregister|register~1475_combout  = (\mipsregister|register~1474_combout  & (((!\mipsregister|register~374_regout )) # (!\comb~2_combout ))) # (!\mipsregister|register~1474_combout  & (\comb~2_combout  & ((!\mipsregister|register~342_regout ))))

	.dataa(\mipsregister|register~1474_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~374_regout ),
	.datad(\mipsregister|register~342_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1475_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1475 .lut_mask = 16'h2A6E;
defparam \mipsregister|register~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N26
cycloneii_lcell_comb \mipsregister|register~1483 (
// Equation(s):
// \mipsregister|register~1483_combout  = (\mipsregister|register~1480_combout  & ((\mipsregister|register~1482_combout ) # ((!\comb~1_combout )))) # (!\mipsregister|register~1480_combout  & (((\comb~1_combout  & \mipsregister|register~1475_combout ))))

	.dataa(\mipsregister|register~1482_combout ),
	.datab(\mipsregister|register~1480_combout ),
	.datac(\comb~1_combout ),
	.datad(\mipsregister|register~1475_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1483_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1483 .lut_mask = 16'hBC8C;
defparam \mipsregister|register~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N15
cycloneii_lcell_ff \mipsregister|register~918 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~918_regout ));

// Location: LCFF_X42_Y22_N25
cycloneii_lcell_ff \mipsregister|register~662 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~662_regout ));

// Location: LCCOMB_X42_Y22_N24
cycloneii_lcell_comb \mipsregister|register~1469 (
// Equation(s):
// \mipsregister|register~1469_combout  = (\mipsregister|register~1468_combout  & ((\mipsregister|register~918_regout ) # ((!\comb~0_combout )))) # (!\mipsregister|register~1468_combout  & (((\mipsregister|register~662_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~1468_combout ),
	.datab(\mipsregister|register~918_regout ),
	.datac(\mipsregister|register~662_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1469_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1469 .lut_mask = 16'hD8AA;
defparam \mipsregister|register~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y23_N17
cycloneii_lcell_ff \mipsregister|register~950 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~950_regout ));

// Location: LCFF_X38_Y23_N17
cycloneii_lcell_ff \mipsregister|register~566 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~566_regout ));

// Location: LCFF_X38_Y23_N7
cycloneii_lcell_ff \mipsregister|register~694 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~694_regout ));

// Location: LCCOMB_X38_Y23_N16
cycloneii_lcell_comb \mipsregister|register~1466 (
// Equation(s):
// \mipsregister|register~1466_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~694_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~566_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~566_regout ),
	.datad(\mipsregister|register~694_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1466_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1466 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneii_lcell_comb \mipsregister|register~1467 (
// Equation(s):
// \mipsregister|register~1467_combout  = (\comb~1_combout  & ((\mipsregister|register~1466_combout  & ((\mipsregister|register~950_regout ))) # (!\mipsregister|register~1466_combout  & (\mipsregister|register~822_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1466_combout ))))

	.dataa(\mipsregister|register~822_regout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~950_regout ),
	.datad(\mipsregister|register~1466_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1467_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1467 .lut_mask = 16'hF388;
defparam \mipsregister|register~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \mipsregister|register~1470 (
// Equation(s):
// \mipsregister|register~1470_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~1467_combout ))) # (!\comb~3_combout  & (\mipsregister|register~1469_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1469_combout ),
	.datad(\mipsregister|register~1467_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1470_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1470 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N26
cycloneii_lcell_comb \mipsregister|register~1829 (
// Equation(s):
// \mipsregister|register~1829_combout  = !\mipsregister|Mux9~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux9~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1829_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1829 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N27
cycloneii_lcell_ff \mipsregister|register~1014 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1829_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1014_regout ));

// Location: LCFF_X48_Y22_N13
cycloneii_lcell_ff \mipsregister|register~886 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~886_regout ));

// Location: LCFF_X48_Y22_N19
cycloneii_lcell_ff \mipsregister|register~630 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~630_regout ));

// Location: LCCOMB_X47_Y22_N16
cycloneii_lcell_comb \mipsregister|register~758feeder (
// Equation(s):
// \mipsregister|register~758feeder_combout  = \mipsregister|Mux9~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux9~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~758feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~758feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~758feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N17
cycloneii_lcell_ff \mipsregister|register~758 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~758feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~758_regout ));

// Location: LCCOMB_X48_Y22_N18
cycloneii_lcell_comb \mipsregister|register~1471 (
// Equation(s):
// \mipsregister|register~1471_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~758_regout ))) # (!\comb~0_combout  & (\mipsregister|register~630_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~630_regout ),
	.datad(\mipsregister|register~758_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1471_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1471 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N12
cycloneii_lcell_comb \mipsregister|register~1472 (
// Equation(s):
// \mipsregister|register~1472_combout  = (\comb~1_combout  & ((\mipsregister|register~1471_combout  & (!\mipsregister|register~1014_regout )) # (!\mipsregister|register~1471_combout  & ((\mipsregister|register~886_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1471_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~1014_regout ),
	.datac(\mipsregister|register~886_regout ),
	.datad(\mipsregister|register~1471_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1472_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1472 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \mipsregister|register~1473 (
// Equation(s):
// \mipsregister|register~1473_combout  = (\mipsregister|register~1470_combout  & (((\mipsregister|register~1472_combout ) # (!\comb~2_combout )))) # (!\mipsregister|register~1470_combout  & (\mipsregister|register~1465_combout  & (\comb~2_combout )))

	.dataa(\mipsregister|register~1465_combout ),
	.datab(\mipsregister|register~1470_combout ),
	.datac(\comb~2_combout ),
	.datad(\mipsregister|register~1472_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1473_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1473 .lut_mask = 16'hEC2C;
defparam \mipsregister|register~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneii_lcell_comb \seg2|OperandB_out~44 (
// Equation(s):
// \seg2|OperandB_out~44_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1473_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1483_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1483_combout ),
	.datad(\mipsregister|register~1473_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~44 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \seg2|OperandB_out~45 (
// Equation(s):
// \seg2|OperandB_out~45_combout  = (\seg2|OperandB_out~44_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~22_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\Rd_in~22_combout ),
	.datad(\seg2|OperandB_out~44_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~45 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N13
cycloneii_lcell_ff \seg2|OperandB_out[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [22]));

// Location: LCFF_X42_Y28_N5
cycloneii_lcell_ff \mipsregister|register~471 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~471_regout ));

// Location: LCFF_X42_Y28_N11
cycloneii_lcell_ff \mipsregister|register~439 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~439_regout ));

// Location: LCCOMB_X41_Y28_N12
cycloneii_lcell_comb \mipsregister|register~1837 (
// Equation(s):
// \mipsregister|register~1837_combout  = !\mipsregister|Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux8~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1837_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1837 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N13
cycloneii_lcell_ff \mipsregister|register~407 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1837_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~407_regout ));

// Location: LCCOMB_X42_Y28_N10
cycloneii_lcell_comb \mipsregister|register~1501 (
// Equation(s):
// \mipsregister|register~1501_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~439_regout )) # (!\comb~3_combout  & ((!\mipsregister|register~407_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~439_regout ),
	.datad(\mipsregister|register~407_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1501_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1501 .lut_mask = 16'hC8D9;
defparam \mipsregister|register~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cycloneii_lcell_comb \mipsregister|register~1502 (
// Equation(s):
// \mipsregister|register~1502_combout  = (\comb~2_combout  & ((\mipsregister|register~1501_combout  & (\mipsregister|register~503_regout )) # (!\mipsregister|register~1501_combout  & ((\mipsregister|register~471_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1501_combout ))))

	.dataa(\mipsregister|register~503_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~471_regout ),
	.datad(\mipsregister|register~1501_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1502_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1502 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N25
cycloneii_lcell_ff \mipsregister|register~183 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~183_regout ));

// Location: LCFF_X45_Y27_N29
cycloneii_lcell_ff \mipsregister|register~151 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~151_regout ));

// Location: LCCOMB_X45_Y27_N28
cycloneii_lcell_comb \mipsregister|register~1494 (
// Equation(s):
// \mipsregister|register~1494_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~183_regout )) # (!\comb~3_combout  & ((\mipsregister|register~151_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~183_regout ),
	.datac(\mipsregister|register~151_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1494_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1494 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N11
cycloneii_lcell_ff \mipsregister|register~215 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~215_regout ));

// Location: LCFF_X47_Y27_N3
cycloneii_lcell_ff \mipsregister|register~247 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~247_regout ));

// Location: LCCOMB_X45_Y27_N10
cycloneii_lcell_comb \mipsregister|register~1495 (
// Equation(s):
// \mipsregister|register~1495_combout  = (\comb~2_combout  & ((\mipsregister|register~1494_combout  & ((\mipsregister|register~247_regout ))) # (!\mipsregister|register~1494_combout  & (\mipsregister|register~215_regout )))) # (!\comb~2_combout  & 
// (\mipsregister|register~1494_combout ))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1494_combout ),
	.datac(\mipsregister|register~215_regout ),
	.datad(\mipsregister|register~247_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1495_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1495 .lut_mask = 16'hEC64;
defparam \mipsregister|register~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneii_lcell_comb \mipsregister|register~1503 (
// Equation(s):
// \mipsregister|register~1503_combout  = (\mipsregister|register~1500_combout  & (((\mipsregister|register~1502_combout )) # (!\comb~0_combout ))) # (!\mipsregister|register~1500_combout  & (\comb~0_combout  & ((\mipsregister|register~1495_combout ))))

	.dataa(\mipsregister|register~1500_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~1502_combout ),
	.datad(\mipsregister|register~1495_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1503_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1503 .lut_mask = 16'hE6A2;
defparam \mipsregister|register~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N31
cycloneii_lcell_ff \mipsregister|register~695 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~695_regout ));

// Location: LCFF_X39_Y23_N15
cycloneii_lcell_ff \mipsregister|register~823 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~823_regout ));

// Location: LCFF_X38_Y23_N31
cycloneii_lcell_ff \mipsregister|register~567 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~567_regout ));

// Location: LCCOMB_X38_Y23_N30
cycloneii_lcell_comb \mipsregister|register~1484 (
// Equation(s):
// \mipsregister|register~1484_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~823_regout )) # (!\comb~1_combout  & ((\mipsregister|register~567_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~823_regout ),
	.datac(\mipsregister|register~567_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1484_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1484 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneii_lcell_comb \mipsregister|register~1485 (
// Equation(s):
// \mipsregister|register~1485_combout  = (\comb~0_combout  & ((\mipsregister|register~1484_combout  & (\mipsregister|register~951_regout )) # (!\mipsregister|register~1484_combout  & ((\mipsregister|register~695_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1484_combout ))))

	.dataa(\mipsregister|register~951_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~695_regout ),
	.datad(\mipsregister|register~1484_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1485_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1485 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \mipsregister|register~663feeder (
// Equation(s):
// \mipsregister|register~663feeder_combout  = \mipsregister|Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux8~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~663feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~663feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~663feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \mipsregister|register~663 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~663feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~663_regout ));

// Location: LCFF_X39_Y22_N15
cycloneii_lcell_ff \mipsregister|register~535 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~535_regout ));

// Location: LCCOMB_X39_Y22_N14
cycloneii_lcell_comb \mipsregister|register~1488 (
// Equation(s):
// \mipsregister|register~1488_combout  = (\comb~0_combout  & ((\mipsregister|register~663_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~535_regout  & !\comb~1_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~663_regout ),
	.datac(\mipsregister|register~535_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1488_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1488 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y22_N13
cycloneii_lcell_ff \mipsregister|register~791 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~791_regout ));

// Location: LCCOMB_X39_Y22_N12
cycloneii_lcell_comb \mipsregister|register~1489 (
// Equation(s):
// \mipsregister|register~1489_combout  = (\mipsregister|register~1488_combout  & ((\mipsregister|register~919_regout ) # ((!\comb~1_combout )))) # (!\mipsregister|register~1488_combout  & (((\mipsregister|register~791_regout  & \comb~1_combout ))))

	.dataa(\mipsregister|register~919_regout ),
	.datab(\mipsregister|register~1488_combout ),
	.datac(\mipsregister|register~791_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1489_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1489 .lut_mask = 16'hB8CC;
defparam \mipsregister|register~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \mipsregister|register~1834 (
// Equation(s):
// \mipsregister|register~1834_combout  = !\mipsregister|Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux8~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1834_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1834 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N1
cycloneii_lcell_ff \mipsregister|register~983 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1834_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~983_regout ));

// Location: LCFF_X40_Y23_N11
cycloneii_lcell_ff \mipsregister|register~855 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~855_regout ));

// Location: LCFF_X43_Y24_N31
cycloneii_lcell_ff \mipsregister|register~599 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~599_regout ));

// Location: LCCOMB_X43_Y24_N30
cycloneii_lcell_comb \mipsregister|register~1486 (
// Equation(s):
// \mipsregister|register~1486_combout  = (\comb~0_combout  & ((\mipsregister|register~727_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~599_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~727_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~599_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1486_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1486 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \mipsregister|register~1487 (
// Equation(s):
// \mipsregister|register~1487_combout  = (\comb~1_combout  & ((\mipsregister|register~1486_combout  & (!\mipsregister|register~983_regout )) # (!\mipsregister|register~1486_combout  & ((\mipsregister|register~855_regout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1486_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~983_regout ),
	.datac(\mipsregister|register~855_regout ),
	.datad(\mipsregister|register~1486_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1487_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1487 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \mipsregister|register~1490 (
// Equation(s):
// \mipsregister|register~1490_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & ((\mipsregister|register~1487_combout ))) # (!\comb~2_combout  & (\mipsregister|register~1489_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1489_combout ),
	.datad(\mipsregister|register~1487_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1490_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1490 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneii_lcell_comb \mipsregister|register~1835 (
// Equation(s):
// \mipsregister|register~1835_combout  = !\mipsregister|Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux8~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1835_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1835 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N31
cycloneii_lcell_ff \mipsregister|register~1015 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1835_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1015_regout ));

// Location: LCFF_X47_Y26_N7
cycloneii_lcell_ff \mipsregister|register~759 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~759_regout ));

// Location: LCCOMB_X48_Y26_N24
cycloneii_lcell_comb \mipsregister|register~887feeder (
// Equation(s):
// \mipsregister|register~887feeder_combout  = \mipsregister|Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux8~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~887feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~887feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~887feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N25
cycloneii_lcell_ff \mipsregister|register~887 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~887feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~887_regout ));

// Location: LCFF_X47_Y26_N29
cycloneii_lcell_ff \mipsregister|register~631 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux8~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~631_regout ));

// Location: LCCOMB_X47_Y26_N28
cycloneii_lcell_comb \mipsregister|register~1491 (
// Equation(s):
// \mipsregister|register~1491_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~887_regout )) # (!\comb~1_combout  & ((\mipsregister|register~631_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~887_regout ),
	.datac(\mipsregister|register~631_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1491_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1491 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N6
cycloneii_lcell_comb \mipsregister|register~1492 (
// Equation(s):
// \mipsregister|register~1492_combout  = (\comb~0_combout  & ((\mipsregister|register~1491_combout  & (!\mipsregister|register~1015_regout )) # (!\mipsregister|register~1491_combout  & ((\mipsregister|register~759_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1491_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1015_regout ),
	.datac(\mipsregister|register~759_regout ),
	.datad(\mipsregister|register~1491_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1492_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1492 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \mipsregister|register~1493 (
// Equation(s):
// \mipsregister|register~1493_combout  = (\comb~3_combout  & ((\mipsregister|register~1490_combout  & ((\mipsregister|register~1492_combout ))) # (!\mipsregister|register~1490_combout  & (\mipsregister|register~1485_combout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1490_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~1485_combout ),
	.datac(\mipsregister|register~1490_combout ),
	.datad(\mipsregister|register~1492_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1493_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1493 .lut_mask = 16'hF858;
defparam \mipsregister|register~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneii_lcell_comb \seg2|OperandB_out~46 (
// Equation(s):
// \seg2|OperandB_out~46_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1493_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1503_combout ))))

	.dataa(\comb~4_combout ),
	.datab(\mipsregister|register~1503_combout ),
	.datac(\mipsregister|register~1493_combout ),
	.datad(\forward|Rt_LoudUse_Forward~combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~46 .lut_mask = 16'h00E4;
defparam \seg2|OperandB_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneii_lcell_comb \seg2|OperandB_out~47 (
// Equation(s):
// \seg2|OperandB_out~47_combout  = (\seg2|OperandB_out~46_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~23_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\Rd_in~23_combout ),
	.datac(vcc),
	.datad(\seg2|OperandB_out~46_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~47 .lut_mask = 16'hFF88;
defparam \seg2|OperandB_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N3
cycloneii_lcell_ff \seg2|OperandB_out[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [23]));

// Location: LCCOMB_X48_Y26_N10
cycloneii_lcell_comb \mipsregister|register~1845 (
// Equation(s):
// \mipsregister|register~1845_combout  = !\mipsregister|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux6~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1845_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1845 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N11
cycloneii_lcell_ff \mipsregister|register~1017 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1845_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~1017_regout ));

// Location: LCFF_X47_Y26_N11
cycloneii_lcell_ff \mipsregister|register~761 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~761_regout ));

// Location: LCCOMB_X47_Y26_N10
cycloneii_lcell_comb \mipsregister|register~1532 (
// Equation(s):
// \mipsregister|register~1532_combout  = (\mipsregister|register~1531_combout  & (((!\comb~0_combout )) # (!\mipsregister|register~1017_regout ))) # (!\mipsregister|register~1531_combout  & (((\mipsregister|register~761_regout  & \comb~0_combout ))))

	.dataa(\mipsregister|register~1531_combout ),
	.datab(\mipsregister|register~1017_regout ),
	.datac(\mipsregister|register~761_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1532_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1532 .lut_mask = 16'h72AA;
defparam \mipsregister|register~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N21
cycloneii_lcell_ff \mipsregister|register~793 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~793_regout ));

// Location: LCFF_X40_Y21_N15
cycloneii_lcell_ff \mipsregister|register~921 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~921_regout ));

// Location: LCFF_X41_Y21_N31
cycloneii_lcell_ff \mipsregister|register~537 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~537_regout ));

// Location: LCFF_X40_Y21_N17
cycloneii_lcell_ff \mipsregister|register~665 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~665_regout ));

// Location: LCCOMB_X41_Y21_N30
cycloneii_lcell_comb \mipsregister|register~1528 (
// Equation(s):
// \mipsregister|register~1528_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~665_regout ))) # (!\comb~0_combout  & (\mipsregister|register~537_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~537_regout ),
	.datad(\mipsregister|register~665_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1528_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1528 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \mipsregister|register~1529 (
// Equation(s):
// \mipsregister|register~1529_combout  = (\comb~1_combout  & ((\mipsregister|register~1528_combout  & ((\mipsregister|register~921_regout ))) # (!\mipsregister|register~1528_combout  & (\mipsregister|register~793_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1528_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~793_regout ),
	.datac(\mipsregister|register~921_regout ),
	.datad(\mipsregister|register~1528_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1529_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1529 .lut_mask = 16'hF588;
defparam \mipsregister|register~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cycloneii_lcell_comb \mipsregister|register~1530 (
// Equation(s):
// \mipsregister|register~1530_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\mipsregister|register~1527_combout )) # (!\comb~2_combout  & ((\mipsregister|register~1529_combout )))))

	.dataa(\mipsregister|register~1527_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1529_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1530_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1530 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneii_lcell_comb \mipsregister|register~1533 (
// Equation(s):
// \mipsregister|register~1533_combout  = (\comb~3_combout  & ((\mipsregister|register~1530_combout  & ((\mipsregister|register~1532_combout ))) # (!\mipsregister|register~1530_combout  & (\mipsregister|register~1525_combout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1530_combout ))))

	.dataa(\mipsregister|register~1525_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1532_combout ),
	.datad(\mipsregister|register~1530_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1533_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1533 .lut_mask = 16'hF388;
defparam \mipsregister|register~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneii_lcell_comb \mipsregister|register~505feeder (
// Equation(s):
// \mipsregister|register~505feeder_combout  = \mipsregister|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux6~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~505feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~505feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~505feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N27
cycloneii_lcell_ff \mipsregister|register~505 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~505feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~505_regout ));

// Location: LCFF_X40_Y28_N29
cycloneii_lcell_ff \mipsregister|register~473 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~473_regout ));

// Location: LCCOMB_X41_Y28_N10
cycloneii_lcell_comb \mipsregister|register~1847 (
// Equation(s):
// \mipsregister|register~1847_combout  = !\mipsregister|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux6~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1847_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1847 .lut_mask = 16'h00FF;
defparam \mipsregister|register~1847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N11
cycloneii_lcell_ff \mipsregister|register~409 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1847_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~409_regout ));

// Location: LCFF_X40_Y28_N19
cycloneii_lcell_ff \mipsregister|register~441 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~441_regout ));

// Location: LCCOMB_X40_Y28_N18
cycloneii_lcell_comb \mipsregister|register~1541 (
// Equation(s):
// \mipsregister|register~1541_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~441_regout ))) # (!\comb~3_combout  & (!\mipsregister|register~409_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~409_regout ),
	.datac(\mipsregister|register~441_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1541_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1541 .lut_mask = 16'hFA11;
defparam \mipsregister|register~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N28
cycloneii_lcell_comb \mipsregister|register~1542 (
// Equation(s):
// \mipsregister|register~1542_combout  = (\comb~2_combout  & ((\mipsregister|register~1541_combout  & (\mipsregister|register~505_regout )) # (!\mipsregister|register~1541_combout  & ((\mipsregister|register~473_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1541_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~505_regout ),
	.datac(\mipsregister|register~473_regout ),
	.datad(\mipsregister|register~1541_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1542_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1542 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N19
cycloneii_lcell_ff \mipsregister|register~121 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~121_regout ));

// Location: LCFF_X44_Y29_N23
cycloneii_lcell_ff \mipsregister|register~89 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~89_regout ));

// Location: LCFF_X44_Y29_N9
cycloneii_lcell_ff \mipsregister|register~25 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~25_regout ));

// Location: LCCOMB_X44_Y29_N8
cycloneii_lcell_comb \mipsregister|register~1538 (
// Equation(s):
// \mipsregister|register~1538_combout  = (\comb~2_combout  & ((\mipsregister|register~89_regout ) # ((\comb~3_combout )))) # (!\comb~2_combout  & (((\mipsregister|register~25_regout  & !\comb~3_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~89_regout ),
	.datac(\mipsregister|register~25_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1538_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1538 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
cycloneii_lcell_comb \mipsregister|register~1539 (
// Equation(s):
// \mipsregister|register~1539_combout  = (\comb~3_combout  & ((\mipsregister|register~1538_combout  & ((\mipsregister|register~121_regout ))) # (!\mipsregister|register~1538_combout  & (\mipsregister|register~57_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1538_combout ))))

	.dataa(\mipsregister|register~57_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~121_regout ),
	.datad(\mipsregister|register~1538_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1539_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1539 .lut_mask = 16'hF388;
defparam \mipsregister|register~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N3
cycloneii_lcell_ff \mipsregister|register~313 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~313_regout ));

// Location: LCFF_X45_Y21_N25
cycloneii_lcell_ff \mipsregister|register~281 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~281_regout ));

// Location: LCCOMB_X45_Y21_N6
cycloneii_lcell_comb \mipsregister|register~345feeder (
// Equation(s):
// \mipsregister|register~345feeder_combout  = \mipsregister|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux6~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~345feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~345feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~345feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y21_N7
cycloneii_lcell_ff \mipsregister|register~345 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~345feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~345_regout ));

// Location: LCCOMB_X45_Y21_N24
cycloneii_lcell_comb \mipsregister|register~1536 (
// Equation(s):
// \mipsregister|register~1536_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~345_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~281_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~281_regout ),
	.datad(\mipsregister|register~345_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1536_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1536 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneii_lcell_comb \mipsregister|register~1537 (
// Equation(s):
// \mipsregister|register~1537_combout  = (\comb~3_combout  & ((\mipsregister|register~1536_combout  & (!\mipsregister|register~377_regout )) # (!\mipsregister|register~1536_combout  & ((\mipsregister|register~313_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1536_combout ))))

	.dataa(\mipsregister|register~377_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~313_regout ),
	.datad(\mipsregister|register~1536_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1537_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1537 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneii_lcell_comb \mipsregister|register~1540 (
// Equation(s):
// \mipsregister|register~1540_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & ((\mipsregister|register~1537_combout ))) # (!\comb~1_combout  & (\mipsregister|register~1539_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1539_combout ),
	.datac(\comb~1_combout ),
	.datad(\mipsregister|register~1537_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1540_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1540 .lut_mask = 16'hF4A4;
defparam \mipsregister|register~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneii_lcell_comb \mipsregister|register~249feeder (
// Equation(s):
// \mipsregister|register~249feeder_combout  = \mipsregister|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux6~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~249feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N19
cycloneii_lcell_ff \mipsregister|register~249 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~249feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~249_regout ));

// Location: LCFF_X45_Y27_N23
cycloneii_lcell_ff \mipsregister|register~217 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~217_regout ));

// Location: LCCOMB_X47_Y27_N0
cycloneii_lcell_comb \mipsregister|register~185feeder (
// Equation(s):
// \mipsregister|register~185feeder_combout  = \mipsregister|Mux6~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux6~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~185feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N1
cycloneii_lcell_ff \mipsregister|register~185 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~185feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~185_regout ));

// Location: LCFF_X45_Y27_N13
cycloneii_lcell_ff \mipsregister|register~153 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux6~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~153_regout ));

// Location: LCCOMB_X45_Y27_N12
cycloneii_lcell_comb \mipsregister|register~1534 (
// Equation(s):
// \mipsregister|register~1534_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~185_regout )) # (!\comb~3_combout  & ((\mipsregister|register~153_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~185_regout ),
	.datac(\mipsregister|register~153_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1534_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1534 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneii_lcell_comb \mipsregister|register~1535 (
// Equation(s):
// \mipsregister|register~1535_combout  = (\comb~2_combout  & ((\mipsregister|register~1534_combout  & (\mipsregister|register~249_regout )) # (!\mipsregister|register~1534_combout  & ((\mipsregister|register~217_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1534_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~249_regout ),
	.datac(\mipsregister|register~217_regout ),
	.datad(\mipsregister|register~1534_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1535_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1535 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cycloneii_lcell_comb \mipsregister|register~1543 (
// Equation(s):
// \mipsregister|register~1543_combout  = (\comb~0_combout  & ((\mipsregister|register~1540_combout  & (\mipsregister|register~1542_combout )) # (!\mipsregister|register~1540_combout  & ((\mipsregister|register~1535_combout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1540_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1542_combout ),
	.datac(\mipsregister|register~1540_combout ),
	.datad(\mipsregister|register~1535_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1543_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1543 .lut_mask = 16'hDAD0;
defparam \mipsregister|register~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneii_lcell_comb \seg2|OperandB_out~50 (
// Equation(s):
// \seg2|OperandB_out~50_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1533_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1543_combout )))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1533_combout ),
	.datad(\mipsregister|register~1543_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~50_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~50 .lut_mask = 16'h5140;
defparam \seg2|OperandB_out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneii_lcell_comb \seg2|OperandB_out~51 (
// Equation(s):
// \seg2|OperandB_out~51_combout  = (\seg2|OperandB_out~50_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~25_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\Rd_in~25_combout ),
	.datac(vcc),
	.datad(\seg2|OperandB_out~50_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~51_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~51 .lut_mask = 16'hFF88;
defparam \seg2|OperandB_out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N13
cycloneii_lcell_ff \seg2|OperandB_out[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [25]));

// Location: LCFF_X43_Y24_N1
cycloneii_lcell_ff \mipsregister|register~730 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~730_regout ));

// Location: LCFF_X43_Y24_N27
cycloneii_lcell_ff \mipsregister|register~602 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~602_regout ));

// Location: LCCOMB_X43_Y24_N26
cycloneii_lcell_comb \mipsregister|register~1544 (
// Equation(s):
// \mipsregister|register~1544_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~858_regout )) # (!\comb~1_combout  & ((\mipsregister|register~602_regout )))))

	.dataa(\mipsregister|register~858_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~602_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1544_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1544 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneii_lcell_comb \mipsregister|register~1545 (
// Equation(s):
// \mipsregister|register~1545_combout  = (\comb~0_combout  & ((\mipsregister|register~1544_combout  & (!\mipsregister|register~986_regout )) # (!\mipsregister|register~1544_combout  & ((\mipsregister|register~730_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1544_combout ))))

	.dataa(\mipsregister|register~986_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~730_regout ),
	.datad(\mipsregister|register~1544_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1545_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1545 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N15
cycloneii_lcell_ff \mipsregister|register~826 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~826_regout ));

// Location: LCFF_X38_Y24_N21
cycloneii_lcell_ff \mipsregister|register~954 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~954_regout ));

// Location: LCFF_X38_Y22_N15
cycloneii_lcell_ff \mipsregister|register~570 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~570_regout ));

// Location: LCFF_X38_Y22_N5
cycloneii_lcell_ff \mipsregister|register~698 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~698_regout ));

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \mipsregister|register~1546 (
// Equation(s):
// \mipsregister|register~1546_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~698_regout )))) # (!\comb~0_combout  & (!\comb~1_combout  & (\mipsregister|register~570_regout )))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~570_regout ),
	.datad(\mipsregister|register~698_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1546_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1546 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneii_lcell_comb \mipsregister|register~1547 (
// Equation(s):
// \mipsregister|register~1547_combout  = (\comb~1_combout  & ((\mipsregister|register~1546_combout  & ((\mipsregister|register~954_regout ))) # (!\mipsregister|register~1546_combout  & (\mipsregister|register~826_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1546_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~826_regout ),
	.datac(\mipsregister|register~954_regout ),
	.datad(\mipsregister|register~1546_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1547_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1547 .lut_mask = 16'hF588;
defparam \mipsregister|register~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N3
cycloneii_lcell_ff \mipsregister|register~922 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~922_regout ));

// Location: LCFF_X41_Y21_N11
cycloneii_lcell_ff \mipsregister|register~538 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~538_regout ));

// Location: LCFF_X41_Y21_N1
cycloneii_lcell_ff \mipsregister|register~794 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~794_regout ));

// Location: LCCOMB_X41_Y21_N10
cycloneii_lcell_comb \mipsregister|register~1548 (
// Equation(s):
// \mipsregister|register~1548_combout  = (\comb~1_combout  & ((\comb~0_combout ) # ((\mipsregister|register~794_regout )))) # (!\comb~1_combout  & (!\comb~0_combout  & (\mipsregister|register~538_regout )))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~538_regout ),
	.datad(\mipsregister|register~794_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1548_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1548 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
cycloneii_lcell_comb \mipsregister|register~1549 (
// Equation(s):
// \mipsregister|register~1549_combout  = (\comb~0_combout  & ((\mipsregister|register~1548_combout  & ((\mipsregister|register~922_regout ))) # (!\mipsregister|register~1548_combout  & (\mipsregister|register~666_regout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1548_combout ))))

	.dataa(\mipsregister|register~666_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~922_regout ),
	.datad(\mipsregister|register~1548_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1549_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1549 .lut_mask = 16'hF388;
defparam \mipsregister|register~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneii_lcell_comb \mipsregister|register~1550 (
// Equation(s):
// \mipsregister|register~1550_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~1547_combout )) # (!\comb~3_combout  & ((\mipsregister|register~1549_combout )))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~1547_combout ),
	.datad(\mipsregister|register~1549_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1550_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1550 .lut_mask = 16'hD9C8;
defparam \mipsregister|register~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneii_lcell_comb \mipsregister|register~1553 (
// Equation(s):
// \mipsregister|register~1553_combout  = (\comb~2_combout  & ((\mipsregister|register~1550_combout  & (\mipsregister|register~1552_combout )) # (!\mipsregister|register~1550_combout  & ((\mipsregister|register~1545_combout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1550_combout ))))

	.dataa(\mipsregister|register~1552_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1545_combout ),
	.datad(\mipsregister|register~1550_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1553_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1553 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneii_lcell_comb \mipsregister|register~1850 (
// Equation(s):
// \mipsregister|register~1850_combout  = !\mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1850_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1850 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N19
cycloneii_lcell_ff \mipsregister|register~346 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1850_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~346_regout ));

// Location: LCFF_X45_Y24_N25
cycloneii_lcell_ff \mipsregister|register~282 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~282_regout ));

// Location: LCCOMB_X47_Y24_N4
cycloneii_lcell_comb \mipsregister|register~1851 (
// Equation(s):
// \mipsregister|register~1851_combout  = !\mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1851_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1851 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N5
cycloneii_lcell_ff \mipsregister|register~314 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1851_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~314_regout ));

// Location: LCCOMB_X45_Y24_N24
cycloneii_lcell_comb \mipsregister|register~1554 (
// Equation(s):
// \mipsregister|register~1554_combout  = (\comb~2_combout  & (\comb~3_combout )) # (!\comb~2_combout  & ((\comb~3_combout  & ((!\mipsregister|register~314_regout ))) # (!\comb~3_combout  & (\mipsregister|register~282_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~282_regout ),
	.datad(\mipsregister|register~314_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1554_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1554 .lut_mask = 16'h98DC;
defparam \mipsregister|register~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N26
cycloneii_lcell_comb \mipsregister|register~1852 (
// Equation(s):
// \mipsregister|register~1852_combout  = !\mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux5~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1852_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1852 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N27
cycloneii_lcell_ff \mipsregister|register~378 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1852_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~378_regout ));

// Location: LCCOMB_X45_Y24_N14
cycloneii_lcell_comb \mipsregister|register~1555 (
// Equation(s):
// \mipsregister|register~1555_combout  = (\comb~2_combout  & ((\mipsregister|register~1554_combout  & ((!\mipsregister|register~378_regout ))) # (!\mipsregister|register~1554_combout  & (!\mipsregister|register~346_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1554_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~346_regout ),
	.datac(\mipsregister|register~1554_combout ),
	.datad(\mipsregister|register~378_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1555_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1555 .lut_mask = 16'h52F2;
defparam \mipsregister|register~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N5
cycloneii_lcell_ff \mipsregister|register~122 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~122_regout ));

// Location: LCFF_X43_Y29_N3
cycloneii_lcell_ff \mipsregister|register~26 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux5~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~26_regout ));

// Location: LCCOMB_X43_Y29_N12
cycloneii_lcell_comb \mipsregister|register~58feeder (
// Equation(s):
// \mipsregister|register~58feeder_combout  = \mipsregister|Mux5~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux5~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~58feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N13
cycloneii_lcell_ff \mipsregister|register~58 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~58feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~58_regout ));

// Location: LCCOMB_X43_Y29_N2
cycloneii_lcell_comb \mipsregister|register~1558 (
// Equation(s):
// \mipsregister|register~1558_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\mipsregister|register~58_regout )))) # (!\comb~3_combout  & (!\comb~2_combout  & (\mipsregister|register~26_regout )))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~26_regout ),
	.datad(\mipsregister|register~58_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1558_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1558 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N4
cycloneii_lcell_comb \mipsregister|register~1559 (
// Equation(s):
// \mipsregister|register~1559_combout  = (\comb~2_combout  & ((\mipsregister|register~1558_combout  & ((\mipsregister|register~122_regout ))) # (!\mipsregister|register~1558_combout  & (\mipsregister|register~90_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1558_combout ))))

	.dataa(\mipsregister|register~90_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~122_regout ),
	.datad(\mipsregister|register~1558_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1559_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1559 .lut_mask = 16'hF388;
defparam \mipsregister|register~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneii_lcell_comb \mipsregister|register~1560 (
// Equation(s):
// \mipsregister|register~1560_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~1557_combout )) # (!\comb~0_combout  & ((\mipsregister|register~1559_combout )))))

	.dataa(\mipsregister|register~1557_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1559_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1560_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1560 .lut_mask = 16'hEE30;
defparam \mipsregister|register~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
cycloneii_lcell_comb \mipsregister|register~1563 (
// Equation(s):
// \mipsregister|register~1563_combout  = (\comb~1_combout  & ((\mipsregister|register~1560_combout  & (\mipsregister|register~1562_combout )) # (!\mipsregister|register~1560_combout  & ((\mipsregister|register~1555_combout ))))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1560_combout ))))

	.dataa(\mipsregister|register~1562_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1555_combout ),
	.datad(\mipsregister|register~1560_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1563_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1563 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneii_lcell_comb \seg2|OperandB_out~52 (
// Equation(s):
// \seg2|OperandB_out~52_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1553_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1563_combout )))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1553_combout ),
	.datad(\mipsregister|register~1563_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~52_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~52 .lut_mask = 16'h5140;
defparam \seg2|OperandB_out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneii_lcell_comb \seg2|OperandB_out~53 (
// Equation(s):
// \seg2|OperandB_out~53_combout  = (\seg2|OperandB_out~52_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~26_combout ))

	.dataa(vcc),
	.datab(\forward|Rt_LoudUse_Forward~combout ),
	.datac(\Rd_in~26_combout ),
	.datad(\seg2|OperandB_out~52_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~53_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~53 .lut_mask = 16'hFFC0;
defparam \seg2|OperandB_out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N27
cycloneii_lcell_ff \seg2|OperandB_out[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [26]));

// Location: LCFF_X42_Y27_N11
cycloneii_lcell_ff \mipsregister|register~253 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~253_regout ));

// Location: LCFF_X42_Y27_N29
cycloneii_lcell_ff \mipsregister|register~189 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~189_regout ));

// Location: LCFF_X41_Y27_N19
cycloneii_lcell_ff \mipsregister|register~157 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~157_regout ));

// Location: LCCOMB_X41_Y27_N18
cycloneii_lcell_comb \mipsregister|register~1614 (
// Equation(s):
// \mipsregister|register~1614_combout  = (\comb~3_combout  & ((\mipsregister|register~189_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~157_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~189_regout ),
	.datac(\mipsregister|register~157_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1614_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1614 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneii_lcell_comb \mipsregister|register~1615 (
// Equation(s):
// \mipsregister|register~1615_combout  = (\comb~2_combout  & ((\mipsregister|register~1614_combout  & ((\mipsregister|register~253_regout ))) # (!\mipsregister|register~1614_combout  & (\mipsregister|register~221_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1614_combout ))))

	.dataa(\mipsregister|register~221_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~253_regout ),
	.datad(\mipsregister|register~1614_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1615_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1615 .lut_mask = 16'hF388;
defparam \mipsregister|register~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N25
cycloneii_lcell_ff \mipsregister|register~509 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~509_regout ));

// Location: LCFF_X39_Y29_N3
cycloneii_lcell_ff \mipsregister|register~477 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~477_regout ));

// Location: LCCOMB_X40_Y29_N28
cycloneii_lcell_comb \mipsregister|register~1869 (
// Equation(s):
// \mipsregister|register~1869_combout  = !\mipsregister|Mux2~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux2~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1869_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1869 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N29
cycloneii_lcell_ff \mipsregister|register~413 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1869_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~413_regout ));

// Location: LCFF_X39_Y29_N13
cycloneii_lcell_ff \mipsregister|register~445 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~445_regout ));

// Location: LCCOMB_X39_Y29_N12
cycloneii_lcell_comb \mipsregister|register~1621 (
// Equation(s):
// \mipsregister|register~1621_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & ((\mipsregister|register~445_regout ))) # (!\comb~3_combout  & (!\mipsregister|register~413_regout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~413_regout ),
	.datac(\mipsregister|register~445_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1621_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1621 .lut_mask = 16'hFA11;
defparam \mipsregister|register~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
cycloneii_lcell_comb \mipsregister|register~1622 (
// Equation(s):
// \mipsregister|register~1622_combout  = (\comb~2_combout  & ((\mipsregister|register~1621_combout  & (\mipsregister|register~509_regout )) # (!\mipsregister|register~1621_combout  & ((\mipsregister|register~477_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1621_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~509_regout ),
	.datac(\mipsregister|register~477_regout ),
	.datad(\mipsregister|register~1621_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1622_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1622 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
cycloneii_lcell_comb \mipsregister|register~1868 (
// Equation(s):
// \mipsregister|register~1868_combout  = !\mipsregister|Mux2~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux2~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1868_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1868 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N19
cycloneii_lcell_ff \mipsregister|register~381 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1868_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~381_regout ));

// Location: LCFF_X44_Y21_N17
cycloneii_lcell_ff \mipsregister|register~317 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~317_regout ));

// Location: LCFF_X45_Y21_N3
cycloneii_lcell_ff \mipsregister|register~285 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~285_regout ));

// Location: LCCOMB_X45_Y21_N2
cycloneii_lcell_comb \mipsregister|register~1616 (
// Equation(s):
// \mipsregister|register~1616_combout  = (\comb~2_combout  & (((\comb~3_combout )) # (!\mipsregister|register~349_regout ))) # (!\comb~2_combout  & (((\mipsregister|register~285_regout  & !\comb~3_combout ))))

	.dataa(\mipsregister|register~349_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~285_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1616_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1616 .lut_mask = 16'hCC74;
defparam \mipsregister|register~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneii_lcell_comb \mipsregister|register~1617 (
// Equation(s):
// \mipsregister|register~1617_combout  = (\comb~3_combout  & ((\mipsregister|register~1616_combout  & (!\mipsregister|register~381_regout )) # (!\mipsregister|register~1616_combout  & ((\mipsregister|register~317_regout ))))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1616_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~381_regout ),
	.datac(\mipsregister|register~317_regout ),
	.datad(\mipsregister|register~1616_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1617_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1617 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneii_lcell_comb \mipsregister|register~1620 (
// Equation(s):
// \mipsregister|register~1620_combout  = (\comb~1_combout  & (((\mipsregister|register~1617_combout ) # (\comb~0_combout )))) # (!\comb~1_combout  & (\mipsregister|register~1619_combout  & ((!\comb~0_combout ))))

	.dataa(\mipsregister|register~1619_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1617_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1620_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1620 .lut_mask = 16'hCCE2;
defparam \mipsregister|register~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneii_lcell_comb \mipsregister|register~1623 (
// Equation(s):
// \mipsregister|register~1623_combout  = (\comb~0_combout  & ((\mipsregister|register~1620_combout  & ((\mipsregister|register~1622_combout ))) # (!\mipsregister|register~1620_combout  & (\mipsregister|register~1615_combout )))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1620_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1615_combout ),
	.datac(\mipsregister|register~1622_combout ),
	.datad(\mipsregister|register~1620_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1623_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1623 .lut_mask = 16'hF588;
defparam \mipsregister|register~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N9
cycloneii_lcell_ff \mipsregister|register~797 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~797_regout ));

// Location: LCFF_X40_Y21_N3
cycloneii_lcell_ff \mipsregister|register~925 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~925_regout ));

// Location: LCFF_X41_Y21_N7
cycloneii_lcell_ff \mipsregister|register~541 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~541_regout ));

// Location: LCFF_X40_Y21_N13
cycloneii_lcell_ff \mipsregister|register~669 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~669_regout ));

// Location: LCCOMB_X41_Y21_N6
cycloneii_lcell_comb \mipsregister|register~1608 (
// Equation(s):
// \mipsregister|register~1608_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & ((\mipsregister|register~669_regout ))) # (!\comb~0_combout  & (\mipsregister|register~541_regout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~541_regout ),
	.datad(\mipsregister|register~669_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1608_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1608 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \mipsregister|register~1609 (
// Equation(s):
// \mipsregister|register~1609_combout  = (\comb~1_combout  & ((\mipsregister|register~1608_combout  & ((\mipsregister|register~925_regout ))) # (!\mipsregister|register~1608_combout  & (\mipsregister|register~797_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1608_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~797_regout ),
	.datac(\mipsregister|register~925_regout ),
	.datad(\mipsregister|register~1608_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1609_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1609 .lut_mask = 16'hF588;
defparam \mipsregister|register~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N29
cycloneii_lcell_ff \mipsregister|register~861 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~861_regout ));

// Location: LCCOMB_X42_Y24_N18
cycloneii_lcell_comb \mipsregister|register~1865 (
// Equation(s):
// \mipsregister|register~1865_combout  = !\mipsregister|Mux2~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux2~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1865_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1865 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N19
cycloneii_lcell_ff \mipsregister|register~989 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1865_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~989_regout ));

// Location: LCCOMB_X42_Y24_N28
cycloneii_lcell_comb \mipsregister|register~1607 (
// Equation(s):
// \mipsregister|register~1607_combout  = (\mipsregister|register~1606_combout  & (((!\mipsregister|register~989_regout )) # (!\comb~1_combout ))) # (!\mipsregister|register~1606_combout  & (\comb~1_combout  & (\mipsregister|register~861_regout )))

	.dataa(\mipsregister|register~1606_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~861_regout ),
	.datad(\mipsregister|register~989_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1607_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1607 .lut_mask = 16'h62EA;
defparam \mipsregister|register~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneii_lcell_comb \mipsregister|register~1610 (
// Equation(s):
// \mipsregister|register~1610_combout  = (\comb~3_combout  & (\comb~2_combout )) # (!\comb~3_combout  & ((\comb~2_combout  & ((\mipsregister|register~1607_combout ))) # (!\comb~2_combout  & (\mipsregister|register~1609_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~1609_combout ),
	.datad(\mipsregister|register~1607_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1610_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1610 .lut_mask = 16'hDC98;
defparam \mipsregister|register~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N21
cycloneii_lcell_ff \mipsregister|register~765 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~765_regout ));

// Location: LCCOMB_X48_Y22_N8
cycloneii_lcell_comb \mipsregister|register~893feeder (
// Equation(s):
// \mipsregister|register~893feeder_combout  = \mipsregister|Mux2~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux2~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~893feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~893feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~893feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N9
cycloneii_lcell_ff \mipsregister|register~893 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~893feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~893_regout ));

// Location: LCFF_X48_Y22_N23
cycloneii_lcell_ff \mipsregister|register~637 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~637_regout ));

// Location: LCCOMB_X48_Y22_N22
cycloneii_lcell_comb \mipsregister|register~1611 (
// Equation(s):
// \mipsregister|register~1611_combout  = (\comb~1_combout  & ((\mipsregister|register~893_regout ) # ((\comb~0_combout )))) # (!\comb~1_combout  & (((\mipsregister|register~637_regout  & !\comb~0_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~893_regout ),
	.datac(\mipsregister|register~637_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1611_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1611 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
cycloneii_lcell_comb \mipsregister|register~1612 (
// Equation(s):
// \mipsregister|register~1612_combout  = (\comb~0_combout  & ((\mipsregister|register~1611_combout  & (!\mipsregister|register~1021_regout )) # (!\mipsregister|register~1611_combout  & ((\mipsregister|register~765_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1611_combout ))))

	.dataa(\mipsregister|register~1021_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~765_regout ),
	.datad(\mipsregister|register~1611_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1612_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1612 .lut_mask = 16'h77C0;
defparam \mipsregister|register~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneii_lcell_comb \mipsregister|register~1613 (
// Equation(s):
// \mipsregister|register~1613_combout  = (\mipsregister|register~1610_combout  & (((\mipsregister|register~1612_combout ) # (!\comb~3_combout )))) # (!\mipsregister|register~1610_combout  & (\mipsregister|register~1605_combout  & (\comb~3_combout )))

	.dataa(\mipsregister|register~1605_combout ),
	.datab(\mipsregister|register~1610_combout ),
	.datac(\comb~3_combout ),
	.datad(\mipsregister|register~1612_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1613_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1613 .lut_mask = 16'hEC2C;
defparam \mipsregister|register~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneii_lcell_comb \seg2|OperandB_out~58 (
// Equation(s):
// \seg2|OperandB_out~58_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & ((\mipsregister|register~1613_combout ))) # (!\comb~4_combout  & (\mipsregister|register~1623_combout ))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1623_combout ),
	.datad(\mipsregister|register~1613_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~58_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~58 .lut_mask = 16'h5410;
defparam \seg2|OperandB_out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneii_lcell_comb \seg2|OperandB_out~59 (
// Equation(s):
// \seg2|OperandB_out~59_combout  = (\seg2|OperandB_out~58_combout ) # ((\Rd_in~29_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~29_combout ),
	.datab(vcc),
	.datac(\forward|Rt_LoudUse_Forward~combout ),
	.datad(\seg2|OperandB_out~58_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~59_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~59 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N25
cycloneii_lcell_ff \seg2|OperandB_out[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [29]));

// Location: LCCOMB_X39_Y24_N28
cycloneii_lcell_comb \mipsregister|register~1870 (
// Equation(s):
// \mipsregister|register~1870_combout  = !\mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux1~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1870_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1870 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N29
cycloneii_lcell_ff \mipsregister|register~990 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1870_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~990_regout ));

// Location: LCFF_X39_Y24_N19
cycloneii_lcell_ff \mipsregister|register~734 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~734_regout ));

// Location: LCCOMB_X40_Y26_N14
cycloneii_lcell_comb \mipsregister|register~862feeder (
// Equation(s):
// \mipsregister|register~862feeder_combout  = \mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~862feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~862feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~862feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N15
cycloneii_lcell_ff \mipsregister|register~862 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~862feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~862_regout ));

// Location: LCFF_X39_Y26_N9
cycloneii_lcell_ff \mipsregister|register~606 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~606_regout ));

// Location: LCCOMB_X39_Y26_N8
cycloneii_lcell_comb \mipsregister|register~1624 (
// Equation(s):
// \mipsregister|register~1624_combout  = (\comb~0_combout  & (((\comb~1_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~862_regout )) # (!\comb~1_combout  & ((\mipsregister|register~606_regout )))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~862_regout ),
	.datac(\mipsregister|register~606_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1624_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1624 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneii_lcell_comb \mipsregister|register~1625 (
// Equation(s):
// \mipsregister|register~1625_combout  = (\comb~0_combout  & ((\mipsregister|register~1624_combout  & (!\mipsregister|register~990_regout )) # (!\mipsregister|register~1624_combout  & ((\mipsregister|register~734_regout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1624_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~990_regout ),
	.datac(\mipsregister|register~734_regout ),
	.datad(\mipsregister|register~1624_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1625_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1625 .lut_mask = 16'h77A0;
defparam \mipsregister|register~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
cycloneii_lcell_comb \mipsregister|register~766feeder (
// Equation(s):
// \mipsregister|register~766feeder_combout  = \mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~766feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~766feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~766feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N25
cycloneii_lcell_ff \mipsregister|register~766 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~766feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~766_regout ));

// Location: LCFF_X48_Y22_N3
cycloneii_lcell_ff \mipsregister|register~638 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~638_regout ));

// Location: LCCOMB_X48_Y22_N2
cycloneii_lcell_comb \mipsregister|register~1631 (
// Equation(s):
// \mipsregister|register~1631_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\mipsregister|register~766_regout )) # (!\comb~0_combout  & ((\mipsregister|register~638_regout )))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~766_regout ),
	.datac(\mipsregister|register~638_regout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1631_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1631 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N17
cycloneii_lcell_ff \mipsregister|register~894 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~894_regout ));

// Location: LCCOMB_X48_Y22_N16
cycloneii_lcell_comb \mipsregister|register~1632 (
// Equation(s):
// \mipsregister|register~1632_combout  = (\mipsregister|register~1631_combout  & (((!\comb~1_combout )) # (!\mipsregister|register~1022_regout ))) # (!\mipsregister|register~1631_combout  & (((\mipsregister|register~894_regout  & \comb~1_combout ))))

	.dataa(\mipsregister|register~1022_regout ),
	.datab(\mipsregister|register~1631_combout ),
	.datac(\mipsregister|register~894_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1632_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1632 .lut_mask = 16'h74CC;
defparam \mipsregister|register~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N5
cycloneii_lcell_ff \mipsregister|register~830 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~830_regout ));

// Location: LCFF_X38_Y24_N27
cycloneii_lcell_ff \mipsregister|register~958 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~958_regout ));

// Location: LCFF_X38_Y22_N3
cycloneii_lcell_ff \mipsregister|register~574 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~574_regout ));

// Location: LCCOMB_X38_Y22_N2
cycloneii_lcell_comb \mipsregister|register~1626 (
// Equation(s):
// \mipsregister|register~1626_combout  = (\comb~0_combout  & ((\mipsregister|register~702_regout ) # ((\comb~1_combout )))) # (!\comb~0_combout  & (((\mipsregister|register~574_regout  & !\comb~1_combout ))))

	.dataa(\mipsregister|register~702_regout ),
	.datab(\comb~0_combout ),
	.datac(\mipsregister|register~574_regout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1626_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1626 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneii_lcell_comb \mipsregister|register~1627 (
// Equation(s):
// \mipsregister|register~1627_combout  = (\comb~1_combout  & ((\mipsregister|register~1626_combout  & ((\mipsregister|register~958_regout ))) # (!\mipsregister|register~1626_combout  & (\mipsregister|register~830_regout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1626_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\mipsregister|register~830_regout ),
	.datac(\mipsregister|register~958_regout ),
	.datad(\mipsregister|register~1626_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1627_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1627 .lut_mask = 16'hF588;
defparam \mipsregister|register~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneii_lcell_comb \mipsregister|register~1630 (
// Equation(s):
// \mipsregister|register~1630_combout  = (\comb~3_combout  & (((\comb~2_combout ) # (\mipsregister|register~1627_combout )))) # (!\comb~3_combout  & (\mipsregister|register~1629_combout  & (!\comb~2_combout )))

	.dataa(\mipsregister|register~1629_combout ),
	.datab(\comb~3_combout ),
	.datac(\comb~2_combout ),
	.datad(\mipsregister|register~1627_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1630_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1630 .lut_mask = 16'hCEC2;
defparam \mipsregister|register~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneii_lcell_comb \mipsregister|register~1633 (
// Equation(s):
// \mipsregister|register~1633_combout  = (\comb~2_combout  & ((\mipsregister|register~1630_combout  & ((\mipsregister|register~1632_combout ))) # (!\mipsregister|register~1630_combout  & (\mipsregister|register~1625_combout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1630_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~1625_combout ),
	.datac(\mipsregister|register~1632_combout ),
	.datad(\mipsregister|register~1630_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1633_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1633 .lut_mask = 16'hF588;
defparam \mipsregister|register~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneii_lcell_comb \mipsregister|register~510feeder (
// Equation(s):
// \mipsregister|register~510feeder_combout  = \mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux1~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~510feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~510feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~510feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N7
cycloneii_lcell_ff \mipsregister|register~510 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~510feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~510_regout ));

// Location: LCFF_X39_Y29_N23
cycloneii_lcell_ff \mipsregister|register~446 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~446_regout ));

// Location: LCCOMB_X39_Y29_N22
cycloneii_lcell_comb \mipsregister|register~1642 (
// Equation(s):
// \mipsregister|register~1642_combout  = (\mipsregister|register~1641_combout  & ((\mipsregister|register~510_regout ) # ((!\comb~3_combout )))) # (!\mipsregister|register~1641_combout  & (((\mipsregister|register~446_regout  & \comb~3_combout ))))

	.dataa(\mipsregister|register~1641_combout ),
	.datab(\mipsregister|register~510_regout ),
	.datac(\mipsregister|register~446_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1642_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1642 .lut_mask = 16'hD8AA;
defparam \mipsregister|register~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneii_lcell_comb \mipsregister|register~1874 (
// Equation(s):
// \mipsregister|register~1874_combout  = !\mipsregister|Mux1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux1~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1874_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1874 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N19
cycloneii_lcell_ff \mipsregister|register~190 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1874_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~190_regout ));

// Location: LCFF_X45_Y28_N5
cycloneii_lcell_ff \mipsregister|register~254 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~254_regout ));

// Location: LCFF_X43_Y27_N7
cycloneii_lcell_ff \mipsregister|register~158 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~158_regout ));

// Location: LCFF_X43_Y27_N29
cycloneii_lcell_ff \mipsregister|register~222 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~222_regout ));

// Location: LCCOMB_X43_Y27_N6
cycloneii_lcell_comb \mipsregister|register~1636 (
// Equation(s):
// \mipsregister|register~1636_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~222_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~158_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~158_regout ),
	.datad(\mipsregister|register~222_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1636_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1636 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneii_lcell_comb \mipsregister|register~1637 (
// Equation(s):
// \mipsregister|register~1637_combout  = (\comb~3_combout  & ((\mipsregister|register~1636_combout  & ((\mipsregister|register~254_regout ))) # (!\mipsregister|register~1636_combout  & (!\mipsregister|register~190_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1636_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~190_regout ),
	.datac(\mipsregister|register~254_regout ),
	.datad(\mipsregister|register~1636_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1637_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1637 .lut_mask = 16'hF522;
defparam \mipsregister|register~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N27
cycloneii_lcell_ff \mipsregister|register~94 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~94_regout ));

// Location: LCFF_X43_Y30_N19
cycloneii_lcell_ff \mipsregister|register~30 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux1~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~30_regout ));

// Location: LCCOMB_X43_Y30_N18
cycloneii_lcell_comb \mipsregister|register~1638 (
// Equation(s):
// \mipsregister|register~1638_combout  = (\comb~3_combout  & ((\mipsregister|register~62_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~30_regout  & !\comb~2_combout ))))

	.dataa(\mipsregister|register~62_regout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~30_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1638_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1638 .lut_mask = 16'hCCB8;
defparam \mipsregister|register~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N26
cycloneii_lcell_comb \mipsregister|register~1639 (
// Equation(s):
// \mipsregister|register~1639_combout  = (\comb~2_combout  & ((\mipsregister|register~1638_combout  & (\mipsregister|register~126_regout )) # (!\mipsregister|register~1638_combout  & ((\mipsregister|register~94_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1638_combout ))))

	.dataa(\mipsregister|register~126_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~94_regout ),
	.datad(\mipsregister|register~1638_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1639_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1639 .lut_mask = 16'hBBC0;
defparam \mipsregister|register~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneii_lcell_comb \mipsregister|register~1640 (
// Equation(s):
// \mipsregister|register~1640_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\mipsregister|register~1637_combout )))) # (!\comb~0_combout  & (!\comb~1_combout  & ((\mipsregister|register~1639_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1637_combout ),
	.datad(\mipsregister|register~1639_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1640_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1640 .lut_mask = 16'hB9A8;
defparam \mipsregister|register~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneii_lcell_comb \mipsregister|register~1643 (
// Equation(s):
// \mipsregister|register~1643_combout  = (\comb~1_combout  & ((\mipsregister|register~1640_combout  & ((\mipsregister|register~1642_combout ))) # (!\mipsregister|register~1640_combout  & (\mipsregister|register~1635_combout )))) # (!\comb~1_combout  & 
// (((\mipsregister|register~1640_combout ))))

	.dataa(\mipsregister|register~1635_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1642_combout ),
	.datad(\mipsregister|register~1640_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1643_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1643 .lut_mask = 16'hF388;
defparam \mipsregister|register~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
cycloneii_lcell_comb \seg2|OperandB_out~60 (
// Equation(s):
// \seg2|OperandB_out~60_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1633_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1643_combout )))))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(\comb~4_combout ),
	.datac(\mipsregister|register~1633_combout ),
	.datad(\mipsregister|register~1643_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~60_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~60 .lut_mask = 16'h5140;
defparam \seg2|OperandB_out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneii_lcell_comb \seg2|OperandB_out~61 (
// Equation(s):
// \seg2|OperandB_out~61_combout  = (\seg2|OperandB_out~60_combout ) # ((\Rd_in~30_combout  & \forward|Rt_LoudUse_Forward~combout ))

	.dataa(\Rd_in~30_combout ),
	.datab(vcc),
	.datac(\forward|Rt_LoudUse_Forward~combout ),
	.datad(\seg2|OperandB_out~60_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~61_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~61 .lut_mask = 16'hFFA0;
defparam \seg2|OperandB_out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N11
cycloneii_lcell_ff \seg2|OperandB_out[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [30]));

// Location: LCCOMB_X35_Y29_N2
cycloneii_lcell_comb \mipsregister|register~511feeder (
// Equation(s):
// \mipsregister|register~511feeder_combout  = \mipsregister|Mux0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mipsregister|Mux0~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~511feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~511feeder .lut_mask = 16'hFF00;
defparam \mipsregister|register~511feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N3
cycloneii_lcell_ff \mipsregister|register~511 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~511feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1713_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~511_regout ));

// Location: LCFF_X39_Y29_N11
cycloneii_lcell_ff \mipsregister|register~479 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~479_regout ));

// Location: LCFF_X40_Y29_N25
cycloneii_lcell_ff \mipsregister|register~447 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~447_regout ));

// Location: LCFF_X40_Y29_N7
cycloneii_lcell_ff \mipsregister|register~415 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~415_regout ));

// Location: LCCOMB_X40_Y29_N6
cycloneii_lcell_comb \mipsregister|register~1661 (
// Equation(s):
// \mipsregister|register~1661_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\mipsregister|register~447_regout )) # (!\comb~3_combout  & ((\mipsregister|register~415_regout )))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~447_regout ),
	.datac(\mipsregister|register~415_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1661_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1661 .lut_mask = 16'hEE50;
defparam \mipsregister|register~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
cycloneii_lcell_comb \mipsregister|register~1662 (
// Equation(s):
// \mipsregister|register~1662_combout  = (\comb~2_combout  & ((\mipsregister|register~1661_combout  & (\mipsregister|register~511_regout )) # (!\mipsregister|register~1661_combout  & ((\mipsregister|register~479_regout ))))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1661_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\mipsregister|register~511_regout ),
	.datac(\mipsregister|register~479_regout ),
	.datad(\mipsregister|register~1661_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1662_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1662 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N27
cycloneii_lcell_ff \mipsregister|register~255 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~255_regout ));

// Location: LCFF_X42_Y27_N13
cycloneii_lcell_ff \mipsregister|register~191 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~191_regout ));

// Location: LCFF_X41_Y27_N23
cycloneii_lcell_ff \mipsregister|register~159 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~159_regout ));

// Location: LCCOMB_X41_Y27_N22
cycloneii_lcell_comb \mipsregister|register~1654 (
// Equation(s):
// \mipsregister|register~1654_combout  = (\comb~3_combout  & ((\mipsregister|register~191_regout ) # ((\comb~2_combout )))) # (!\comb~3_combout  & (((\mipsregister|register~159_regout  & !\comb~2_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~191_regout ),
	.datac(\mipsregister|register~159_regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1654_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1654 .lut_mask = 16'hAAD8;
defparam \mipsregister|register~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneii_lcell_comb \mipsregister|register~1655 (
// Equation(s):
// \mipsregister|register~1655_combout  = (\comb~2_combout  & ((\mipsregister|register~1654_combout  & ((\mipsregister|register~255_regout ))) # (!\mipsregister|register~1654_combout  & (\mipsregister|register~223_regout )))) # (!\comb~2_combout  & 
// (((\mipsregister|register~1654_combout ))))

	.dataa(\mipsregister|register~223_regout ),
	.datab(\comb~2_combout ),
	.datac(\mipsregister|register~255_regout ),
	.datad(\mipsregister|register~1654_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1655_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1655 .lut_mask = 16'hF388;
defparam \mipsregister|register~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneii_lcell_comb \mipsregister|register~1877 (
// Equation(s):
// \mipsregister|register~1877_combout  = !\mipsregister|Mux0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mipsregister|Mux0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mipsregister|register~1877_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1877 .lut_mask = 16'h0F0F;
defparam \mipsregister|register~1877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N29
cycloneii_lcell_ff \mipsregister|register~383 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(\mipsregister|register~1877_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mipsregister|register~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~383_regout ));

// Location: LCFF_X45_Y25_N15
cycloneii_lcell_ff \mipsregister|register~319 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~319_regout ));

// Location: LCCOMB_X45_Y25_N14
cycloneii_lcell_comb \mipsregister|register~1657 (
// Equation(s):
// \mipsregister|register~1657_combout  = (\mipsregister|register~1656_combout  & (((!\comb~3_combout )) # (!\mipsregister|register~383_regout ))) # (!\mipsregister|register~1656_combout  & (((\mipsregister|register~319_regout  & \comb~3_combout ))))

	.dataa(\mipsregister|register~1656_combout ),
	.datab(\mipsregister|register~383_regout ),
	.datac(\mipsregister|register~319_regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1657_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1657 .lut_mask = 16'h72AA;
defparam \mipsregister|register~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N17
cycloneii_lcell_ff \mipsregister|register~63 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~63_regout ));

// Location: LCFF_X44_Y30_N29
cycloneii_lcell_ff \mipsregister|register~127 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~127_regout ));

// Location: LCFF_X43_Y30_N11
cycloneii_lcell_ff \mipsregister|register~31 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~31_regout ));

// Location: LCFF_X44_Y30_N31
cycloneii_lcell_ff \mipsregister|register~95 (
	.clk(!\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mipsregister|Mux0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mipsregister|register~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\mipsregister|register~95_regout ));

// Location: LCCOMB_X43_Y30_N10
cycloneii_lcell_comb \mipsregister|register~1658 (
// Equation(s):
// \mipsregister|register~1658_combout  = (\comb~2_combout  & ((\comb~3_combout ) # ((\mipsregister|register~95_regout )))) # (!\comb~2_combout  & (!\comb~3_combout  & (\mipsregister|register~31_regout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~3_combout ),
	.datac(\mipsregister|register~31_regout ),
	.datad(\mipsregister|register~95_regout ),
	.cin(gnd),
	.combout(\mipsregister|register~1658_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1658 .lut_mask = 16'hBA98;
defparam \mipsregister|register~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N28
cycloneii_lcell_comb \mipsregister|register~1659 (
// Equation(s):
// \mipsregister|register~1659_combout  = (\comb~3_combout  & ((\mipsregister|register~1658_combout  & ((\mipsregister|register~127_regout ))) # (!\mipsregister|register~1658_combout  & (\mipsregister|register~63_regout )))) # (!\comb~3_combout  & 
// (((\mipsregister|register~1658_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\mipsregister|register~63_regout ),
	.datac(\mipsregister|register~127_regout ),
	.datad(\mipsregister|register~1658_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1659_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1659 .lut_mask = 16'hF588;
defparam \mipsregister|register~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneii_lcell_comb \mipsregister|register~1660 (
// Equation(s):
// \mipsregister|register~1660_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & (\mipsregister|register~1657_combout )) # (!\comb~1_combout  & ((\mipsregister|register~1659_combout )))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\mipsregister|register~1657_combout ),
	.datad(\mipsregister|register~1659_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1660_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1660 .lut_mask = 16'hD9C8;
defparam \mipsregister|register~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneii_lcell_comb \mipsregister|register~1663 (
// Equation(s):
// \mipsregister|register~1663_combout  = (\comb~0_combout  & ((\mipsregister|register~1660_combout  & (\mipsregister|register~1662_combout )) # (!\mipsregister|register~1660_combout  & ((\mipsregister|register~1655_combout ))))) # (!\comb~0_combout  & 
// (((\mipsregister|register~1660_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\mipsregister|register~1662_combout ),
	.datac(\mipsregister|register~1655_combout ),
	.datad(\mipsregister|register~1660_combout ),
	.cin(gnd),
	.combout(\mipsregister|register~1663_combout ),
	.cout());
// synopsys translate_off
defparam \mipsregister|register~1663 .lut_mask = 16'hDDA0;
defparam \mipsregister|register~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneii_lcell_comb \seg2|OperandB_out~62 (
// Equation(s):
// \seg2|OperandB_out~62_combout  = (!\forward|Rt_LoudUse_Forward~combout  & ((\comb~4_combout  & (\mipsregister|register~1653_combout )) # (!\comb~4_combout  & ((\mipsregister|register~1663_combout )))))

	.dataa(\mipsregister|register~1653_combout ),
	.datab(\comb~4_combout ),
	.datac(\forward|Rt_LoudUse_Forward~combout ),
	.datad(\mipsregister|register~1663_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~62_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~62 .lut_mask = 16'h0B08;
defparam \seg2|OperandB_out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneii_lcell_comb \seg2|OperandB_out~63 (
// Equation(s):
// \seg2|OperandB_out~63_combout  = (\seg2|OperandB_out~62_combout ) # ((\forward|Rt_LoudUse_Forward~combout  & \Rd_in~31_combout ))

	.dataa(\forward|Rt_LoudUse_Forward~combout ),
	.datab(vcc),
	.datac(\seg2|OperandB_out~62_combout ),
	.datad(\Rd_in~31_combout ),
	.cin(gnd),
	.combout(\seg2|OperandB_out~63_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|OperandB_out~63 .lut_mask = 16'hFAF0;
defparam \seg2|OperandB_out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N11
cycloneii_lcell_ff \seg2|OperandB_out[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|OperandB_out~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\hazard|ID_EX_flush~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|OperandB_out [31]));

// Location: LCCOMB_X34_Y28_N12
cycloneii_lcell_comb \seg2|Rd_out~0 (
// Equation(s):
// \seg2|Rd_out~0_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|Rd [0] & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|Rd [0]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Rd_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_out~0 .lut_mask = 16'h0010;
defparam \seg2|Rd_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N13
cycloneii_lcell_ff \seg2|Rd_out[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rd_out~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rd_out [0]));

// Location: LCCOMB_X26_Y20_N6
cycloneii_lcell_comb \instruct|ram~103 (
// Equation(s):
// \instruct|ram~103_combout  = (\instruct|ram~50_combout  & (!\pc|PC_out [7] & (!\pc|PC_out [9] & !\pc|PC_out [8])))

	.dataa(\instruct|ram~50_combout ),
	.datab(\pc|PC_out [7]),
	.datac(\pc|PC_out [9]),
	.datad(\pc|PC_out [8]),
	.cin(gnd),
	.combout(\instruct|ram~103_combout ),
	.cout());
// synopsys translate_off
defparam \instruct|ram~103 .lut_mask = 16'h0002;
defparam \instruct|ram~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y20_N7
cycloneii_lcell_ff \Seg1|Rd[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\instruct|ram~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hazard|LoadUse~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Seg1|Rd [1]));

// Location: LCCOMB_X34_Y28_N10
cycloneii_lcell_comb \seg2|Rd_out~1 (
// Equation(s):
// \seg2|Rd_out~1_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (\Seg1|Rd [1] & !\hazard|LoadUse~7_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\Seg1|Rd [1]),
	.datad(\hazard|LoadUse~7_combout ),
	.cin(gnd),
	.combout(\seg2|Rd_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_out~1 .lut_mask = 16'h0010;
defparam \seg2|Rd_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N11
cycloneii_lcell_ff \seg2|Rd_out[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rd_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rd_out [1]));

// Location: LCCOMB_X26_Y24_N2
cycloneii_lcell_comb \seg2|Rd_out~2 (
// Equation(s):
// \seg2|Rd_out~2_combout  = (!\hazard|LoadUse~7_combout  & (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & \Seg1|Rd [2])))

	.dataa(\hazard|LoadUse~7_combout ),
	.datab(\condition_check|BranchValid~combout ),
	.datac(\seg2|Jump_out~regout ),
	.datad(\Seg1|Rd [2]),
	.cin(gnd),
	.combout(\seg2|Rd_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Rd_out~2 .lut_mask = 16'h0100;
defparam \seg2|Rd_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y24_N3
cycloneii_lcell_ff \seg2|Rd_out[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Rd_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Rd_out [2]));

// Location: LCCOMB_X29_Y24_N0
cycloneii_lcell_comb \seg2|Immediate32_out~10 (
// Equation(s):
// \seg2|Immediate32_out~10_combout  = (\Seg1|Shamt [4] & (!\hazard|ID_EX_flush~combout  & ((!\Seg1|Op [0]) # (!\controller|Decoder2~4_combout ))))

	.dataa(\Seg1|Shamt [4]),
	.datab(\controller|Decoder2~4_combout ),
	.datac(\Seg1|Op [0]),
	.datad(\hazard|ID_EX_flush~combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~10 .lut_mask = 16'h002A;
defparam \seg2|Immediate32_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N1
cycloneii_lcell_ff \seg2|Immediate32_out[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [10]));

// Location: LCCOMB_X26_Y24_N16
cycloneii_lcell_comb \expansion|Immediate32[18]~16 (
// Equation(s):
// \expansion|Immediate32[18]~16_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\Seg1|Func [2]) # (\expansion|Immediate32[6]~6_combout )))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\Seg1|Func [2]),
	.datab(\expansion|Immediate32[6]~6_combout ),
	.datac(\Seg1|Op [0]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[18]~16 .lut_mask = 16'hE0CC;
defparam \expansion|Immediate32[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneii_lcell_comb \seg2|Immediate32_out~16 (
// Equation(s):
// \seg2|Immediate32_out~16_combout  = (!\condition_check|BranchValid~combout  & (!\seg2|Jump_out~regout  & (!\hazard|LoadUse~7_combout  & \expansion|Immediate32[18]~16_combout )))

	.dataa(\condition_check|BranchValid~combout ),
	.datab(\seg2|Jump_out~regout ),
	.datac(\hazard|LoadUse~7_combout ),
	.datad(\expansion|Immediate32[18]~16_combout ),
	.cin(gnd),
	.combout(\seg2|Immediate32_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \seg2|Immediate32_out~16 .lut_mask = 16'h0100;
defparam \seg2|Immediate32_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y22_N21
cycloneii_lcell_ff \seg2|Immediate32_out[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg2|Immediate32_out~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg2|Immediate32_out [18]));

// Location: LCFF_X33_Y28_N13
cycloneii_lcell_ff \seg4|Rd_Write_Byte_en_out[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\condition_check|RdWriteEn[3]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg4|Rd_Write_Byte_en_out [3]));

// Location: LCCOMB_X36_Y30_N24
cycloneii_lcell_comb \condition_check|MemWriteEn[1]~4 (
// Equation(s):
// \condition_check|MemWriteEn[1]~4_combout  = (\seg3|Mem_Byte_Write_out [0] & \condition_check|sl2|out[1]~2_combout )

	.dataa(vcc),
	.datab(\seg3|Mem_Byte_Write_out [0]),
	.datac(\condition_check|sl2|out[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\condition_check|MemWriteEn[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|MemWriteEn[1]~4 .lut_mask = 16'hC0C0;
defparam \condition_check|MemWriteEn[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cycloneii_lcell_comb \shifter|Mux5|Data[14]~14 (
// Equation(s):
// \shifter|Mux5|Data[14]~14_combout  = (\shifter|comb~8_combout  & (((\shifter|Mux4|Data[30]~49_combout )))) # (!\shifter|comb~8_combout  & (!\shifter|comb~9_combout  & ((\shifter|Mux4|Data[14]~51_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[30]~49_combout ),
	.datad(\shifter|Mux4|Data[14]~51_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[14]~14 .lut_mask = 16'hB1A0;
defparam \shifter|Mux5|Data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneii_lcell_comb \shifter|Mux5|Data[15]~15 (
// Equation(s):
// \shifter|Mux5|Data[15]~15_combout  = (\shifter|comb~8_combout  & (\shifter|Mux4|Data[31]~53_combout )) # (!\shifter|comb~8_combout  & (((!\shifter|comb~9_combout  & \shifter|Mux4|Data[15]~55_combout ))))

	.dataa(\shifter|Mux4|Data[31]~53_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|comb~8_combout ),
	.datad(\shifter|Mux4|Data[15]~55_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[15]~15 .lut_mask = 16'hA3A0;
defparam \shifter|Mux5|Data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N4
cycloneii_lcell_comb \shifter|Mux5|Data[19]~22 (
// Equation(s):
// \shifter|Mux5|Data[19]~22_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[19]~10_combout )))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|Mux4|Data[19]~10_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[19]~22 .lut_mask = 16'h0D08;
defparam \shifter|Mux5|Data[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cycloneii_lcell_comb \shifter|Mux5|Data[19]~23 (
// Equation(s):
// \shifter|Mux5|Data[19]~23_combout  = (\shifter|Mux5|Data[19]~22_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[3]~11_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[3]~11_combout ),
	.datad(\shifter|Mux5|Data[19]~22_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[19]~23 .lut_mask = 16'hFFC0;
defparam \shifter|Mux5|Data[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cycloneii_lcell_comb \shifter|Mux5|Data[22]~28 (
// Equation(s):
// \shifter|Mux5|Data[22]~28_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & ((\shifter|HighBit~0_combout ))) # (!\shifter|comb~8_combout  & (\shifter|Mux4|Data[22]~19_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[22]~19_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[22]~28 .lut_mask = 16'h3210;
defparam \shifter|Mux5|Data[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cycloneii_lcell_comb \shifter|Mux5|Data[22]~29 (
// Equation(s):
// \shifter|Mux5|Data[22]~29_combout  = (\shifter|Mux5|Data[22]~28_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[6]~20_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux5|Data[22]~28_combout ),
	.datad(\shifter|Mux4|Data[6]~20_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[22]~29 .lut_mask = 16'hFCF0;
defparam \shifter|Mux5|Data[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneii_lcell_comb \shifter|Mux4|Data[26]~33 (
// Equation(s):
// \shifter|Mux4|Data[26]~33_combout  = (\shifter|Mux4|Data[26]~32_combout  & (((\shifter|Mux3|Data[2]~20_combout )) # (!\shifter|comb~7_combout ))) # (!\shifter|Mux4|Data[26]~32_combout  & (\shifter|comb~7_combout  & (\shifter|HighBit~0_combout )))

	.dataa(\shifter|Mux4|Data[26]~32_combout ),
	.datab(\shifter|comb~7_combout ),
	.datac(\shifter|HighBit~0_combout ),
	.datad(\shifter|Mux3|Data[2]~20_combout ),
	.cin(gnd),
	.combout(\shifter|Mux4|Data[26]~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux4|Data[26]~33 .lut_mask = 16'hEA62;
defparam \shifter|Mux4|Data[26]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cycloneii_lcell_comb \shifter|Mux5|Data[26]~36 (
// Equation(s):
// \shifter|Mux5|Data[26]~36_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & ((\shifter|HighBit~0_combout ))) # (!\shifter|comb~8_combout  & (\shifter|Mux4|Data[26]~33_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[26]~33_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[26]~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[26]~36 .lut_mask = 16'h3210;
defparam \shifter|Mux5|Data[26]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N20
cycloneii_lcell_comb \shifter|Mux5|Data[26]~37 (
// Equation(s):
// \shifter|Mux5|Data[26]~37_combout  = (\shifter|Mux5|Data[26]~36_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[10]~35_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[10]~35_combout ),
	.datad(\shifter|Mux5|Data[26]~36_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[26]~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[26]~37 .lut_mask = 16'hFFC0;
defparam \shifter|Mux5|Data[26]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N6
cycloneii_lcell_comb \shifter|Mux5|Data[27]~38 (
// Equation(s):
// \shifter|Mux5|Data[27]~38_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[27]~37_combout )))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|Mux4|Data[27]~37_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[27]~38 .lut_mask = 16'h0D08;
defparam \shifter|Mux5|Data[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cycloneii_lcell_comb \shifter|Mux5|Data[27]~39 (
// Equation(s):
// \shifter|Mux5|Data[27]~39_combout  = (\shifter|Mux5|Data[27]~38_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[11]~39_combout ))

	.dataa(\shifter|Mux5|Data[27]~38_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(vcc),
	.datad(\shifter|Mux4|Data[11]~39_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[27]~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[27]~39 .lut_mask = 16'hEEAA;
defparam \shifter|Mux5|Data[27]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N22
cycloneii_lcell_comb \shifter|Mux5|Data[28]~40 (
// Equation(s):
// \shifter|Mux5|Data[28]~40_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & (\shifter|HighBit~0_combout )) # (!\shifter|comb~8_combout  & ((\shifter|Mux4|Data[28]~41_combout )))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|HighBit~0_combout ),
	.datac(\shifter|Mux4|Data[28]~41_combout ),
	.datad(\shifter|comb~9_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[28]~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[28]~40 .lut_mask = 16'h00D8;
defparam \shifter|Mux5|Data[28]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N20
cycloneii_lcell_comb \shifter|Mux5|Data[28]~41 (
// Equation(s):
// \shifter|Mux5|Data[28]~41_combout  = (\shifter|Mux5|Data[28]~40_combout ) # ((\shifter|Mux4|Data[12]~43_combout  & \shifter|comb~9_combout ))

	.dataa(vcc),
	.datab(\shifter|Mux4|Data[12]~43_combout ),
	.datac(\shifter|comb~9_combout ),
	.datad(\shifter|Mux5|Data[28]~40_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[28]~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[28]~41 .lut_mask = 16'hFFC0;
defparam \shifter|Mux5|Data[28]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N4
cycloneii_lcell_comb \shifter|Mux5|Data[29]~42 (
// Equation(s):
// \shifter|Mux5|Data[29]~42_combout  = (!\shifter|comb~9_combout  & ((\shifter|comb~8_combout  & ((\shifter|HighBit~0_combout ))) # (!\shifter|comb~8_combout  & (\shifter|Mux4|Data[29]~45_combout ))))

	.dataa(\shifter|comb~8_combout ),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux4|Data[29]~45_combout ),
	.datad(\shifter|HighBit~0_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[29]~42 .lut_mask = 16'h3210;
defparam \shifter|Mux5|Data[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N10
cycloneii_lcell_comb \shifter|Mux5|Data[29]~43 (
// Equation(s):
// \shifter|Mux5|Data[29]~43_combout  = (\shifter|Mux5|Data[29]~42_combout ) # ((\shifter|comb~9_combout  & \shifter|Mux4|Data[13]~47_combout ))

	.dataa(vcc),
	.datab(\shifter|comb~9_combout ),
	.datac(\shifter|Mux5|Data[29]~42_combout ),
	.datad(\shifter|Mux4|Data[13]~47_combout ),
	.cin(gnd),
	.combout(\shifter|Mux5|Data[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|Mux5|Data[29]~43 .lut_mask = 16'hFCF0;
defparam \shifter|Mux5|Data[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneii_lcell_comb \seg3|MemData_out~31 (
// Equation(s):
// \seg3|MemData_out~31_combout  = (!\condition_check|BranchValid~combout  & \Add2~89_combout )

	.dataa(vcc),
	.datab(\condition_check|BranchValid~combout ),
	.datac(vcc),
	.datad(\Add2~89_combout ),
	.cin(gnd),
	.combout(\seg3|MemData_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \seg3|MemData_out~31 .lut_mask = 16'h3300;
defparam \seg3|MemData_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N13
cycloneii_lcell_ff \seg3|MemData_out[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\seg3|MemData_out~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\seg3|MemData_out [31]));

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \expansion|Immediate32[0]~0 (
// Equation(s):
// \expansion|Immediate32[0]~0_combout  = (\Seg1|Func [0] & (((\Seg1|Op [5]) # (!\Seg1|Op [0])) # (!\controller|Decoder2~3_combout )))

	.dataa(\controller|Decoder2~3_combout ),
	.datab(\Seg1|Op [0]),
	.datac(\Seg1|Func [0]),
	.datad(\Seg1|Op [5]),
	.cin(gnd),
	.combout(\expansion|Immediate32[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[0]~0 .lut_mask = 16'hF070;
defparam \expansion|Immediate32[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneii_lcell_comb \expansion|Immediate32[1]~1 (
// Equation(s):
// \expansion|Immediate32[1]~1_combout  = (\Seg1|Func [1] & (((\Seg1|Op [5]) # (!\controller|Decoder2~3_combout )) # (!\Seg1|Op [0])))

	.dataa(\Seg1|Op [0]),
	.datab(\Seg1|Func [1]),
	.datac(\Seg1|Op [5]),
	.datad(\controller|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[1]~1 .lut_mask = 16'hC4CC;
defparam \expansion|Immediate32[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \expansion|Immediate32[2]~2 (
// Equation(s):
// \expansion|Immediate32[2]~2_combout  = (\Seg1|Func [2] & ((\Seg1|Op [5]) # ((!\controller|Decoder2~3_combout ) # (!\Seg1|Op [0]))))

	.dataa(\Seg1|Op [5]),
	.datab(\Seg1|Func [2]),
	.datac(\Seg1|Op [0]),
	.datad(\controller|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[2]~2 .lut_mask = 16'h8CCC;
defparam \expansion|Immediate32[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \expansion|Immediate32[3]~3 (
// Equation(s):
// \expansion|Immediate32[3]~3_combout  = (\Seg1|Func [3] & ((\Seg1|Op [5]) # ((!\controller|Decoder2~3_combout ) # (!\Seg1|Op [0]))))

	.dataa(\Seg1|Op [5]),
	.datab(\Seg1|Func [3]),
	.datac(\Seg1|Op [0]),
	.datad(\controller|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[3]~3 .lut_mask = 16'h8CCC;
defparam \expansion|Immediate32[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \expansion|Immediate32[4]~4 (
// Equation(s):
// \expansion|Immediate32[4]~4_combout  = (\Seg1|Func [4] & ((\Seg1|Op [5]) # ((!\controller|Decoder2~3_combout ) # (!\Seg1|Op [0]))))

	.dataa(\Seg1|Func [4]),
	.datab(\Seg1|Op [5]),
	.datac(\Seg1|Op [0]),
	.datad(\controller|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[4]~4 .lut_mask = 16'h8AAA;
defparam \expansion|Immediate32[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \expansion|Immediate32[5]~5 (
// Equation(s):
// \expansion|Immediate32[5]~5_combout  = (\Seg1|Func [5] & (((\Seg1|Op [5]) # (!\controller|Decoder2~3_combout )) # (!\Seg1|Op [0])))

	.dataa(\Seg1|Op [0]),
	.datab(\Seg1|Op [5]),
	.datac(\Seg1|Func [5]),
	.datad(\controller|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[5]~5 .lut_mask = 16'hD0F0;
defparam \expansion|Immediate32[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \expansion|Immediate32[7]~7 (
// Equation(s):
// \expansion|Immediate32[7]~7_combout  = (\Seg1|Shamt [1] & (((\Seg1|Op [5]) # (!\Seg1|Op [0])) # (!\controller|Decoder2~3_combout )))

	.dataa(\Seg1|Shamt [1]),
	.datab(\controller|Decoder2~3_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\expansion|Immediate32[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[7]~7 .lut_mask = 16'hA2AA;
defparam \expansion|Immediate32[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneii_lcell_comb \expansion|Immediate32[8]~8 (
// Equation(s):
// \expansion|Immediate32[8]~8_combout  = (\Seg1|Shamt [2] & ((\Seg1|Op [5]) # ((!\Seg1|Op [0]) # (!\controller|Decoder2~3_combout ))))

	.dataa(\Seg1|Op [5]),
	.datab(\controller|Decoder2~3_combout ),
	.datac(\Seg1|Shamt [2]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\expansion|Immediate32[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[8]~8 .lut_mask = 16'hB0F0;
defparam \expansion|Immediate32[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneii_lcell_comb \expansion|Immediate32[9]~9 (
// Equation(s):
// \expansion|Immediate32[9]~9_combout  = (\Seg1|Shamt [3] & (((\Seg1|Op [5]) # (!\controller|Decoder2~3_combout )) # (!\Seg1|Op [0])))

	.dataa(\Seg1|Op [0]),
	.datab(\controller|Decoder2~3_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Shamt [3]),
	.cin(gnd),
	.combout(\expansion|Immediate32[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[9]~9 .lut_mask = 16'hF700;
defparam \expansion|Immediate32[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \expansion|Immediate32[10]~10 (
// Equation(s):
// \expansion|Immediate32[10]~10_combout  = (\Seg1|Shamt [4] & (((\Seg1|Op [5]) # (!\Seg1|Op [0])) # (!\controller|Decoder2~3_combout )))

	.dataa(\controller|Decoder2~3_combout ),
	.datab(\Seg1|Op [5]),
	.datac(\Seg1|Op [0]),
	.datad(\Seg1|Shamt [4]),
	.cin(gnd),
	.combout(\expansion|Immediate32[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[10]~10 .lut_mask = 16'hDF00;
defparam \expansion|Immediate32[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneii_lcell_comb \expansion|Immediate32[11]~11 (
// Equation(s):
// \expansion|Immediate32[11]~11_combout  = (\Seg1|Rd [0] & (((\Seg1|Op [5]) # (!\controller|Decoder2~3_combout )) # (!\Seg1|Op [0])))

	.dataa(\Seg1|Op [0]),
	.datab(\Seg1|Rd [0]),
	.datac(\Seg1|Op [5]),
	.datad(\controller|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[11]~11 .lut_mask = 16'hC4CC;
defparam \expansion|Immediate32[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \expansion|Immediate32[12]~12 (
// Equation(s):
// \expansion|Immediate32[12]~12_combout  = (\Seg1|Rd [1] & ((\Seg1|Op [5]) # ((!\Seg1|Op [0]) # (!\controller|Decoder2~3_combout ))))

	.dataa(\Seg1|Op [5]),
	.datab(\controller|Decoder2~3_combout ),
	.datac(\Seg1|Rd [1]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\expansion|Immediate32[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[12]~12 .lut_mask = 16'hB0F0;
defparam \expansion|Immediate32[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \expansion|Immediate32[13]~13 (
// Equation(s):
// \expansion|Immediate32[13]~13_combout  = (\Seg1|Rd [2] & (((\Seg1|Op [5]) # (!\controller|Decoder2~3_combout )) # (!\Seg1|Op [0])))

	.dataa(\Seg1|Op [0]),
	.datab(\controller|Decoder2~3_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Rd [2]),
	.cin(gnd),
	.combout(\expansion|Immediate32[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[13]~13 .lut_mask = 16'hF700;
defparam \expansion|Immediate32[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cycloneii_lcell_comb \expansion|Immediate32[17]~15 (
// Equation(s):
// \expansion|Immediate32[17]~15_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\Seg1|Func [1]) # (\expansion|Immediate32[6]~6_combout )))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\controller|Decoder2~4_combout ),
	.datab(\Seg1|Func [1]),
	.datac(\Seg1|Op [0]),
	.datad(\expansion|Immediate32[6]~6_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[17]~15 .lut_mask = 16'hF580;
defparam \expansion|Immediate32[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneii_lcell_comb \expansion|Immediate32[22]~20 (
// Equation(s):
// \expansion|Immediate32[22]~20_combout  = (\Seg1|Shamt [0] & (((\Seg1|Op [5]) # (\Seg1|Op [0])) # (!\controller|Decoder2~3_combout )))

	.dataa(\Seg1|Shamt [0]),
	.datab(\controller|Decoder2~3_combout ),
	.datac(\Seg1|Op [5]),
	.datad(\Seg1|Op [0]),
	.cin(gnd),
	.combout(\expansion|Immediate32[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[22]~20 .lut_mask = 16'hAAA2;
defparam \expansion|Immediate32[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cycloneii_lcell_comb \expansion|Immediate32[28]~26 (
// Equation(s):
// \expansion|Immediate32[28]~26_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\expansion|Immediate32[6]~6_combout ) # (\Seg1|Rd [1])))) # (!\controller|Decoder2~4_combout  & (((\expansion|Immediate32[6]~6_combout ))))

	.dataa(\Seg1|Op [0]),
	.datab(\expansion|Immediate32[6]~6_combout ),
	.datac(\Seg1|Rd [1]),
	.datad(\controller|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\expansion|Immediate32[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[28]~26 .lut_mask = 16'hA8CC;
defparam \expansion|Immediate32[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cycloneii_lcell_comb \expansion|Immediate32[29]~27 (
// Equation(s):
// \expansion|Immediate32[29]~27_combout  = (\controller|Decoder2~4_combout  & (\Seg1|Op [0] & ((\expansion|Immediate32[6]~6_combout ) # (\Seg1|Rd [2])))) # (!\controller|Decoder2~4_combout  & (\expansion|Immediate32[6]~6_combout ))

	.dataa(\controller|Decoder2~4_combout ),
	.datab(\expansion|Immediate32[6]~6_combout ),
	.datac(\Seg1|Op [0]),
	.datad(\Seg1|Rd [2]),
	.cin(gnd),
	.combout(\expansion|Immediate32[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \expansion|Immediate32[29]~27 .lut_mask = 16'hE4C4;
defparam \expansion|Immediate32[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneii_lcell_comb \ALU_OpA~34 (
// Equation(s):
// \ALU_OpA~34_combout  = (!\seg2|ALUSrcA_out~regout  & ((\ALU_OpA~33_combout ) # ((\seg3|WBData_out [19] & \forward|Rs_EX_Forward [0]))))

	.dataa(\seg3|WBData_out [19]),
	.datab(\ALU_OpA~33_combout ),
	.datac(\seg2|ALUSrcA_out~regout ),
	.datad(\forward|Rs_EX_Forward [0]),
	.cin(gnd),
	.combout(\ALU_OpA~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpA~34 .lut_mask = 16'h0E0C;
defparam \ALU_OpA~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneii_lcell_comb \ALU_OpB~10 (
// Equation(s):
// \ALU_OpB~10_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [10])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[10]~19_combout )))

	.dataa(\seg2|Immediate32_out [10]),
	.datab(\mux4_two|Data[10]~19_combout ),
	.datac(vcc),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\ALU_OpB~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~10 .lut_mask = 16'hAACC;
defparam \ALU_OpB~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneii_lcell_comb \ALU_OpB~12 (
// Equation(s):
// \ALU_OpB~12_combout  = (\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [12]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[12]~23_combout ))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(vcc),
	.datac(\mux4_two|Data[12]~23_combout ),
	.datad(\seg2|Immediate32_out [12]),
	.cin(gnd),
	.combout(\ALU_OpB~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~12 .lut_mask = 16'hFA50;
defparam \ALU_OpB~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneii_lcell_comb \ALU_OpB~13 (
// Equation(s):
// \ALU_OpB~13_combout  = (\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [13]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[13]~25_combout ))

	.dataa(vcc),
	.datab(\mux4_two|Data[13]~25_combout ),
	.datac(\seg2|Immediate32_out [13]),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\ALU_OpB~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~13 .lut_mask = 16'hF0CC;
defparam \ALU_OpB~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneii_lcell_comb \ALU_OpB~16 (
// Equation(s):
// \ALU_OpB~16_combout  = (\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [16]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[16]~31_combout ))

	.dataa(\mux4_two|Data[16]~31_combout ),
	.datab(vcc),
	.datac(\seg2|Immediate32_out [16]),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\ALU_OpB~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~16 .lut_mask = 16'hF0AA;
defparam \ALU_OpB~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \ALU_OpB~18 (
// Equation(s):
// \ALU_OpB~18_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [18])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[18]~35_combout )))

	.dataa(vcc),
	.datab(\seg2|Immediate32_out [18]),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\mux4_two|Data[18]~35_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~18 .lut_mask = 16'hCFC0;
defparam \ALU_OpB~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneii_lcell_comb \ALU_OpB~23 (
// Equation(s):
// \ALU_OpB~23_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [23])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[23]~45_combout )))

	.dataa(\seg2|Immediate32_out [23]),
	.datab(\mux4_two|Data[23]~45_combout ),
	.datac(vcc),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\ALU_OpB~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~23 .lut_mask = 16'hAACC;
defparam \ALU_OpB~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneii_lcell_comb \ALU_OpB~24 (
// Equation(s):
// \ALU_OpB~24_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [24])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[24]~47_combout )))

	.dataa(\seg2|Immediate32_out [24]),
	.datab(vcc),
	.datac(\seg2|ALUSrcB_out~regout ),
	.datad(\mux4_two|Data[24]~47_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~24 .lut_mask = 16'hAFA0;
defparam \ALU_OpB~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cycloneii_lcell_comb \ALU_OpB~25 (
// Equation(s):
// \ALU_OpB~25_combout  = (\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [25])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[25]~49_combout )))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [25]),
	.datac(vcc),
	.datad(\mux4_two|Data[25]~49_combout ),
	.cin(gnd),
	.combout(\ALU_OpB~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_OpB~25 .lut_mask = 16'hDD88;
defparam \ALU_OpB~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneii_lcell_comb \alu|MUX|ALU_out~9 (
// Equation(s):
// \alu|MUX|ALU_out~9_combout  = (\alu|ALU_Con|ALU_ctr[2]~2_combout  & ((\alu|MUX|ALU_out~1_combout ))) # (!\alu|ALU_Con|ALU_ctr[2]~2_combout  & (\alu|MUX|ALU_out~8_combout ))

	.dataa(vcc),
	.datab(\alu|MUX|ALU_out~8_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datad(\alu|MUX|ALU_out~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out~9 .lut_mask = 16'hFC0C;
defparam \alu|MUX|ALU_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneii_lcell_comb \alu|MUX|ALU_out[1] (
// Equation(s):
// \alu|MUX|ALU_out [1] = (\alu|MUX|ALU_out[5]~12_combout  & ((\alu|MUX|ALU_out[1]~16_combout  & (\alu|Judge|Num~57_combout )) # (!\alu|MUX|ALU_out[1]~16_combout  & ((\alu|XorOut [1]))))) # (!\alu|MUX|ALU_out[5]~12_combout  & 
// (((\alu|MUX|ALU_out[1]~16_combout ))))

	.dataa(\alu|MUX|ALU_out[5]~12_combout ),
	.datab(\alu|Judge|Num~57_combout ),
	.datac(\alu|MUX|ALU_out[1]~16_combout ),
	.datad(\alu|XorOut [1]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [1]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[1] .lut_mask = 16'hDAD0;
defparam \alu|MUX|ALU_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneii_lcell_comb \alu|XorOut[2] (
// Equation(s):
// \alu|XorOut [2] = \ALU_OpA~2_combout  $ (((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [2])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[2]~3_combout )))))

	.dataa(\seg2|ALUSrcB_out~regout ),
	.datab(\seg2|Immediate32_out [2]),
	.datac(\ALU_OpA~2_combout ),
	.datad(\mux4_two|Data[2]~3_combout ),
	.cin(gnd),
	.combout(\alu|XorOut [2]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut[2] .lut_mask = 16'h2D78;
defparam \alu|XorOut[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneii_lcell_comb \alu|MUX|ALU_out[2] (
// Equation(s):
// \alu|MUX|ALU_out [2] = (\alu|MUX|ALU_out[2]~20_combout  & ((\alu|Judge|Num~56_combout ) # ((!\alu|MUX|ALU_out[5]~12_combout )))) # (!\alu|MUX|ALU_out[2]~20_combout  & (((\alu|MUX|ALU_out[5]~12_combout  & \alu|XorOut [2]))))

	.dataa(\alu|Judge|Num~56_combout ),
	.datab(\alu|MUX|ALU_out[2]~20_combout ),
	.datac(\alu|MUX|ALU_out[5]~12_combout ),
	.datad(\alu|XorOut [2]),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [2]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[2] .lut_mask = 16'hBC8C;
defparam \alu|MUX|ALU_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneii_lcell_comb \alu|Judge|Num~67 (
// Equation(s):
// \alu|Judge|Num~67_combout  = (((\alu|Judge|Num~26_combout ) # (!\alu|Judge|Num~53_combout )) # (!\alu|Judge|Num~49_combout )) # (!\alu|Judge|always0~46_combout )

	.dataa(\alu|Judge|always0~46_combout ),
	.datab(\alu|Judge|Num~49_combout ),
	.datac(\alu|Judge|Num~26_combout ),
	.datad(\alu|Judge|Num~53_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~67 .lut_mask = 16'hF7FF;
defparam \alu|Judge|Num~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneii_lcell_comb \alu|MUX|ALU_out[3] (
// Equation(s):
// \alu|MUX|ALU_out [3] = (\alu|MUX|ALU_out[5]~12_combout  & ((\alu|MUX|ALU_out[3]~24_combout  & (\alu|Judge|Num~67_combout )) # (!\alu|MUX|ALU_out[3]~24_combout  & ((\alu|XorOut [3]))))) # (!\alu|MUX|ALU_out[5]~12_combout  & 
// (((\alu|MUX|ALU_out[3]~24_combout ))))

	.dataa(\alu|Judge|Num~67_combout ),
	.datab(\alu|XorOut [3]),
	.datac(\alu|MUX|ALU_out[5]~12_combout ),
	.datad(\alu|MUX|ALU_out[3]~24_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [3]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[3] .lut_mask = 16'hAFC0;
defparam \alu|MUX|ALU_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneii_lcell_comb \alu|Judge|Num~59 (
// Equation(s):
// \alu|Judge|Num~59_combout  = (((!\alu|Judge|Num~53_combout ) # (!\alu|Judge|Num~63_combout )) # (!\alu|Judge|always0~39_combout )) # (!\alu|Judge|Num~41_combout )

	.dataa(\alu|Judge|Num~41_combout ),
	.datab(\alu|Judge|always0~39_combout ),
	.datac(\alu|Judge|Num~63_combout ),
	.datad(\alu|Judge|Num~53_combout ),
	.cin(gnd),
	.combout(\alu|Judge|Num~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Judge|Num~59 .lut_mask = 16'h7FFF;
defparam \alu|Judge|Num~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[4] (
// Equation(s):
// \alu|MUX|ALU_out [4] = (\alu|MUX|ALU_out[4]~28_combout  & ((\alu|Judge|Num~59_combout ) # ((!\alu|MUX|ALU_out[5]~12_combout )))) # (!\alu|MUX|ALU_out[4]~28_combout  & (((\alu|XorOut [4] & \alu|MUX|ALU_out[5]~12_combout ))))

	.dataa(\alu|Judge|Num~59_combout ),
	.datab(\alu|MUX|ALU_out[4]~28_combout ),
	.datac(\alu|XorOut [4]),
	.datad(\alu|MUX|ALU_out[5]~12_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [4]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[4] .lut_mask = 16'hB8CC;
defparam \alu|MUX|ALU_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneii_lcell_comb \alu|XorOut[5] (
// Equation(s):
// \alu|XorOut [5] = \ALU_OpA~6_combout  $ (((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [5]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[5]~9_combout ))))

	.dataa(\mux4_two|Data[5]~9_combout ),
	.datab(\seg2|ALUSrcB_out~regout ),
	.datac(\seg2|Immediate32_out [5]),
	.datad(\ALU_OpA~6_combout ),
	.cin(gnd),
	.combout(\alu|XorOut [5]),
	.cout());
// synopsys translate_off
defparam \alu|XorOut[5] .lut_mask = 16'h1DE2;
defparam \alu|XorOut[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneii_lcell_comb \alu|MUX|ALU_out[5] (
// Equation(s):
// \alu|MUX|ALU_out [5] = (\alu|MUX|ALU_out[5]~12_combout  & ((\alu|MUX|ALU_out[5]~32_combout  & (\alu|XorOut [5])) # (!\alu|MUX|ALU_out[5]~32_combout  & ((!\alu|Judge|Num~60_combout ))))) # (!\alu|MUX|ALU_out[5]~12_combout  & (\alu|MUX|ALU_out[5]~32_combout 
// ))

	.dataa(\alu|MUX|ALU_out[5]~12_combout ),
	.datab(\alu|MUX|ALU_out[5]~32_combout ),
	.datac(\alu|XorOut [5]),
	.datad(\alu|Judge|Num~60_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [5]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[5] .lut_mask = 16'hC4E6;
defparam \alu|MUX|ALU_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneii_lcell_comb \alu|MUX|ALU_out[10]~57 (
// Equation(s):
// \alu|MUX|ALU_out[10]~57_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\ALU_OpA~16_combout  $ (\ALU_OpB~10_combout )))

	.dataa(vcc),
	.datab(\ALU_OpA~16_combout ),
	.datac(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datad(\ALU_OpB~10_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[10]~57 .lut_mask = 16'h30C0;
defparam \alu|MUX|ALU_out[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \alu|MUX|ALU_out[10]~58 (
// Equation(s):
// \alu|MUX|ALU_out[10]~58_combout  = (\alu|MUX|ALU_out[10]~48_combout  & ((\alu|MUX|ALU_out[10]~49_combout  & (\alu|OrOut [10])) # (!\alu|MUX|ALU_out[10]~49_combout  & ((\alu|MUX|ALU_out[10]~57_combout ))))) # (!\alu|MUX|ALU_out[10]~48_combout  & 
// (((!\alu|MUX|ALU_out[10]~49_combout ))))

	.dataa(\alu|OrOut [10]),
	.datab(\alu|MUX|ALU_out[10]~48_combout ),
	.datac(\alu|MUX|ALU_out[10]~49_combout ),
	.datad(\alu|MUX|ALU_out[10]~57_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[10]~58 .lut_mask = 16'h8F83;
defparam \alu|MUX|ALU_out[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneii_lcell_comb \alu|AndOut[10] (
// Equation(s):
// \alu|AndOut [10] = (\ALU_OpA~16_combout  & ((\seg2|ALUSrcB_out~regout  & (\seg2|Immediate32_out [10])) # (!\seg2|ALUSrcB_out~regout  & ((\mux4_two|Data[10]~19_combout )))))

	.dataa(\seg2|Immediate32_out [10]),
	.datab(\mux4_two|Data[10]~19_combout ),
	.datac(\ALU_OpA~16_combout ),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|AndOut [10]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[10] .lut_mask = 16'hA0C0;
defparam \alu|AndOut[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \alu|MUX|ALU_out[10]~55 (
// Equation(s):
// \alu|MUX|ALU_out[10]~55_combout  = (\alu|MUX|ALU_out[10]~43_combout  & (\alu|MUX|ALU_out[10]~44_combout )) # (!\alu|MUX|ALU_out[10]~43_combout  & ((\alu|MUX|ALU_out[10]~44_combout  & (\alu|AndOut [10])) # (!\alu|MUX|ALU_out[10]~44_combout  & 
// ((\ALU_OpB~7_combout )))))

	.dataa(\alu|MUX|ALU_out[10]~43_combout ),
	.datab(\alu|MUX|ALU_out[10]~44_combout ),
	.datac(\alu|AndOut [10]),
	.datad(\ALU_OpB~7_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[10]~55 .lut_mask = 16'hD9C8;
defparam \alu|MUX|ALU_out[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneii_lcell_comb \alu|MUX|ALU_out[10]~56 (
// Equation(s):
// \alu|MUX|ALU_out[10]~56_combout  = (\alu|MUX|ALU_out[10]~43_combout  & ((\alu|MUX|ALU_out[10]~55_combout  & (\alu|adder|Add0~22_combout )) # (!\alu|MUX|ALU_out[10]~55_combout  & ((\ALU_OpB~10_combout ))))) # (!\alu|MUX|ALU_out[10]~43_combout  & 
// (\alu|MUX|ALU_out[10]~55_combout ))

	.dataa(\alu|MUX|ALU_out[10]~43_combout ),
	.datab(\alu|MUX|ALU_out[10]~55_combout ),
	.datac(\alu|adder|Add0~22_combout ),
	.datad(\ALU_OpB~10_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[10]~56 .lut_mask = 16'hE6C4;
defparam \alu|MUX|ALU_out[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneii_lcell_comb \alu|MUX|ALU_out[10] (
// Equation(s):
// \alu|MUX|ALU_out [10] = (\alu|ALU_Con|ALU_ctr[2]~2_combout  & ((\alu|MUX|ALU_out[10]~58_combout  & (\alu|MUX|ALU_out[10]~56_combout )) # (!\alu|MUX|ALU_out[10]~58_combout  & ((\alu|Cmp[31]~1_combout ))))) # (!\alu|ALU_Con|ALU_ctr[2]~2_combout  & 
// (\alu|MUX|ALU_out[10]~58_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datab(\alu|MUX|ALU_out[10]~58_combout ),
	.datac(\alu|MUX|ALU_out[10]~56_combout ),
	.datad(\alu|Cmp[31]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out [10]),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[10] .lut_mask = 16'hE6C4;
defparam \alu|MUX|ALU_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneii_lcell_comb \alu|MUX|ALU_out[16]~79 (
// Equation(s):
// \alu|MUX|ALU_out[16]~79_combout  = (\alu|MUX|ALU_out[6]~33_combout  & ((\ALU_OpA~28_combout  & ((\alu|ALU_Con|ALU_ctr[1]~1_combout ) # (!\ALU_OpB~16_combout ))) # (!\ALU_OpA~28_combout  & ((\ALU_OpB~16_combout )))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\ALU_OpA~28_combout ),
	.datac(\ALU_OpB~16_combout ),
	.datad(\alu|MUX|ALU_out[6]~33_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[16]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[16]~79 .lut_mask = 16'hBC00;
defparam \alu|MUX|ALU_out[16]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneii_lcell_comb \alu|AndOut[16] (
// Equation(s):
// \alu|AndOut [16] = (\ALU_OpA~28_combout  & ((\seg2|ALUSrcB_out~regout  & ((\seg2|Immediate32_out [16]))) # (!\seg2|ALUSrcB_out~regout  & (\mux4_two|Data[16]~31_combout ))))

	.dataa(\mux4_two|Data[16]~31_combout ),
	.datab(\ALU_OpA~28_combout ),
	.datac(\seg2|Immediate32_out [16]),
	.datad(\seg2|ALUSrcB_out~regout ),
	.cin(gnd),
	.combout(\alu|AndOut [16]),
	.cout());
// synopsys translate_off
defparam \alu|AndOut[16] .lut_mask = 16'hC088;
defparam \alu|AndOut[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneii_lcell_comb \alu|MUX|ALU_out[16]~80 (
// Equation(s):
// \alu|MUX|ALU_out[16]~80_combout  = (\alu|ALU_Con|ALU_ctr[0]~0_combout  & (((\alu|Cmp[31]~1_combout ) # (\alu|ALU_Con|ALU_ctr[1]~1_combout )))) # (!\alu|ALU_Con|ALU_ctr[0]~0_combout  & (\alu|AndOut [16] & ((!\alu|ALU_Con|ALU_ctr[1]~1_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[0]~0_combout ),
	.datab(\alu|AndOut [16]),
	.datac(\alu|Cmp[31]~1_combout ),
	.datad(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[16]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[16]~80 .lut_mask = 16'hAAE4;
defparam \alu|MUX|ALU_out[16]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneii_lcell_comb \alu|MUX|ALU_out[16]~81 (
// Equation(s):
// \alu|MUX|ALU_out[16]~81_combout  = (\alu|ALU_Con|ALU_ctr[1]~1_combout  & ((\alu|MUX|ALU_out[16]~80_combout  & ((\alu|adder|Add0~34_combout ))) # (!\alu|MUX|ALU_out[16]~80_combout  & (\ALU_OpB~7_combout )))) # (!\alu|ALU_Con|ALU_ctr[1]~1_combout  & 
// (((\alu|MUX|ALU_out[16]~80_combout ))))

	.dataa(\alu|ALU_Con|ALU_ctr[1]~1_combout ),
	.datab(\ALU_OpB~7_combout ),
	.datac(\alu|adder|Add0~34_combout ),
	.datad(\alu|MUX|ALU_out[16]~80_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[16]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[16]~81 .lut_mask = 16'hF588;
defparam \alu|MUX|ALU_out[16]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneii_lcell_comb \alu|MUX|ALU_out[16]~82 (
// Equation(s):
// \alu|MUX|ALU_out[16]~82_combout  = (\alu|MUX|ALU_out[16]~79_combout ) # ((\alu|ALU_Con|ALU_ctr[2]~2_combout  & \alu|MUX|ALU_out[16]~81_combout ))

	.dataa(\alu|ALU_Con|ALU_ctr[2]~2_combout ),
	.datab(vcc),
	.datac(\alu|MUX|ALU_out[16]~79_combout ),
	.datad(\alu|MUX|ALU_out[16]~81_combout ),
	.cin(gnd),
	.combout(\alu|MUX|ALU_out[16]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|MUX|ALU_out[16]~82 .lut_mask = 16'hFAF0;
defparam \alu|MUX|ALU_out[16]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N20
cycloneii_lcell_comb \regshift|mux8_1_3|out[0]~0 (
// Equation(s):
// \regshift|mux8_1_3|out[0]~0_combout  = (\regshift|Rt_out_shift_ctr~1_combout  & ((\seg3|WBData_out [1] & ((\condition_check|sl1|out~1_combout ))) # (!\seg3|WBData_out [1] & (\condition_check|sl1|out~2_combout ))))

	.dataa(\seg3|WBData_out [1]),
	.datab(\condition_check|sl1|out~2_combout ),
	.datac(\regshift|Rt_out_shift_ctr~1_combout ),
	.datad(\condition_check|sl1|out~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[0]~0 .lut_mask = 16'hE040;
defparam \regshift|mux8_1_3|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N6
cycloneii_lcell_comb \regshift|mux8_1_3|out[0]~2 (
// Equation(s):
// \regshift|mux8_1_3|out[0]~2_combout  = (\regshift|Rt_out_shift_ctr~0_combout  & ((\regshift|mux8_1_3|out[0]~0_combout ) # ((\seg3|MemData_out [0] & \regshift|mux8_1_3|out[0]~1_combout ))))

	.dataa(\seg3|MemData_out [0]),
	.datab(\regshift|Rt_out_shift_ctr~0_combout ),
	.datac(\regshift|mux8_1_3|out[0]~0_combout ),
	.datad(\regshift|mux8_1_3|out[0]~1_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[0]~2 .lut_mask = 16'hC8C0;
defparam \regshift|mux8_1_3|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N18
cycloneii_lcell_comb \regshift|mux8_1_3|out[0]~3 (
// Equation(s):
// \regshift|mux8_1_3|out[0]~3_combout  = (\regshift|mux8_1_3|out[0]~2_combout ) # ((\regshift|mux8_1_2|out~1_combout  & !\regshift|Rt_out_shift_ctr~0_combout ))

	.dataa(vcc),
	.datab(\regshift|mux8_1_2|out~1_combout ),
	.datac(\regshift|Rt_out_shift_ctr~0_combout ),
	.datad(\regshift|mux8_1_3|out[0]~2_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_3|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_3|out[0]~3 .lut_mask = 16'hFF0C;
defparam \regshift|mux8_1_3|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N4
cycloneii_lcell_comb \condition_check|sl1|out~35 (
// Equation(s):
// \condition_check|sl1|out~35_combout  = (\seg3|WBData_out [0] & \seg3|MemData_out [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [2]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~35_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~35 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N24
cycloneii_lcell_comb \regshift|mux8_1_2|out~3 (
// Equation(s):
// \regshift|mux8_1_2|out~3_combout  = (\seg3|MemData_out [2] & ((\seg3|PC_write_out [2]) # ((\seg3|PC_write_out [0]) # (!\seg3|PC_write_out [1]))))

	.dataa(\seg3|PC_write_out [2]),
	.datab(\seg3|PC_write_out [0]),
	.datac(\seg3|PC_write_out [1]),
	.datad(\seg3|MemData_out [2]),
	.cin(gnd),
	.combout(\regshift|mux8_1_2|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_2|out~3 .lut_mask = 16'hEF00;
defparam \regshift|mux8_1_2|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
cycloneii_lcell_comb \regshift|mux8_1_1|out[2]~6 (
// Equation(s):
// \regshift|mux8_1_1|out[2]~6_combout  = (\regshift|mux8_1_1|out[4]~1_combout  & ((\regshift|mux8_1_2|out[2]~12_combout  & ((\regshift|mux8_1_2|out~3_combout ))) # (!\regshift|mux8_1_2|out[2]~12_combout  & (\condition_check|sl1|out~5_combout )))) # 
// (!\regshift|mux8_1_1|out[4]~1_combout  & (((\regshift|mux8_1_2|out[2]~12_combout ))))

	.dataa(\condition_check|sl1|out~5_combout ),
	.datab(\regshift|mux8_1_1|out[4]~1_combout ),
	.datac(\regshift|mux8_1_2|out[2]~12_combout ),
	.datad(\regshift|mux8_1_2|out~3_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[2]~6 .lut_mask = 16'hF838;
defparam \regshift|mux8_1_1|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
cycloneii_lcell_comb \regshift|mux8_1_1|out[2]~7 (
// Equation(s):
// \regshift|mux8_1_1|out[2]~7_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (((\regshift|mux8_1_1|out[2]~6_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & ((\regshift|mux8_1_1|out[2]~6_combout  & (\condition_check|sl1|out~21_combout )) # 
// (!\regshift|mux8_1_1|out[2]~6_combout  & ((\condition_check|sl1|out~35_combout )))))

	.dataa(\condition_check|sl1|out~21_combout ),
	.datab(\regshift|mux8_1_1|out[4]~0_combout ),
	.datac(\condition_check|sl1|out~35_combout ),
	.datad(\regshift|mux8_1_1|out[2]~6_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[2]~7 .lut_mask = 16'hEE30;
defparam \regshift|mux8_1_1|out[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
cycloneii_lcell_comb \condition_check|sl1|out~36 (
// Equation(s):
// \condition_check|sl1|out~36_combout  = (\seg3|WBData_out [0] & \seg3|MemData_out [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\seg3|WBData_out [0]),
	.datad(\seg3|MemData_out [3]),
	.cin(gnd),
	.combout(\condition_check|sl1|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \condition_check|sl1|out~36 .lut_mask = 16'hF000;
defparam \condition_check|sl1|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N6
cycloneii_lcell_comb \regshift|mux8_1_1|out[3]~8 (
// Equation(s):
// \regshift|mux8_1_1|out[3]~8_combout  = (\regshift|mux8_1_1|out[4]~1_combout  & ((\regshift|mux8_1_2|out[2]~12_combout  & ((\regshift|mux8_1_2|out~4_combout ))) # (!\regshift|mux8_1_2|out[2]~12_combout  & (\condition_check|sl1|out~7_combout )))) # 
// (!\regshift|mux8_1_1|out[4]~1_combout  & (((\regshift|mux8_1_2|out[2]~12_combout ))))

	.dataa(\condition_check|sl1|out~7_combout ),
	.datab(\regshift|mux8_1_2|out~4_combout ),
	.datac(\regshift|mux8_1_1|out[4]~1_combout ),
	.datad(\regshift|mux8_1_2|out[2]~12_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[3]~8 .lut_mask = 16'hCFA0;
defparam \regshift|mux8_1_1|out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N6
cycloneii_lcell_comb \regshift|mux8_1_1|out[3]~9 (
// Equation(s):
// \regshift|mux8_1_1|out[3]~9_combout  = (\regshift|mux8_1_1|out[4]~0_combout  & (((\regshift|mux8_1_1|out[3]~8_combout )))) # (!\regshift|mux8_1_1|out[4]~0_combout  & ((\regshift|mux8_1_1|out[3]~8_combout  & ((\condition_check|sl1|out~23_combout ))) # 
// (!\regshift|mux8_1_1|out[3]~8_combout  & (\condition_check|sl1|out~36_combout ))))

	.dataa(\regshift|mux8_1_1|out[4]~0_combout ),
	.datab(\condition_check|sl1|out~36_combout ),
	.datac(\regshift|mux8_1_1|out[3]~8_combout ),
	.datad(\condition_check|sl1|out~23_combout ),
	.cin(gnd),
	.combout(\regshift|mux8_1_1|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regshift|mux8_1_1|out[3]~9 .lut_mask = 16'hF4A4;
defparam \regshift|mux8_1_1|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[0]~I (
	.datain(\PC_selcet|Data[0]~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[0]));
// synopsys translate_off
defparam \PC_in[0]~I .input_async_reset = "none";
defparam \PC_in[0]~I .input_power_up = "low";
defparam \PC_in[0]~I .input_register_mode = "none";
defparam \PC_in[0]~I .input_sync_reset = "none";
defparam \PC_in[0]~I .oe_async_reset = "none";
defparam \PC_in[0]~I .oe_power_up = "low";
defparam \PC_in[0]~I .oe_register_mode = "none";
defparam \PC_in[0]~I .oe_sync_reset = "none";
defparam \PC_in[0]~I .operation_mode = "output";
defparam \PC_in[0]~I .output_async_reset = "none";
defparam \PC_in[0]~I .output_power_up = "low";
defparam \PC_in[0]~I .output_register_mode = "none";
defparam \PC_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[1]~I (
	.datain(\PC_selcet|Data[0]~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[1]));
// synopsys translate_off
defparam \PC_in[1]~I .input_async_reset = "none";
defparam \PC_in[1]~I .input_power_up = "low";
defparam \PC_in[1]~I .input_register_mode = "none";
defparam \PC_in[1]~I .input_sync_reset = "none";
defparam \PC_in[1]~I .oe_async_reset = "none";
defparam \PC_in[1]~I .oe_power_up = "low";
defparam \PC_in[1]~I .oe_register_mode = "none";
defparam \PC_in[1]~I .oe_sync_reset = "none";
defparam \PC_in[1]~I .operation_mode = "output";
defparam \PC_in[1]~I .output_async_reset = "none";
defparam \PC_in[1]~I .output_power_up = "low";
defparam \PC_in[1]~I .output_register_mode = "none";
defparam \PC_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[2]~I (
	.datain(\PC_selcet|Data[2]~91_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[2]));
// synopsys translate_off
defparam \PC_in[2]~I .input_async_reset = "none";
defparam \PC_in[2]~I .input_power_up = "low";
defparam \PC_in[2]~I .input_register_mode = "none";
defparam \PC_in[2]~I .input_sync_reset = "none";
defparam \PC_in[2]~I .oe_async_reset = "none";
defparam \PC_in[2]~I .oe_power_up = "low";
defparam \PC_in[2]~I .oe_register_mode = "none";
defparam \PC_in[2]~I .oe_sync_reset = "none";
defparam \PC_in[2]~I .operation_mode = "output";
defparam \PC_in[2]~I .output_async_reset = "none";
defparam \PC_in[2]~I .output_power_up = "low";
defparam \PC_in[2]~I .output_register_mode = "none";
defparam \PC_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[3]~I (
	.datain(\PC_selcet|Data[3]~92_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[3]));
// synopsys translate_off
defparam \PC_in[3]~I .input_async_reset = "none";
defparam \PC_in[3]~I .input_power_up = "low";
defparam \PC_in[3]~I .input_register_mode = "none";
defparam \PC_in[3]~I .input_sync_reset = "none";
defparam \PC_in[3]~I .oe_async_reset = "none";
defparam \PC_in[3]~I .oe_power_up = "low";
defparam \PC_in[3]~I .oe_register_mode = "none";
defparam \PC_in[3]~I .oe_sync_reset = "none";
defparam \PC_in[3]~I .operation_mode = "output";
defparam \PC_in[3]~I .output_async_reset = "none";
defparam \PC_in[3]~I .output_power_up = "low";
defparam \PC_in[3]~I .output_register_mode = "none";
defparam \PC_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[4]~I (
	.datain(\PC_selcet|Data[4]~93_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[4]));
// synopsys translate_off
defparam \PC_in[4]~I .input_async_reset = "none";
defparam \PC_in[4]~I .input_power_up = "low";
defparam \PC_in[4]~I .input_register_mode = "none";
defparam \PC_in[4]~I .input_sync_reset = "none";
defparam \PC_in[4]~I .oe_async_reset = "none";
defparam \PC_in[4]~I .oe_power_up = "low";
defparam \PC_in[4]~I .oe_register_mode = "none";
defparam \PC_in[4]~I .oe_sync_reset = "none";
defparam \PC_in[4]~I .operation_mode = "output";
defparam \PC_in[4]~I .output_async_reset = "none";
defparam \PC_in[4]~I .output_power_up = "low";
defparam \PC_in[4]~I .output_register_mode = "none";
defparam \PC_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[5]~I (
	.datain(\PC_selcet|Data[5]~94_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[5]));
// synopsys translate_off
defparam \PC_in[5]~I .input_async_reset = "none";
defparam \PC_in[5]~I .input_power_up = "low";
defparam \PC_in[5]~I .input_register_mode = "none";
defparam \PC_in[5]~I .input_sync_reset = "none";
defparam \PC_in[5]~I .oe_async_reset = "none";
defparam \PC_in[5]~I .oe_power_up = "low";
defparam \PC_in[5]~I .oe_register_mode = "none";
defparam \PC_in[5]~I .oe_sync_reset = "none";
defparam \PC_in[5]~I .operation_mode = "output";
defparam \PC_in[5]~I .output_async_reset = "none";
defparam \PC_in[5]~I .output_power_up = "low";
defparam \PC_in[5]~I .output_register_mode = "none";
defparam \PC_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[6]~I (
	.datain(\PC_selcet|Data[6]~95_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[6]));
// synopsys translate_off
defparam \PC_in[6]~I .input_async_reset = "none";
defparam \PC_in[6]~I .input_power_up = "low";
defparam \PC_in[6]~I .input_register_mode = "none";
defparam \PC_in[6]~I .input_sync_reset = "none";
defparam \PC_in[6]~I .oe_async_reset = "none";
defparam \PC_in[6]~I .oe_power_up = "low";
defparam \PC_in[6]~I .oe_register_mode = "none";
defparam \PC_in[6]~I .oe_sync_reset = "none";
defparam \PC_in[6]~I .operation_mode = "output";
defparam \PC_in[6]~I .output_async_reset = "none";
defparam \PC_in[6]~I .output_power_up = "low";
defparam \PC_in[6]~I .output_register_mode = "none";
defparam \PC_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[7]~I (
	.datain(\PC_selcet|Data[7]~96_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[7]));
// synopsys translate_off
defparam \PC_in[7]~I .input_async_reset = "none";
defparam \PC_in[7]~I .input_power_up = "low";
defparam \PC_in[7]~I .input_register_mode = "none";
defparam \PC_in[7]~I .input_sync_reset = "none";
defparam \PC_in[7]~I .oe_async_reset = "none";
defparam \PC_in[7]~I .oe_power_up = "low";
defparam \PC_in[7]~I .oe_register_mode = "none";
defparam \PC_in[7]~I .oe_sync_reset = "none";
defparam \PC_in[7]~I .operation_mode = "output";
defparam \PC_in[7]~I .output_async_reset = "none";
defparam \PC_in[7]~I .output_power_up = "low";
defparam \PC_in[7]~I .output_register_mode = "none";
defparam \PC_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[8]~I (
	.datain(\PC_selcet|Data[8]~97_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[8]));
// synopsys translate_off
defparam \PC_in[8]~I .input_async_reset = "none";
defparam \PC_in[8]~I .input_power_up = "low";
defparam \PC_in[8]~I .input_register_mode = "none";
defparam \PC_in[8]~I .input_sync_reset = "none";
defparam \PC_in[8]~I .oe_async_reset = "none";
defparam \PC_in[8]~I .oe_power_up = "low";
defparam \PC_in[8]~I .oe_register_mode = "none";
defparam \PC_in[8]~I .oe_sync_reset = "none";
defparam \PC_in[8]~I .operation_mode = "output";
defparam \PC_in[8]~I .output_async_reset = "none";
defparam \PC_in[8]~I .output_power_up = "low";
defparam \PC_in[8]~I .output_register_mode = "none";
defparam \PC_in[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[9]~I (
	.datain(\PC_selcet|Data[9]~98_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[9]));
// synopsys translate_off
defparam \PC_in[9]~I .input_async_reset = "none";
defparam \PC_in[9]~I .input_power_up = "low";
defparam \PC_in[9]~I .input_register_mode = "none";
defparam \PC_in[9]~I .input_sync_reset = "none";
defparam \PC_in[9]~I .oe_async_reset = "none";
defparam \PC_in[9]~I .oe_power_up = "low";
defparam \PC_in[9]~I .oe_register_mode = "none";
defparam \PC_in[9]~I .oe_sync_reset = "none";
defparam \PC_in[9]~I .operation_mode = "output";
defparam \PC_in[9]~I .output_async_reset = "none";
defparam \PC_in[9]~I .output_power_up = "low";
defparam \PC_in[9]~I .output_register_mode = "none";
defparam \PC_in[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[10]~I (
	.datain(\PC_selcet|Data[10]~99_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[10]));
// synopsys translate_off
defparam \PC_in[10]~I .input_async_reset = "none";
defparam \PC_in[10]~I .input_power_up = "low";
defparam \PC_in[10]~I .input_register_mode = "none";
defparam \PC_in[10]~I .input_sync_reset = "none";
defparam \PC_in[10]~I .oe_async_reset = "none";
defparam \PC_in[10]~I .oe_power_up = "low";
defparam \PC_in[10]~I .oe_register_mode = "none";
defparam \PC_in[10]~I .oe_sync_reset = "none";
defparam \PC_in[10]~I .operation_mode = "output";
defparam \PC_in[10]~I .output_async_reset = "none";
defparam \PC_in[10]~I .output_power_up = "low";
defparam \PC_in[10]~I .output_register_mode = "none";
defparam \PC_in[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[11]~I (
	.datain(\PC_selcet|Data[11]~100_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[11]));
// synopsys translate_off
defparam \PC_in[11]~I .input_async_reset = "none";
defparam \PC_in[11]~I .input_power_up = "low";
defparam \PC_in[11]~I .input_register_mode = "none";
defparam \PC_in[11]~I .input_sync_reset = "none";
defparam \PC_in[11]~I .oe_async_reset = "none";
defparam \PC_in[11]~I .oe_power_up = "low";
defparam \PC_in[11]~I .oe_register_mode = "none";
defparam \PC_in[11]~I .oe_sync_reset = "none";
defparam \PC_in[11]~I .operation_mode = "output";
defparam \PC_in[11]~I .output_async_reset = "none";
defparam \PC_in[11]~I .output_power_up = "low";
defparam \PC_in[11]~I .output_register_mode = "none";
defparam \PC_in[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[12]~I (
	.datain(\PC_selcet|Data[12]~101_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[12]));
// synopsys translate_off
defparam \PC_in[12]~I .input_async_reset = "none";
defparam \PC_in[12]~I .input_power_up = "low";
defparam \PC_in[12]~I .input_register_mode = "none";
defparam \PC_in[12]~I .input_sync_reset = "none";
defparam \PC_in[12]~I .oe_async_reset = "none";
defparam \PC_in[12]~I .oe_power_up = "low";
defparam \PC_in[12]~I .oe_register_mode = "none";
defparam \PC_in[12]~I .oe_sync_reset = "none";
defparam \PC_in[12]~I .operation_mode = "output";
defparam \PC_in[12]~I .output_async_reset = "none";
defparam \PC_in[12]~I .output_power_up = "low";
defparam \PC_in[12]~I .output_register_mode = "none";
defparam \PC_in[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[13]~I (
	.datain(\PC_selcet|Data[13]~102_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[13]));
// synopsys translate_off
defparam \PC_in[13]~I .input_async_reset = "none";
defparam \PC_in[13]~I .input_power_up = "low";
defparam \PC_in[13]~I .input_register_mode = "none";
defparam \PC_in[13]~I .input_sync_reset = "none";
defparam \PC_in[13]~I .oe_async_reset = "none";
defparam \PC_in[13]~I .oe_power_up = "low";
defparam \PC_in[13]~I .oe_register_mode = "none";
defparam \PC_in[13]~I .oe_sync_reset = "none";
defparam \PC_in[13]~I .operation_mode = "output";
defparam \PC_in[13]~I .output_async_reset = "none";
defparam \PC_in[13]~I .output_power_up = "low";
defparam \PC_in[13]~I .output_register_mode = "none";
defparam \PC_in[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[14]~I (
	.datain(\PC_selcet|Data[14]~103_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[14]));
// synopsys translate_off
defparam \PC_in[14]~I .input_async_reset = "none";
defparam \PC_in[14]~I .input_power_up = "low";
defparam \PC_in[14]~I .input_register_mode = "none";
defparam \PC_in[14]~I .input_sync_reset = "none";
defparam \PC_in[14]~I .oe_async_reset = "none";
defparam \PC_in[14]~I .oe_power_up = "low";
defparam \PC_in[14]~I .oe_register_mode = "none";
defparam \PC_in[14]~I .oe_sync_reset = "none";
defparam \PC_in[14]~I .operation_mode = "output";
defparam \PC_in[14]~I .output_async_reset = "none";
defparam \PC_in[14]~I .output_power_up = "low";
defparam \PC_in[14]~I .output_register_mode = "none";
defparam \PC_in[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[15]~I (
	.datain(\PC_selcet|Data[15]~104_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[15]));
// synopsys translate_off
defparam \PC_in[15]~I .input_async_reset = "none";
defparam \PC_in[15]~I .input_power_up = "low";
defparam \PC_in[15]~I .input_register_mode = "none";
defparam \PC_in[15]~I .input_sync_reset = "none";
defparam \PC_in[15]~I .oe_async_reset = "none";
defparam \PC_in[15]~I .oe_power_up = "low";
defparam \PC_in[15]~I .oe_register_mode = "none";
defparam \PC_in[15]~I .oe_sync_reset = "none";
defparam \PC_in[15]~I .operation_mode = "output";
defparam \PC_in[15]~I .output_async_reset = "none";
defparam \PC_in[15]~I .output_power_up = "low";
defparam \PC_in[15]~I .output_register_mode = "none";
defparam \PC_in[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[16]~I (
	.datain(\PC_selcet|Data[16]~105_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[16]));
// synopsys translate_off
defparam \PC_in[16]~I .input_async_reset = "none";
defparam \PC_in[16]~I .input_power_up = "low";
defparam \PC_in[16]~I .input_register_mode = "none";
defparam \PC_in[16]~I .input_sync_reset = "none";
defparam \PC_in[16]~I .oe_async_reset = "none";
defparam \PC_in[16]~I .oe_power_up = "low";
defparam \PC_in[16]~I .oe_register_mode = "none";
defparam \PC_in[16]~I .oe_sync_reset = "none";
defparam \PC_in[16]~I .operation_mode = "output";
defparam \PC_in[16]~I .output_async_reset = "none";
defparam \PC_in[16]~I .output_power_up = "low";
defparam \PC_in[16]~I .output_register_mode = "none";
defparam \PC_in[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[17]~I (
	.datain(\PC_selcet|Data[17]~106_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[17]));
// synopsys translate_off
defparam \PC_in[17]~I .input_async_reset = "none";
defparam \PC_in[17]~I .input_power_up = "low";
defparam \PC_in[17]~I .input_register_mode = "none";
defparam \PC_in[17]~I .input_sync_reset = "none";
defparam \PC_in[17]~I .oe_async_reset = "none";
defparam \PC_in[17]~I .oe_power_up = "low";
defparam \PC_in[17]~I .oe_register_mode = "none";
defparam \PC_in[17]~I .oe_sync_reset = "none";
defparam \PC_in[17]~I .operation_mode = "output";
defparam \PC_in[17]~I .output_async_reset = "none";
defparam \PC_in[17]~I .output_power_up = "low";
defparam \PC_in[17]~I .output_register_mode = "none";
defparam \PC_in[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[18]~I (
	.datain(\PC_selcet|Data[18]~107_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[18]));
// synopsys translate_off
defparam \PC_in[18]~I .input_async_reset = "none";
defparam \PC_in[18]~I .input_power_up = "low";
defparam \PC_in[18]~I .input_register_mode = "none";
defparam \PC_in[18]~I .input_sync_reset = "none";
defparam \PC_in[18]~I .oe_async_reset = "none";
defparam \PC_in[18]~I .oe_power_up = "low";
defparam \PC_in[18]~I .oe_register_mode = "none";
defparam \PC_in[18]~I .oe_sync_reset = "none";
defparam \PC_in[18]~I .operation_mode = "output";
defparam \PC_in[18]~I .output_async_reset = "none";
defparam \PC_in[18]~I .output_power_up = "low";
defparam \PC_in[18]~I .output_register_mode = "none";
defparam \PC_in[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[19]~I (
	.datain(\PC_selcet|Data[19]~108_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[19]));
// synopsys translate_off
defparam \PC_in[19]~I .input_async_reset = "none";
defparam \PC_in[19]~I .input_power_up = "low";
defparam \PC_in[19]~I .input_register_mode = "none";
defparam \PC_in[19]~I .input_sync_reset = "none";
defparam \PC_in[19]~I .oe_async_reset = "none";
defparam \PC_in[19]~I .oe_power_up = "low";
defparam \PC_in[19]~I .oe_register_mode = "none";
defparam \PC_in[19]~I .oe_sync_reset = "none";
defparam \PC_in[19]~I .operation_mode = "output";
defparam \PC_in[19]~I .output_async_reset = "none";
defparam \PC_in[19]~I .output_power_up = "low";
defparam \PC_in[19]~I .output_register_mode = "none";
defparam \PC_in[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[20]~I (
	.datain(\PC_selcet|Data[20]~109_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[20]));
// synopsys translate_off
defparam \PC_in[20]~I .input_async_reset = "none";
defparam \PC_in[20]~I .input_power_up = "low";
defparam \PC_in[20]~I .input_register_mode = "none";
defparam \PC_in[20]~I .input_sync_reset = "none";
defparam \PC_in[20]~I .oe_async_reset = "none";
defparam \PC_in[20]~I .oe_power_up = "low";
defparam \PC_in[20]~I .oe_register_mode = "none";
defparam \PC_in[20]~I .oe_sync_reset = "none";
defparam \PC_in[20]~I .operation_mode = "output";
defparam \PC_in[20]~I .output_async_reset = "none";
defparam \PC_in[20]~I .output_power_up = "low";
defparam \PC_in[20]~I .output_register_mode = "none";
defparam \PC_in[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[21]~I (
	.datain(\PC_selcet|Data[21]~110_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[21]));
// synopsys translate_off
defparam \PC_in[21]~I .input_async_reset = "none";
defparam \PC_in[21]~I .input_power_up = "low";
defparam \PC_in[21]~I .input_register_mode = "none";
defparam \PC_in[21]~I .input_sync_reset = "none";
defparam \PC_in[21]~I .oe_async_reset = "none";
defparam \PC_in[21]~I .oe_power_up = "low";
defparam \PC_in[21]~I .oe_register_mode = "none";
defparam \PC_in[21]~I .oe_sync_reset = "none";
defparam \PC_in[21]~I .operation_mode = "output";
defparam \PC_in[21]~I .output_async_reset = "none";
defparam \PC_in[21]~I .output_power_up = "low";
defparam \PC_in[21]~I .output_register_mode = "none";
defparam \PC_in[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[22]~I (
	.datain(\PC_selcet|Data[22]~111_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[22]));
// synopsys translate_off
defparam \PC_in[22]~I .input_async_reset = "none";
defparam \PC_in[22]~I .input_power_up = "low";
defparam \PC_in[22]~I .input_register_mode = "none";
defparam \PC_in[22]~I .input_sync_reset = "none";
defparam \PC_in[22]~I .oe_async_reset = "none";
defparam \PC_in[22]~I .oe_power_up = "low";
defparam \PC_in[22]~I .oe_register_mode = "none";
defparam \PC_in[22]~I .oe_sync_reset = "none";
defparam \PC_in[22]~I .operation_mode = "output";
defparam \PC_in[22]~I .output_async_reset = "none";
defparam \PC_in[22]~I .output_power_up = "low";
defparam \PC_in[22]~I .output_register_mode = "none";
defparam \PC_in[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[23]~I (
	.datain(\PC_selcet|Data[23]~112_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[23]));
// synopsys translate_off
defparam \PC_in[23]~I .input_async_reset = "none";
defparam \PC_in[23]~I .input_power_up = "low";
defparam \PC_in[23]~I .input_register_mode = "none";
defparam \PC_in[23]~I .input_sync_reset = "none";
defparam \PC_in[23]~I .oe_async_reset = "none";
defparam \PC_in[23]~I .oe_power_up = "low";
defparam \PC_in[23]~I .oe_register_mode = "none";
defparam \PC_in[23]~I .oe_sync_reset = "none";
defparam \PC_in[23]~I .operation_mode = "output";
defparam \PC_in[23]~I .output_async_reset = "none";
defparam \PC_in[23]~I .output_power_up = "low";
defparam \PC_in[23]~I .output_register_mode = "none";
defparam \PC_in[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[24]~I (
	.datain(\PC_selcet|Data[24]~113_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[24]));
// synopsys translate_off
defparam \PC_in[24]~I .input_async_reset = "none";
defparam \PC_in[24]~I .input_power_up = "low";
defparam \PC_in[24]~I .input_register_mode = "none";
defparam \PC_in[24]~I .input_sync_reset = "none";
defparam \PC_in[24]~I .oe_async_reset = "none";
defparam \PC_in[24]~I .oe_power_up = "low";
defparam \PC_in[24]~I .oe_register_mode = "none";
defparam \PC_in[24]~I .oe_sync_reset = "none";
defparam \PC_in[24]~I .operation_mode = "output";
defparam \PC_in[24]~I .output_async_reset = "none";
defparam \PC_in[24]~I .output_power_up = "low";
defparam \PC_in[24]~I .output_register_mode = "none";
defparam \PC_in[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[25]~I (
	.datain(\PC_selcet|Data[25]~114_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[25]));
// synopsys translate_off
defparam \PC_in[25]~I .input_async_reset = "none";
defparam \PC_in[25]~I .input_power_up = "low";
defparam \PC_in[25]~I .input_register_mode = "none";
defparam \PC_in[25]~I .input_sync_reset = "none";
defparam \PC_in[25]~I .oe_async_reset = "none";
defparam \PC_in[25]~I .oe_power_up = "low";
defparam \PC_in[25]~I .oe_register_mode = "none";
defparam \PC_in[25]~I .oe_sync_reset = "none";
defparam \PC_in[25]~I .operation_mode = "output";
defparam \PC_in[25]~I .output_async_reset = "none";
defparam \PC_in[25]~I .output_power_up = "low";
defparam \PC_in[25]~I .output_register_mode = "none";
defparam \PC_in[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[26]~I (
	.datain(\PC_selcet|Data[26]~115_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[26]));
// synopsys translate_off
defparam \PC_in[26]~I .input_async_reset = "none";
defparam \PC_in[26]~I .input_power_up = "low";
defparam \PC_in[26]~I .input_register_mode = "none";
defparam \PC_in[26]~I .input_sync_reset = "none";
defparam \PC_in[26]~I .oe_async_reset = "none";
defparam \PC_in[26]~I .oe_power_up = "low";
defparam \PC_in[26]~I .oe_register_mode = "none";
defparam \PC_in[26]~I .oe_sync_reset = "none";
defparam \PC_in[26]~I .operation_mode = "output";
defparam \PC_in[26]~I .output_async_reset = "none";
defparam \PC_in[26]~I .output_power_up = "low";
defparam \PC_in[26]~I .output_register_mode = "none";
defparam \PC_in[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[27]~I (
	.datain(\PC_selcet|Data[27]~116_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[27]));
// synopsys translate_off
defparam \PC_in[27]~I .input_async_reset = "none";
defparam \PC_in[27]~I .input_power_up = "low";
defparam \PC_in[27]~I .input_register_mode = "none";
defparam \PC_in[27]~I .input_sync_reset = "none";
defparam \PC_in[27]~I .oe_async_reset = "none";
defparam \PC_in[27]~I .oe_power_up = "low";
defparam \PC_in[27]~I .oe_register_mode = "none";
defparam \PC_in[27]~I .oe_sync_reset = "none";
defparam \PC_in[27]~I .operation_mode = "output";
defparam \PC_in[27]~I .output_async_reset = "none";
defparam \PC_in[27]~I .output_power_up = "low";
defparam \PC_in[27]~I .output_register_mode = "none";
defparam \PC_in[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[28]~I (
	.datain(\PC_selcet|Data[28]~117_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[28]));
// synopsys translate_off
defparam \PC_in[28]~I .input_async_reset = "none";
defparam \PC_in[28]~I .input_power_up = "low";
defparam \PC_in[28]~I .input_register_mode = "none";
defparam \PC_in[28]~I .input_sync_reset = "none";
defparam \PC_in[28]~I .oe_async_reset = "none";
defparam \PC_in[28]~I .oe_power_up = "low";
defparam \PC_in[28]~I .oe_register_mode = "none";
defparam \PC_in[28]~I .oe_sync_reset = "none";
defparam \PC_in[28]~I .operation_mode = "output";
defparam \PC_in[28]~I .output_async_reset = "none";
defparam \PC_in[28]~I .output_power_up = "low";
defparam \PC_in[28]~I .output_register_mode = "none";
defparam \PC_in[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[29]~I (
	.datain(\PC_selcet|Data[29]~118_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[29]));
// synopsys translate_off
defparam \PC_in[29]~I .input_async_reset = "none";
defparam \PC_in[29]~I .input_power_up = "low";
defparam \PC_in[29]~I .input_register_mode = "none";
defparam \PC_in[29]~I .input_sync_reset = "none";
defparam \PC_in[29]~I .oe_async_reset = "none";
defparam \PC_in[29]~I .oe_power_up = "low";
defparam \PC_in[29]~I .oe_register_mode = "none";
defparam \PC_in[29]~I .oe_sync_reset = "none";
defparam \PC_in[29]~I .operation_mode = "output";
defparam \PC_in[29]~I .output_async_reset = "none";
defparam \PC_in[29]~I .output_power_up = "low";
defparam \PC_in[29]~I .output_register_mode = "none";
defparam \PC_in[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[30]~I (
	.datain(\PC_selcet|Data[30]~119_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[30]));
// synopsys translate_off
defparam \PC_in[30]~I .input_async_reset = "none";
defparam \PC_in[30]~I .input_power_up = "low";
defparam \PC_in[30]~I .input_register_mode = "none";
defparam \PC_in[30]~I .input_sync_reset = "none";
defparam \PC_in[30]~I .oe_async_reset = "none";
defparam \PC_in[30]~I .oe_power_up = "low";
defparam \PC_in[30]~I .oe_register_mode = "none";
defparam \PC_in[30]~I .oe_sync_reset = "none";
defparam \PC_in[30]~I .operation_mode = "output";
defparam \PC_in[30]~I .output_async_reset = "none";
defparam \PC_in[30]~I .output_power_up = "low";
defparam \PC_in[30]~I .output_register_mode = "none";
defparam \PC_in[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_in[31]~I (
	.datain(\PC_selcet|Data[31]~120_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_in[31]));
// synopsys translate_off
defparam \PC_in[31]~I .input_async_reset = "none";
defparam \PC_in[31]~I .input_power_up = "low";
defparam \PC_in[31]~I .input_register_mode = "none";
defparam \PC_in[31]~I .input_sync_reset = "none";
defparam \PC_in[31]~I .oe_async_reset = "none";
defparam \PC_in[31]~I .oe_power_up = "low";
defparam \PC_in[31]~I .oe_register_mode = "none";
defparam \PC_in[31]~I .oe_sync_reset = "none";
defparam \PC_in[31]~I .operation_mode = "output";
defparam \PC_in[31]~I .output_async_reset = "none";
defparam \PC_in[31]~I .output_power_up = "low";
defparam \PC_in[31]~I .output_register_mode = "none";
defparam \PC_in[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[0]~I (
	.datain(\pc|PC_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[0]));
// synopsys translate_off
defparam \PC_out[0]~I .input_async_reset = "none";
defparam \PC_out[0]~I .input_power_up = "low";
defparam \PC_out[0]~I .input_register_mode = "none";
defparam \PC_out[0]~I .input_sync_reset = "none";
defparam \PC_out[0]~I .oe_async_reset = "none";
defparam \PC_out[0]~I .oe_power_up = "low";
defparam \PC_out[0]~I .oe_register_mode = "none";
defparam \PC_out[0]~I .oe_sync_reset = "none";
defparam \PC_out[0]~I .operation_mode = "output";
defparam \PC_out[0]~I .output_async_reset = "none";
defparam \PC_out[0]~I .output_power_up = "low";
defparam \PC_out[0]~I .output_register_mode = "none";
defparam \PC_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[1]~I (
	.datain(\pc|PC_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[1]));
// synopsys translate_off
defparam \PC_out[1]~I .input_async_reset = "none";
defparam \PC_out[1]~I .input_power_up = "low";
defparam \PC_out[1]~I .input_register_mode = "none";
defparam \PC_out[1]~I .input_sync_reset = "none";
defparam \PC_out[1]~I .oe_async_reset = "none";
defparam \PC_out[1]~I .oe_power_up = "low";
defparam \PC_out[1]~I .oe_register_mode = "none";
defparam \PC_out[1]~I .oe_sync_reset = "none";
defparam \PC_out[1]~I .operation_mode = "output";
defparam \PC_out[1]~I .output_async_reset = "none";
defparam \PC_out[1]~I .output_power_up = "low";
defparam \PC_out[1]~I .output_register_mode = "none";
defparam \PC_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[2]~I (
	.datain(\pc|PC_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[2]));
// synopsys translate_off
defparam \PC_out[2]~I .input_async_reset = "none";
defparam \PC_out[2]~I .input_power_up = "low";
defparam \PC_out[2]~I .input_register_mode = "none";
defparam \PC_out[2]~I .input_sync_reset = "none";
defparam \PC_out[2]~I .oe_async_reset = "none";
defparam \PC_out[2]~I .oe_power_up = "low";
defparam \PC_out[2]~I .oe_register_mode = "none";
defparam \PC_out[2]~I .oe_sync_reset = "none";
defparam \PC_out[2]~I .operation_mode = "output";
defparam \PC_out[2]~I .output_async_reset = "none";
defparam \PC_out[2]~I .output_power_up = "low";
defparam \PC_out[2]~I .output_register_mode = "none";
defparam \PC_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[3]~I (
	.datain(\pc|PC_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[3]));
// synopsys translate_off
defparam \PC_out[3]~I .input_async_reset = "none";
defparam \PC_out[3]~I .input_power_up = "low";
defparam \PC_out[3]~I .input_register_mode = "none";
defparam \PC_out[3]~I .input_sync_reset = "none";
defparam \PC_out[3]~I .oe_async_reset = "none";
defparam \PC_out[3]~I .oe_power_up = "low";
defparam \PC_out[3]~I .oe_register_mode = "none";
defparam \PC_out[3]~I .oe_sync_reset = "none";
defparam \PC_out[3]~I .operation_mode = "output";
defparam \PC_out[3]~I .output_async_reset = "none";
defparam \PC_out[3]~I .output_power_up = "low";
defparam \PC_out[3]~I .output_register_mode = "none";
defparam \PC_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[4]~I (
	.datain(\pc|PC_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[4]));
// synopsys translate_off
defparam \PC_out[4]~I .input_async_reset = "none";
defparam \PC_out[4]~I .input_power_up = "low";
defparam \PC_out[4]~I .input_register_mode = "none";
defparam \PC_out[4]~I .input_sync_reset = "none";
defparam \PC_out[4]~I .oe_async_reset = "none";
defparam \PC_out[4]~I .oe_power_up = "low";
defparam \PC_out[4]~I .oe_register_mode = "none";
defparam \PC_out[4]~I .oe_sync_reset = "none";
defparam \PC_out[4]~I .operation_mode = "output";
defparam \PC_out[4]~I .output_async_reset = "none";
defparam \PC_out[4]~I .output_power_up = "low";
defparam \PC_out[4]~I .output_register_mode = "none";
defparam \PC_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[5]~I (
	.datain(\pc|PC_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[5]));
// synopsys translate_off
defparam \PC_out[5]~I .input_async_reset = "none";
defparam \PC_out[5]~I .input_power_up = "low";
defparam \PC_out[5]~I .input_register_mode = "none";
defparam \PC_out[5]~I .input_sync_reset = "none";
defparam \PC_out[5]~I .oe_async_reset = "none";
defparam \PC_out[5]~I .oe_power_up = "low";
defparam \PC_out[5]~I .oe_register_mode = "none";
defparam \PC_out[5]~I .oe_sync_reset = "none";
defparam \PC_out[5]~I .operation_mode = "output";
defparam \PC_out[5]~I .output_async_reset = "none";
defparam \PC_out[5]~I .output_power_up = "low";
defparam \PC_out[5]~I .output_register_mode = "none";
defparam \PC_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[6]~I (
	.datain(\pc|PC_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[6]));
// synopsys translate_off
defparam \PC_out[6]~I .input_async_reset = "none";
defparam \PC_out[6]~I .input_power_up = "low";
defparam \PC_out[6]~I .input_register_mode = "none";
defparam \PC_out[6]~I .input_sync_reset = "none";
defparam \PC_out[6]~I .oe_async_reset = "none";
defparam \PC_out[6]~I .oe_power_up = "low";
defparam \PC_out[6]~I .oe_register_mode = "none";
defparam \PC_out[6]~I .oe_sync_reset = "none";
defparam \PC_out[6]~I .operation_mode = "output";
defparam \PC_out[6]~I .output_async_reset = "none";
defparam \PC_out[6]~I .output_power_up = "low";
defparam \PC_out[6]~I .output_register_mode = "none";
defparam \PC_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[7]~I (
	.datain(\pc|PC_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[7]));
// synopsys translate_off
defparam \PC_out[7]~I .input_async_reset = "none";
defparam \PC_out[7]~I .input_power_up = "low";
defparam \PC_out[7]~I .input_register_mode = "none";
defparam \PC_out[7]~I .input_sync_reset = "none";
defparam \PC_out[7]~I .oe_async_reset = "none";
defparam \PC_out[7]~I .oe_power_up = "low";
defparam \PC_out[7]~I .oe_register_mode = "none";
defparam \PC_out[7]~I .oe_sync_reset = "none";
defparam \PC_out[7]~I .operation_mode = "output";
defparam \PC_out[7]~I .output_async_reset = "none";
defparam \PC_out[7]~I .output_power_up = "low";
defparam \PC_out[7]~I .output_register_mode = "none";
defparam \PC_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[8]~I (
	.datain(\pc|PC_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[8]));
// synopsys translate_off
defparam \PC_out[8]~I .input_async_reset = "none";
defparam \PC_out[8]~I .input_power_up = "low";
defparam \PC_out[8]~I .input_register_mode = "none";
defparam \PC_out[8]~I .input_sync_reset = "none";
defparam \PC_out[8]~I .oe_async_reset = "none";
defparam \PC_out[8]~I .oe_power_up = "low";
defparam \PC_out[8]~I .oe_register_mode = "none";
defparam \PC_out[8]~I .oe_sync_reset = "none";
defparam \PC_out[8]~I .operation_mode = "output";
defparam \PC_out[8]~I .output_async_reset = "none";
defparam \PC_out[8]~I .output_power_up = "low";
defparam \PC_out[8]~I .output_register_mode = "none";
defparam \PC_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[9]~I (
	.datain(\pc|PC_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[9]));
// synopsys translate_off
defparam \PC_out[9]~I .input_async_reset = "none";
defparam \PC_out[9]~I .input_power_up = "low";
defparam \PC_out[9]~I .input_register_mode = "none";
defparam \PC_out[9]~I .input_sync_reset = "none";
defparam \PC_out[9]~I .oe_async_reset = "none";
defparam \PC_out[9]~I .oe_power_up = "low";
defparam \PC_out[9]~I .oe_register_mode = "none";
defparam \PC_out[9]~I .oe_sync_reset = "none";
defparam \PC_out[9]~I .operation_mode = "output";
defparam \PC_out[9]~I .output_async_reset = "none";
defparam \PC_out[9]~I .output_power_up = "low";
defparam \PC_out[9]~I .output_register_mode = "none";
defparam \PC_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[10]~I (
	.datain(\pc|PC_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[10]));
// synopsys translate_off
defparam \PC_out[10]~I .input_async_reset = "none";
defparam \PC_out[10]~I .input_power_up = "low";
defparam \PC_out[10]~I .input_register_mode = "none";
defparam \PC_out[10]~I .input_sync_reset = "none";
defparam \PC_out[10]~I .oe_async_reset = "none";
defparam \PC_out[10]~I .oe_power_up = "low";
defparam \PC_out[10]~I .oe_register_mode = "none";
defparam \PC_out[10]~I .oe_sync_reset = "none";
defparam \PC_out[10]~I .operation_mode = "output";
defparam \PC_out[10]~I .output_async_reset = "none";
defparam \PC_out[10]~I .output_power_up = "low";
defparam \PC_out[10]~I .output_register_mode = "none";
defparam \PC_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[11]~I (
	.datain(\pc|PC_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[11]));
// synopsys translate_off
defparam \PC_out[11]~I .input_async_reset = "none";
defparam \PC_out[11]~I .input_power_up = "low";
defparam \PC_out[11]~I .input_register_mode = "none";
defparam \PC_out[11]~I .input_sync_reset = "none";
defparam \PC_out[11]~I .oe_async_reset = "none";
defparam \PC_out[11]~I .oe_power_up = "low";
defparam \PC_out[11]~I .oe_register_mode = "none";
defparam \PC_out[11]~I .oe_sync_reset = "none";
defparam \PC_out[11]~I .operation_mode = "output";
defparam \PC_out[11]~I .output_async_reset = "none";
defparam \PC_out[11]~I .output_power_up = "low";
defparam \PC_out[11]~I .output_register_mode = "none";
defparam \PC_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[12]~I (
	.datain(\pc|PC_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[12]));
// synopsys translate_off
defparam \PC_out[12]~I .input_async_reset = "none";
defparam \PC_out[12]~I .input_power_up = "low";
defparam \PC_out[12]~I .input_register_mode = "none";
defparam \PC_out[12]~I .input_sync_reset = "none";
defparam \PC_out[12]~I .oe_async_reset = "none";
defparam \PC_out[12]~I .oe_power_up = "low";
defparam \PC_out[12]~I .oe_register_mode = "none";
defparam \PC_out[12]~I .oe_sync_reset = "none";
defparam \PC_out[12]~I .operation_mode = "output";
defparam \PC_out[12]~I .output_async_reset = "none";
defparam \PC_out[12]~I .output_power_up = "low";
defparam \PC_out[12]~I .output_register_mode = "none";
defparam \PC_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[13]~I (
	.datain(\pc|PC_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[13]));
// synopsys translate_off
defparam \PC_out[13]~I .input_async_reset = "none";
defparam \PC_out[13]~I .input_power_up = "low";
defparam \PC_out[13]~I .input_register_mode = "none";
defparam \PC_out[13]~I .input_sync_reset = "none";
defparam \PC_out[13]~I .oe_async_reset = "none";
defparam \PC_out[13]~I .oe_power_up = "low";
defparam \PC_out[13]~I .oe_register_mode = "none";
defparam \PC_out[13]~I .oe_sync_reset = "none";
defparam \PC_out[13]~I .operation_mode = "output";
defparam \PC_out[13]~I .output_async_reset = "none";
defparam \PC_out[13]~I .output_power_up = "low";
defparam \PC_out[13]~I .output_register_mode = "none";
defparam \PC_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[14]~I (
	.datain(\pc|PC_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[14]));
// synopsys translate_off
defparam \PC_out[14]~I .input_async_reset = "none";
defparam \PC_out[14]~I .input_power_up = "low";
defparam \PC_out[14]~I .input_register_mode = "none";
defparam \PC_out[14]~I .input_sync_reset = "none";
defparam \PC_out[14]~I .oe_async_reset = "none";
defparam \PC_out[14]~I .oe_power_up = "low";
defparam \PC_out[14]~I .oe_register_mode = "none";
defparam \PC_out[14]~I .oe_sync_reset = "none";
defparam \PC_out[14]~I .operation_mode = "output";
defparam \PC_out[14]~I .output_async_reset = "none";
defparam \PC_out[14]~I .output_power_up = "low";
defparam \PC_out[14]~I .output_register_mode = "none";
defparam \PC_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[15]~I (
	.datain(\pc|PC_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[15]));
// synopsys translate_off
defparam \PC_out[15]~I .input_async_reset = "none";
defparam \PC_out[15]~I .input_power_up = "low";
defparam \PC_out[15]~I .input_register_mode = "none";
defparam \PC_out[15]~I .input_sync_reset = "none";
defparam \PC_out[15]~I .oe_async_reset = "none";
defparam \PC_out[15]~I .oe_power_up = "low";
defparam \PC_out[15]~I .oe_register_mode = "none";
defparam \PC_out[15]~I .oe_sync_reset = "none";
defparam \PC_out[15]~I .operation_mode = "output";
defparam \PC_out[15]~I .output_async_reset = "none";
defparam \PC_out[15]~I .output_power_up = "low";
defparam \PC_out[15]~I .output_register_mode = "none";
defparam \PC_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[16]~I (
	.datain(\pc|PC_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[16]));
// synopsys translate_off
defparam \PC_out[16]~I .input_async_reset = "none";
defparam \PC_out[16]~I .input_power_up = "low";
defparam \PC_out[16]~I .input_register_mode = "none";
defparam \PC_out[16]~I .input_sync_reset = "none";
defparam \PC_out[16]~I .oe_async_reset = "none";
defparam \PC_out[16]~I .oe_power_up = "low";
defparam \PC_out[16]~I .oe_register_mode = "none";
defparam \PC_out[16]~I .oe_sync_reset = "none";
defparam \PC_out[16]~I .operation_mode = "output";
defparam \PC_out[16]~I .output_async_reset = "none";
defparam \PC_out[16]~I .output_power_up = "low";
defparam \PC_out[16]~I .output_register_mode = "none";
defparam \PC_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[17]~I (
	.datain(\pc|PC_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[17]));
// synopsys translate_off
defparam \PC_out[17]~I .input_async_reset = "none";
defparam \PC_out[17]~I .input_power_up = "low";
defparam \PC_out[17]~I .input_register_mode = "none";
defparam \PC_out[17]~I .input_sync_reset = "none";
defparam \PC_out[17]~I .oe_async_reset = "none";
defparam \PC_out[17]~I .oe_power_up = "low";
defparam \PC_out[17]~I .oe_register_mode = "none";
defparam \PC_out[17]~I .oe_sync_reset = "none";
defparam \PC_out[17]~I .operation_mode = "output";
defparam \PC_out[17]~I .output_async_reset = "none";
defparam \PC_out[17]~I .output_power_up = "low";
defparam \PC_out[17]~I .output_register_mode = "none";
defparam \PC_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[18]~I (
	.datain(\pc|PC_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[18]));
// synopsys translate_off
defparam \PC_out[18]~I .input_async_reset = "none";
defparam \PC_out[18]~I .input_power_up = "low";
defparam \PC_out[18]~I .input_register_mode = "none";
defparam \PC_out[18]~I .input_sync_reset = "none";
defparam \PC_out[18]~I .oe_async_reset = "none";
defparam \PC_out[18]~I .oe_power_up = "low";
defparam \PC_out[18]~I .oe_register_mode = "none";
defparam \PC_out[18]~I .oe_sync_reset = "none";
defparam \PC_out[18]~I .operation_mode = "output";
defparam \PC_out[18]~I .output_async_reset = "none";
defparam \PC_out[18]~I .output_power_up = "low";
defparam \PC_out[18]~I .output_register_mode = "none";
defparam \PC_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[19]~I (
	.datain(\pc|PC_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[19]));
// synopsys translate_off
defparam \PC_out[19]~I .input_async_reset = "none";
defparam \PC_out[19]~I .input_power_up = "low";
defparam \PC_out[19]~I .input_register_mode = "none";
defparam \PC_out[19]~I .input_sync_reset = "none";
defparam \PC_out[19]~I .oe_async_reset = "none";
defparam \PC_out[19]~I .oe_power_up = "low";
defparam \PC_out[19]~I .oe_register_mode = "none";
defparam \PC_out[19]~I .oe_sync_reset = "none";
defparam \PC_out[19]~I .operation_mode = "output";
defparam \PC_out[19]~I .output_async_reset = "none";
defparam \PC_out[19]~I .output_power_up = "low";
defparam \PC_out[19]~I .output_register_mode = "none";
defparam \PC_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[20]~I (
	.datain(\pc|PC_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[20]));
// synopsys translate_off
defparam \PC_out[20]~I .input_async_reset = "none";
defparam \PC_out[20]~I .input_power_up = "low";
defparam \PC_out[20]~I .input_register_mode = "none";
defparam \PC_out[20]~I .input_sync_reset = "none";
defparam \PC_out[20]~I .oe_async_reset = "none";
defparam \PC_out[20]~I .oe_power_up = "low";
defparam \PC_out[20]~I .oe_register_mode = "none";
defparam \PC_out[20]~I .oe_sync_reset = "none";
defparam \PC_out[20]~I .operation_mode = "output";
defparam \PC_out[20]~I .output_async_reset = "none";
defparam \PC_out[20]~I .output_power_up = "low";
defparam \PC_out[20]~I .output_register_mode = "none";
defparam \PC_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[21]~I (
	.datain(\pc|PC_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[21]));
// synopsys translate_off
defparam \PC_out[21]~I .input_async_reset = "none";
defparam \PC_out[21]~I .input_power_up = "low";
defparam \PC_out[21]~I .input_register_mode = "none";
defparam \PC_out[21]~I .input_sync_reset = "none";
defparam \PC_out[21]~I .oe_async_reset = "none";
defparam \PC_out[21]~I .oe_power_up = "low";
defparam \PC_out[21]~I .oe_register_mode = "none";
defparam \PC_out[21]~I .oe_sync_reset = "none";
defparam \PC_out[21]~I .operation_mode = "output";
defparam \PC_out[21]~I .output_async_reset = "none";
defparam \PC_out[21]~I .output_power_up = "low";
defparam \PC_out[21]~I .output_register_mode = "none";
defparam \PC_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[22]~I (
	.datain(\pc|PC_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[22]));
// synopsys translate_off
defparam \PC_out[22]~I .input_async_reset = "none";
defparam \PC_out[22]~I .input_power_up = "low";
defparam \PC_out[22]~I .input_register_mode = "none";
defparam \PC_out[22]~I .input_sync_reset = "none";
defparam \PC_out[22]~I .oe_async_reset = "none";
defparam \PC_out[22]~I .oe_power_up = "low";
defparam \PC_out[22]~I .oe_register_mode = "none";
defparam \PC_out[22]~I .oe_sync_reset = "none";
defparam \PC_out[22]~I .operation_mode = "output";
defparam \PC_out[22]~I .output_async_reset = "none";
defparam \PC_out[22]~I .output_power_up = "low";
defparam \PC_out[22]~I .output_register_mode = "none";
defparam \PC_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[23]~I (
	.datain(\pc|PC_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[23]));
// synopsys translate_off
defparam \PC_out[23]~I .input_async_reset = "none";
defparam \PC_out[23]~I .input_power_up = "low";
defparam \PC_out[23]~I .input_register_mode = "none";
defparam \PC_out[23]~I .input_sync_reset = "none";
defparam \PC_out[23]~I .oe_async_reset = "none";
defparam \PC_out[23]~I .oe_power_up = "low";
defparam \PC_out[23]~I .oe_register_mode = "none";
defparam \PC_out[23]~I .oe_sync_reset = "none";
defparam \PC_out[23]~I .operation_mode = "output";
defparam \PC_out[23]~I .output_async_reset = "none";
defparam \PC_out[23]~I .output_power_up = "low";
defparam \PC_out[23]~I .output_register_mode = "none";
defparam \PC_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[24]~I (
	.datain(\pc|PC_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[24]));
// synopsys translate_off
defparam \PC_out[24]~I .input_async_reset = "none";
defparam \PC_out[24]~I .input_power_up = "low";
defparam \PC_out[24]~I .input_register_mode = "none";
defparam \PC_out[24]~I .input_sync_reset = "none";
defparam \PC_out[24]~I .oe_async_reset = "none";
defparam \PC_out[24]~I .oe_power_up = "low";
defparam \PC_out[24]~I .oe_register_mode = "none";
defparam \PC_out[24]~I .oe_sync_reset = "none";
defparam \PC_out[24]~I .operation_mode = "output";
defparam \PC_out[24]~I .output_async_reset = "none";
defparam \PC_out[24]~I .output_power_up = "low";
defparam \PC_out[24]~I .output_register_mode = "none";
defparam \PC_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[25]~I (
	.datain(\pc|PC_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[25]));
// synopsys translate_off
defparam \PC_out[25]~I .input_async_reset = "none";
defparam \PC_out[25]~I .input_power_up = "low";
defparam \PC_out[25]~I .input_register_mode = "none";
defparam \PC_out[25]~I .input_sync_reset = "none";
defparam \PC_out[25]~I .oe_async_reset = "none";
defparam \PC_out[25]~I .oe_power_up = "low";
defparam \PC_out[25]~I .oe_register_mode = "none";
defparam \PC_out[25]~I .oe_sync_reset = "none";
defparam \PC_out[25]~I .operation_mode = "output";
defparam \PC_out[25]~I .output_async_reset = "none";
defparam \PC_out[25]~I .output_power_up = "low";
defparam \PC_out[25]~I .output_register_mode = "none";
defparam \PC_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[26]~I (
	.datain(\pc|PC_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[26]));
// synopsys translate_off
defparam \PC_out[26]~I .input_async_reset = "none";
defparam \PC_out[26]~I .input_power_up = "low";
defparam \PC_out[26]~I .input_register_mode = "none";
defparam \PC_out[26]~I .input_sync_reset = "none";
defparam \PC_out[26]~I .oe_async_reset = "none";
defparam \PC_out[26]~I .oe_power_up = "low";
defparam \PC_out[26]~I .oe_register_mode = "none";
defparam \PC_out[26]~I .oe_sync_reset = "none";
defparam \PC_out[26]~I .operation_mode = "output";
defparam \PC_out[26]~I .output_async_reset = "none";
defparam \PC_out[26]~I .output_power_up = "low";
defparam \PC_out[26]~I .output_register_mode = "none";
defparam \PC_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[27]~I (
	.datain(\pc|PC_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[27]));
// synopsys translate_off
defparam \PC_out[27]~I .input_async_reset = "none";
defparam \PC_out[27]~I .input_power_up = "low";
defparam \PC_out[27]~I .input_register_mode = "none";
defparam \PC_out[27]~I .input_sync_reset = "none";
defparam \PC_out[27]~I .oe_async_reset = "none";
defparam \PC_out[27]~I .oe_power_up = "low";
defparam \PC_out[27]~I .oe_register_mode = "none";
defparam \PC_out[27]~I .oe_sync_reset = "none";
defparam \PC_out[27]~I .operation_mode = "output";
defparam \PC_out[27]~I .output_async_reset = "none";
defparam \PC_out[27]~I .output_power_up = "low";
defparam \PC_out[27]~I .output_register_mode = "none";
defparam \PC_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[28]~I (
	.datain(\pc|PC_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[28]));
// synopsys translate_off
defparam \PC_out[28]~I .input_async_reset = "none";
defparam \PC_out[28]~I .input_power_up = "low";
defparam \PC_out[28]~I .input_register_mode = "none";
defparam \PC_out[28]~I .input_sync_reset = "none";
defparam \PC_out[28]~I .oe_async_reset = "none";
defparam \PC_out[28]~I .oe_power_up = "low";
defparam \PC_out[28]~I .oe_register_mode = "none";
defparam \PC_out[28]~I .oe_sync_reset = "none";
defparam \PC_out[28]~I .operation_mode = "output";
defparam \PC_out[28]~I .output_async_reset = "none";
defparam \PC_out[28]~I .output_power_up = "low";
defparam \PC_out[28]~I .output_register_mode = "none";
defparam \PC_out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[29]~I (
	.datain(\pc|PC_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[29]));
// synopsys translate_off
defparam \PC_out[29]~I .input_async_reset = "none";
defparam \PC_out[29]~I .input_power_up = "low";
defparam \PC_out[29]~I .input_register_mode = "none";
defparam \PC_out[29]~I .input_sync_reset = "none";
defparam \PC_out[29]~I .oe_async_reset = "none";
defparam \PC_out[29]~I .oe_power_up = "low";
defparam \PC_out[29]~I .oe_register_mode = "none";
defparam \PC_out[29]~I .oe_sync_reset = "none";
defparam \PC_out[29]~I .operation_mode = "output";
defparam \PC_out[29]~I .output_async_reset = "none";
defparam \PC_out[29]~I .output_power_up = "low";
defparam \PC_out[29]~I .output_register_mode = "none";
defparam \PC_out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[30]~I (
	.datain(\pc|PC_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[30]));
// synopsys translate_off
defparam \PC_out[30]~I .input_async_reset = "none";
defparam \PC_out[30]~I .input_power_up = "low";
defparam \PC_out[30]~I .input_register_mode = "none";
defparam \PC_out[30]~I .input_sync_reset = "none";
defparam \PC_out[30]~I .oe_async_reset = "none";
defparam \PC_out[30]~I .oe_power_up = "low";
defparam \PC_out[30]~I .oe_register_mode = "none";
defparam \PC_out[30]~I .oe_sync_reset = "none";
defparam \PC_out[30]~I .operation_mode = "output";
defparam \PC_out[30]~I .output_async_reset = "none";
defparam \PC_out[30]~I .output_power_up = "low";
defparam \PC_out[30]~I .output_register_mode = "none";
defparam \PC_out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_out[31]~I (
	.datain(\pc|PC_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_out[31]));
// synopsys translate_off
defparam \PC_out[31]~I .input_async_reset = "none";
defparam \PC_out[31]~I .input_power_up = "low";
defparam \PC_out[31]~I .input_register_mode = "none";
defparam \PC_out[31]~I .input_sync_reset = "none";
defparam \PC_out[31]~I .oe_async_reset = "none";
defparam \PC_out[31]~I .oe_power_up = "low";
defparam \PC_out[31]~I .oe_register_mode = "none";
defparam \PC_out[31]~I .oe_sync_reset = "none";
defparam \PC_out[31]~I .operation_mode = "output";
defparam \PC_out[31]~I .output_async_reset = "none";
defparam \PC_out[31]~I .output_power_up = "low";
defparam \PC_out[31]~I .output_register_mode = "none";
defparam \PC_out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCSrc[0]~I (
	.datain(\hazard|mux_PCSrc|Data[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCSrc[0]));
// synopsys translate_off
defparam \PCSrc[0]~I .input_async_reset = "none";
defparam \PCSrc[0]~I .input_power_up = "low";
defparam \PCSrc[0]~I .input_register_mode = "none";
defparam \PCSrc[0]~I .input_sync_reset = "none";
defparam \PCSrc[0]~I .oe_async_reset = "none";
defparam \PCSrc[0]~I .oe_power_up = "low";
defparam \PCSrc[0]~I .oe_register_mode = "none";
defparam \PCSrc[0]~I .oe_sync_reset = "none";
defparam \PCSrc[0]~I .operation_mode = "output";
defparam \PCSrc[0]~I .output_async_reset = "none";
defparam \PCSrc[0]~I .output_power_up = "low";
defparam \PCSrc[0]~I .output_register_mode = "none";
defparam \PCSrc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCSrc[1]~I (
	.datain(\condition_check|BranchValid~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCSrc[1]));
// synopsys translate_off
defparam \PCSrc[1]~I .input_async_reset = "none";
defparam \PCSrc[1]~I .input_power_up = "low";
defparam \PCSrc[1]~I .input_register_mode = "none";
defparam \PCSrc[1]~I .input_sync_reset = "none";
defparam \PCSrc[1]~I .oe_async_reset = "none";
defparam \PCSrc[1]~I .oe_power_up = "low";
defparam \PCSrc[1]~I .oe_register_mode = "none";
defparam \PCSrc[1]~I .oe_sync_reset = "none";
defparam \PCSrc[1]~I .operation_mode = "output";
defparam \PCSrc[1]~I .output_async_reset = "none";
defparam \PCSrc[1]~I .output_power_up = "low";
defparam \PCSrc[1]~I .output_register_mode = "none";
defparam \PCSrc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCSrc[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCSrc[2]));
// synopsys translate_off
defparam \PCSrc[2]~I .input_async_reset = "none";
defparam \PCSrc[2]~I .input_power_up = "low";
defparam \PCSrc[2]~I .input_register_mode = "none";
defparam \PCSrc[2]~I .input_sync_reset = "none";
defparam \PCSrc[2]~I .oe_async_reset = "none";
defparam \PCSrc[2]~I .oe_power_up = "low";
defparam \PCSrc[2]~I .oe_register_mode = "none";
defparam \PCSrc[2]~I .oe_sync_reset = "none";
defparam \PCSrc[2]~I .operation_mode = "output";
defparam \PCSrc[2]~I .output_async_reset = "none";
defparam \PCSrc[2]~I .output_power_up = "low";
defparam \PCSrc[2]~I .output_register_mode = "none";
defparam \PCSrc[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \flash_ID~I (
	.datain(\hazard|ID_EX_flush~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(flash_ID));
// synopsys translate_off
defparam \flash_ID~I .input_async_reset = "none";
defparam \flash_ID~I .input_power_up = "low";
defparam \flash_ID~I .input_register_mode = "none";
defparam \flash_ID~I .input_sync_reset = "none";
defparam \flash_ID~I .oe_async_reset = "none";
defparam \flash_ID~I .oe_power_up = "low";
defparam \flash_ID~I .oe_register_mode = "none";
defparam \flash_ID~I .oe_sync_reset = "none";
defparam \flash_ID~I .operation_mode = "output";
defparam \flash_ID~I .output_async_reset = "none";
defparam \flash_ID~I .output_power_up = "low";
defparam \flash_ID~I .output_register_mode = "none";
defparam \flash_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \flash_EX~I (
	.datain(\condition_check|BranchValid~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(flash_EX));
// synopsys translate_off
defparam \flash_EX~I .input_async_reset = "none";
defparam \flash_EX~I .input_power_up = "low";
defparam \flash_EX~I .input_register_mode = "none";
defparam \flash_EX~I .input_sync_reset = "none";
defparam \flash_EX~I .oe_async_reset = "none";
defparam \flash_EX~I .oe_power_up = "low";
defparam \flash_EX~I .oe_register_mode = "none";
defparam \flash_EX~I .oe_sync_reset = "none";
defparam \flash_EX~I .operation_mode = "output";
defparam \flash_EX~I .output_async_reset = "none";
defparam \flash_EX~I .output_power_up = "low";
defparam \flash_EX~I .output_register_mode = "none";
defparam \flash_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[0]~I (
	.datain(\seg2|OperandA_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[0]));
// synopsys translate_off
defparam \OperandA_ID[0]~I .input_async_reset = "none";
defparam \OperandA_ID[0]~I .input_power_up = "low";
defparam \OperandA_ID[0]~I .input_register_mode = "none";
defparam \OperandA_ID[0]~I .input_sync_reset = "none";
defparam \OperandA_ID[0]~I .oe_async_reset = "none";
defparam \OperandA_ID[0]~I .oe_power_up = "low";
defparam \OperandA_ID[0]~I .oe_register_mode = "none";
defparam \OperandA_ID[0]~I .oe_sync_reset = "none";
defparam \OperandA_ID[0]~I .operation_mode = "output";
defparam \OperandA_ID[0]~I .output_async_reset = "none";
defparam \OperandA_ID[0]~I .output_power_up = "low";
defparam \OperandA_ID[0]~I .output_register_mode = "none";
defparam \OperandA_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[1]~I (
	.datain(\seg2|OperandA_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[1]));
// synopsys translate_off
defparam \OperandA_ID[1]~I .input_async_reset = "none";
defparam \OperandA_ID[1]~I .input_power_up = "low";
defparam \OperandA_ID[1]~I .input_register_mode = "none";
defparam \OperandA_ID[1]~I .input_sync_reset = "none";
defparam \OperandA_ID[1]~I .oe_async_reset = "none";
defparam \OperandA_ID[1]~I .oe_power_up = "low";
defparam \OperandA_ID[1]~I .oe_register_mode = "none";
defparam \OperandA_ID[1]~I .oe_sync_reset = "none";
defparam \OperandA_ID[1]~I .operation_mode = "output";
defparam \OperandA_ID[1]~I .output_async_reset = "none";
defparam \OperandA_ID[1]~I .output_power_up = "low";
defparam \OperandA_ID[1]~I .output_register_mode = "none";
defparam \OperandA_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[2]~I (
	.datain(\seg2|OperandA_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[2]));
// synopsys translate_off
defparam \OperandA_ID[2]~I .input_async_reset = "none";
defparam \OperandA_ID[2]~I .input_power_up = "low";
defparam \OperandA_ID[2]~I .input_register_mode = "none";
defparam \OperandA_ID[2]~I .input_sync_reset = "none";
defparam \OperandA_ID[2]~I .oe_async_reset = "none";
defparam \OperandA_ID[2]~I .oe_power_up = "low";
defparam \OperandA_ID[2]~I .oe_register_mode = "none";
defparam \OperandA_ID[2]~I .oe_sync_reset = "none";
defparam \OperandA_ID[2]~I .operation_mode = "output";
defparam \OperandA_ID[2]~I .output_async_reset = "none";
defparam \OperandA_ID[2]~I .output_power_up = "low";
defparam \OperandA_ID[2]~I .output_register_mode = "none";
defparam \OperandA_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[3]~I (
	.datain(\seg2|OperandA_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[3]));
// synopsys translate_off
defparam \OperandA_ID[3]~I .input_async_reset = "none";
defparam \OperandA_ID[3]~I .input_power_up = "low";
defparam \OperandA_ID[3]~I .input_register_mode = "none";
defparam \OperandA_ID[3]~I .input_sync_reset = "none";
defparam \OperandA_ID[3]~I .oe_async_reset = "none";
defparam \OperandA_ID[3]~I .oe_power_up = "low";
defparam \OperandA_ID[3]~I .oe_register_mode = "none";
defparam \OperandA_ID[3]~I .oe_sync_reset = "none";
defparam \OperandA_ID[3]~I .operation_mode = "output";
defparam \OperandA_ID[3]~I .output_async_reset = "none";
defparam \OperandA_ID[3]~I .output_power_up = "low";
defparam \OperandA_ID[3]~I .output_register_mode = "none";
defparam \OperandA_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[4]~I (
	.datain(\seg2|OperandA_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[4]));
// synopsys translate_off
defparam \OperandA_ID[4]~I .input_async_reset = "none";
defparam \OperandA_ID[4]~I .input_power_up = "low";
defparam \OperandA_ID[4]~I .input_register_mode = "none";
defparam \OperandA_ID[4]~I .input_sync_reset = "none";
defparam \OperandA_ID[4]~I .oe_async_reset = "none";
defparam \OperandA_ID[4]~I .oe_power_up = "low";
defparam \OperandA_ID[4]~I .oe_register_mode = "none";
defparam \OperandA_ID[4]~I .oe_sync_reset = "none";
defparam \OperandA_ID[4]~I .operation_mode = "output";
defparam \OperandA_ID[4]~I .output_async_reset = "none";
defparam \OperandA_ID[4]~I .output_power_up = "low";
defparam \OperandA_ID[4]~I .output_register_mode = "none";
defparam \OperandA_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[5]~I (
	.datain(\seg2|OperandA_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[5]));
// synopsys translate_off
defparam \OperandA_ID[5]~I .input_async_reset = "none";
defparam \OperandA_ID[5]~I .input_power_up = "low";
defparam \OperandA_ID[5]~I .input_register_mode = "none";
defparam \OperandA_ID[5]~I .input_sync_reset = "none";
defparam \OperandA_ID[5]~I .oe_async_reset = "none";
defparam \OperandA_ID[5]~I .oe_power_up = "low";
defparam \OperandA_ID[5]~I .oe_register_mode = "none";
defparam \OperandA_ID[5]~I .oe_sync_reset = "none";
defparam \OperandA_ID[5]~I .operation_mode = "output";
defparam \OperandA_ID[5]~I .output_async_reset = "none";
defparam \OperandA_ID[5]~I .output_power_up = "low";
defparam \OperandA_ID[5]~I .output_register_mode = "none";
defparam \OperandA_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[6]~I (
	.datain(\seg2|OperandA_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[6]));
// synopsys translate_off
defparam \OperandA_ID[6]~I .input_async_reset = "none";
defparam \OperandA_ID[6]~I .input_power_up = "low";
defparam \OperandA_ID[6]~I .input_register_mode = "none";
defparam \OperandA_ID[6]~I .input_sync_reset = "none";
defparam \OperandA_ID[6]~I .oe_async_reset = "none";
defparam \OperandA_ID[6]~I .oe_power_up = "low";
defparam \OperandA_ID[6]~I .oe_register_mode = "none";
defparam \OperandA_ID[6]~I .oe_sync_reset = "none";
defparam \OperandA_ID[6]~I .operation_mode = "output";
defparam \OperandA_ID[6]~I .output_async_reset = "none";
defparam \OperandA_ID[6]~I .output_power_up = "low";
defparam \OperandA_ID[6]~I .output_register_mode = "none";
defparam \OperandA_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[7]~I (
	.datain(\seg2|OperandA_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[7]));
// synopsys translate_off
defparam \OperandA_ID[7]~I .input_async_reset = "none";
defparam \OperandA_ID[7]~I .input_power_up = "low";
defparam \OperandA_ID[7]~I .input_register_mode = "none";
defparam \OperandA_ID[7]~I .input_sync_reset = "none";
defparam \OperandA_ID[7]~I .oe_async_reset = "none";
defparam \OperandA_ID[7]~I .oe_power_up = "low";
defparam \OperandA_ID[7]~I .oe_register_mode = "none";
defparam \OperandA_ID[7]~I .oe_sync_reset = "none";
defparam \OperandA_ID[7]~I .operation_mode = "output";
defparam \OperandA_ID[7]~I .output_async_reset = "none";
defparam \OperandA_ID[7]~I .output_power_up = "low";
defparam \OperandA_ID[7]~I .output_register_mode = "none";
defparam \OperandA_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[8]~I (
	.datain(\seg2|OperandA_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[8]));
// synopsys translate_off
defparam \OperandA_ID[8]~I .input_async_reset = "none";
defparam \OperandA_ID[8]~I .input_power_up = "low";
defparam \OperandA_ID[8]~I .input_register_mode = "none";
defparam \OperandA_ID[8]~I .input_sync_reset = "none";
defparam \OperandA_ID[8]~I .oe_async_reset = "none";
defparam \OperandA_ID[8]~I .oe_power_up = "low";
defparam \OperandA_ID[8]~I .oe_register_mode = "none";
defparam \OperandA_ID[8]~I .oe_sync_reset = "none";
defparam \OperandA_ID[8]~I .operation_mode = "output";
defparam \OperandA_ID[8]~I .output_async_reset = "none";
defparam \OperandA_ID[8]~I .output_power_up = "low";
defparam \OperandA_ID[8]~I .output_register_mode = "none";
defparam \OperandA_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[9]~I (
	.datain(\seg2|OperandA_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[9]));
// synopsys translate_off
defparam \OperandA_ID[9]~I .input_async_reset = "none";
defparam \OperandA_ID[9]~I .input_power_up = "low";
defparam \OperandA_ID[9]~I .input_register_mode = "none";
defparam \OperandA_ID[9]~I .input_sync_reset = "none";
defparam \OperandA_ID[9]~I .oe_async_reset = "none";
defparam \OperandA_ID[9]~I .oe_power_up = "low";
defparam \OperandA_ID[9]~I .oe_register_mode = "none";
defparam \OperandA_ID[9]~I .oe_sync_reset = "none";
defparam \OperandA_ID[9]~I .operation_mode = "output";
defparam \OperandA_ID[9]~I .output_async_reset = "none";
defparam \OperandA_ID[9]~I .output_power_up = "low";
defparam \OperandA_ID[9]~I .output_register_mode = "none";
defparam \OperandA_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[10]~I (
	.datain(\seg2|OperandA_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[10]));
// synopsys translate_off
defparam \OperandA_ID[10]~I .input_async_reset = "none";
defparam \OperandA_ID[10]~I .input_power_up = "low";
defparam \OperandA_ID[10]~I .input_register_mode = "none";
defparam \OperandA_ID[10]~I .input_sync_reset = "none";
defparam \OperandA_ID[10]~I .oe_async_reset = "none";
defparam \OperandA_ID[10]~I .oe_power_up = "low";
defparam \OperandA_ID[10]~I .oe_register_mode = "none";
defparam \OperandA_ID[10]~I .oe_sync_reset = "none";
defparam \OperandA_ID[10]~I .operation_mode = "output";
defparam \OperandA_ID[10]~I .output_async_reset = "none";
defparam \OperandA_ID[10]~I .output_power_up = "low";
defparam \OperandA_ID[10]~I .output_register_mode = "none";
defparam \OperandA_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[11]~I (
	.datain(\seg2|OperandA_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[11]));
// synopsys translate_off
defparam \OperandA_ID[11]~I .input_async_reset = "none";
defparam \OperandA_ID[11]~I .input_power_up = "low";
defparam \OperandA_ID[11]~I .input_register_mode = "none";
defparam \OperandA_ID[11]~I .input_sync_reset = "none";
defparam \OperandA_ID[11]~I .oe_async_reset = "none";
defparam \OperandA_ID[11]~I .oe_power_up = "low";
defparam \OperandA_ID[11]~I .oe_register_mode = "none";
defparam \OperandA_ID[11]~I .oe_sync_reset = "none";
defparam \OperandA_ID[11]~I .operation_mode = "output";
defparam \OperandA_ID[11]~I .output_async_reset = "none";
defparam \OperandA_ID[11]~I .output_power_up = "low";
defparam \OperandA_ID[11]~I .output_register_mode = "none";
defparam \OperandA_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[12]~I (
	.datain(\seg2|OperandA_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[12]));
// synopsys translate_off
defparam \OperandA_ID[12]~I .input_async_reset = "none";
defparam \OperandA_ID[12]~I .input_power_up = "low";
defparam \OperandA_ID[12]~I .input_register_mode = "none";
defparam \OperandA_ID[12]~I .input_sync_reset = "none";
defparam \OperandA_ID[12]~I .oe_async_reset = "none";
defparam \OperandA_ID[12]~I .oe_power_up = "low";
defparam \OperandA_ID[12]~I .oe_register_mode = "none";
defparam \OperandA_ID[12]~I .oe_sync_reset = "none";
defparam \OperandA_ID[12]~I .operation_mode = "output";
defparam \OperandA_ID[12]~I .output_async_reset = "none";
defparam \OperandA_ID[12]~I .output_power_up = "low";
defparam \OperandA_ID[12]~I .output_register_mode = "none";
defparam \OperandA_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[13]~I (
	.datain(\seg2|OperandA_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[13]));
// synopsys translate_off
defparam \OperandA_ID[13]~I .input_async_reset = "none";
defparam \OperandA_ID[13]~I .input_power_up = "low";
defparam \OperandA_ID[13]~I .input_register_mode = "none";
defparam \OperandA_ID[13]~I .input_sync_reset = "none";
defparam \OperandA_ID[13]~I .oe_async_reset = "none";
defparam \OperandA_ID[13]~I .oe_power_up = "low";
defparam \OperandA_ID[13]~I .oe_register_mode = "none";
defparam \OperandA_ID[13]~I .oe_sync_reset = "none";
defparam \OperandA_ID[13]~I .operation_mode = "output";
defparam \OperandA_ID[13]~I .output_async_reset = "none";
defparam \OperandA_ID[13]~I .output_power_up = "low";
defparam \OperandA_ID[13]~I .output_register_mode = "none";
defparam \OperandA_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[14]~I (
	.datain(\seg2|OperandA_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[14]));
// synopsys translate_off
defparam \OperandA_ID[14]~I .input_async_reset = "none";
defparam \OperandA_ID[14]~I .input_power_up = "low";
defparam \OperandA_ID[14]~I .input_register_mode = "none";
defparam \OperandA_ID[14]~I .input_sync_reset = "none";
defparam \OperandA_ID[14]~I .oe_async_reset = "none";
defparam \OperandA_ID[14]~I .oe_power_up = "low";
defparam \OperandA_ID[14]~I .oe_register_mode = "none";
defparam \OperandA_ID[14]~I .oe_sync_reset = "none";
defparam \OperandA_ID[14]~I .operation_mode = "output";
defparam \OperandA_ID[14]~I .output_async_reset = "none";
defparam \OperandA_ID[14]~I .output_power_up = "low";
defparam \OperandA_ID[14]~I .output_register_mode = "none";
defparam \OperandA_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[15]~I (
	.datain(\seg2|OperandA_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[15]));
// synopsys translate_off
defparam \OperandA_ID[15]~I .input_async_reset = "none";
defparam \OperandA_ID[15]~I .input_power_up = "low";
defparam \OperandA_ID[15]~I .input_register_mode = "none";
defparam \OperandA_ID[15]~I .input_sync_reset = "none";
defparam \OperandA_ID[15]~I .oe_async_reset = "none";
defparam \OperandA_ID[15]~I .oe_power_up = "low";
defparam \OperandA_ID[15]~I .oe_register_mode = "none";
defparam \OperandA_ID[15]~I .oe_sync_reset = "none";
defparam \OperandA_ID[15]~I .operation_mode = "output";
defparam \OperandA_ID[15]~I .output_async_reset = "none";
defparam \OperandA_ID[15]~I .output_power_up = "low";
defparam \OperandA_ID[15]~I .output_register_mode = "none";
defparam \OperandA_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[16]~I (
	.datain(\seg2|OperandA_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[16]));
// synopsys translate_off
defparam \OperandA_ID[16]~I .input_async_reset = "none";
defparam \OperandA_ID[16]~I .input_power_up = "low";
defparam \OperandA_ID[16]~I .input_register_mode = "none";
defparam \OperandA_ID[16]~I .input_sync_reset = "none";
defparam \OperandA_ID[16]~I .oe_async_reset = "none";
defparam \OperandA_ID[16]~I .oe_power_up = "low";
defparam \OperandA_ID[16]~I .oe_register_mode = "none";
defparam \OperandA_ID[16]~I .oe_sync_reset = "none";
defparam \OperandA_ID[16]~I .operation_mode = "output";
defparam \OperandA_ID[16]~I .output_async_reset = "none";
defparam \OperandA_ID[16]~I .output_power_up = "low";
defparam \OperandA_ID[16]~I .output_register_mode = "none";
defparam \OperandA_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[17]~I (
	.datain(\seg2|OperandA_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[17]));
// synopsys translate_off
defparam \OperandA_ID[17]~I .input_async_reset = "none";
defparam \OperandA_ID[17]~I .input_power_up = "low";
defparam \OperandA_ID[17]~I .input_register_mode = "none";
defparam \OperandA_ID[17]~I .input_sync_reset = "none";
defparam \OperandA_ID[17]~I .oe_async_reset = "none";
defparam \OperandA_ID[17]~I .oe_power_up = "low";
defparam \OperandA_ID[17]~I .oe_register_mode = "none";
defparam \OperandA_ID[17]~I .oe_sync_reset = "none";
defparam \OperandA_ID[17]~I .operation_mode = "output";
defparam \OperandA_ID[17]~I .output_async_reset = "none";
defparam \OperandA_ID[17]~I .output_power_up = "low";
defparam \OperandA_ID[17]~I .output_register_mode = "none";
defparam \OperandA_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[18]~I (
	.datain(\seg2|OperandA_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[18]));
// synopsys translate_off
defparam \OperandA_ID[18]~I .input_async_reset = "none";
defparam \OperandA_ID[18]~I .input_power_up = "low";
defparam \OperandA_ID[18]~I .input_register_mode = "none";
defparam \OperandA_ID[18]~I .input_sync_reset = "none";
defparam \OperandA_ID[18]~I .oe_async_reset = "none";
defparam \OperandA_ID[18]~I .oe_power_up = "low";
defparam \OperandA_ID[18]~I .oe_register_mode = "none";
defparam \OperandA_ID[18]~I .oe_sync_reset = "none";
defparam \OperandA_ID[18]~I .operation_mode = "output";
defparam \OperandA_ID[18]~I .output_async_reset = "none";
defparam \OperandA_ID[18]~I .output_power_up = "low";
defparam \OperandA_ID[18]~I .output_register_mode = "none";
defparam \OperandA_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[19]~I (
	.datain(\seg2|OperandA_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[19]));
// synopsys translate_off
defparam \OperandA_ID[19]~I .input_async_reset = "none";
defparam \OperandA_ID[19]~I .input_power_up = "low";
defparam \OperandA_ID[19]~I .input_register_mode = "none";
defparam \OperandA_ID[19]~I .input_sync_reset = "none";
defparam \OperandA_ID[19]~I .oe_async_reset = "none";
defparam \OperandA_ID[19]~I .oe_power_up = "low";
defparam \OperandA_ID[19]~I .oe_register_mode = "none";
defparam \OperandA_ID[19]~I .oe_sync_reset = "none";
defparam \OperandA_ID[19]~I .operation_mode = "output";
defparam \OperandA_ID[19]~I .output_async_reset = "none";
defparam \OperandA_ID[19]~I .output_power_up = "low";
defparam \OperandA_ID[19]~I .output_register_mode = "none";
defparam \OperandA_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[20]~I (
	.datain(\seg2|OperandA_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[20]));
// synopsys translate_off
defparam \OperandA_ID[20]~I .input_async_reset = "none";
defparam \OperandA_ID[20]~I .input_power_up = "low";
defparam \OperandA_ID[20]~I .input_register_mode = "none";
defparam \OperandA_ID[20]~I .input_sync_reset = "none";
defparam \OperandA_ID[20]~I .oe_async_reset = "none";
defparam \OperandA_ID[20]~I .oe_power_up = "low";
defparam \OperandA_ID[20]~I .oe_register_mode = "none";
defparam \OperandA_ID[20]~I .oe_sync_reset = "none";
defparam \OperandA_ID[20]~I .operation_mode = "output";
defparam \OperandA_ID[20]~I .output_async_reset = "none";
defparam \OperandA_ID[20]~I .output_power_up = "low";
defparam \OperandA_ID[20]~I .output_register_mode = "none";
defparam \OperandA_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[21]~I (
	.datain(\seg2|OperandA_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[21]));
// synopsys translate_off
defparam \OperandA_ID[21]~I .input_async_reset = "none";
defparam \OperandA_ID[21]~I .input_power_up = "low";
defparam \OperandA_ID[21]~I .input_register_mode = "none";
defparam \OperandA_ID[21]~I .input_sync_reset = "none";
defparam \OperandA_ID[21]~I .oe_async_reset = "none";
defparam \OperandA_ID[21]~I .oe_power_up = "low";
defparam \OperandA_ID[21]~I .oe_register_mode = "none";
defparam \OperandA_ID[21]~I .oe_sync_reset = "none";
defparam \OperandA_ID[21]~I .operation_mode = "output";
defparam \OperandA_ID[21]~I .output_async_reset = "none";
defparam \OperandA_ID[21]~I .output_power_up = "low";
defparam \OperandA_ID[21]~I .output_register_mode = "none";
defparam \OperandA_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[22]~I (
	.datain(\seg2|OperandA_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[22]));
// synopsys translate_off
defparam \OperandA_ID[22]~I .input_async_reset = "none";
defparam \OperandA_ID[22]~I .input_power_up = "low";
defparam \OperandA_ID[22]~I .input_register_mode = "none";
defparam \OperandA_ID[22]~I .input_sync_reset = "none";
defparam \OperandA_ID[22]~I .oe_async_reset = "none";
defparam \OperandA_ID[22]~I .oe_power_up = "low";
defparam \OperandA_ID[22]~I .oe_register_mode = "none";
defparam \OperandA_ID[22]~I .oe_sync_reset = "none";
defparam \OperandA_ID[22]~I .operation_mode = "output";
defparam \OperandA_ID[22]~I .output_async_reset = "none";
defparam \OperandA_ID[22]~I .output_power_up = "low";
defparam \OperandA_ID[22]~I .output_register_mode = "none";
defparam \OperandA_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[23]~I (
	.datain(\seg2|OperandA_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[23]));
// synopsys translate_off
defparam \OperandA_ID[23]~I .input_async_reset = "none";
defparam \OperandA_ID[23]~I .input_power_up = "low";
defparam \OperandA_ID[23]~I .input_register_mode = "none";
defparam \OperandA_ID[23]~I .input_sync_reset = "none";
defparam \OperandA_ID[23]~I .oe_async_reset = "none";
defparam \OperandA_ID[23]~I .oe_power_up = "low";
defparam \OperandA_ID[23]~I .oe_register_mode = "none";
defparam \OperandA_ID[23]~I .oe_sync_reset = "none";
defparam \OperandA_ID[23]~I .operation_mode = "output";
defparam \OperandA_ID[23]~I .output_async_reset = "none";
defparam \OperandA_ID[23]~I .output_power_up = "low";
defparam \OperandA_ID[23]~I .output_register_mode = "none";
defparam \OperandA_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[24]~I (
	.datain(\seg2|OperandA_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[24]));
// synopsys translate_off
defparam \OperandA_ID[24]~I .input_async_reset = "none";
defparam \OperandA_ID[24]~I .input_power_up = "low";
defparam \OperandA_ID[24]~I .input_register_mode = "none";
defparam \OperandA_ID[24]~I .input_sync_reset = "none";
defparam \OperandA_ID[24]~I .oe_async_reset = "none";
defparam \OperandA_ID[24]~I .oe_power_up = "low";
defparam \OperandA_ID[24]~I .oe_register_mode = "none";
defparam \OperandA_ID[24]~I .oe_sync_reset = "none";
defparam \OperandA_ID[24]~I .operation_mode = "output";
defparam \OperandA_ID[24]~I .output_async_reset = "none";
defparam \OperandA_ID[24]~I .output_power_up = "low";
defparam \OperandA_ID[24]~I .output_register_mode = "none";
defparam \OperandA_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[25]~I (
	.datain(\seg2|OperandA_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[25]));
// synopsys translate_off
defparam \OperandA_ID[25]~I .input_async_reset = "none";
defparam \OperandA_ID[25]~I .input_power_up = "low";
defparam \OperandA_ID[25]~I .input_register_mode = "none";
defparam \OperandA_ID[25]~I .input_sync_reset = "none";
defparam \OperandA_ID[25]~I .oe_async_reset = "none";
defparam \OperandA_ID[25]~I .oe_power_up = "low";
defparam \OperandA_ID[25]~I .oe_register_mode = "none";
defparam \OperandA_ID[25]~I .oe_sync_reset = "none";
defparam \OperandA_ID[25]~I .operation_mode = "output";
defparam \OperandA_ID[25]~I .output_async_reset = "none";
defparam \OperandA_ID[25]~I .output_power_up = "low";
defparam \OperandA_ID[25]~I .output_register_mode = "none";
defparam \OperandA_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[26]~I (
	.datain(\seg2|OperandA_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[26]));
// synopsys translate_off
defparam \OperandA_ID[26]~I .input_async_reset = "none";
defparam \OperandA_ID[26]~I .input_power_up = "low";
defparam \OperandA_ID[26]~I .input_register_mode = "none";
defparam \OperandA_ID[26]~I .input_sync_reset = "none";
defparam \OperandA_ID[26]~I .oe_async_reset = "none";
defparam \OperandA_ID[26]~I .oe_power_up = "low";
defparam \OperandA_ID[26]~I .oe_register_mode = "none";
defparam \OperandA_ID[26]~I .oe_sync_reset = "none";
defparam \OperandA_ID[26]~I .operation_mode = "output";
defparam \OperandA_ID[26]~I .output_async_reset = "none";
defparam \OperandA_ID[26]~I .output_power_up = "low";
defparam \OperandA_ID[26]~I .output_register_mode = "none";
defparam \OperandA_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[27]~I (
	.datain(\seg2|OperandA_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[27]));
// synopsys translate_off
defparam \OperandA_ID[27]~I .input_async_reset = "none";
defparam \OperandA_ID[27]~I .input_power_up = "low";
defparam \OperandA_ID[27]~I .input_register_mode = "none";
defparam \OperandA_ID[27]~I .input_sync_reset = "none";
defparam \OperandA_ID[27]~I .oe_async_reset = "none";
defparam \OperandA_ID[27]~I .oe_power_up = "low";
defparam \OperandA_ID[27]~I .oe_register_mode = "none";
defparam \OperandA_ID[27]~I .oe_sync_reset = "none";
defparam \OperandA_ID[27]~I .operation_mode = "output";
defparam \OperandA_ID[27]~I .output_async_reset = "none";
defparam \OperandA_ID[27]~I .output_power_up = "low";
defparam \OperandA_ID[27]~I .output_register_mode = "none";
defparam \OperandA_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[28]~I (
	.datain(\seg2|OperandA_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[28]));
// synopsys translate_off
defparam \OperandA_ID[28]~I .input_async_reset = "none";
defparam \OperandA_ID[28]~I .input_power_up = "low";
defparam \OperandA_ID[28]~I .input_register_mode = "none";
defparam \OperandA_ID[28]~I .input_sync_reset = "none";
defparam \OperandA_ID[28]~I .oe_async_reset = "none";
defparam \OperandA_ID[28]~I .oe_power_up = "low";
defparam \OperandA_ID[28]~I .oe_register_mode = "none";
defparam \OperandA_ID[28]~I .oe_sync_reset = "none";
defparam \OperandA_ID[28]~I .operation_mode = "output";
defparam \OperandA_ID[28]~I .output_async_reset = "none";
defparam \OperandA_ID[28]~I .output_power_up = "low";
defparam \OperandA_ID[28]~I .output_register_mode = "none";
defparam \OperandA_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[29]~I (
	.datain(\seg2|OperandA_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[29]));
// synopsys translate_off
defparam \OperandA_ID[29]~I .input_async_reset = "none";
defparam \OperandA_ID[29]~I .input_power_up = "low";
defparam \OperandA_ID[29]~I .input_register_mode = "none";
defparam \OperandA_ID[29]~I .input_sync_reset = "none";
defparam \OperandA_ID[29]~I .oe_async_reset = "none";
defparam \OperandA_ID[29]~I .oe_power_up = "low";
defparam \OperandA_ID[29]~I .oe_register_mode = "none";
defparam \OperandA_ID[29]~I .oe_sync_reset = "none";
defparam \OperandA_ID[29]~I .operation_mode = "output";
defparam \OperandA_ID[29]~I .output_async_reset = "none";
defparam \OperandA_ID[29]~I .output_power_up = "low";
defparam \OperandA_ID[29]~I .output_register_mode = "none";
defparam \OperandA_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[30]~I (
	.datain(\seg2|OperandA_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[30]));
// synopsys translate_off
defparam \OperandA_ID[30]~I .input_async_reset = "none";
defparam \OperandA_ID[30]~I .input_power_up = "low";
defparam \OperandA_ID[30]~I .input_register_mode = "none";
defparam \OperandA_ID[30]~I .input_sync_reset = "none";
defparam \OperandA_ID[30]~I .oe_async_reset = "none";
defparam \OperandA_ID[30]~I .oe_power_up = "low";
defparam \OperandA_ID[30]~I .oe_register_mode = "none";
defparam \OperandA_ID[30]~I .oe_sync_reset = "none";
defparam \OperandA_ID[30]~I .operation_mode = "output";
defparam \OperandA_ID[30]~I .output_async_reset = "none";
defparam \OperandA_ID[30]~I .output_power_up = "low";
defparam \OperandA_ID[30]~I .output_register_mode = "none";
defparam \OperandA_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandA_ID[31]~I (
	.datain(\seg2|OperandA_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandA_ID[31]));
// synopsys translate_off
defparam \OperandA_ID[31]~I .input_async_reset = "none";
defparam \OperandA_ID[31]~I .input_power_up = "low";
defparam \OperandA_ID[31]~I .input_register_mode = "none";
defparam \OperandA_ID[31]~I .input_sync_reset = "none";
defparam \OperandA_ID[31]~I .oe_async_reset = "none";
defparam \OperandA_ID[31]~I .oe_power_up = "low";
defparam \OperandA_ID[31]~I .oe_register_mode = "none";
defparam \OperandA_ID[31]~I .oe_sync_reset = "none";
defparam \OperandA_ID[31]~I .operation_mode = "output";
defparam \OperandA_ID[31]~I .output_async_reset = "none";
defparam \OperandA_ID[31]~I .output_power_up = "low";
defparam \OperandA_ID[31]~I .output_register_mode = "none";
defparam \OperandA_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[0]~I (
	.datain(\seg2|OperandB_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[0]));
// synopsys translate_off
defparam \OperandB_ID[0]~I .input_async_reset = "none";
defparam \OperandB_ID[0]~I .input_power_up = "low";
defparam \OperandB_ID[0]~I .input_register_mode = "none";
defparam \OperandB_ID[0]~I .input_sync_reset = "none";
defparam \OperandB_ID[0]~I .oe_async_reset = "none";
defparam \OperandB_ID[0]~I .oe_power_up = "low";
defparam \OperandB_ID[0]~I .oe_register_mode = "none";
defparam \OperandB_ID[0]~I .oe_sync_reset = "none";
defparam \OperandB_ID[0]~I .operation_mode = "output";
defparam \OperandB_ID[0]~I .output_async_reset = "none";
defparam \OperandB_ID[0]~I .output_power_up = "low";
defparam \OperandB_ID[0]~I .output_register_mode = "none";
defparam \OperandB_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[1]~I (
	.datain(\seg2|OperandB_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[1]));
// synopsys translate_off
defparam \OperandB_ID[1]~I .input_async_reset = "none";
defparam \OperandB_ID[1]~I .input_power_up = "low";
defparam \OperandB_ID[1]~I .input_register_mode = "none";
defparam \OperandB_ID[1]~I .input_sync_reset = "none";
defparam \OperandB_ID[1]~I .oe_async_reset = "none";
defparam \OperandB_ID[1]~I .oe_power_up = "low";
defparam \OperandB_ID[1]~I .oe_register_mode = "none";
defparam \OperandB_ID[1]~I .oe_sync_reset = "none";
defparam \OperandB_ID[1]~I .operation_mode = "output";
defparam \OperandB_ID[1]~I .output_async_reset = "none";
defparam \OperandB_ID[1]~I .output_power_up = "low";
defparam \OperandB_ID[1]~I .output_register_mode = "none";
defparam \OperandB_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[2]~I (
	.datain(\seg2|OperandB_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[2]));
// synopsys translate_off
defparam \OperandB_ID[2]~I .input_async_reset = "none";
defparam \OperandB_ID[2]~I .input_power_up = "low";
defparam \OperandB_ID[2]~I .input_register_mode = "none";
defparam \OperandB_ID[2]~I .input_sync_reset = "none";
defparam \OperandB_ID[2]~I .oe_async_reset = "none";
defparam \OperandB_ID[2]~I .oe_power_up = "low";
defparam \OperandB_ID[2]~I .oe_register_mode = "none";
defparam \OperandB_ID[2]~I .oe_sync_reset = "none";
defparam \OperandB_ID[2]~I .operation_mode = "output";
defparam \OperandB_ID[2]~I .output_async_reset = "none";
defparam \OperandB_ID[2]~I .output_power_up = "low";
defparam \OperandB_ID[2]~I .output_register_mode = "none";
defparam \OperandB_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[3]~I (
	.datain(\seg2|OperandB_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[3]));
// synopsys translate_off
defparam \OperandB_ID[3]~I .input_async_reset = "none";
defparam \OperandB_ID[3]~I .input_power_up = "low";
defparam \OperandB_ID[3]~I .input_register_mode = "none";
defparam \OperandB_ID[3]~I .input_sync_reset = "none";
defparam \OperandB_ID[3]~I .oe_async_reset = "none";
defparam \OperandB_ID[3]~I .oe_power_up = "low";
defparam \OperandB_ID[3]~I .oe_register_mode = "none";
defparam \OperandB_ID[3]~I .oe_sync_reset = "none";
defparam \OperandB_ID[3]~I .operation_mode = "output";
defparam \OperandB_ID[3]~I .output_async_reset = "none";
defparam \OperandB_ID[3]~I .output_power_up = "low";
defparam \OperandB_ID[3]~I .output_register_mode = "none";
defparam \OperandB_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[4]~I (
	.datain(\seg2|OperandB_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[4]));
// synopsys translate_off
defparam \OperandB_ID[4]~I .input_async_reset = "none";
defparam \OperandB_ID[4]~I .input_power_up = "low";
defparam \OperandB_ID[4]~I .input_register_mode = "none";
defparam \OperandB_ID[4]~I .input_sync_reset = "none";
defparam \OperandB_ID[4]~I .oe_async_reset = "none";
defparam \OperandB_ID[4]~I .oe_power_up = "low";
defparam \OperandB_ID[4]~I .oe_register_mode = "none";
defparam \OperandB_ID[4]~I .oe_sync_reset = "none";
defparam \OperandB_ID[4]~I .operation_mode = "output";
defparam \OperandB_ID[4]~I .output_async_reset = "none";
defparam \OperandB_ID[4]~I .output_power_up = "low";
defparam \OperandB_ID[4]~I .output_register_mode = "none";
defparam \OperandB_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[5]~I (
	.datain(\seg2|OperandB_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[5]));
// synopsys translate_off
defparam \OperandB_ID[5]~I .input_async_reset = "none";
defparam \OperandB_ID[5]~I .input_power_up = "low";
defparam \OperandB_ID[5]~I .input_register_mode = "none";
defparam \OperandB_ID[5]~I .input_sync_reset = "none";
defparam \OperandB_ID[5]~I .oe_async_reset = "none";
defparam \OperandB_ID[5]~I .oe_power_up = "low";
defparam \OperandB_ID[5]~I .oe_register_mode = "none";
defparam \OperandB_ID[5]~I .oe_sync_reset = "none";
defparam \OperandB_ID[5]~I .operation_mode = "output";
defparam \OperandB_ID[5]~I .output_async_reset = "none";
defparam \OperandB_ID[5]~I .output_power_up = "low";
defparam \OperandB_ID[5]~I .output_register_mode = "none";
defparam \OperandB_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[6]~I (
	.datain(\seg2|OperandB_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[6]));
// synopsys translate_off
defparam \OperandB_ID[6]~I .input_async_reset = "none";
defparam \OperandB_ID[6]~I .input_power_up = "low";
defparam \OperandB_ID[6]~I .input_register_mode = "none";
defparam \OperandB_ID[6]~I .input_sync_reset = "none";
defparam \OperandB_ID[6]~I .oe_async_reset = "none";
defparam \OperandB_ID[6]~I .oe_power_up = "low";
defparam \OperandB_ID[6]~I .oe_register_mode = "none";
defparam \OperandB_ID[6]~I .oe_sync_reset = "none";
defparam \OperandB_ID[6]~I .operation_mode = "output";
defparam \OperandB_ID[6]~I .output_async_reset = "none";
defparam \OperandB_ID[6]~I .output_power_up = "low";
defparam \OperandB_ID[6]~I .output_register_mode = "none";
defparam \OperandB_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[7]~I (
	.datain(\seg2|OperandB_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[7]));
// synopsys translate_off
defparam \OperandB_ID[7]~I .input_async_reset = "none";
defparam \OperandB_ID[7]~I .input_power_up = "low";
defparam \OperandB_ID[7]~I .input_register_mode = "none";
defparam \OperandB_ID[7]~I .input_sync_reset = "none";
defparam \OperandB_ID[7]~I .oe_async_reset = "none";
defparam \OperandB_ID[7]~I .oe_power_up = "low";
defparam \OperandB_ID[7]~I .oe_register_mode = "none";
defparam \OperandB_ID[7]~I .oe_sync_reset = "none";
defparam \OperandB_ID[7]~I .operation_mode = "output";
defparam \OperandB_ID[7]~I .output_async_reset = "none";
defparam \OperandB_ID[7]~I .output_power_up = "low";
defparam \OperandB_ID[7]~I .output_register_mode = "none";
defparam \OperandB_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[8]~I (
	.datain(\seg2|OperandB_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[8]));
// synopsys translate_off
defparam \OperandB_ID[8]~I .input_async_reset = "none";
defparam \OperandB_ID[8]~I .input_power_up = "low";
defparam \OperandB_ID[8]~I .input_register_mode = "none";
defparam \OperandB_ID[8]~I .input_sync_reset = "none";
defparam \OperandB_ID[8]~I .oe_async_reset = "none";
defparam \OperandB_ID[8]~I .oe_power_up = "low";
defparam \OperandB_ID[8]~I .oe_register_mode = "none";
defparam \OperandB_ID[8]~I .oe_sync_reset = "none";
defparam \OperandB_ID[8]~I .operation_mode = "output";
defparam \OperandB_ID[8]~I .output_async_reset = "none";
defparam \OperandB_ID[8]~I .output_power_up = "low";
defparam \OperandB_ID[8]~I .output_register_mode = "none";
defparam \OperandB_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[9]~I (
	.datain(\seg2|OperandB_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[9]));
// synopsys translate_off
defparam \OperandB_ID[9]~I .input_async_reset = "none";
defparam \OperandB_ID[9]~I .input_power_up = "low";
defparam \OperandB_ID[9]~I .input_register_mode = "none";
defparam \OperandB_ID[9]~I .input_sync_reset = "none";
defparam \OperandB_ID[9]~I .oe_async_reset = "none";
defparam \OperandB_ID[9]~I .oe_power_up = "low";
defparam \OperandB_ID[9]~I .oe_register_mode = "none";
defparam \OperandB_ID[9]~I .oe_sync_reset = "none";
defparam \OperandB_ID[9]~I .operation_mode = "output";
defparam \OperandB_ID[9]~I .output_async_reset = "none";
defparam \OperandB_ID[9]~I .output_power_up = "low";
defparam \OperandB_ID[9]~I .output_register_mode = "none";
defparam \OperandB_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[10]~I (
	.datain(\seg2|OperandB_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[10]));
// synopsys translate_off
defparam \OperandB_ID[10]~I .input_async_reset = "none";
defparam \OperandB_ID[10]~I .input_power_up = "low";
defparam \OperandB_ID[10]~I .input_register_mode = "none";
defparam \OperandB_ID[10]~I .input_sync_reset = "none";
defparam \OperandB_ID[10]~I .oe_async_reset = "none";
defparam \OperandB_ID[10]~I .oe_power_up = "low";
defparam \OperandB_ID[10]~I .oe_register_mode = "none";
defparam \OperandB_ID[10]~I .oe_sync_reset = "none";
defparam \OperandB_ID[10]~I .operation_mode = "output";
defparam \OperandB_ID[10]~I .output_async_reset = "none";
defparam \OperandB_ID[10]~I .output_power_up = "low";
defparam \OperandB_ID[10]~I .output_register_mode = "none";
defparam \OperandB_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[11]~I (
	.datain(\seg2|OperandB_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[11]));
// synopsys translate_off
defparam \OperandB_ID[11]~I .input_async_reset = "none";
defparam \OperandB_ID[11]~I .input_power_up = "low";
defparam \OperandB_ID[11]~I .input_register_mode = "none";
defparam \OperandB_ID[11]~I .input_sync_reset = "none";
defparam \OperandB_ID[11]~I .oe_async_reset = "none";
defparam \OperandB_ID[11]~I .oe_power_up = "low";
defparam \OperandB_ID[11]~I .oe_register_mode = "none";
defparam \OperandB_ID[11]~I .oe_sync_reset = "none";
defparam \OperandB_ID[11]~I .operation_mode = "output";
defparam \OperandB_ID[11]~I .output_async_reset = "none";
defparam \OperandB_ID[11]~I .output_power_up = "low";
defparam \OperandB_ID[11]~I .output_register_mode = "none";
defparam \OperandB_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[12]~I (
	.datain(\seg2|OperandB_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[12]));
// synopsys translate_off
defparam \OperandB_ID[12]~I .input_async_reset = "none";
defparam \OperandB_ID[12]~I .input_power_up = "low";
defparam \OperandB_ID[12]~I .input_register_mode = "none";
defparam \OperandB_ID[12]~I .input_sync_reset = "none";
defparam \OperandB_ID[12]~I .oe_async_reset = "none";
defparam \OperandB_ID[12]~I .oe_power_up = "low";
defparam \OperandB_ID[12]~I .oe_register_mode = "none";
defparam \OperandB_ID[12]~I .oe_sync_reset = "none";
defparam \OperandB_ID[12]~I .operation_mode = "output";
defparam \OperandB_ID[12]~I .output_async_reset = "none";
defparam \OperandB_ID[12]~I .output_power_up = "low";
defparam \OperandB_ID[12]~I .output_register_mode = "none";
defparam \OperandB_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[13]~I (
	.datain(\seg2|OperandB_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[13]));
// synopsys translate_off
defparam \OperandB_ID[13]~I .input_async_reset = "none";
defparam \OperandB_ID[13]~I .input_power_up = "low";
defparam \OperandB_ID[13]~I .input_register_mode = "none";
defparam \OperandB_ID[13]~I .input_sync_reset = "none";
defparam \OperandB_ID[13]~I .oe_async_reset = "none";
defparam \OperandB_ID[13]~I .oe_power_up = "low";
defparam \OperandB_ID[13]~I .oe_register_mode = "none";
defparam \OperandB_ID[13]~I .oe_sync_reset = "none";
defparam \OperandB_ID[13]~I .operation_mode = "output";
defparam \OperandB_ID[13]~I .output_async_reset = "none";
defparam \OperandB_ID[13]~I .output_power_up = "low";
defparam \OperandB_ID[13]~I .output_register_mode = "none";
defparam \OperandB_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[14]~I (
	.datain(\seg2|OperandB_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[14]));
// synopsys translate_off
defparam \OperandB_ID[14]~I .input_async_reset = "none";
defparam \OperandB_ID[14]~I .input_power_up = "low";
defparam \OperandB_ID[14]~I .input_register_mode = "none";
defparam \OperandB_ID[14]~I .input_sync_reset = "none";
defparam \OperandB_ID[14]~I .oe_async_reset = "none";
defparam \OperandB_ID[14]~I .oe_power_up = "low";
defparam \OperandB_ID[14]~I .oe_register_mode = "none";
defparam \OperandB_ID[14]~I .oe_sync_reset = "none";
defparam \OperandB_ID[14]~I .operation_mode = "output";
defparam \OperandB_ID[14]~I .output_async_reset = "none";
defparam \OperandB_ID[14]~I .output_power_up = "low";
defparam \OperandB_ID[14]~I .output_register_mode = "none";
defparam \OperandB_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[15]~I (
	.datain(\seg2|OperandB_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[15]));
// synopsys translate_off
defparam \OperandB_ID[15]~I .input_async_reset = "none";
defparam \OperandB_ID[15]~I .input_power_up = "low";
defparam \OperandB_ID[15]~I .input_register_mode = "none";
defparam \OperandB_ID[15]~I .input_sync_reset = "none";
defparam \OperandB_ID[15]~I .oe_async_reset = "none";
defparam \OperandB_ID[15]~I .oe_power_up = "low";
defparam \OperandB_ID[15]~I .oe_register_mode = "none";
defparam \OperandB_ID[15]~I .oe_sync_reset = "none";
defparam \OperandB_ID[15]~I .operation_mode = "output";
defparam \OperandB_ID[15]~I .output_async_reset = "none";
defparam \OperandB_ID[15]~I .output_power_up = "low";
defparam \OperandB_ID[15]~I .output_register_mode = "none";
defparam \OperandB_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[16]~I (
	.datain(\seg2|OperandB_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[16]));
// synopsys translate_off
defparam \OperandB_ID[16]~I .input_async_reset = "none";
defparam \OperandB_ID[16]~I .input_power_up = "low";
defparam \OperandB_ID[16]~I .input_register_mode = "none";
defparam \OperandB_ID[16]~I .input_sync_reset = "none";
defparam \OperandB_ID[16]~I .oe_async_reset = "none";
defparam \OperandB_ID[16]~I .oe_power_up = "low";
defparam \OperandB_ID[16]~I .oe_register_mode = "none";
defparam \OperandB_ID[16]~I .oe_sync_reset = "none";
defparam \OperandB_ID[16]~I .operation_mode = "output";
defparam \OperandB_ID[16]~I .output_async_reset = "none";
defparam \OperandB_ID[16]~I .output_power_up = "low";
defparam \OperandB_ID[16]~I .output_register_mode = "none";
defparam \OperandB_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[17]~I (
	.datain(\seg2|OperandB_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[17]));
// synopsys translate_off
defparam \OperandB_ID[17]~I .input_async_reset = "none";
defparam \OperandB_ID[17]~I .input_power_up = "low";
defparam \OperandB_ID[17]~I .input_register_mode = "none";
defparam \OperandB_ID[17]~I .input_sync_reset = "none";
defparam \OperandB_ID[17]~I .oe_async_reset = "none";
defparam \OperandB_ID[17]~I .oe_power_up = "low";
defparam \OperandB_ID[17]~I .oe_register_mode = "none";
defparam \OperandB_ID[17]~I .oe_sync_reset = "none";
defparam \OperandB_ID[17]~I .operation_mode = "output";
defparam \OperandB_ID[17]~I .output_async_reset = "none";
defparam \OperandB_ID[17]~I .output_power_up = "low";
defparam \OperandB_ID[17]~I .output_register_mode = "none";
defparam \OperandB_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[18]~I (
	.datain(\seg2|OperandB_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[18]));
// synopsys translate_off
defparam \OperandB_ID[18]~I .input_async_reset = "none";
defparam \OperandB_ID[18]~I .input_power_up = "low";
defparam \OperandB_ID[18]~I .input_register_mode = "none";
defparam \OperandB_ID[18]~I .input_sync_reset = "none";
defparam \OperandB_ID[18]~I .oe_async_reset = "none";
defparam \OperandB_ID[18]~I .oe_power_up = "low";
defparam \OperandB_ID[18]~I .oe_register_mode = "none";
defparam \OperandB_ID[18]~I .oe_sync_reset = "none";
defparam \OperandB_ID[18]~I .operation_mode = "output";
defparam \OperandB_ID[18]~I .output_async_reset = "none";
defparam \OperandB_ID[18]~I .output_power_up = "low";
defparam \OperandB_ID[18]~I .output_register_mode = "none";
defparam \OperandB_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[19]~I (
	.datain(\seg2|OperandB_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[19]));
// synopsys translate_off
defparam \OperandB_ID[19]~I .input_async_reset = "none";
defparam \OperandB_ID[19]~I .input_power_up = "low";
defparam \OperandB_ID[19]~I .input_register_mode = "none";
defparam \OperandB_ID[19]~I .input_sync_reset = "none";
defparam \OperandB_ID[19]~I .oe_async_reset = "none";
defparam \OperandB_ID[19]~I .oe_power_up = "low";
defparam \OperandB_ID[19]~I .oe_register_mode = "none";
defparam \OperandB_ID[19]~I .oe_sync_reset = "none";
defparam \OperandB_ID[19]~I .operation_mode = "output";
defparam \OperandB_ID[19]~I .output_async_reset = "none";
defparam \OperandB_ID[19]~I .output_power_up = "low";
defparam \OperandB_ID[19]~I .output_register_mode = "none";
defparam \OperandB_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[20]~I (
	.datain(\seg2|OperandB_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[20]));
// synopsys translate_off
defparam \OperandB_ID[20]~I .input_async_reset = "none";
defparam \OperandB_ID[20]~I .input_power_up = "low";
defparam \OperandB_ID[20]~I .input_register_mode = "none";
defparam \OperandB_ID[20]~I .input_sync_reset = "none";
defparam \OperandB_ID[20]~I .oe_async_reset = "none";
defparam \OperandB_ID[20]~I .oe_power_up = "low";
defparam \OperandB_ID[20]~I .oe_register_mode = "none";
defparam \OperandB_ID[20]~I .oe_sync_reset = "none";
defparam \OperandB_ID[20]~I .operation_mode = "output";
defparam \OperandB_ID[20]~I .output_async_reset = "none";
defparam \OperandB_ID[20]~I .output_power_up = "low";
defparam \OperandB_ID[20]~I .output_register_mode = "none";
defparam \OperandB_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[21]~I (
	.datain(\seg2|OperandB_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[21]));
// synopsys translate_off
defparam \OperandB_ID[21]~I .input_async_reset = "none";
defparam \OperandB_ID[21]~I .input_power_up = "low";
defparam \OperandB_ID[21]~I .input_register_mode = "none";
defparam \OperandB_ID[21]~I .input_sync_reset = "none";
defparam \OperandB_ID[21]~I .oe_async_reset = "none";
defparam \OperandB_ID[21]~I .oe_power_up = "low";
defparam \OperandB_ID[21]~I .oe_register_mode = "none";
defparam \OperandB_ID[21]~I .oe_sync_reset = "none";
defparam \OperandB_ID[21]~I .operation_mode = "output";
defparam \OperandB_ID[21]~I .output_async_reset = "none";
defparam \OperandB_ID[21]~I .output_power_up = "low";
defparam \OperandB_ID[21]~I .output_register_mode = "none";
defparam \OperandB_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[22]~I (
	.datain(\seg2|OperandB_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[22]));
// synopsys translate_off
defparam \OperandB_ID[22]~I .input_async_reset = "none";
defparam \OperandB_ID[22]~I .input_power_up = "low";
defparam \OperandB_ID[22]~I .input_register_mode = "none";
defparam \OperandB_ID[22]~I .input_sync_reset = "none";
defparam \OperandB_ID[22]~I .oe_async_reset = "none";
defparam \OperandB_ID[22]~I .oe_power_up = "low";
defparam \OperandB_ID[22]~I .oe_register_mode = "none";
defparam \OperandB_ID[22]~I .oe_sync_reset = "none";
defparam \OperandB_ID[22]~I .operation_mode = "output";
defparam \OperandB_ID[22]~I .output_async_reset = "none";
defparam \OperandB_ID[22]~I .output_power_up = "low";
defparam \OperandB_ID[22]~I .output_register_mode = "none";
defparam \OperandB_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[23]~I (
	.datain(\seg2|OperandB_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[23]));
// synopsys translate_off
defparam \OperandB_ID[23]~I .input_async_reset = "none";
defparam \OperandB_ID[23]~I .input_power_up = "low";
defparam \OperandB_ID[23]~I .input_register_mode = "none";
defparam \OperandB_ID[23]~I .input_sync_reset = "none";
defparam \OperandB_ID[23]~I .oe_async_reset = "none";
defparam \OperandB_ID[23]~I .oe_power_up = "low";
defparam \OperandB_ID[23]~I .oe_register_mode = "none";
defparam \OperandB_ID[23]~I .oe_sync_reset = "none";
defparam \OperandB_ID[23]~I .operation_mode = "output";
defparam \OperandB_ID[23]~I .output_async_reset = "none";
defparam \OperandB_ID[23]~I .output_power_up = "low";
defparam \OperandB_ID[23]~I .output_register_mode = "none";
defparam \OperandB_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[24]~I (
	.datain(\seg2|OperandB_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[24]));
// synopsys translate_off
defparam \OperandB_ID[24]~I .input_async_reset = "none";
defparam \OperandB_ID[24]~I .input_power_up = "low";
defparam \OperandB_ID[24]~I .input_register_mode = "none";
defparam \OperandB_ID[24]~I .input_sync_reset = "none";
defparam \OperandB_ID[24]~I .oe_async_reset = "none";
defparam \OperandB_ID[24]~I .oe_power_up = "low";
defparam \OperandB_ID[24]~I .oe_register_mode = "none";
defparam \OperandB_ID[24]~I .oe_sync_reset = "none";
defparam \OperandB_ID[24]~I .operation_mode = "output";
defparam \OperandB_ID[24]~I .output_async_reset = "none";
defparam \OperandB_ID[24]~I .output_power_up = "low";
defparam \OperandB_ID[24]~I .output_register_mode = "none";
defparam \OperandB_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[25]~I (
	.datain(\seg2|OperandB_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[25]));
// synopsys translate_off
defparam \OperandB_ID[25]~I .input_async_reset = "none";
defparam \OperandB_ID[25]~I .input_power_up = "low";
defparam \OperandB_ID[25]~I .input_register_mode = "none";
defparam \OperandB_ID[25]~I .input_sync_reset = "none";
defparam \OperandB_ID[25]~I .oe_async_reset = "none";
defparam \OperandB_ID[25]~I .oe_power_up = "low";
defparam \OperandB_ID[25]~I .oe_register_mode = "none";
defparam \OperandB_ID[25]~I .oe_sync_reset = "none";
defparam \OperandB_ID[25]~I .operation_mode = "output";
defparam \OperandB_ID[25]~I .output_async_reset = "none";
defparam \OperandB_ID[25]~I .output_power_up = "low";
defparam \OperandB_ID[25]~I .output_register_mode = "none";
defparam \OperandB_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[26]~I (
	.datain(\seg2|OperandB_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[26]));
// synopsys translate_off
defparam \OperandB_ID[26]~I .input_async_reset = "none";
defparam \OperandB_ID[26]~I .input_power_up = "low";
defparam \OperandB_ID[26]~I .input_register_mode = "none";
defparam \OperandB_ID[26]~I .input_sync_reset = "none";
defparam \OperandB_ID[26]~I .oe_async_reset = "none";
defparam \OperandB_ID[26]~I .oe_power_up = "low";
defparam \OperandB_ID[26]~I .oe_register_mode = "none";
defparam \OperandB_ID[26]~I .oe_sync_reset = "none";
defparam \OperandB_ID[26]~I .operation_mode = "output";
defparam \OperandB_ID[26]~I .output_async_reset = "none";
defparam \OperandB_ID[26]~I .output_power_up = "low";
defparam \OperandB_ID[26]~I .output_register_mode = "none";
defparam \OperandB_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[27]~I (
	.datain(\seg2|OperandB_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[27]));
// synopsys translate_off
defparam \OperandB_ID[27]~I .input_async_reset = "none";
defparam \OperandB_ID[27]~I .input_power_up = "low";
defparam \OperandB_ID[27]~I .input_register_mode = "none";
defparam \OperandB_ID[27]~I .input_sync_reset = "none";
defparam \OperandB_ID[27]~I .oe_async_reset = "none";
defparam \OperandB_ID[27]~I .oe_power_up = "low";
defparam \OperandB_ID[27]~I .oe_register_mode = "none";
defparam \OperandB_ID[27]~I .oe_sync_reset = "none";
defparam \OperandB_ID[27]~I .operation_mode = "output";
defparam \OperandB_ID[27]~I .output_async_reset = "none";
defparam \OperandB_ID[27]~I .output_power_up = "low";
defparam \OperandB_ID[27]~I .output_register_mode = "none";
defparam \OperandB_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[28]~I (
	.datain(\seg2|OperandB_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[28]));
// synopsys translate_off
defparam \OperandB_ID[28]~I .input_async_reset = "none";
defparam \OperandB_ID[28]~I .input_power_up = "low";
defparam \OperandB_ID[28]~I .input_register_mode = "none";
defparam \OperandB_ID[28]~I .input_sync_reset = "none";
defparam \OperandB_ID[28]~I .oe_async_reset = "none";
defparam \OperandB_ID[28]~I .oe_power_up = "low";
defparam \OperandB_ID[28]~I .oe_register_mode = "none";
defparam \OperandB_ID[28]~I .oe_sync_reset = "none";
defparam \OperandB_ID[28]~I .operation_mode = "output";
defparam \OperandB_ID[28]~I .output_async_reset = "none";
defparam \OperandB_ID[28]~I .output_power_up = "low";
defparam \OperandB_ID[28]~I .output_register_mode = "none";
defparam \OperandB_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[29]~I (
	.datain(\seg2|OperandB_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[29]));
// synopsys translate_off
defparam \OperandB_ID[29]~I .input_async_reset = "none";
defparam \OperandB_ID[29]~I .input_power_up = "low";
defparam \OperandB_ID[29]~I .input_register_mode = "none";
defparam \OperandB_ID[29]~I .input_sync_reset = "none";
defparam \OperandB_ID[29]~I .oe_async_reset = "none";
defparam \OperandB_ID[29]~I .oe_power_up = "low";
defparam \OperandB_ID[29]~I .oe_register_mode = "none";
defparam \OperandB_ID[29]~I .oe_sync_reset = "none";
defparam \OperandB_ID[29]~I .operation_mode = "output";
defparam \OperandB_ID[29]~I .output_async_reset = "none";
defparam \OperandB_ID[29]~I .output_power_up = "low";
defparam \OperandB_ID[29]~I .output_register_mode = "none";
defparam \OperandB_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[30]~I (
	.datain(\seg2|OperandB_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[30]));
// synopsys translate_off
defparam \OperandB_ID[30]~I .input_async_reset = "none";
defparam \OperandB_ID[30]~I .input_power_up = "low";
defparam \OperandB_ID[30]~I .input_register_mode = "none";
defparam \OperandB_ID[30]~I .input_sync_reset = "none";
defparam \OperandB_ID[30]~I .oe_async_reset = "none";
defparam \OperandB_ID[30]~I .oe_power_up = "low";
defparam \OperandB_ID[30]~I .oe_register_mode = "none";
defparam \OperandB_ID[30]~I .oe_sync_reset = "none";
defparam \OperandB_ID[30]~I .operation_mode = "output";
defparam \OperandB_ID[30]~I .output_async_reset = "none";
defparam \OperandB_ID[30]~I .output_power_up = "low";
defparam \OperandB_ID[30]~I .output_register_mode = "none";
defparam \OperandB_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OperandB_ID[31]~I (
	.datain(\seg2|OperandB_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OperandB_ID[31]));
// synopsys translate_off
defparam \OperandB_ID[31]~I .input_async_reset = "none";
defparam \OperandB_ID[31]~I .input_power_up = "low";
defparam \OperandB_ID[31]~I .input_register_mode = "none";
defparam \OperandB_ID[31]~I .input_sync_reset = "none";
defparam \OperandB_ID[31]~I .oe_async_reset = "none";
defparam \OperandB_ID[31]~I .oe_power_up = "low";
defparam \OperandB_ID[31]~I .oe_register_mode = "none";
defparam \OperandB_ID[31]~I .oe_sync_reset = "none";
defparam \OperandB_ID[31]~I .operation_mode = "output";
defparam \OperandB_ID[31]~I .output_async_reset = "none";
defparam \OperandB_ID[31]~I .output_power_up = "low";
defparam \OperandB_ID[31]~I .output_register_mode = "none";
defparam \OperandB_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rs_ID[0]~I (
	.datain(\seg2|Rs_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rs_ID[0]));
// synopsys translate_off
defparam \Rs_ID[0]~I .input_async_reset = "none";
defparam \Rs_ID[0]~I .input_power_up = "low";
defparam \Rs_ID[0]~I .input_register_mode = "none";
defparam \Rs_ID[0]~I .input_sync_reset = "none";
defparam \Rs_ID[0]~I .oe_async_reset = "none";
defparam \Rs_ID[0]~I .oe_power_up = "low";
defparam \Rs_ID[0]~I .oe_register_mode = "none";
defparam \Rs_ID[0]~I .oe_sync_reset = "none";
defparam \Rs_ID[0]~I .operation_mode = "output";
defparam \Rs_ID[0]~I .output_async_reset = "none";
defparam \Rs_ID[0]~I .output_power_up = "low";
defparam \Rs_ID[0]~I .output_register_mode = "none";
defparam \Rs_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rs_ID[1]~I (
	.datain(\seg2|Rs_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rs_ID[1]));
// synopsys translate_off
defparam \Rs_ID[1]~I .input_async_reset = "none";
defparam \Rs_ID[1]~I .input_power_up = "low";
defparam \Rs_ID[1]~I .input_register_mode = "none";
defparam \Rs_ID[1]~I .input_sync_reset = "none";
defparam \Rs_ID[1]~I .oe_async_reset = "none";
defparam \Rs_ID[1]~I .oe_power_up = "low";
defparam \Rs_ID[1]~I .oe_register_mode = "none";
defparam \Rs_ID[1]~I .oe_sync_reset = "none";
defparam \Rs_ID[1]~I .operation_mode = "output";
defparam \Rs_ID[1]~I .output_async_reset = "none";
defparam \Rs_ID[1]~I .output_power_up = "low";
defparam \Rs_ID[1]~I .output_register_mode = "none";
defparam \Rs_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rs_ID[2]~I (
	.datain(\seg2|Rs_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rs_ID[2]));
// synopsys translate_off
defparam \Rs_ID[2]~I .input_async_reset = "none";
defparam \Rs_ID[2]~I .input_power_up = "low";
defparam \Rs_ID[2]~I .input_register_mode = "none";
defparam \Rs_ID[2]~I .input_sync_reset = "none";
defparam \Rs_ID[2]~I .oe_async_reset = "none";
defparam \Rs_ID[2]~I .oe_power_up = "low";
defparam \Rs_ID[2]~I .oe_register_mode = "none";
defparam \Rs_ID[2]~I .oe_sync_reset = "none";
defparam \Rs_ID[2]~I .operation_mode = "output";
defparam \Rs_ID[2]~I .output_async_reset = "none";
defparam \Rs_ID[2]~I .output_power_up = "low";
defparam \Rs_ID[2]~I .output_register_mode = "none";
defparam \Rs_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rs_ID[3]~I (
	.datain(\seg2|Rs_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rs_ID[3]));
// synopsys translate_off
defparam \Rs_ID[3]~I .input_async_reset = "none";
defparam \Rs_ID[3]~I .input_power_up = "low";
defparam \Rs_ID[3]~I .input_register_mode = "none";
defparam \Rs_ID[3]~I .input_sync_reset = "none";
defparam \Rs_ID[3]~I .oe_async_reset = "none";
defparam \Rs_ID[3]~I .oe_power_up = "low";
defparam \Rs_ID[3]~I .oe_register_mode = "none";
defparam \Rs_ID[3]~I .oe_sync_reset = "none";
defparam \Rs_ID[3]~I .operation_mode = "output";
defparam \Rs_ID[3]~I .output_async_reset = "none";
defparam \Rs_ID[3]~I .output_power_up = "low";
defparam \Rs_ID[3]~I .output_register_mode = "none";
defparam \Rs_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rs_ID[4]~I (
	.datain(\seg2|Rs_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rs_ID[4]));
// synopsys translate_off
defparam \Rs_ID[4]~I .input_async_reset = "none";
defparam \Rs_ID[4]~I .input_power_up = "low";
defparam \Rs_ID[4]~I .input_register_mode = "none";
defparam \Rs_ID[4]~I .input_sync_reset = "none";
defparam \Rs_ID[4]~I .oe_async_reset = "none";
defparam \Rs_ID[4]~I .oe_power_up = "low";
defparam \Rs_ID[4]~I .oe_register_mode = "none";
defparam \Rs_ID[4]~I .oe_sync_reset = "none";
defparam \Rs_ID[4]~I .operation_mode = "output";
defparam \Rs_ID[4]~I .output_async_reset = "none";
defparam \Rs_ID[4]~I .output_power_up = "low";
defparam \Rs_ID[4]~I .output_register_mode = "none";
defparam \Rs_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rt_ID[0]~I (
	.datain(\seg2|Rt_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rt_ID[0]));
// synopsys translate_off
defparam \Rt_ID[0]~I .input_async_reset = "none";
defparam \Rt_ID[0]~I .input_power_up = "low";
defparam \Rt_ID[0]~I .input_register_mode = "none";
defparam \Rt_ID[0]~I .input_sync_reset = "none";
defparam \Rt_ID[0]~I .oe_async_reset = "none";
defparam \Rt_ID[0]~I .oe_power_up = "low";
defparam \Rt_ID[0]~I .oe_register_mode = "none";
defparam \Rt_ID[0]~I .oe_sync_reset = "none";
defparam \Rt_ID[0]~I .operation_mode = "output";
defparam \Rt_ID[0]~I .output_async_reset = "none";
defparam \Rt_ID[0]~I .output_power_up = "low";
defparam \Rt_ID[0]~I .output_register_mode = "none";
defparam \Rt_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rt_ID[1]~I (
	.datain(\seg2|Rt_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rt_ID[1]));
// synopsys translate_off
defparam \Rt_ID[1]~I .input_async_reset = "none";
defparam \Rt_ID[1]~I .input_power_up = "low";
defparam \Rt_ID[1]~I .input_register_mode = "none";
defparam \Rt_ID[1]~I .input_sync_reset = "none";
defparam \Rt_ID[1]~I .oe_async_reset = "none";
defparam \Rt_ID[1]~I .oe_power_up = "low";
defparam \Rt_ID[1]~I .oe_register_mode = "none";
defparam \Rt_ID[1]~I .oe_sync_reset = "none";
defparam \Rt_ID[1]~I .operation_mode = "output";
defparam \Rt_ID[1]~I .output_async_reset = "none";
defparam \Rt_ID[1]~I .output_power_up = "low";
defparam \Rt_ID[1]~I .output_register_mode = "none";
defparam \Rt_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rt_ID[2]~I (
	.datain(\seg2|Rt_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rt_ID[2]));
// synopsys translate_off
defparam \Rt_ID[2]~I .input_async_reset = "none";
defparam \Rt_ID[2]~I .input_power_up = "low";
defparam \Rt_ID[2]~I .input_register_mode = "none";
defparam \Rt_ID[2]~I .input_sync_reset = "none";
defparam \Rt_ID[2]~I .oe_async_reset = "none";
defparam \Rt_ID[2]~I .oe_power_up = "low";
defparam \Rt_ID[2]~I .oe_register_mode = "none";
defparam \Rt_ID[2]~I .oe_sync_reset = "none";
defparam \Rt_ID[2]~I .operation_mode = "output";
defparam \Rt_ID[2]~I .output_async_reset = "none";
defparam \Rt_ID[2]~I .output_power_up = "low";
defparam \Rt_ID[2]~I .output_register_mode = "none";
defparam \Rt_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rt_ID[3]~I (
	.datain(\seg2|Rt_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rt_ID[3]));
// synopsys translate_off
defparam \Rt_ID[3]~I .input_async_reset = "none";
defparam \Rt_ID[3]~I .input_power_up = "low";
defparam \Rt_ID[3]~I .input_register_mode = "none";
defparam \Rt_ID[3]~I .input_sync_reset = "none";
defparam \Rt_ID[3]~I .oe_async_reset = "none";
defparam \Rt_ID[3]~I .oe_power_up = "low";
defparam \Rt_ID[3]~I .oe_register_mode = "none";
defparam \Rt_ID[3]~I .oe_sync_reset = "none";
defparam \Rt_ID[3]~I .operation_mode = "output";
defparam \Rt_ID[3]~I .output_async_reset = "none";
defparam \Rt_ID[3]~I .output_power_up = "low";
defparam \Rt_ID[3]~I .output_register_mode = "none";
defparam \Rt_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rt_ID[4]~I (
	.datain(\seg2|Rt_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rt_ID[4]));
// synopsys translate_off
defparam \Rt_ID[4]~I .input_async_reset = "none";
defparam \Rt_ID[4]~I .input_power_up = "low";
defparam \Rt_ID[4]~I .input_register_mode = "none";
defparam \Rt_ID[4]~I .input_sync_reset = "none";
defparam \Rt_ID[4]~I .oe_async_reset = "none";
defparam \Rt_ID[4]~I .oe_power_up = "low";
defparam \Rt_ID[4]~I .oe_register_mode = "none";
defparam \Rt_ID[4]~I .oe_sync_reset = "none";
defparam \Rt_ID[4]~I .operation_mode = "output";
defparam \Rt_ID[4]~I .output_async_reset = "none";
defparam \Rt_ID[4]~I .output_power_up = "low";
defparam \Rt_ID[4]~I .output_register_mode = "none";
defparam \Rt_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_ID[0]~I (
	.datain(\seg2|Rd_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_ID[0]));
// synopsys translate_off
defparam \Rd_ID[0]~I .input_async_reset = "none";
defparam \Rd_ID[0]~I .input_power_up = "low";
defparam \Rd_ID[0]~I .input_register_mode = "none";
defparam \Rd_ID[0]~I .input_sync_reset = "none";
defparam \Rd_ID[0]~I .oe_async_reset = "none";
defparam \Rd_ID[0]~I .oe_power_up = "low";
defparam \Rd_ID[0]~I .oe_register_mode = "none";
defparam \Rd_ID[0]~I .oe_sync_reset = "none";
defparam \Rd_ID[0]~I .operation_mode = "output";
defparam \Rd_ID[0]~I .output_async_reset = "none";
defparam \Rd_ID[0]~I .output_power_up = "low";
defparam \Rd_ID[0]~I .output_register_mode = "none";
defparam \Rd_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_ID[1]~I (
	.datain(\seg2|Rd_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_ID[1]));
// synopsys translate_off
defparam \Rd_ID[1]~I .input_async_reset = "none";
defparam \Rd_ID[1]~I .input_power_up = "low";
defparam \Rd_ID[1]~I .input_register_mode = "none";
defparam \Rd_ID[1]~I .input_sync_reset = "none";
defparam \Rd_ID[1]~I .oe_async_reset = "none";
defparam \Rd_ID[1]~I .oe_power_up = "low";
defparam \Rd_ID[1]~I .oe_register_mode = "none";
defparam \Rd_ID[1]~I .oe_sync_reset = "none";
defparam \Rd_ID[1]~I .operation_mode = "output";
defparam \Rd_ID[1]~I .output_async_reset = "none";
defparam \Rd_ID[1]~I .output_power_up = "low";
defparam \Rd_ID[1]~I .output_register_mode = "none";
defparam \Rd_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_ID[2]~I (
	.datain(\seg2|Rd_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_ID[2]));
// synopsys translate_off
defparam \Rd_ID[2]~I .input_async_reset = "none";
defparam \Rd_ID[2]~I .input_power_up = "low";
defparam \Rd_ID[2]~I .input_register_mode = "none";
defparam \Rd_ID[2]~I .input_sync_reset = "none";
defparam \Rd_ID[2]~I .oe_async_reset = "none";
defparam \Rd_ID[2]~I .oe_power_up = "low";
defparam \Rd_ID[2]~I .oe_register_mode = "none";
defparam \Rd_ID[2]~I .oe_sync_reset = "none";
defparam \Rd_ID[2]~I .operation_mode = "output";
defparam \Rd_ID[2]~I .output_async_reset = "none";
defparam \Rd_ID[2]~I .output_power_up = "low";
defparam \Rd_ID[2]~I .output_register_mode = "none";
defparam \Rd_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_ID[3]~I (
	.datain(\seg2|Rd_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_ID[3]));
// synopsys translate_off
defparam \Rd_ID[3]~I .input_async_reset = "none";
defparam \Rd_ID[3]~I .input_power_up = "low";
defparam \Rd_ID[3]~I .input_register_mode = "none";
defparam \Rd_ID[3]~I .input_sync_reset = "none";
defparam \Rd_ID[3]~I .oe_async_reset = "none";
defparam \Rd_ID[3]~I .oe_power_up = "low";
defparam \Rd_ID[3]~I .oe_register_mode = "none";
defparam \Rd_ID[3]~I .oe_sync_reset = "none";
defparam \Rd_ID[3]~I .operation_mode = "output";
defparam \Rd_ID[3]~I .output_async_reset = "none";
defparam \Rd_ID[3]~I .output_power_up = "low";
defparam \Rd_ID[3]~I .output_register_mode = "none";
defparam \Rd_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_ID[4]~I (
	.datain(\seg2|Rd_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_ID[4]));
// synopsys translate_off
defparam \Rd_ID[4]~I .input_async_reset = "none";
defparam \Rd_ID[4]~I .input_power_up = "low";
defparam \Rd_ID[4]~I .input_register_mode = "none";
defparam \Rd_ID[4]~I .input_sync_reset = "none";
defparam \Rd_ID[4]~I .oe_async_reset = "none";
defparam \Rd_ID[4]~I .oe_power_up = "low";
defparam \Rd_ID[4]~I .oe_register_mode = "none";
defparam \Rd_ID[4]~I .oe_sync_reset = "none";
defparam \Rd_ID[4]~I .operation_mode = "output";
defparam \Rd_ID[4]~I .output_async_reset = "none";
defparam \Rd_ID[4]~I .output_power_up = "low";
defparam \Rd_ID[4]~I .output_register_mode = "none";
defparam \Rd_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_EX[0]~I (
	.datain(\seg3|Rd_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_EX[0]));
// synopsys translate_off
defparam \Rd_EX[0]~I .input_async_reset = "none";
defparam \Rd_EX[0]~I .input_power_up = "low";
defparam \Rd_EX[0]~I .input_register_mode = "none";
defparam \Rd_EX[0]~I .input_sync_reset = "none";
defparam \Rd_EX[0]~I .oe_async_reset = "none";
defparam \Rd_EX[0]~I .oe_power_up = "low";
defparam \Rd_EX[0]~I .oe_register_mode = "none";
defparam \Rd_EX[0]~I .oe_sync_reset = "none";
defparam \Rd_EX[0]~I .operation_mode = "output";
defparam \Rd_EX[0]~I .output_async_reset = "none";
defparam \Rd_EX[0]~I .output_power_up = "low";
defparam \Rd_EX[0]~I .output_register_mode = "none";
defparam \Rd_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_EX[1]~I (
	.datain(\seg3|Rd_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_EX[1]));
// synopsys translate_off
defparam \Rd_EX[1]~I .input_async_reset = "none";
defparam \Rd_EX[1]~I .input_power_up = "low";
defparam \Rd_EX[1]~I .input_register_mode = "none";
defparam \Rd_EX[1]~I .input_sync_reset = "none";
defparam \Rd_EX[1]~I .oe_async_reset = "none";
defparam \Rd_EX[1]~I .oe_power_up = "low";
defparam \Rd_EX[1]~I .oe_register_mode = "none";
defparam \Rd_EX[1]~I .oe_sync_reset = "none";
defparam \Rd_EX[1]~I .operation_mode = "output";
defparam \Rd_EX[1]~I .output_async_reset = "none";
defparam \Rd_EX[1]~I .output_power_up = "low";
defparam \Rd_EX[1]~I .output_register_mode = "none";
defparam \Rd_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_EX[2]~I (
	.datain(\seg3|Rd_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_EX[2]));
// synopsys translate_off
defparam \Rd_EX[2]~I .input_async_reset = "none";
defparam \Rd_EX[2]~I .input_power_up = "low";
defparam \Rd_EX[2]~I .input_register_mode = "none";
defparam \Rd_EX[2]~I .input_sync_reset = "none";
defparam \Rd_EX[2]~I .oe_async_reset = "none";
defparam \Rd_EX[2]~I .oe_power_up = "low";
defparam \Rd_EX[2]~I .oe_register_mode = "none";
defparam \Rd_EX[2]~I .oe_sync_reset = "none";
defparam \Rd_EX[2]~I .operation_mode = "output";
defparam \Rd_EX[2]~I .output_async_reset = "none";
defparam \Rd_EX[2]~I .output_power_up = "low";
defparam \Rd_EX[2]~I .output_register_mode = "none";
defparam \Rd_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_EX[3]~I (
	.datain(\seg3|Rd_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_EX[3]));
// synopsys translate_off
defparam \Rd_EX[3]~I .input_async_reset = "none";
defparam \Rd_EX[3]~I .input_power_up = "low";
defparam \Rd_EX[3]~I .input_register_mode = "none";
defparam \Rd_EX[3]~I .input_sync_reset = "none";
defparam \Rd_EX[3]~I .oe_async_reset = "none";
defparam \Rd_EX[3]~I .oe_power_up = "low";
defparam \Rd_EX[3]~I .oe_register_mode = "none";
defparam \Rd_EX[3]~I .oe_sync_reset = "none";
defparam \Rd_EX[3]~I .operation_mode = "output";
defparam \Rd_EX[3]~I .output_async_reset = "none";
defparam \Rd_EX[3]~I .output_power_up = "low";
defparam \Rd_EX[3]~I .output_register_mode = "none";
defparam \Rd_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_EX[4]~I (
	.datain(\seg3|Rd_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_EX[4]));
// synopsys translate_off
defparam \Rd_EX[4]~I .input_async_reset = "none";
defparam \Rd_EX[4]~I .input_power_up = "low";
defparam \Rd_EX[4]~I .input_register_mode = "none";
defparam \Rd_EX[4]~I .input_sync_reset = "none";
defparam \Rd_EX[4]~I .oe_async_reset = "none";
defparam \Rd_EX[4]~I .oe_power_up = "low";
defparam \Rd_EX[4]~I .oe_register_mode = "none";
defparam \Rd_EX[4]~I .oe_sync_reset = "none";
defparam \Rd_EX[4]~I .operation_mode = "output";
defparam \Rd_EX[4]~I .output_async_reset = "none";
defparam \Rd_EX[4]~I .output_power_up = "low";
defparam \Rd_EX[4]~I .output_register_mode = "none";
defparam \Rd_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_Mem[0]~I (
	.datain(\seg4|Rd_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_Mem[0]));
// synopsys translate_off
defparam \Rd_Mem[0]~I .input_async_reset = "none";
defparam \Rd_Mem[0]~I .input_power_up = "low";
defparam \Rd_Mem[0]~I .input_register_mode = "none";
defparam \Rd_Mem[0]~I .input_sync_reset = "none";
defparam \Rd_Mem[0]~I .oe_async_reset = "none";
defparam \Rd_Mem[0]~I .oe_power_up = "low";
defparam \Rd_Mem[0]~I .oe_register_mode = "none";
defparam \Rd_Mem[0]~I .oe_sync_reset = "none";
defparam \Rd_Mem[0]~I .operation_mode = "output";
defparam \Rd_Mem[0]~I .output_async_reset = "none";
defparam \Rd_Mem[0]~I .output_power_up = "low";
defparam \Rd_Mem[0]~I .output_register_mode = "none";
defparam \Rd_Mem[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_Mem[1]~I (
	.datain(\seg4|Rd_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_Mem[1]));
// synopsys translate_off
defparam \Rd_Mem[1]~I .input_async_reset = "none";
defparam \Rd_Mem[1]~I .input_power_up = "low";
defparam \Rd_Mem[1]~I .input_register_mode = "none";
defparam \Rd_Mem[1]~I .input_sync_reset = "none";
defparam \Rd_Mem[1]~I .oe_async_reset = "none";
defparam \Rd_Mem[1]~I .oe_power_up = "low";
defparam \Rd_Mem[1]~I .oe_register_mode = "none";
defparam \Rd_Mem[1]~I .oe_sync_reset = "none";
defparam \Rd_Mem[1]~I .operation_mode = "output";
defparam \Rd_Mem[1]~I .output_async_reset = "none";
defparam \Rd_Mem[1]~I .output_power_up = "low";
defparam \Rd_Mem[1]~I .output_register_mode = "none";
defparam \Rd_Mem[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_Mem[2]~I (
	.datain(\seg4|Rd_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_Mem[2]));
// synopsys translate_off
defparam \Rd_Mem[2]~I .input_async_reset = "none";
defparam \Rd_Mem[2]~I .input_power_up = "low";
defparam \Rd_Mem[2]~I .input_register_mode = "none";
defparam \Rd_Mem[2]~I .input_sync_reset = "none";
defparam \Rd_Mem[2]~I .oe_async_reset = "none";
defparam \Rd_Mem[2]~I .oe_power_up = "low";
defparam \Rd_Mem[2]~I .oe_register_mode = "none";
defparam \Rd_Mem[2]~I .oe_sync_reset = "none";
defparam \Rd_Mem[2]~I .operation_mode = "output";
defparam \Rd_Mem[2]~I .output_async_reset = "none";
defparam \Rd_Mem[2]~I .output_power_up = "low";
defparam \Rd_Mem[2]~I .output_register_mode = "none";
defparam \Rd_Mem[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_Mem[3]~I (
	.datain(\seg4|Rd_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_Mem[3]));
// synopsys translate_off
defparam \Rd_Mem[3]~I .input_async_reset = "none";
defparam \Rd_Mem[3]~I .input_power_up = "low";
defparam \Rd_Mem[3]~I .input_register_mode = "none";
defparam \Rd_Mem[3]~I .input_sync_reset = "none";
defparam \Rd_Mem[3]~I .oe_async_reset = "none";
defparam \Rd_Mem[3]~I .oe_power_up = "low";
defparam \Rd_Mem[3]~I .oe_register_mode = "none";
defparam \Rd_Mem[3]~I .oe_sync_reset = "none";
defparam \Rd_Mem[3]~I .operation_mode = "output";
defparam \Rd_Mem[3]~I .output_async_reset = "none";
defparam \Rd_Mem[3]~I .output_power_up = "low";
defparam \Rd_Mem[3]~I .output_register_mode = "none";
defparam \Rd_Mem[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_Mem[4]~I (
	.datain(\seg4|Rd_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_Mem[4]));
// synopsys translate_off
defparam \Rd_Mem[4]~I .input_async_reset = "none";
defparam \Rd_Mem[4]~I .input_power_up = "low";
defparam \Rd_Mem[4]~I .input_register_mode = "none";
defparam \Rd_Mem[4]~I .input_sync_reset = "none";
defparam \Rd_Mem[4]~I .oe_async_reset = "none";
defparam \Rd_Mem[4]~I .oe_power_up = "low";
defparam \Rd_Mem[4]~I .oe_register_mode = "none";
defparam \Rd_Mem[4]~I .oe_sync_reset = "none";
defparam \Rd_Mem[4]~I .operation_mode = "output";
defparam \Rd_Mem[4]~I .output_async_reset = "none";
defparam \Rd_Mem[4]~I .output_power_up = "low";
defparam \Rd_Mem[4]~I .output_register_mode = "none";
defparam \Rd_Mem[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[0]~I (
	.datain(\seg2|Immediate32_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[0]));
// synopsys translate_off
defparam \Immediate32_ID[0]~I .input_async_reset = "none";
defparam \Immediate32_ID[0]~I .input_power_up = "low";
defparam \Immediate32_ID[0]~I .input_register_mode = "none";
defparam \Immediate32_ID[0]~I .input_sync_reset = "none";
defparam \Immediate32_ID[0]~I .oe_async_reset = "none";
defparam \Immediate32_ID[0]~I .oe_power_up = "low";
defparam \Immediate32_ID[0]~I .oe_register_mode = "none";
defparam \Immediate32_ID[0]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[0]~I .operation_mode = "output";
defparam \Immediate32_ID[0]~I .output_async_reset = "none";
defparam \Immediate32_ID[0]~I .output_power_up = "low";
defparam \Immediate32_ID[0]~I .output_register_mode = "none";
defparam \Immediate32_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[1]~I (
	.datain(\seg2|Immediate32_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[1]));
// synopsys translate_off
defparam \Immediate32_ID[1]~I .input_async_reset = "none";
defparam \Immediate32_ID[1]~I .input_power_up = "low";
defparam \Immediate32_ID[1]~I .input_register_mode = "none";
defparam \Immediate32_ID[1]~I .input_sync_reset = "none";
defparam \Immediate32_ID[1]~I .oe_async_reset = "none";
defparam \Immediate32_ID[1]~I .oe_power_up = "low";
defparam \Immediate32_ID[1]~I .oe_register_mode = "none";
defparam \Immediate32_ID[1]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[1]~I .operation_mode = "output";
defparam \Immediate32_ID[1]~I .output_async_reset = "none";
defparam \Immediate32_ID[1]~I .output_power_up = "low";
defparam \Immediate32_ID[1]~I .output_register_mode = "none";
defparam \Immediate32_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[2]~I (
	.datain(\seg2|Immediate32_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[2]));
// synopsys translate_off
defparam \Immediate32_ID[2]~I .input_async_reset = "none";
defparam \Immediate32_ID[2]~I .input_power_up = "low";
defparam \Immediate32_ID[2]~I .input_register_mode = "none";
defparam \Immediate32_ID[2]~I .input_sync_reset = "none";
defparam \Immediate32_ID[2]~I .oe_async_reset = "none";
defparam \Immediate32_ID[2]~I .oe_power_up = "low";
defparam \Immediate32_ID[2]~I .oe_register_mode = "none";
defparam \Immediate32_ID[2]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[2]~I .operation_mode = "output";
defparam \Immediate32_ID[2]~I .output_async_reset = "none";
defparam \Immediate32_ID[2]~I .output_power_up = "low";
defparam \Immediate32_ID[2]~I .output_register_mode = "none";
defparam \Immediate32_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[3]~I (
	.datain(\seg2|Immediate32_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[3]));
// synopsys translate_off
defparam \Immediate32_ID[3]~I .input_async_reset = "none";
defparam \Immediate32_ID[3]~I .input_power_up = "low";
defparam \Immediate32_ID[3]~I .input_register_mode = "none";
defparam \Immediate32_ID[3]~I .input_sync_reset = "none";
defparam \Immediate32_ID[3]~I .oe_async_reset = "none";
defparam \Immediate32_ID[3]~I .oe_power_up = "low";
defparam \Immediate32_ID[3]~I .oe_register_mode = "none";
defparam \Immediate32_ID[3]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[3]~I .operation_mode = "output";
defparam \Immediate32_ID[3]~I .output_async_reset = "none";
defparam \Immediate32_ID[3]~I .output_power_up = "low";
defparam \Immediate32_ID[3]~I .output_register_mode = "none";
defparam \Immediate32_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[4]~I (
	.datain(\seg2|Immediate32_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[4]));
// synopsys translate_off
defparam \Immediate32_ID[4]~I .input_async_reset = "none";
defparam \Immediate32_ID[4]~I .input_power_up = "low";
defparam \Immediate32_ID[4]~I .input_register_mode = "none";
defparam \Immediate32_ID[4]~I .input_sync_reset = "none";
defparam \Immediate32_ID[4]~I .oe_async_reset = "none";
defparam \Immediate32_ID[4]~I .oe_power_up = "low";
defparam \Immediate32_ID[4]~I .oe_register_mode = "none";
defparam \Immediate32_ID[4]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[4]~I .operation_mode = "output";
defparam \Immediate32_ID[4]~I .output_async_reset = "none";
defparam \Immediate32_ID[4]~I .output_power_up = "low";
defparam \Immediate32_ID[4]~I .output_register_mode = "none";
defparam \Immediate32_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[5]~I (
	.datain(\seg2|Immediate32_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[5]));
// synopsys translate_off
defparam \Immediate32_ID[5]~I .input_async_reset = "none";
defparam \Immediate32_ID[5]~I .input_power_up = "low";
defparam \Immediate32_ID[5]~I .input_register_mode = "none";
defparam \Immediate32_ID[5]~I .input_sync_reset = "none";
defparam \Immediate32_ID[5]~I .oe_async_reset = "none";
defparam \Immediate32_ID[5]~I .oe_power_up = "low";
defparam \Immediate32_ID[5]~I .oe_register_mode = "none";
defparam \Immediate32_ID[5]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[5]~I .operation_mode = "output";
defparam \Immediate32_ID[5]~I .output_async_reset = "none";
defparam \Immediate32_ID[5]~I .output_power_up = "low";
defparam \Immediate32_ID[5]~I .output_register_mode = "none";
defparam \Immediate32_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[6]~I (
	.datain(\seg2|Immediate32_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[6]));
// synopsys translate_off
defparam \Immediate32_ID[6]~I .input_async_reset = "none";
defparam \Immediate32_ID[6]~I .input_power_up = "low";
defparam \Immediate32_ID[6]~I .input_register_mode = "none";
defparam \Immediate32_ID[6]~I .input_sync_reset = "none";
defparam \Immediate32_ID[6]~I .oe_async_reset = "none";
defparam \Immediate32_ID[6]~I .oe_power_up = "low";
defparam \Immediate32_ID[6]~I .oe_register_mode = "none";
defparam \Immediate32_ID[6]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[6]~I .operation_mode = "output";
defparam \Immediate32_ID[6]~I .output_async_reset = "none";
defparam \Immediate32_ID[6]~I .output_power_up = "low";
defparam \Immediate32_ID[6]~I .output_register_mode = "none";
defparam \Immediate32_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[7]~I (
	.datain(\seg2|Immediate32_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[7]));
// synopsys translate_off
defparam \Immediate32_ID[7]~I .input_async_reset = "none";
defparam \Immediate32_ID[7]~I .input_power_up = "low";
defparam \Immediate32_ID[7]~I .input_register_mode = "none";
defparam \Immediate32_ID[7]~I .input_sync_reset = "none";
defparam \Immediate32_ID[7]~I .oe_async_reset = "none";
defparam \Immediate32_ID[7]~I .oe_power_up = "low";
defparam \Immediate32_ID[7]~I .oe_register_mode = "none";
defparam \Immediate32_ID[7]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[7]~I .operation_mode = "output";
defparam \Immediate32_ID[7]~I .output_async_reset = "none";
defparam \Immediate32_ID[7]~I .output_power_up = "low";
defparam \Immediate32_ID[7]~I .output_register_mode = "none";
defparam \Immediate32_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[8]~I (
	.datain(\seg2|Immediate32_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[8]));
// synopsys translate_off
defparam \Immediate32_ID[8]~I .input_async_reset = "none";
defparam \Immediate32_ID[8]~I .input_power_up = "low";
defparam \Immediate32_ID[8]~I .input_register_mode = "none";
defparam \Immediate32_ID[8]~I .input_sync_reset = "none";
defparam \Immediate32_ID[8]~I .oe_async_reset = "none";
defparam \Immediate32_ID[8]~I .oe_power_up = "low";
defparam \Immediate32_ID[8]~I .oe_register_mode = "none";
defparam \Immediate32_ID[8]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[8]~I .operation_mode = "output";
defparam \Immediate32_ID[8]~I .output_async_reset = "none";
defparam \Immediate32_ID[8]~I .output_power_up = "low";
defparam \Immediate32_ID[8]~I .output_register_mode = "none";
defparam \Immediate32_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[9]~I (
	.datain(\seg2|Immediate32_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[9]));
// synopsys translate_off
defparam \Immediate32_ID[9]~I .input_async_reset = "none";
defparam \Immediate32_ID[9]~I .input_power_up = "low";
defparam \Immediate32_ID[9]~I .input_register_mode = "none";
defparam \Immediate32_ID[9]~I .input_sync_reset = "none";
defparam \Immediate32_ID[9]~I .oe_async_reset = "none";
defparam \Immediate32_ID[9]~I .oe_power_up = "low";
defparam \Immediate32_ID[9]~I .oe_register_mode = "none";
defparam \Immediate32_ID[9]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[9]~I .operation_mode = "output";
defparam \Immediate32_ID[9]~I .output_async_reset = "none";
defparam \Immediate32_ID[9]~I .output_power_up = "low";
defparam \Immediate32_ID[9]~I .output_register_mode = "none";
defparam \Immediate32_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[10]~I (
	.datain(\seg2|Immediate32_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[10]));
// synopsys translate_off
defparam \Immediate32_ID[10]~I .input_async_reset = "none";
defparam \Immediate32_ID[10]~I .input_power_up = "low";
defparam \Immediate32_ID[10]~I .input_register_mode = "none";
defparam \Immediate32_ID[10]~I .input_sync_reset = "none";
defparam \Immediate32_ID[10]~I .oe_async_reset = "none";
defparam \Immediate32_ID[10]~I .oe_power_up = "low";
defparam \Immediate32_ID[10]~I .oe_register_mode = "none";
defparam \Immediate32_ID[10]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[10]~I .operation_mode = "output";
defparam \Immediate32_ID[10]~I .output_async_reset = "none";
defparam \Immediate32_ID[10]~I .output_power_up = "low";
defparam \Immediate32_ID[10]~I .output_register_mode = "none";
defparam \Immediate32_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[11]~I (
	.datain(\seg2|Immediate32_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[11]));
// synopsys translate_off
defparam \Immediate32_ID[11]~I .input_async_reset = "none";
defparam \Immediate32_ID[11]~I .input_power_up = "low";
defparam \Immediate32_ID[11]~I .input_register_mode = "none";
defparam \Immediate32_ID[11]~I .input_sync_reset = "none";
defparam \Immediate32_ID[11]~I .oe_async_reset = "none";
defparam \Immediate32_ID[11]~I .oe_power_up = "low";
defparam \Immediate32_ID[11]~I .oe_register_mode = "none";
defparam \Immediate32_ID[11]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[11]~I .operation_mode = "output";
defparam \Immediate32_ID[11]~I .output_async_reset = "none";
defparam \Immediate32_ID[11]~I .output_power_up = "low";
defparam \Immediate32_ID[11]~I .output_register_mode = "none";
defparam \Immediate32_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[12]~I (
	.datain(\seg2|Immediate32_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[12]));
// synopsys translate_off
defparam \Immediate32_ID[12]~I .input_async_reset = "none";
defparam \Immediate32_ID[12]~I .input_power_up = "low";
defparam \Immediate32_ID[12]~I .input_register_mode = "none";
defparam \Immediate32_ID[12]~I .input_sync_reset = "none";
defparam \Immediate32_ID[12]~I .oe_async_reset = "none";
defparam \Immediate32_ID[12]~I .oe_power_up = "low";
defparam \Immediate32_ID[12]~I .oe_register_mode = "none";
defparam \Immediate32_ID[12]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[12]~I .operation_mode = "output";
defparam \Immediate32_ID[12]~I .output_async_reset = "none";
defparam \Immediate32_ID[12]~I .output_power_up = "low";
defparam \Immediate32_ID[12]~I .output_register_mode = "none";
defparam \Immediate32_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[13]~I (
	.datain(\seg2|Immediate32_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[13]));
// synopsys translate_off
defparam \Immediate32_ID[13]~I .input_async_reset = "none";
defparam \Immediate32_ID[13]~I .input_power_up = "low";
defparam \Immediate32_ID[13]~I .input_register_mode = "none";
defparam \Immediate32_ID[13]~I .input_sync_reset = "none";
defparam \Immediate32_ID[13]~I .oe_async_reset = "none";
defparam \Immediate32_ID[13]~I .oe_power_up = "low";
defparam \Immediate32_ID[13]~I .oe_register_mode = "none";
defparam \Immediate32_ID[13]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[13]~I .operation_mode = "output";
defparam \Immediate32_ID[13]~I .output_async_reset = "none";
defparam \Immediate32_ID[13]~I .output_power_up = "low";
defparam \Immediate32_ID[13]~I .output_register_mode = "none";
defparam \Immediate32_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[14]~I (
	.datain(\seg2|Immediate32_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[14]));
// synopsys translate_off
defparam \Immediate32_ID[14]~I .input_async_reset = "none";
defparam \Immediate32_ID[14]~I .input_power_up = "low";
defparam \Immediate32_ID[14]~I .input_register_mode = "none";
defparam \Immediate32_ID[14]~I .input_sync_reset = "none";
defparam \Immediate32_ID[14]~I .oe_async_reset = "none";
defparam \Immediate32_ID[14]~I .oe_power_up = "low";
defparam \Immediate32_ID[14]~I .oe_register_mode = "none";
defparam \Immediate32_ID[14]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[14]~I .operation_mode = "output";
defparam \Immediate32_ID[14]~I .output_async_reset = "none";
defparam \Immediate32_ID[14]~I .output_power_up = "low";
defparam \Immediate32_ID[14]~I .output_register_mode = "none";
defparam \Immediate32_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[15]~I (
	.datain(\seg2|Immediate32_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[15]));
// synopsys translate_off
defparam \Immediate32_ID[15]~I .input_async_reset = "none";
defparam \Immediate32_ID[15]~I .input_power_up = "low";
defparam \Immediate32_ID[15]~I .input_register_mode = "none";
defparam \Immediate32_ID[15]~I .input_sync_reset = "none";
defparam \Immediate32_ID[15]~I .oe_async_reset = "none";
defparam \Immediate32_ID[15]~I .oe_power_up = "low";
defparam \Immediate32_ID[15]~I .oe_register_mode = "none";
defparam \Immediate32_ID[15]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[15]~I .operation_mode = "output";
defparam \Immediate32_ID[15]~I .output_async_reset = "none";
defparam \Immediate32_ID[15]~I .output_power_up = "low";
defparam \Immediate32_ID[15]~I .output_register_mode = "none";
defparam \Immediate32_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[16]~I (
	.datain(\seg2|Immediate32_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[16]));
// synopsys translate_off
defparam \Immediate32_ID[16]~I .input_async_reset = "none";
defparam \Immediate32_ID[16]~I .input_power_up = "low";
defparam \Immediate32_ID[16]~I .input_register_mode = "none";
defparam \Immediate32_ID[16]~I .input_sync_reset = "none";
defparam \Immediate32_ID[16]~I .oe_async_reset = "none";
defparam \Immediate32_ID[16]~I .oe_power_up = "low";
defparam \Immediate32_ID[16]~I .oe_register_mode = "none";
defparam \Immediate32_ID[16]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[16]~I .operation_mode = "output";
defparam \Immediate32_ID[16]~I .output_async_reset = "none";
defparam \Immediate32_ID[16]~I .output_power_up = "low";
defparam \Immediate32_ID[16]~I .output_register_mode = "none";
defparam \Immediate32_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[17]~I (
	.datain(\seg2|Immediate32_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[17]));
// synopsys translate_off
defparam \Immediate32_ID[17]~I .input_async_reset = "none";
defparam \Immediate32_ID[17]~I .input_power_up = "low";
defparam \Immediate32_ID[17]~I .input_register_mode = "none";
defparam \Immediate32_ID[17]~I .input_sync_reset = "none";
defparam \Immediate32_ID[17]~I .oe_async_reset = "none";
defparam \Immediate32_ID[17]~I .oe_power_up = "low";
defparam \Immediate32_ID[17]~I .oe_register_mode = "none";
defparam \Immediate32_ID[17]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[17]~I .operation_mode = "output";
defparam \Immediate32_ID[17]~I .output_async_reset = "none";
defparam \Immediate32_ID[17]~I .output_power_up = "low";
defparam \Immediate32_ID[17]~I .output_register_mode = "none";
defparam \Immediate32_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[18]~I (
	.datain(\seg2|Immediate32_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[18]));
// synopsys translate_off
defparam \Immediate32_ID[18]~I .input_async_reset = "none";
defparam \Immediate32_ID[18]~I .input_power_up = "low";
defparam \Immediate32_ID[18]~I .input_register_mode = "none";
defparam \Immediate32_ID[18]~I .input_sync_reset = "none";
defparam \Immediate32_ID[18]~I .oe_async_reset = "none";
defparam \Immediate32_ID[18]~I .oe_power_up = "low";
defparam \Immediate32_ID[18]~I .oe_register_mode = "none";
defparam \Immediate32_ID[18]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[18]~I .operation_mode = "output";
defparam \Immediate32_ID[18]~I .output_async_reset = "none";
defparam \Immediate32_ID[18]~I .output_power_up = "low";
defparam \Immediate32_ID[18]~I .output_register_mode = "none";
defparam \Immediate32_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[19]~I (
	.datain(\seg2|Immediate32_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[19]));
// synopsys translate_off
defparam \Immediate32_ID[19]~I .input_async_reset = "none";
defparam \Immediate32_ID[19]~I .input_power_up = "low";
defparam \Immediate32_ID[19]~I .input_register_mode = "none";
defparam \Immediate32_ID[19]~I .input_sync_reset = "none";
defparam \Immediate32_ID[19]~I .oe_async_reset = "none";
defparam \Immediate32_ID[19]~I .oe_power_up = "low";
defparam \Immediate32_ID[19]~I .oe_register_mode = "none";
defparam \Immediate32_ID[19]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[19]~I .operation_mode = "output";
defparam \Immediate32_ID[19]~I .output_async_reset = "none";
defparam \Immediate32_ID[19]~I .output_power_up = "low";
defparam \Immediate32_ID[19]~I .output_register_mode = "none";
defparam \Immediate32_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[20]~I (
	.datain(\seg2|Immediate32_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[20]));
// synopsys translate_off
defparam \Immediate32_ID[20]~I .input_async_reset = "none";
defparam \Immediate32_ID[20]~I .input_power_up = "low";
defparam \Immediate32_ID[20]~I .input_register_mode = "none";
defparam \Immediate32_ID[20]~I .input_sync_reset = "none";
defparam \Immediate32_ID[20]~I .oe_async_reset = "none";
defparam \Immediate32_ID[20]~I .oe_power_up = "low";
defparam \Immediate32_ID[20]~I .oe_register_mode = "none";
defparam \Immediate32_ID[20]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[20]~I .operation_mode = "output";
defparam \Immediate32_ID[20]~I .output_async_reset = "none";
defparam \Immediate32_ID[20]~I .output_power_up = "low";
defparam \Immediate32_ID[20]~I .output_register_mode = "none";
defparam \Immediate32_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[21]~I (
	.datain(\seg2|Immediate32_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[21]));
// synopsys translate_off
defparam \Immediate32_ID[21]~I .input_async_reset = "none";
defparam \Immediate32_ID[21]~I .input_power_up = "low";
defparam \Immediate32_ID[21]~I .input_register_mode = "none";
defparam \Immediate32_ID[21]~I .input_sync_reset = "none";
defparam \Immediate32_ID[21]~I .oe_async_reset = "none";
defparam \Immediate32_ID[21]~I .oe_power_up = "low";
defparam \Immediate32_ID[21]~I .oe_register_mode = "none";
defparam \Immediate32_ID[21]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[21]~I .operation_mode = "output";
defparam \Immediate32_ID[21]~I .output_async_reset = "none";
defparam \Immediate32_ID[21]~I .output_power_up = "low";
defparam \Immediate32_ID[21]~I .output_register_mode = "none";
defparam \Immediate32_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[22]~I (
	.datain(\seg2|Immediate32_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[22]));
// synopsys translate_off
defparam \Immediate32_ID[22]~I .input_async_reset = "none";
defparam \Immediate32_ID[22]~I .input_power_up = "low";
defparam \Immediate32_ID[22]~I .input_register_mode = "none";
defparam \Immediate32_ID[22]~I .input_sync_reset = "none";
defparam \Immediate32_ID[22]~I .oe_async_reset = "none";
defparam \Immediate32_ID[22]~I .oe_power_up = "low";
defparam \Immediate32_ID[22]~I .oe_register_mode = "none";
defparam \Immediate32_ID[22]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[22]~I .operation_mode = "output";
defparam \Immediate32_ID[22]~I .output_async_reset = "none";
defparam \Immediate32_ID[22]~I .output_power_up = "low";
defparam \Immediate32_ID[22]~I .output_register_mode = "none";
defparam \Immediate32_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[23]~I (
	.datain(\seg2|Immediate32_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[23]));
// synopsys translate_off
defparam \Immediate32_ID[23]~I .input_async_reset = "none";
defparam \Immediate32_ID[23]~I .input_power_up = "low";
defparam \Immediate32_ID[23]~I .input_register_mode = "none";
defparam \Immediate32_ID[23]~I .input_sync_reset = "none";
defparam \Immediate32_ID[23]~I .oe_async_reset = "none";
defparam \Immediate32_ID[23]~I .oe_power_up = "low";
defparam \Immediate32_ID[23]~I .oe_register_mode = "none";
defparam \Immediate32_ID[23]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[23]~I .operation_mode = "output";
defparam \Immediate32_ID[23]~I .output_async_reset = "none";
defparam \Immediate32_ID[23]~I .output_power_up = "low";
defparam \Immediate32_ID[23]~I .output_register_mode = "none";
defparam \Immediate32_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[24]~I (
	.datain(\seg2|Immediate32_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[24]));
// synopsys translate_off
defparam \Immediate32_ID[24]~I .input_async_reset = "none";
defparam \Immediate32_ID[24]~I .input_power_up = "low";
defparam \Immediate32_ID[24]~I .input_register_mode = "none";
defparam \Immediate32_ID[24]~I .input_sync_reset = "none";
defparam \Immediate32_ID[24]~I .oe_async_reset = "none";
defparam \Immediate32_ID[24]~I .oe_power_up = "low";
defparam \Immediate32_ID[24]~I .oe_register_mode = "none";
defparam \Immediate32_ID[24]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[24]~I .operation_mode = "output";
defparam \Immediate32_ID[24]~I .output_async_reset = "none";
defparam \Immediate32_ID[24]~I .output_power_up = "low";
defparam \Immediate32_ID[24]~I .output_register_mode = "none";
defparam \Immediate32_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[25]~I (
	.datain(\seg2|Immediate32_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[25]));
// synopsys translate_off
defparam \Immediate32_ID[25]~I .input_async_reset = "none";
defparam \Immediate32_ID[25]~I .input_power_up = "low";
defparam \Immediate32_ID[25]~I .input_register_mode = "none";
defparam \Immediate32_ID[25]~I .input_sync_reset = "none";
defparam \Immediate32_ID[25]~I .oe_async_reset = "none";
defparam \Immediate32_ID[25]~I .oe_power_up = "low";
defparam \Immediate32_ID[25]~I .oe_register_mode = "none";
defparam \Immediate32_ID[25]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[25]~I .operation_mode = "output";
defparam \Immediate32_ID[25]~I .output_async_reset = "none";
defparam \Immediate32_ID[25]~I .output_power_up = "low";
defparam \Immediate32_ID[25]~I .output_register_mode = "none";
defparam \Immediate32_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[26]~I (
	.datain(\seg2|Immediate32_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[26]));
// synopsys translate_off
defparam \Immediate32_ID[26]~I .input_async_reset = "none";
defparam \Immediate32_ID[26]~I .input_power_up = "low";
defparam \Immediate32_ID[26]~I .input_register_mode = "none";
defparam \Immediate32_ID[26]~I .input_sync_reset = "none";
defparam \Immediate32_ID[26]~I .oe_async_reset = "none";
defparam \Immediate32_ID[26]~I .oe_power_up = "low";
defparam \Immediate32_ID[26]~I .oe_register_mode = "none";
defparam \Immediate32_ID[26]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[26]~I .operation_mode = "output";
defparam \Immediate32_ID[26]~I .output_async_reset = "none";
defparam \Immediate32_ID[26]~I .output_power_up = "low";
defparam \Immediate32_ID[26]~I .output_register_mode = "none";
defparam \Immediate32_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[27]~I (
	.datain(\seg2|Immediate32_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[27]));
// synopsys translate_off
defparam \Immediate32_ID[27]~I .input_async_reset = "none";
defparam \Immediate32_ID[27]~I .input_power_up = "low";
defparam \Immediate32_ID[27]~I .input_register_mode = "none";
defparam \Immediate32_ID[27]~I .input_sync_reset = "none";
defparam \Immediate32_ID[27]~I .oe_async_reset = "none";
defparam \Immediate32_ID[27]~I .oe_power_up = "low";
defparam \Immediate32_ID[27]~I .oe_register_mode = "none";
defparam \Immediate32_ID[27]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[27]~I .operation_mode = "output";
defparam \Immediate32_ID[27]~I .output_async_reset = "none";
defparam \Immediate32_ID[27]~I .output_power_up = "low";
defparam \Immediate32_ID[27]~I .output_register_mode = "none";
defparam \Immediate32_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[28]~I (
	.datain(\seg2|Immediate32_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[28]));
// synopsys translate_off
defparam \Immediate32_ID[28]~I .input_async_reset = "none";
defparam \Immediate32_ID[28]~I .input_power_up = "low";
defparam \Immediate32_ID[28]~I .input_register_mode = "none";
defparam \Immediate32_ID[28]~I .input_sync_reset = "none";
defparam \Immediate32_ID[28]~I .oe_async_reset = "none";
defparam \Immediate32_ID[28]~I .oe_power_up = "low";
defparam \Immediate32_ID[28]~I .oe_register_mode = "none";
defparam \Immediate32_ID[28]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[28]~I .operation_mode = "output";
defparam \Immediate32_ID[28]~I .output_async_reset = "none";
defparam \Immediate32_ID[28]~I .output_power_up = "low";
defparam \Immediate32_ID[28]~I .output_register_mode = "none";
defparam \Immediate32_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[29]~I (
	.datain(\seg2|Immediate32_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[29]));
// synopsys translate_off
defparam \Immediate32_ID[29]~I .input_async_reset = "none";
defparam \Immediate32_ID[29]~I .input_power_up = "low";
defparam \Immediate32_ID[29]~I .input_register_mode = "none";
defparam \Immediate32_ID[29]~I .input_sync_reset = "none";
defparam \Immediate32_ID[29]~I .oe_async_reset = "none";
defparam \Immediate32_ID[29]~I .oe_power_up = "low";
defparam \Immediate32_ID[29]~I .oe_register_mode = "none";
defparam \Immediate32_ID[29]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[29]~I .operation_mode = "output";
defparam \Immediate32_ID[29]~I .output_async_reset = "none";
defparam \Immediate32_ID[29]~I .output_power_up = "low";
defparam \Immediate32_ID[29]~I .output_register_mode = "none";
defparam \Immediate32_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[30]~I (
	.datain(\seg2|Immediate32_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[30]));
// synopsys translate_off
defparam \Immediate32_ID[30]~I .input_async_reset = "none";
defparam \Immediate32_ID[30]~I .input_power_up = "low";
defparam \Immediate32_ID[30]~I .input_register_mode = "none";
defparam \Immediate32_ID[30]~I .input_sync_reset = "none";
defparam \Immediate32_ID[30]~I .oe_async_reset = "none";
defparam \Immediate32_ID[30]~I .oe_power_up = "low";
defparam \Immediate32_ID[30]~I .oe_register_mode = "none";
defparam \Immediate32_ID[30]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[30]~I .operation_mode = "output";
defparam \Immediate32_ID[30]~I .output_async_reset = "none";
defparam \Immediate32_ID[30]~I .output_power_up = "low";
defparam \Immediate32_ID[30]~I .output_register_mode = "none";
defparam \Immediate32_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_ID[31]~I (
	.datain(\seg2|Immediate32_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_ID[31]));
// synopsys translate_off
defparam \Immediate32_ID[31]~I .input_async_reset = "none";
defparam \Immediate32_ID[31]~I .input_power_up = "low";
defparam \Immediate32_ID[31]~I .input_register_mode = "none";
defparam \Immediate32_ID[31]~I .input_sync_reset = "none";
defparam \Immediate32_ID[31]~I .oe_async_reset = "none";
defparam \Immediate32_ID[31]~I .oe_power_up = "low";
defparam \Immediate32_ID[31]~I .oe_register_mode = "none";
defparam \Immediate32_ID[31]~I .oe_sync_reset = "none";
defparam \Immediate32_ID[31]~I .operation_mode = "output";
defparam \Immediate32_ID[31]~I .output_async_reset = "none";
defparam \Immediate32_ID[31]~I .output_power_up = "low";
defparam \Immediate32_ID[31]~I .output_register_mode = "none";
defparam \Immediate32_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemDataSrc_ID[0]~I (
	.datain(\seg2|MemDataSrc_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemDataSrc_ID[0]));
// synopsys translate_off
defparam \MemDataSrc_ID[0]~I .input_async_reset = "none";
defparam \MemDataSrc_ID[0]~I .input_power_up = "low";
defparam \MemDataSrc_ID[0]~I .input_register_mode = "none";
defparam \MemDataSrc_ID[0]~I .input_sync_reset = "none";
defparam \MemDataSrc_ID[0]~I .oe_async_reset = "none";
defparam \MemDataSrc_ID[0]~I .oe_power_up = "low";
defparam \MemDataSrc_ID[0]~I .oe_register_mode = "none";
defparam \MemDataSrc_ID[0]~I .oe_sync_reset = "none";
defparam \MemDataSrc_ID[0]~I .operation_mode = "output";
defparam \MemDataSrc_ID[0]~I .output_async_reset = "none";
defparam \MemDataSrc_ID[0]~I .output_power_up = "low";
defparam \MemDataSrc_ID[0]~I .output_register_mode = "none";
defparam \MemDataSrc_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemDataSrc_ID[1]~I (
	.datain(\seg2|MemDataSrc_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemDataSrc_ID[1]));
// synopsys translate_off
defparam \MemDataSrc_ID[1]~I .input_async_reset = "none";
defparam \MemDataSrc_ID[1]~I .input_power_up = "low";
defparam \MemDataSrc_ID[1]~I .input_register_mode = "none";
defparam \MemDataSrc_ID[1]~I .input_sync_reset = "none";
defparam \MemDataSrc_ID[1]~I .oe_async_reset = "none";
defparam \MemDataSrc_ID[1]~I .oe_power_up = "low";
defparam \MemDataSrc_ID[1]~I .oe_register_mode = "none";
defparam \MemDataSrc_ID[1]~I .oe_sync_reset = "none";
defparam \MemDataSrc_ID[1]~I .operation_mode = "output";
defparam \MemDataSrc_ID[1]~I .output_async_reset = "none";
defparam \MemDataSrc_ID[1]~I .output_power_up = "low";
defparam \MemDataSrc_ID[1]~I .output_register_mode = "none";
defparam \MemDataSrc_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemDataSrc_ID[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemDataSrc_ID[2]));
// synopsys translate_off
defparam \MemDataSrc_ID[2]~I .input_async_reset = "none";
defparam \MemDataSrc_ID[2]~I .input_power_up = "low";
defparam \MemDataSrc_ID[2]~I .input_register_mode = "none";
defparam \MemDataSrc_ID[2]~I .input_sync_reset = "none";
defparam \MemDataSrc_ID[2]~I .oe_async_reset = "none";
defparam \MemDataSrc_ID[2]~I .oe_power_up = "low";
defparam \MemDataSrc_ID[2]~I .oe_register_mode = "none";
defparam \MemDataSrc_ID[2]~I .oe_sync_reset = "none";
defparam \MemDataSrc_ID[2]~I .operation_mode = "output";
defparam \MemDataSrc_ID[2]~I .output_async_reset = "none";
defparam \MemDataSrc_ID[2]~I .output_power_up = "low";
defparam \MemDataSrc_ID[2]~I .output_register_mode = "none";
defparam \MemDataSrc_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUSrcA_ID~I (
	.datain(\seg2|ALUSrcA_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUSrcA_ID));
// synopsys translate_off
defparam \ALUSrcA_ID~I .input_async_reset = "none";
defparam \ALUSrcA_ID~I .input_power_up = "low";
defparam \ALUSrcA_ID~I .input_register_mode = "none";
defparam \ALUSrcA_ID~I .input_sync_reset = "none";
defparam \ALUSrcA_ID~I .oe_async_reset = "none";
defparam \ALUSrcA_ID~I .oe_power_up = "low";
defparam \ALUSrcA_ID~I .oe_register_mode = "none";
defparam \ALUSrcA_ID~I .oe_sync_reset = "none";
defparam \ALUSrcA_ID~I .operation_mode = "output";
defparam \ALUSrcA_ID~I .output_async_reset = "none";
defparam \ALUSrcA_ID~I .output_power_up = "low";
defparam \ALUSrcA_ID~I .output_register_mode = "none";
defparam \ALUSrcA_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUSrcB_ID~I (
	.datain(\seg2|ALUSrcB_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUSrcB_ID));
// synopsys translate_off
defparam \ALUSrcB_ID~I .input_async_reset = "none";
defparam \ALUSrcB_ID~I .input_power_up = "low";
defparam \ALUSrcB_ID~I .input_register_mode = "none";
defparam \ALUSrcB_ID~I .input_sync_reset = "none";
defparam \ALUSrcB_ID~I .oe_async_reset = "none";
defparam \ALUSrcB_ID~I .oe_power_up = "low";
defparam \ALUSrcB_ID~I .oe_register_mode = "none";
defparam \ALUSrcB_ID~I .oe_sync_reset = "none";
defparam \ALUSrcB_ID~I .operation_mode = "output";
defparam \ALUSrcB_ID~I .output_async_reset = "none";
defparam \ALUSrcB_ID~I .output_power_up = "low";
defparam \ALUSrcB_ID~I .output_register_mode = "none";
defparam \ALUSrcB_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Jump_ID~I (
	.datain(\seg2|Jump_out~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Jump_ID));
// synopsys translate_off
defparam \Jump_ID~I .input_async_reset = "none";
defparam \Jump_ID~I .input_power_up = "low";
defparam \Jump_ID~I .input_register_mode = "none";
defparam \Jump_ID~I .input_sync_reset = "none";
defparam \Jump_ID~I .oe_async_reset = "none";
defparam \Jump_ID~I .oe_power_up = "low";
defparam \Jump_ID~I .oe_register_mode = "none";
defparam \Jump_ID~I .oe_sync_reset = "none";
defparam \Jump_ID~I .operation_mode = "output";
defparam \Jump_ID~I .output_async_reset = "none";
defparam \Jump_ID~I .output_power_up = "low";
defparam \Jump_ID~I .output_register_mode = "none";
defparam \Jump_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[0]~I (
	.datain(\seg2|ALUOp_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[0]));
// synopsys translate_off
defparam \ALUOp_ID[0]~I .input_async_reset = "none";
defparam \ALUOp_ID[0]~I .input_power_up = "low";
defparam \ALUOp_ID[0]~I .input_register_mode = "none";
defparam \ALUOp_ID[0]~I .input_sync_reset = "none";
defparam \ALUOp_ID[0]~I .oe_async_reset = "none";
defparam \ALUOp_ID[0]~I .oe_power_up = "low";
defparam \ALUOp_ID[0]~I .oe_register_mode = "none";
defparam \ALUOp_ID[0]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[0]~I .operation_mode = "output";
defparam \ALUOp_ID[0]~I .output_async_reset = "none";
defparam \ALUOp_ID[0]~I .output_power_up = "low";
defparam \ALUOp_ID[0]~I .output_register_mode = "none";
defparam \ALUOp_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[1]~I (
	.datain(\seg2|ALUOp_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[1]));
// synopsys translate_off
defparam \ALUOp_ID[1]~I .input_async_reset = "none";
defparam \ALUOp_ID[1]~I .input_power_up = "low";
defparam \ALUOp_ID[1]~I .input_register_mode = "none";
defparam \ALUOp_ID[1]~I .input_sync_reset = "none";
defparam \ALUOp_ID[1]~I .oe_async_reset = "none";
defparam \ALUOp_ID[1]~I .oe_power_up = "low";
defparam \ALUOp_ID[1]~I .oe_register_mode = "none";
defparam \ALUOp_ID[1]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[1]~I .operation_mode = "output";
defparam \ALUOp_ID[1]~I .output_async_reset = "none";
defparam \ALUOp_ID[1]~I .output_power_up = "low";
defparam \ALUOp_ID[1]~I .output_register_mode = "none";
defparam \ALUOp_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[2]~I (
	.datain(\seg2|ALUOp_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[2]));
// synopsys translate_off
defparam \ALUOp_ID[2]~I .input_async_reset = "none";
defparam \ALUOp_ID[2]~I .input_power_up = "low";
defparam \ALUOp_ID[2]~I .input_register_mode = "none";
defparam \ALUOp_ID[2]~I .input_sync_reset = "none";
defparam \ALUOp_ID[2]~I .oe_async_reset = "none";
defparam \ALUOp_ID[2]~I .oe_power_up = "low";
defparam \ALUOp_ID[2]~I .oe_register_mode = "none";
defparam \ALUOp_ID[2]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[2]~I .operation_mode = "output";
defparam \ALUOp_ID[2]~I .output_async_reset = "none";
defparam \ALUOp_ID[2]~I .output_power_up = "low";
defparam \ALUOp_ID[2]~I .output_register_mode = "none";
defparam \ALUOp_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[3]~I (
	.datain(\seg2|ALUOp_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[3]));
// synopsys translate_off
defparam \ALUOp_ID[3]~I .input_async_reset = "none";
defparam \ALUOp_ID[3]~I .input_power_up = "low";
defparam \ALUOp_ID[3]~I .input_register_mode = "none";
defparam \ALUOp_ID[3]~I .input_sync_reset = "none";
defparam \ALUOp_ID[3]~I .oe_async_reset = "none";
defparam \ALUOp_ID[3]~I .oe_power_up = "low";
defparam \ALUOp_ID[3]~I .oe_register_mode = "none";
defparam \ALUOp_ID[3]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[3]~I .operation_mode = "output";
defparam \ALUOp_ID[3]~I .output_async_reset = "none";
defparam \ALUOp_ID[3]~I .output_power_up = "low";
defparam \ALUOp_ID[3]~I .output_register_mode = "none";
defparam \ALUOp_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_Write_Byte_en_Mem[0]~I (
	.datain(\seg4|Rd_Write_Byte_en_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_Write_Byte_en_Mem[0]));
// synopsys translate_off
defparam \Rd_Write_Byte_en_Mem[0]~I .input_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[0]~I .input_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[0]~I .input_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[0]~I .input_sync_reset = "none";
defparam \Rd_Write_Byte_en_Mem[0]~I .oe_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[0]~I .oe_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[0]~I .oe_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[0]~I .oe_sync_reset = "none";
defparam \Rd_Write_Byte_en_Mem[0]~I .operation_mode = "output";
defparam \Rd_Write_Byte_en_Mem[0]~I .output_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[0]~I .output_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[0]~I .output_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_Write_Byte_en_Mem[1]~I (
	.datain(\seg4|Rd_Write_Byte_en_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_Write_Byte_en_Mem[1]));
// synopsys translate_off
defparam \Rd_Write_Byte_en_Mem[1]~I .input_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[1]~I .input_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[1]~I .input_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[1]~I .input_sync_reset = "none";
defparam \Rd_Write_Byte_en_Mem[1]~I .oe_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[1]~I .oe_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[1]~I .oe_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[1]~I .oe_sync_reset = "none";
defparam \Rd_Write_Byte_en_Mem[1]~I .operation_mode = "output";
defparam \Rd_Write_Byte_en_Mem[1]~I .output_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[1]~I .output_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[1]~I .output_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_Write_Byte_en_Mem[2]~I (
	.datain(\seg4|Rd_Write_Byte_en_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_Write_Byte_en_Mem[2]));
// synopsys translate_off
defparam \Rd_Write_Byte_en_Mem[2]~I .input_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[2]~I .input_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[2]~I .input_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[2]~I .input_sync_reset = "none";
defparam \Rd_Write_Byte_en_Mem[2]~I .oe_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[2]~I .oe_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[2]~I .oe_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[2]~I .oe_sync_reset = "none";
defparam \Rd_Write_Byte_en_Mem[2]~I .operation_mode = "output";
defparam \Rd_Write_Byte_en_Mem[2]~I .output_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[2]~I .output_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[2]~I .output_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_Write_Byte_en_Mem[3]~I (
	.datain(\seg4|Rd_Write_Byte_en_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_Write_Byte_en_Mem[3]));
// synopsys translate_off
defparam \Rd_Write_Byte_en_Mem[3]~I .input_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[3]~I .input_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[3]~I .input_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[3]~I .input_sync_reset = "none";
defparam \Rd_Write_Byte_en_Mem[3]~I .oe_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[3]~I .oe_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[3]~I .oe_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[3]~I .oe_sync_reset = "none";
defparam \Rd_Write_Byte_en_Mem[3]~I .operation_mode = "output";
defparam \Rd_Write_Byte_en_Mem[3]~I .output_async_reset = "none";
defparam \Rd_Write_Byte_en_Mem[3]~I .output_power_up = "low";
defparam \Rd_Write_Byte_en_Mem[3]~I .output_register_mode = "none";
defparam \Rd_Write_Byte_en_Mem[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWriteEn[0]~I (
	.datain(\condition_check|MemWriteEn[0]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWriteEn[0]));
// synopsys translate_off
defparam \MemWriteEn[0]~I .input_async_reset = "none";
defparam \MemWriteEn[0]~I .input_power_up = "low";
defparam \MemWriteEn[0]~I .input_register_mode = "none";
defparam \MemWriteEn[0]~I .input_sync_reset = "none";
defparam \MemWriteEn[0]~I .oe_async_reset = "none";
defparam \MemWriteEn[0]~I .oe_power_up = "low";
defparam \MemWriteEn[0]~I .oe_register_mode = "none";
defparam \MemWriteEn[0]~I .oe_sync_reset = "none";
defparam \MemWriteEn[0]~I .operation_mode = "output";
defparam \MemWriteEn[0]~I .output_async_reset = "none";
defparam \MemWriteEn[0]~I .output_power_up = "low";
defparam \MemWriteEn[0]~I .output_register_mode = "none";
defparam \MemWriteEn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWriteEn[1]~I (
	.datain(\condition_check|MemWriteEn[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWriteEn[1]));
// synopsys translate_off
defparam \MemWriteEn[1]~I .input_async_reset = "none";
defparam \MemWriteEn[1]~I .input_power_up = "low";
defparam \MemWriteEn[1]~I .input_register_mode = "none";
defparam \MemWriteEn[1]~I .input_sync_reset = "none";
defparam \MemWriteEn[1]~I .oe_async_reset = "none";
defparam \MemWriteEn[1]~I .oe_power_up = "low";
defparam \MemWriteEn[1]~I .oe_register_mode = "none";
defparam \MemWriteEn[1]~I .oe_sync_reset = "none";
defparam \MemWriteEn[1]~I .operation_mode = "output";
defparam \MemWriteEn[1]~I .output_async_reset = "none";
defparam \MemWriteEn[1]~I .output_power_up = "low";
defparam \MemWriteEn[1]~I .output_register_mode = "none";
defparam \MemWriteEn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWriteEn[2]~I (
	.datain(\condition_check|MemWriteEn[2]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWriteEn[2]));
// synopsys translate_off
defparam \MemWriteEn[2]~I .input_async_reset = "none";
defparam \MemWriteEn[2]~I .input_power_up = "low";
defparam \MemWriteEn[2]~I .input_register_mode = "none";
defparam \MemWriteEn[2]~I .input_sync_reset = "none";
defparam \MemWriteEn[2]~I .oe_async_reset = "none";
defparam \MemWriteEn[2]~I .oe_power_up = "low";
defparam \MemWriteEn[2]~I .oe_register_mode = "none";
defparam \MemWriteEn[2]~I .oe_sync_reset = "none";
defparam \MemWriteEn[2]~I .operation_mode = "output";
defparam \MemWriteEn[2]~I .output_async_reset = "none";
defparam \MemWriteEn[2]~I .output_power_up = "low";
defparam \MemWriteEn[2]~I .output_register_mode = "none";
defparam \MemWriteEn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWriteEn[3]~I (
	.datain(\condition_check|MemWriteEn[3]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWriteEn[3]));
// synopsys translate_off
defparam \MemWriteEn[3]~I .input_async_reset = "none";
defparam \MemWriteEn[3]~I .input_power_up = "low";
defparam \MemWriteEn[3]~I .input_register_mode = "none";
defparam \MemWriteEn[3]~I .input_sync_reset = "none";
defparam \MemWriteEn[3]~I .oe_async_reset = "none";
defparam \MemWriteEn[3]~I .oe_power_up = "low";
defparam \MemWriteEn[3]~I .oe_register_mode = "none";
defparam \MemWriteEn[3]~I .oe_sync_reset = "none";
defparam \MemWriteEn[3]~I .operation_mode = "output";
defparam \MemWriteEn[3]~I .output_async_reset = "none";
defparam \MemWriteEn[3]~I .output_power_up = "low";
defparam \MemWriteEn[3]~I .output_register_mode = "none";
defparam \MemWriteEn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RdWriteEn[0]~I (
	.datain(\condition_check|RdWriteEn[0]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RdWriteEn[0]));
// synopsys translate_off
defparam \RdWriteEn[0]~I .input_async_reset = "none";
defparam \RdWriteEn[0]~I .input_power_up = "low";
defparam \RdWriteEn[0]~I .input_register_mode = "none";
defparam \RdWriteEn[0]~I .input_sync_reset = "none";
defparam \RdWriteEn[0]~I .oe_async_reset = "none";
defparam \RdWriteEn[0]~I .oe_power_up = "low";
defparam \RdWriteEn[0]~I .oe_register_mode = "none";
defparam \RdWriteEn[0]~I .oe_sync_reset = "none";
defparam \RdWriteEn[0]~I .operation_mode = "output";
defparam \RdWriteEn[0]~I .output_async_reset = "none";
defparam \RdWriteEn[0]~I .output_power_up = "low";
defparam \RdWriteEn[0]~I .output_register_mode = "none";
defparam \RdWriteEn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RdWriteEn[1]~I (
	.datain(\condition_check|RdWriteEn[1]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RdWriteEn[1]));
// synopsys translate_off
defparam \RdWriteEn[1]~I .input_async_reset = "none";
defparam \RdWriteEn[1]~I .input_power_up = "low";
defparam \RdWriteEn[1]~I .input_register_mode = "none";
defparam \RdWriteEn[1]~I .input_sync_reset = "none";
defparam \RdWriteEn[1]~I .oe_async_reset = "none";
defparam \RdWriteEn[1]~I .oe_power_up = "low";
defparam \RdWriteEn[1]~I .oe_register_mode = "none";
defparam \RdWriteEn[1]~I .oe_sync_reset = "none";
defparam \RdWriteEn[1]~I .operation_mode = "output";
defparam \RdWriteEn[1]~I .output_async_reset = "none";
defparam \RdWriteEn[1]~I .output_power_up = "low";
defparam \RdWriteEn[1]~I .output_register_mode = "none";
defparam \RdWriteEn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RdWriteEn[2]~I (
	.datain(\condition_check|RdWriteEn[2]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RdWriteEn[2]));
// synopsys translate_off
defparam \RdWriteEn[2]~I .input_async_reset = "none";
defparam \RdWriteEn[2]~I .input_power_up = "low";
defparam \RdWriteEn[2]~I .input_register_mode = "none";
defparam \RdWriteEn[2]~I .input_sync_reset = "none";
defparam \RdWriteEn[2]~I .oe_async_reset = "none";
defparam \RdWriteEn[2]~I .oe_power_up = "low";
defparam \RdWriteEn[2]~I .oe_register_mode = "none";
defparam \RdWriteEn[2]~I .oe_sync_reset = "none";
defparam \RdWriteEn[2]~I .operation_mode = "output";
defparam \RdWriteEn[2]~I .output_async_reset = "none";
defparam \RdWriteEn[2]~I .output_power_up = "low";
defparam \RdWriteEn[2]~I .output_register_mode = "none";
defparam \RdWriteEn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RdWriteEn[3]~I (
	.datain(\condition_check|RdWriteEn[3]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RdWriteEn[3]));
// synopsys translate_off
defparam \RdWriteEn[3]~I .input_async_reset = "none";
defparam \RdWriteEn[3]~I .input_power_up = "low";
defparam \RdWriteEn[3]~I .input_register_mode = "none";
defparam \RdWriteEn[3]~I .input_sync_reset = "none";
defparam \RdWriteEn[3]~I .oe_async_reset = "none";
defparam \RdWriteEn[3]~I .oe_power_up = "low";
defparam \RdWriteEn[3]~I .oe_register_mode = "none";
defparam \RdWriteEn[3]~I .oe_sync_reset = "none";
defparam \RdWriteEn[3]~I .operation_mode = "output";
defparam \RdWriteEn[3]~I .output_async_reset = "none";
defparam \RdWriteEn[3]~I .output_power_up = "low";
defparam \RdWriteEn[3]~I .output_register_mode = "none";
defparam \RdWriteEn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[0]~I (
	.datain(\instruct|ram~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[0]));
// synopsys translate_off
defparam \IR_IF[0]~I .input_async_reset = "none";
defparam \IR_IF[0]~I .input_power_up = "low";
defparam \IR_IF[0]~I .input_register_mode = "none";
defparam \IR_IF[0]~I .input_sync_reset = "none";
defparam \IR_IF[0]~I .oe_async_reset = "none";
defparam \IR_IF[0]~I .oe_power_up = "low";
defparam \IR_IF[0]~I .oe_register_mode = "none";
defparam \IR_IF[0]~I .oe_sync_reset = "none";
defparam \IR_IF[0]~I .operation_mode = "output";
defparam \IR_IF[0]~I .output_async_reset = "none";
defparam \IR_IF[0]~I .output_power_up = "low";
defparam \IR_IF[0]~I .output_register_mode = "none";
defparam \IR_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[1]~I (
	.datain(\instruct|ram~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[1]));
// synopsys translate_off
defparam \IR_IF[1]~I .input_async_reset = "none";
defparam \IR_IF[1]~I .input_power_up = "low";
defparam \IR_IF[1]~I .input_register_mode = "none";
defparam \IR_IF[1]~I .input_sync_reset = "none";
defparam \IR_IF[1]~I .oe_async_reset = "none";
defparam \IR_IF[1]~I .oe_power_up = "low";
defparam \IR_IF[1]~I .oe_register_mode = "none";
defparam \IR_IF[1]~I .oe_sync_reset = "none";
defparam \IR_IF[1]~I .operation_mode = "output";
defparam \IR_IF[1]~I .output_async_reset = "none";
defparam \IR_IF[1]~I .output_power_up = "low";
defparam \IR_IF[1]~I .output_register_mode = "none";
defparam \IR_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[2]~I (
	.datain(\instruct|ram~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[2]));
// synopsys translate_off
defparam \IR_IF[2]~I .input_async_reset = "none";
defparam \IR_IF[2]~I .input_power_up = "low";
defparam \IR_IF[2]~I .input_register_mode = "none";
defparam \IR_IF[2]~I .input_sync_reset = "none";
defparam \IR_IF[2]~I .oe_async_reset = "none";
defparam \IR_IF[2]~I .oe_power_up = "low";
defparam \IR_IF[2]~I .oe_register_mode = "none";
defparam \IR_IF[2]~I .oe_sync_reset = "none";
defparam \IR_IF[2]~I .operation_mode = "output";
defparam \IR_IF[2]~I .output_async_reset = "none";
defparam \IR_IF[2]~I .output_power_up = "low";
defparam \IR_IF[2]~I .output_register_mode = "none";
defparam \IR_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[3]~I (
	.datain(\instruct|ram~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[3]));
// synopsys translate_off
defparam \IR_IF[3]~I .input_async_reset = "none";
defparam \IR_IF[3]~I .input_power_up = "low";
defparam \IR_IF[3]~I .input_register_mode = "none";
defparam \IR_IF[3]~I .input_sync_reset = "none";
defparam \IR_IF[3]~I .oe_async_reset = "none";
defparam \IR_IF[3]~I .oe_power_up = "low";
defparam \IR_IF[3]~I .oe_register_mode = "none";
defparam \IR_IF[3]~I .oe_sync_reset = "none";
defparam \IR_IF[3]~I .operation_mode = "output";
defparam \IR_IF[3]~I .output_async_reset = "none";
defparam \IR_IF[3]~I .output_power_up = "low";
defparam \IR_IF[3]~I .output_register_mode = "none";
defparam \IR_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[4]~I (
	.datain(\instruct|ram~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[4]));
// synopsys translate_off
defparam \IR_IF[4]~I .input_async_reset = "none";
defparam \IR_IF[4]~I .input_power_up = "low";
defparam \IR_IF[4]~I .input_register_mode = "none";
defparam \IR_IF[4]~I .input_sync_reset = "none";
defparam \IR_IF[4]~I .oe_async_reset = "none";
defparam \IR_IF[4]~I .oe_power_up = "low";
defparam \IR_IF[4]~I .oe_register_mode = "none";
defparam \IR_IF[4]~I .oe_sync_reset = "none";
defparam \IR_IF[4]~I .operation_mode = "output";
defparam \IR_IF[4]~I .output_async_reset = "none";
defparam \IR_IF[4]~I .output_power_up = "low";
defparam \IR_IF[4]~I .output_register_mode = "none";
defparam \IR_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[5]~I (
	.datain(\instruct|ram~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[5]));
// synopsys translate_off
defparam \IR_IF[5]~I .input_async_reset = "none";
defparam \IR_IF[5]~I .input_power_up = "low";
defparam \IR_IF[5]~I .input_register_mode = "none";
defparam \IR_IF[5]~I .input_sync_reset = "none";
defparam \IR_IF[5]~I .oe_async_reset = "none";
defparam \IR_IF[5]~I .oe_power_up = "low";
defparam \IR_IF[5]~I .oe_register_mode = "none";
defparam \IR_IF[5]~I .oe_sync_reset = "none";
defparam \IR_IF[5]~I .operation_mode = "output";
defparam \IR_IF[5]~I .output_async_reset = "none";
defparam \IR_IF[5]~I .output_power_up = "low";
defparam \IR_IF[5]~I .output_register_mode = "none";
defparam \IR_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[6]~I (
	.datain(\instruct|ram~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[6]));
// synopsys translate_off
defparam \IR_IF[6]~I .input_async_reset = "none";
defparam \IR_IF[6]~I .input_power_up = "low";
defparam \IR_IF[6]~I .input_register_mode = "none";
defparam \IR_IF[6]~I .input_sync_reset = "none";
defparam \IR_IF[6]~I .oe_async_reset = "none";
defparam \IR_IF[6]~I .oe_power_up = "low";
defparam \IR_IF[6]~I .oe_register_mode = "none";
defparam \IR_IF[6]~I .oe_sync_reset = "none";
defparam \IR_IF[6]~I .operation_mode = "output";
defparam \IR_IF[6]~I .output_async_reset = "none";
defparam \IR_IF[6]~I .output_power_up = "low";
defparam \IR_IF[6]~I .output_register_mode = "none";
defparam \IR_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[7]~I (
	.datain(\instruct|ram~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[7]));
// synopsys translate_off
defparam \IR_IF[7]~I .input_async_reset = "none";
defparam \IR_IF[7]~I .input_power_up = "low";
defparam \IR_IF[7]~I .input_register_mode = "none";
defparam \IR_IF[7]~I .input_sync_reset = "none";
defparam \IR_IF[7]~I .oe_async_reset = "none";
defparam \IR_IF[7]~I .oe_power_up = "low";
defparam \IR_IF[7]~I .oe_register_mode = "none";
defparam \IR_IF[7]~I .oe_sync_reset = "none";
defparam \IR_IF[7]~I .operation_mode = "output";
defparam \IR_IF[7]~I .output_async_reset = "none";
defparam \IR_IF[7]~I .output_power_up = "low";
defparam \IR_IF[7]~I .output_register_mode = "none";
defparam \IR_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[8]~I (
	.datain(\instruct|ram~102_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[8]));
// synopsys translate_off
defparam \IR_IF[8]~I .input_async_reset = "none";
defparam \IR_IF[8]~I .input_power_up = "low";
defparam \IR_IF[8]~I .input_register_mode = "none";
defparam \IR_IF[8]~I .input_sync_reset = "none";
defparam \IR_IF[8]~I .oe_async_reset = "none";
defparam \IR_IF[8]~I .oe_power_up = "low";
defparam \IR_IF[8]~I .oe_register_mode = "none";
defparam \IR_IF[8]~I .oe_sync_reset = "none";
defparam \IR_IF[8]~I .operation_mode = "output";
defparam \IR_IF[8]~I .output_async_reset = "none";
defparam \IR_IF[8]~I .output_power_up = "low";
defparam \IR_IF[8]~I .output_register_mode = "none";
defparam \IR_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[9]~I (
	.datain(\instruct|ram~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[9]));
// synopsys translate_off
defparam \IR_IF[9]~I .input_async_reset = "none";
defparam \IR_IF[9]~I .input_power_up = "low";
defparam \IR_IF[9]~I .input_register_mode = "none";
defparam \IR_IF[9]~I .input_sync_reset = "none";
defparam \IR_IF[9]~I .oe_async_reset = "none";
defparam \IR_IF[9]~I .oe_power_up = "low";
defparam \IR_IF[9]~I .oe_register_mode = "none";
defparam \IR_IF[9]~I .oe_sync_reset = "none";
defparam \IR_IF[9]~I .operation_mode = "output";
defparam \IR_IF[9]~I .output_async_reset = "none";
defparam \IR_IF[9]~I .output_power_up = "low";
defparam \IR_IF[9]~I .output_register_mode = "none";
defparam \IR_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[10]~I (
	.datain(\instruct|ram~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[10]));
// synopsys translate_off
defparam \IR_IF[10]~I .input_async_reset = "none";
defparam \IR_IF[10]~I .input_power_up = "low";
defparam \IR_IF[10]~I .input_register_mode = "none";
defparam \IR_IF[10]~I .input_sync_reset = "none";
defparam \IR_IF[10]~I .oe_async_reset = "none";
defparam \IR_IF[10]~I .oe_power_up = "low";
defparam \IR_IF[10]~I .oe_register_mode = "none";
defparam \IR_IF[10]~I .oe_sync_reset = "none";
defparam \IR_IF[10]~I .operation_mode = "output";
defparam \IR_IF[10]~I .output_async_reset = "none";
defparam \IR_IF[10]~I .output_power_up = "low";
defparam \IR_IF[10]~I .output_register_mode = "none";
defparam \IR_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[11]~I (
	.datain(!\instruct|ram~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[11]));
// synopsys translate_off
defparam \IR_IF[11]~I .input_async_reset = "none";
defparam \IR_IF[11]~I .input_power_up = "low";
defparam \IR_IF[11]~I .input_register_mode = "none";
defparam \IR_IF[11]~I .input_sync_reset = "none";
defparam \IR_IF[11]~I .oe_async_reset = "none";
defparam \IR_IF[11]~I .oe_power_up = "low";
defparam \IR_IF[11]~I .oe_register_mode = "none";
defparam \IR_IF[11]~I .oe_sync_reset = "none";
defparam \IR_IF[11]~I .operation_mode = "output";
defparam \IR_IF[11]~I .output_async_reset = "none";
defparam \IR_IF[11]~I .output_power_up = "low";
defparam \IR_IF[11]~I .output_register_mode = "none";
defparam \IR_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[12]~I (
	.datain(\instruct|ram~103_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[12]));
// synopsys translate_off
defparam \IR_IF[12]~I .input_async_reset = "none";
defparam \IR_IF[12]~I .input_power_up = "low";
defparam \IR_IF[12]~I .input_register_mode = "none";
defparam \IR_IF[12]~I .input_sync_reset = "none";
defparam \IR_IF[12]~I .oe_async_reset = "none";
defparam \IR_IF[12]~I .oe_power_up = "low";
defparam \IR_IF[12]~I .oe_register_mode = "none";
defparam \IR_IF[12]~I .oe_sync_reset = "none";
defparam \IR_IF[12]~I .operation_mode = "output";
defparam \IR_IF[12]~I .output_async_reset = "none";
defparam \IR_IF[12]~I .output_power_up = "low";
defparam \IR_IF[12]~I .output_register_mode = "none";
defparam \IR_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[13]~I (
	.datain(\instruct|ram~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[13]));
// synopsys translate_off
defparam \IR_IF[13]~I .input_async_reset = "none";
defparam \IR_IF[13]~I .input_power_up = "low";
defparam \IR_IF[13]~I .input_register_mode = "none";
defparam \IR_IF[13]~I .input_sync_reset = "none";
defparam \IR_IF[13]~I .oe_async_reset = "none";
defparam \IR_IF[13]~I .oe_power_up = "low";
defparam \IR_IF[13]~I .oe_register_mode = "none";
defparam \IR_IF[13]~I .oe_sync_reset = "none";
defparam \IR_IF[13]~I .operation_mode = "output";
defparam \IR_IF[13]~I .output_async_reset = "none";
defparam \IR_IF[13]~I .output_power_up = "low";
defparam \IR_IF[13]~I .output_register_mode = "none";
defparam \IR_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[14]~I (
	.datain(\instruct|ram~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[14]));
// synopsys translate_off
defparam \IR_IF[14]~I .input_async_reset = "none";
defparam \IR_IF[14]~I .input_power_up = "low";
defparam \IR_IF[14]~I .input_register_mode = "none";
defparam \IR_IF[14]~I .input_sync_reset = "none";
defparam \IR_IF[14]~I .oe_async_reset = "none";
defparam \IR_IF[14]~I .oe_power_up = "low";
defparam \IR_IF[14]~I .oe_register_mode = "none";
defparam \IR_IF[14]~I .oe_sync_reset = "none";
defparam \IR_IF[14]~I .operation_mode = "output";
defparam \IR_IF[14]~I .output_async_reset = "none";
defparam \IR_IF[14]~I .output_power_up = "low";
defparam \IR_IF[14]~I .output_register_mode = "none";
defparam \IR_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[15]~I (
	.datain(\instruct|ram~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[15]));
// synopsys translate_off
defparam \IR_IF[15]~I .input_async_reset = "none";
defparam \IR_IF[15]~I .input_power_up = "low";
defparam \IR_IF[15]~I .input_register_mode = "none";
defparam \IR_IF[15]~I .input_sync_reset = "none";
defparam \IR_IF[15]~I .oe_async_reset = "none";
defparam \IR_IF[15]~I .oe_power_up = "low";
defparam \IR_IF[15]~I .oe_register_mode = "none";
defparam \IR_IF[15]~I .oe_sync_reset = "none";
defparam \IR_IF[15]~I .operation_mode = "output";
defparam \IR_IF[15]~I .output_async_reset = "none";
defparam \IR_IF[15]~I .output_power_up = "low";
defparam \IR_IF[15]~I .output_register_mode = "none";
defparam \IR_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[16]~I (
	.datain(\instruct|ram~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[16]));
// synopsys translate_off
defparam \IR_IF[16]~I .input_async_reset = "none";
defparam \IR_IF[16]~I .input_power_up = "low";
defparam \IR_IF[16]~I .input_register_mode = "none";
defparam \IR_IF[16]~I .input_sync_reset = "none";
defparam \IR_IF[16]~I .oe_async_reset = "none";
defparam \IR_IF[16]~I .oe_power_up = "low";
defparam \IR_IF[16]~I .oe_register_mode = "none";
defparam \IR_IF[16]~I .oe_sync_reset = "none";
defparam \IR_IF[16]~I .operation_mode = "output";
defparam \IR_IF[16]~I .output_async_reset = "none";
defparam \IR_IF[16]~I .output_power_up = "low";
defparam \IR_IF[16]~I .output_register_mode = "none";
defparam \IR_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[17]~I (
	.datain(\instruct|ram~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[17]));
// synopsys translate_off
defparam \IR_IF[17]~I .input_async_reset = "none";
defparam \IR_IF[17]~I .input_power_up = "low";
defparam \IR_IF[17]~I .input_register_mode = "none";
defparam \IR_IF[17]~I .input_sync_reset = "none";
defparam \IR_IF[17]~I .oe_async_reset = "none";
defparam \IR_IF[17]~I .oe_power_up = "low";
defparam \IR_IF[17]~I .oe_register_mode = "none";
defparam \IR_IF[17]~I .oe_sync_reset = "none";
defparam \IR_IF[17]~I .operation_mode = "output";
defparam \IR_IF[17]~I .output_async_reset = "none";
defparam \IR_IF[17]~I .output_power_up = "low";
defparam \IR_IF[17]~I .output_register_mode = "none";
defparam \IR_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[18]~I (
	.datain(\instruct|ram~104_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[18]));
// synopsys translate_off
defparam \IR_IF[18]~I .input_async_reset = "none";
defparam \IR_IF[18]~I .input_power_up = "low";
defparam \IR_IF[18]~I .input_register_mode = "none";
defparam \IR_IF[18]~I .input_sync_reset = "none";
defparam \IR_IF[18]~I .oe_async_reset = "none";
defparam \IR_IF[18]~I .oe_power_up = "low";
defparam \IR_IF[18]~I .oe_register_mode = "none";
defparam \IR_IF[18]~I .oe_sync_reset = "none";
defparam \IR_IF[18]~I .operation_mode = "output";
defparam \IR_IF[18]~I .output_async_reset = "none";
defparam \IR_IF[18]~I .output_power_up = "low";
defparam \IR_IF[18]~I .output_register_mode = "none";
defparam \IR_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[19]~I (
	.datain(\instruct|ram~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[19]));
// synopsys translate_off
defparam \IR_IF[19]~I .input_async_reset = "none";
defparam \IR_IF[19]~I .input_power_up = "low";
defparam \IR_IF[19]~I .input_register_mode = "none";
defparam \IR_IF[19]~I .input_sync_reset = "none";
defparam \IR_IF[19]~I .oe_async_reset = "none";
defparam \IR_IF[19]~I .oe_power_up = "low";
defparam \IR_IF[19]~I .oe_register_mode = "none";
defparam \IR_IF[19]~I .oe_sync_reset = "none";
defparam \IR_IF[19]~I .operation_mode = "output";
defparam \IR_IF[19]~I .output_async_reset = "none";
defparam \IR_IF[19]~I .output_power_up = "low";
defparam \IR_IF[19]~I .output_register_mode = "none";
defparam \IR_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[20]~I (
	.datain(\instruct|ram~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[20]));
// synopsys translate_off
defparam \IR_IF[20]~I .input_async_reset = "none";
defparam \IR_IF[20]~I .input_power_up = "low";
defparam \IR_IF[20]~I .input_register_mode = "none";
defparam \IR_IF[20]~I .input_sync_reset = "none";
defparam \IR_IF[20]~I .oe_async_reset = "none";
defparam \IR_IF[20]~I .oe_power_up = "low";
defparam \IR_IF[20]~I .oe_register_mode = "none";
defparam \IR_IF[20]~I .oe_sync_reset = "none";
defparam \IR_IF[20]~I .operation_mode = "output";
defparam \IR_IF[20]~I .output_async_reset = "none";
defparam \IR_IF[20]~I .output_power_up = "low";
defparam \IR_IF[20]~I .output_register_mode = "none";
defparam \IR_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[21]~I (
	.datain(\instruct|ram~71_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[21]));
// synopsys translate_off
defparam \IR_IF[21]~I .input_async_reset = "none";
defparam \IR_IF[21]~I .input_power_up = "low";
defparam \IR_IF[21]~I .input_register_mode = "none";
defparam \IR_IF[21]~I .input_sync_reset = "none";
defparam \IR_IF[21]~I .oe_async_reset = "none";
defparam \IR_IF[21]~I .oe_power_up = "low";
defparam \IR_IF[21]~I .oe_register_mode = "none";
defparam \IR_IF[21]~I .oe_sync_reset = "none";
defparam \IR_IF[21]~I .operation_mode = "output";
defparam \IR_IF[21]~I .output_async_reset = "none";
defparam \IR_IF[21]~I .output_power_up = "low";
defparam \IR_IF[21]~I .output_register_mode = "none";
defparam \IR_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[22]~I (
	.datain(\instruct|ram~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[22]));
// synopsys translate_off
defparam \IR_IF[22]~I .input_async_reset = "none";
defparam \IR_IF[22]~I .input_power_up = "low";
defparam \IR_IF[22]~I .input_register_mode = "none";
defparam \IR_IF[22]~I .input_sync_reset = "none";
defparam \IR_IF[22]~I .oe_async_reset = "none";
defparam \IR_IF[22]~I .oe_power_up = "low";
defparam \IR_IF[22]~I .oe_register_mode = "none";
defparam \IR_IF[22]~I .oe_sync_reset = "none";
defparam \IR_IF[22]~I .operation_mode = "output";
defparam \IR_IF[22]~I .output_async_reset = "none";
defparam \IR_IF[22]~I .output_power_up = "low";
defparam \IR_IF[22]~I .output_register_mode = "none";
defparam \IR_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[23]~I (
	.datain(\instruct|ram~80_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[23]));
// synopsys translate_off
defparam \IR_IF[23]~I .input_async_reset = "none";
defparam \IR_IF[23]~I .input_power_up = "low";
defparam \IR_IF[23]~I .input_register_mode = "none";
defparam \IR_IF[23]~I .input_sync_reset = "none";
defparam \IR_IF[23]~I .oe_async_reset = "none";
defparam \IR_IF[23]~I .oe_power_up = "low";
defparam \IR_IF[23]~I .oe_register_mode = "none";
defparam \IR_IF[23]~I .oe_sync_reset = "none";
defparam \IR_IF[23]~I .operation_mode = "output";
defparam \IR_IF[23]~I .output_async_reset = "none";
defparam \IR_IF[23]~I .output_power_up = "low";
defparam \IR_IF[23]~I .output_register_mode = "none";
defparam \IR_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[24]~I (
	.datain(\instruct|ram~84_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[24]));
// synopsys translate_off
defparam \IR_IF[24]~I .input_async_reset = "none";
defparam \IR_IF[24]~I .input_power_up = "low";
defparam \IR_IF[24]~I .input_register_mode = "none";
defparam \IR_IF[24]~I .input_sync_reset = "none";
defparam \IR_IF[24]~I .oe_async_reset = "none";
defparam \IR_IF[24]~I .oe_power_up = "low";
defparam \IR_IF[24]~I .oe_register_mode = "none";
defparam \IR_IF[24]~I .oe_sync_reset = "none";
defparam \IR_IF[24]~I .operation_mode = "output";
defparam \IR_IF[24]~I .output_async_reset = "none";
defparam \IR_IF[24]~I .output_power_up = "low";
defparam \IR_IF[24]~I .output_register_mode = "none";
defparam \IR_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[25]~I (
	.datain(\instruct|ram~86_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[25]));
// synopsys translate_off
defparam \IR_IF[25]~I .input_async_reset = "none";
defparam \IR_IF[25]~I .input_power_up = "low";
defparam \IR_IF[25]~I .input_register_mode = "none";
defparam \IR_IF[25]~I .input_sync_reset = "none";
defparam \IR_IF[25]~I .oe_async_reset = "none";
defparam \IR_IF[25]~I .oe_power_up = "low";
defparam \IR_IF[25]~I .oe_register_mode = "none";
defparam \IR_IF[25]~I .oe_sync_reset = "none";
defparam \IR_IF[25]~I .operation_mode = "output";
defparam \IR_IF[25]~I .output_async_reset = "none";
defparam \IR_IF[25]~I .output_power_up = "low";
defparam \IR_IF[25]~I .output_register_mode = "none";
defparam \IR_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[26]~I (
	.datain(\instruct|ram~89_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[26]));
// synopsys translate_off
defparam \IR_IF[26]~I .input_async_reset = "none";
defparam \IR_IF[26]~I .input_power_up = "low";
defparam \IR_IF[26]~I .input_register_mode = "none";
defparam \IR_IF[26]~I .input_sync_reset = "none";
defparam \IR_IF[26]~I .oe_async_reset = "none";
defparam \IR_IF[26]~I .oe_power_up = "low";
defparam \IR_IF[26]~I .oe_register_mode = "none";
defparam \IR_IF[26]~I .oe_sync_reset = "none";
defparam \IR_IF[26]~I .operation_mode = "output";
defparam \IR_IF[26]~I .output_async_reset = "none";
defparam \IR_IF[26]~I .output_power_up = "low";
defparam \IR_IF[26]~I .output_register_mode = "none";
defparam \IR_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[27]~I (
	.datain(\instruct|ram~93_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[27]));
// synopsys translate_off
defparam \IR_IF[27]~I .input_async_reset = "none";
defparam \IR_IF[27]~I .input_power_up = "low";
defparam \IR_IF[27]~I .input_register_mode = "none";
defparam \IR_IF[27]~I .input_sync_reset = "none";
defparam \IR_IF[27]~I .oe_async_reset = "none";
defparam \IR_IF[27]~I .oe_power_up = "low";
defparam \IR_IF[27]~I .oe_register_mode = "none";
defparam \IR_IF[27]~I .oe_sync_reset = "none";
defparam \IR_IF[27]~I .operation_mode = "output";
defparam \IR_IF[27]~I .output_async_reset = "none";
defparam \IR_IF[27]~I .output_power_up = "low";
defparam \IR_IF[27]~I .output_register_mode = "none";
defparam \IR_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[28]~I (
	.datain(\instruct|ram~106_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[28]));
// synopsys translate_off
defparam \IR_IF[28]~I .input_async_reset = "none";
defparam \IR_IF[28]~I .input_power_up = "low";
defparam \IR_IF[28]~I .input_register_mode = "none";
defparam \IR_IF[28]~I .input_sync_reset = "none";
defparam \IR_IF[28]~I .oe_async_reset = "none";
defparam \IR_IF[28]~I .oe_power_up = "low";
defparam \IR_IF[28]~I .oe_register_mode = "none";
defparam \IR_IF[28]~I .oe_sync_reset = "none";
defparam \IR_IF[28]~I .operation_mode = "output";
defparam \IR_IF[28]~I .output_async_reset = "none";
defparam \IR_IF[28]~I .output_power_up = "low";
defparam \IR_IF[28]~I .output_register_mode = "none";
defparam \IR_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[29]~I (
	.datain(\instruct|ram~98_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[29]));
// synopsys translate_off
defparam \IR_IF[29]~I .input_async_reset = "none";
defparam \IR_IF[29]~I .input_power_up = "low";
defparam \IR_IF[29]~I .input_register_mode = "none";
defparam \IR_IF[29]~I .input_sync_reset = "none";
defparam \IR_IF[29]~I .oe_async_reset = "none";
defparam \IR_IF[29]~I .oe_power_up = "low";
defparam \IR_IF[29]~I .oe_register_mode = "none";
defparam \IR_IF[29]~I .oe_sync_reset = "none";
defparam \IR_IF[29]~I .operation_mode = "output";
defparam \IR_IF[29]~I .output_async_reset = "none";
defparam \IR_IF[29]~I .output_power_up = "low";
defparam \IR_IF[29]~I .output_register_mode = "none";
defparam \IR_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[30]~I (
	.datain(\instruct|ram~99_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[30]));
// synopsys translate_off
defparam \IR_IF[30]~I .input_async_reset = "none";
defparam \IR_IF[30]~I .input_power_up = "low";
defparam \IR_IF[30]~I .input_register_mode = "none";
defparam \IR_IF[30]~I .input_sync_reset = "none";
defparam \IR_IF[30]~I .oe_async_reset = "none";
defparam \IR_IF[30]~I .oe_power_up = "low";
defparam \IR_IF[30]~I .oe_register_mode = "none";
defparam \IR_IF[30]~I .oe_sync_reset = "none";
defparam \IR_IF[30]~I .operation_mode = "output";
defparam \IR_IF[30]~I .output_async_reset = "none";
defparam \IR_IF[30]~I .output_power_up = "low";
defparam \IR_IF[30]~I .output_register_mode = "none";
defparam \IR_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_IF[31]~I (
	.datain(\instruct|ram~101_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_IF[31]));
// synopsys translate_off
defparam \IR_IF[31]~I .input_async_reset = "none";
defparam \IR_IF[31]~I .input_power_up = "low";
defparam \IR_IF[31]~I .input_register_mode = "none";
defparam \IR_IF[31]~I .input_sync_reset = "none";
defparam \IR_IF[31]~I .oe_async_reset = "none";
defparam \IR_IF[31]~I .oe_power_up = "low";
defparam \IR_IF[31]~I .oe_register_mode = "none";
defparam \IR_IF[31]~I .oe_sync_reset = "none";
defparam \IR_IF[31]~I .operation_mode = "output";
defparam \IR_IF[31]~I .output_async_reset = "none";
defparam \IR_IF[31]~I .output_power_up = "low";
defparam \IR_IF[31]~I .output_register_mode = "none";
defparam \IR_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[0]~I (
	.datain(\shifter|Mux5|Data[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[0]));
// synopsys translate_off
defparam \Shifter_out[0]~I .input_async_reset = "none";
defparam \Shifter_out[0]~I .input_power_up = "low";
defparam \Shifter_out[0]~I .input_register_mode = "none";
defparam \Shifter_out[0]~I .input_sync_reset = "none";
defparam \Shifter_out[0]~I .oe_async_reset = "none";
defparam \Shifter_out[0]~I .oe_power_up = "low";
defparam \Shifter_out[0]~I .oe_register_mode = "none";
defparam \Shifter_out[0]~I .oe_sync_reset = "none";
defparam \Shifter_out[0]~I .operation_mode = "output";
defparam \Shifter_out[0]~I .output_async_reset = "none";
defparam \Shifter_out[0]~I .output_power_up = "low";
defparam \Shifter_out[0]~I .output_register_mode = "none";
defparam \Shifter_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[1]~I (
	.datain(\shifter|Mux5|Data[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[1]));
// synopsys translate_off
defparam \Shifter_out[1]~I .input_async_reset = "none";
defparam \Shifter_out[1]~I .input_power_up = "low";
defparam \Shifter_out[1]~I .input_register_mode = "none";
defparam \Shifter_out[1]~I .input_sync_reset = "none";
defparam \Shifter_out[1]~I .oe_async_reset = "none";
defparam \Shifter_out[1]~I .oe_power_up = "low";
defparam \Shifter_out[1]~I .oe_register_mode = "none";
defparam \Shifter_out[1]~I .oe_sync_reset = "none";
defparam \Shifter_out[1]~I .operation_mode = "output";
defparam \Shifter_out[1]~I .output_async_reset = "none";
defparam \Shifter_out[1]~I .output_power_up = "low";
defparam \Shifter_out[1]~I .output_register_mode = "none";
defparam \Shifter_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[2]~I (
	.datain(\shifter|Mux5|Data[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[2]));
// synopsys translate_off
defparam \Shifter_out[2]~I .input_async_reset = "none";
defparam \Shifter_out[2]~I .input_power_up = "low";
defparam \Shifter_out[2]~I .input_register_mode = "none";
defparam \Shifter_out[2]~I .input_sync_reset = "none";
defparam \Shifter_out[2]~I .oe_async_reset = "none";
defparam \Shifter_out[2]~I .oe_power_up = "low";
defparam \Shifter_out[2]~I .oe_register_mode = "none";
defparam \Shifter_out[2]~I .oe_sync_reset = "none";
defparam \Shifter_out[2]~I .operation_mode = "output";
defparam \Shifter_out[2]~I .output_async_reset = "none";
defparam \Shifter_out[2]~I .output_power_up = "low";
defparam \Shifter_out[2]~I .output_register_mode = "none";
defparam \Shifter_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[3]~I (
	.datain(\shifter|Mux5|Data[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[3]));
// synopsys translate_off
defparam \Shifter_out[3]~I .input_async_reset = "none";
defparam \Shifter_out[3]~I .input_power_up = "low";
defparam \Shifter_out[3]~I .input_register_mode = "none";
defparam \Shifter_out[3]~I .input_sync_reset = "none";
defparam \Shifter_out[3]~I .oe_async_reset = "none";
defparam \Shifter_out[3]~I .oe_power_up = "low";
defparam \Shifter_out[3]~I .oe_register_mode = "none";
defparam \Shifter_out[3]~I .oe_sync_reset = "none";
defparam \Shifter_out[3]~I .operation_mode = "output";
defparam \Shifter_out[3]~I .output_async_reset = "none";
defparam \Shifter_out[3]~I .output_power_up = "low";
defparam \Shifter_out[3]~I .output_register_mode = "none";
defparam \Shifter_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[4]~I (
	.datain(\shifter|Mux5|Data[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[4]));
// synopsys translate_off
defparam \Shifter_out[4]~I .input_async_reset = "none";
defparam \Shifter_out[4]~I .input_power_up = "low";
defparam \Shifter_out[4]~I .input_register_mode = "none";
defparam \Shifter_out[4]~I .input_sync_reset = "none";
defparam \Shifter_out[4]~I .oe_async_reset = "none";
defparam \Shifter_out[4]~I .oe_power_up = "low";
defparam \Shifter_out[4]~I .oe_register_mode = "none";
defparam \Shifter_out[4]~I .oe_sync_reset = "none";
defparam \Shifter_out[4]~I .operation_mode = "output";
defparam \Shifter_out[4]~I .output_async_reset = "none";
defparam \Shifter_out[4]~I .output_power_up = "low";
defparam \Shifter_out[4]~I .output_register_mode = "none";
defparam \Shifter_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[5]~I (
	.datain(\shifter|Mux5|Data[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[5]));
// synopsys translate_off
defparam \Shifter_out[5]~I .input_async_reset = "none";
defparam \Shifter_out[5]~I .input_power_up = "low";
defparam \Shifter_out[5]~I .input_register_mode = "none";
defparam \Shifter_out[5]~I .input_sync_reset = "none";
defparam \Shifter_out[5]~I .oe_async_reset = "none";
defparam \Shifter_out[5]~I .oe_power_up = "low";
defparam \Shifter_out[5]~I .oe_register_mode = "none";
defparam \Shifter_out[5]~I .oe_sync_reset = "none";
defparam \Shifter_out[5]~I .operation_mode = "output";
defparam \Shifter_out[5]~I .output_async_reset = "none";
defparam \Shifter_out[5]~I .output_power_up = "low";
defparam \Shifter_out[5]~I .output_register_mode = "none";
defparam \Shifter_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[6]~I (
	.datain(\shifter|Mux5|Data[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[6]));
// synopsys translate_off
defparam \Shifter_out[6]~I .input_async_reset = "none";
defparam \Shifter_out[6]~I .input_power_up = "low";
defparam \Shifter_out[6]~I .input_register_mode = "none";
defparam \Shifter_out[6]~I .input_sync_reset = "none";
defparam \Shifter_out[6]~I .oe_async_reset = "none";
defparam \Shifter_out[6]~I .oe_power_up = "low";
defparam \Shifter_out[6]~I .oe_register_mode = "none";
defparam \Shifter_out[6]~I .oe_sync_reset = "none";
defparam \Shifter_out[6]~I .operation_mode = "output";
defparam \Shifter_out[6]~I .output_async_reset = "none";
defparam \Shifter_out[6]~I .output_power_up = "low";
defparam \Shifter_out[6]~I .output_register_mode = "none";
defparam \Shifter_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[7]~I (
	.datain(\shifter|Mux5|Data[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[7]));
// synopsys translate_off
defparam \Shifter_out[7]~I .input_async_reset = "none";
defparam \Shifter_out[7]~I .input_power_up = "low";
defparam \Shifter_out[7]~I .input_register_mode = "none";
defparam \Shifter_out[7]~I .input_sync_reset = "none";
defparam \Shifter_out[7]~I .oe_async_reset = "none";
defparam \Shifter_out[7]~I .oe_power_up = "low";
defparam \Shifter_out[7]~I .oe_register_mode = "none";
defparam \Shifter_out[7]~I .oe_sync_reset = "none";
defparam \Shifter_out[7]~I .operation_mode = "output";
defparam \Shifter_out[7]~I .output_async_reset = "none";
defparam \Shifter_out[7]~I .output_power_up = "low";
defparam \Shifter_out[7]~I .output_register_mode = "none";
defparam \Shifter_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[8]~I (
	.datain(\shifter|Mux5|Data[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[8]));
// synopsys translate_off
defparam \Shifter_out[8]~I .input_async_reset = "none";
defparam \Shifter_out[8]~I .input_power_up = "low";
defparam \Shifter_out[8]~I .input_register_mode = "none";
defparam \Shifter_out[8]~I .input_sync_reset = "none";
defparam \Shifter_out[8]~I .oe_async_reset = "none";
defparam \Shifter_out[8]~I .oe_power_up = "low";
defparam \Shifter_out[8]~I .oe_register_mode = "none";
defparam \Shifter_out[8]~I .oe_sync_reset = "none";
defparam \Shifter_out[8]~I .operation_mode = "output";
defparam \Shifter_out[8]~I .output_async_reset = "none";
defparam \Shifter_out[8]~I .output_power_up = "low";
defparam \Shifter_out[8]~I .output_register_mode = "none";
defparam \Shifter_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[9]~I (
	.datain(\shifter|Mux5|Data[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[9]));
// synopsys translate_off
defparam \Shifter_out[9]~I .input_async_reset = "none";
defparam \Shifter_out[9]~I .input_power_up = "low";
defparam \Shifter_out[9]~I .input_register_mode = "none";
defparam \Shifter_out[9]~I .input_sync_reset = "none";
defparam \Shifter_out[9]~I .oe_async_reset = "none";
defparam \Shifter_out[9]~I .oe_power_up = "low";
defparam \Shifter_out[9]~I .oe_register_mode = "none";
defparam \Shifter_out[9]~I .oe_sync_reset = "none";
defparam \Shifter_out[9]~I .operation_mode = "output";
defparam \Shifter_out[9]~I .output_async_reset = "none";
defparam \Shifter_out[9]~I .output_power_up = "low";
defparam \Shifter_out[9]~I .output_register_mode = "none";
defparam \Shifter_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[10]~I (
	.datain(\shifter|Mux5|Data[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[10]));
// synopsys translate_off
defparam \Shifter_out[10]~I .input_async_reset = "none";
defparam \Shifter_out[10]~I .input_power_up = "low";
defparam \Shifter_out[10]~I .input_register_mode = "none";
defparam \Shifter_out[10]~I .input_sync_reset = "none";
defparam \Shifter_out[10]~I .oe_async_reset = "none";
defparam \Shifter_out[10]~I .oe_power_up = "low";
defparam \Shifter_out[10]~I .oe_register_mode = "none";
defparam \Shifter_out[10]~I .oe_sync_reset = "none";
defparam \Shifter_out[10]~I .operation_mode = "output";
defparam \Shifter_out[10]~I .output_async_reset = "none";
defparam \Shifter_out[10]~I .output_power_up = "low";
defparam \Shifter_out[10]~I .output_register_mode = "none";
defparam \Shifter_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[11]~I (
	.datain(\shifter|Mux5|Data[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[11]));
// synopsys translate_off
defparam \Shifter_out[11]~I .input_async_reset = "none";
defparam \Shifter_out[11]~I .input_power_up = "low";
defparam \Shifter_out[11]~I .input_register_mode = "none";
defparam \Shifter_out[11]~I .input_sync_reset = "none";
defparam \Shifter_out[11]~I .oe_async_reset = "none";
defparam \Shifter_out[11]~I .oe_power_up = "low";
defparam \Shifter_out[11]~I .oe_register_mode = "none";
defparam \Shifter_out[11]~I .oe_sync_reset = "none";
defparam \Shifter_out[11]~I .operation_mode = "output";
defparam \Shifter_out[11]~I .output_async_reset = "none";
defparam \Shifter_out[11]~I .output_power_up = "low";
defparam \Shifter_out[11]~I .output_register_mode = "none";
defparam \Shifter_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[12]~I (
	.datain(\shifter|Mux5|Data[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[12]));
// synopsys translate_off
defparam \Shifter_out[12]~I .input_async_reset = "none";
defparam \Shifter_out[12]~I .input_power_up = "low";
defparam \Shifter_out[12]~I .input_register_mode = "none";
defparam \Shifter_out[12]~I .input_sync_reset = "none";
defparam \Shifter_out[12]~I .oe_async_reset = "none";
defparam \Shifter_out[12]~I .oe_power_up = "low";
defparam \Shifter_out[12]~I .oe_register_mode = "none";
defparam \Shifter_out[12]~I .oe_sync_reset = "none";
defparam \Shifter_out[12]~I .operation_mode = "output";
defparam \Shifter_out[12]~I .output_async_reset = "none";
defparam \Shifter_out[12]~I .output_power_up = "low";
defparam \Shifter_out[12]~I .output_register_mode = "none";
defparam \Shifter_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[13]~I (
	.datain(\shifter|Mux5|Data[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[13]));
// synopsys translate_off
defparam \Shifter_out[13]~I .input_async_reset = "none";
defparam \Shifter_out[13]~I .input_power_up = "low";
defparam \Shifter_out[13]~I .input_register_mode = "none";
defparam \Shifter_out[13]~I .input_sync_reset = "none";
defparam \Shifter_out[13]~I .oe_async_reset = "none";
defparam \Shifter_out[13]~I .oe_power_up = "low";
defparam \Shifter_out[13]~I .oe_register_mode = "none";
defparam \Shifter_out[13]~I .oe_sync_reset = "none";
defparam \Shifter_out[13]~I .operation_mode = "output";
defparam \Shifter_out[13]~I .output_async_reset = "none";
defparam \Shifter_out[13]~I .output_power_up = "low";
defparam \Shifter_out[13]~I .output_register_mode = "none";
defparam \Shifter_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[14]~I (
	.datain(\shifter|Mux5|Data[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[14]));
// synopsys translate_off
defparam \Shifter_out[14]~I .input_async_reset = "none";
defparam \Shifter_out[14]~I .input_power_up = "low";
defparam \Shifter_out[14]~I .input_register_mode = "none";
defparam \Shifter_out[14]~I .input_sync_reset = "none";
defparam \Shifter_out[14]~I .oe_async_reset = "none";
defparam \Shifter_out[14]~I .oe_power_up = "low";
defparam \Shifter_out[14]~I .oe_register_mode = "none";
defparam \Shifter_out[14]~I .oe_sync_reset = "none";
defparam \Shifter_out[14]~I .operation_mode = "output";
defparam \Shifter_out[14]~I .output_async_reset = "none";
defparam \Shifter_out[14]~I .output_power_up = "low";
defparam \Shifter_out[14]~I .output_register_mode = "none";
defparam \Shifter_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[15]~I (
	.datain(\shifter|Mux5|Data[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[15]));
// synopsys translate_off
defparam \Shifter_out[15]~I .input_async_reset = "none";
defparam \Shifter_out[15]~I .input_power_up = "low";
defparam \Shifter_out[15]~I .input_register_mode = "none";
defparam \Shifter_out[15]~I .input_sync_reset = "none";
defparam \Shifter_out[15]~I .oe_async_reset = "none";
defparam \Shifter_out[15]~I .oe_power_up = "low";
defparam \Shifter_out[15]~I .oe_register_mode = "none";
defparam \Shifter_out[15]~I .oe_sync_reset = "none";
defparam \Shifter_out[15]~I .operation_mode = "output";
defparam \Shifter_out[15]~I .output_async_reset = "none";
defparam \Shifter_out[15]~I .output_power_up = "low";
defparam \Shifter_out[15]~I .output_register_mode = "none";
defparam \Shifter_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[16]~I (
	.datain(\shifter|Mux5|Data[16]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[16]));
// synopsys translate_off
defparam \Shifter_out[16]~I .input_async_reset = "none";
defparam \Shifter_out[16]~I .input_power_up = "low";
defparam \Shifter_out[16]~I .input_register_mode = "none";
defparam \Shifter_out[16]~I .input_sync_reset = "none";
defparam \Shifter_out[16]~I .oe_async_reset = "none";
defparam \Shifter_out[16]~I .oe_power_up = "low";
defparam \Shifter_out[16]~I .oe_register_mode = "none";
defparam \Shifter_out[16]~I .oe_sync_reset = "none";
defparam \Shifter_out[16]~I .operation_mode = "output";
defparam \Shifter_out[16]~I .output_async_reset = "none";
defparam \Shifter_out[16]~I .output_power_up = "low";
defparam \Shifter_out[16]~I .output_register_mode = "none";
defparam \Shifter_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[17]~I (
	.datain(\shifter|Mux5|Data[17]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[17]));
// synopsys translate_off
defparam \Shifter_out[17]~I .input_async_reset = "none";
defparam \Shifter_out[17]~I .input_power_up = "low";
defparam \Shifter_out[17]~I .input_register_mode = "none";
defparam \Shifter_out[17]~I .input_sync_reset = "none";
defparam \Shifter_out[17]~I .oe_async_reset = "none";
defparam \Shifter_out[17]~I .oe_power_up = "low";
defparam \Shifter_out[17]~I .oe_register_mode = "none";
defparam \Shifter_out[17]~I .oe_sync_reset = "none";
defparam \Shifter_out[17]~I .operation_mode = "output";
defparam \Shifter_out[17]~I .output_async_reset = "none";
defparam \Shifter_out[17]~I .output_power_up = "low";
defparam \Shifter_out[17]~I .output_register_mode = "none";
defparam \Shifter_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[18]~I (
	.datain(\shifter|Mux5|Data[18]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[18]));
// synopsys translate_off
defparam \Shifter_out[18]~I .input_async_reset = "none";
defparam \Shifter_out[18]~I .input_power_up = "low";
defparam \Shifter_out[18]~I .input_register_mode = "none";
defparam \Shifter_out[18]~I .input_sync_reset = "none";
defparam \Shifter_out[18]~I .oe_async_reset = "none";
defparam \Shifter_out[18]~I .oe_power_up = "low";
defparam \Shifter_out[18]~I .oe_register_mode = "none";
defparam \Shifter_out[18]~I .oe_sync_reset = "none";
defparam \Shifter_out[18]~I .operation_mode = "output";
defparam \Shifter_out[18]~I .output_async_reset = "none";
defparam \Shifter_out[18]~I .output_power_up = "low";
defparam \Shifter_out[18]~I .output_register_mode = "none";
defparam \Shifter_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[19]~I (
	.datain(\shifter|Mux5|Data[19]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[19]));
// synopsys translate_off
defparam \Shifter_out[19]~I .input_async_reset = "none";
defparam \Shifter_out[19]~I .input_power_up = "low";
defparam \Shifter_out[19]~I .input_register_mode = "none";
defparam \Shifter_out[19]~I .input_sync_reset = "none";
defparam \Shifter_out[19]~I .oe_async_reset = "none";
defparam \Shifter_out[19]~I .oe_power_up = "low";
defparam \Shifter_out[19]~I .oe_register_mode = "none";
defparam \Shifter_out[19]~I .oe_sync_reset = "none";
defparam \Shifter_out[19]~I .operation_mode = "output";
defparam \Shifter_out[19]~I .output_async_reset = "none";
defparam \Shifter_out[19]~I .output_power_up = "low";
defparam \Shifter_out[19]~I .output_register_mode = "none";
defparam \Shifter_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[20]~I (
	.datain(\shifter|Mux5|Data[20]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[20]));
// synopsys translate_off
defparam \Shifter_out[20]~I .input_async_reset = "none";
defparam \Shifter_out[20]~I .input_power_up = "low";
defparam \Shifter_out[20]~I .input_register_mode = "none";
defparam \Shifter_out[20]~I .input_sync_reset = "none";
defparam \Shifter_out[20]~I .oe_async_reset = "none";
defparam \Shifter_out[20]~I .oe_power_up = "low";
defparam \Shifter_out[20]~I .oe_register_mode = "none";
defparam \Shifter_out[20]~I .oe_sync_reset = "none";
defparam \Shifter_out[20]~I .operation_mode = "output";
defparam \Shifter_out[20]~I .output_async_reset = "none";
defparam \Shifter_out[20]~I .output_power_up = "low";
defparam \Shifter_out[20]~I .output_register_mode = "none";
defparam \Shifter_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[21]~I (
	.datain(\shifter|Mux5|Data[21]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[21]));
// synopsys translate_off
defparam \Shifter_out[21]~I .input_async_reset = "none";
defparam \Shifter_out[21]~I .input_power_up = "low";
defparam \Shifter_out[21]~I .input_register_mode = "none";
defparam \Shifter_out[21]~I .input_sync_reset = "none";
defparam \Shifter_out[21]~I .oe_async_reset = "none";
defparam \Shifter_out[21]~I .oe_power_up = "low";
defparam \Shifter_out[21]~I .oe_register_mode = "none";
defparam \Shifter_out[21]~I .oe_sync_reset = "none";
defparam \Shifter_out[21]~I .operation_mode = "output";
defparam \Shifter_out[21]~I .output_async_reset = "none";
defparam \Shifter_out[21]~I .output_power_up = "low";
defparam \Shifter_out[21]~I .output_register_mode = "none";
defparam \Shifter_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[22]~I (
	.datain(\shifter|Mux5|Data[22]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[22]));
// synopsys translate_off
defparam \Shifter_out[22]~I .input_async_reset = "none";
defparam \Shifter_out[22]~I .input_power_up = "low";
defparam \Shifter_out[22]~I .input_register_mode = "none";
defparam \Shifter_out[22]~I .input_sync_reset = "none";
defparam \Shifter_out[22]~I .oe_async_reset = "none";
defparam \Shifter_out[22]~I .oe_power_up = "low";
defparam \Shifter_out[22]~I .oe_register_mode = "none";
defparam \Shifter_out[22]~I .oe_sync_reset = "none";
defparam \Shifter_out[22]~I .operation_mode = "output";
defparam \Shifter_out[22]~I .output_async_reset = "none";
defparam \Shifter_out[22]~I .output_power_up = "low";
defparam \Shifter_out[22]~I .output_register_mode = "none";
defparam \Shifter_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[23]~I (
	.datain(\shifter|Mux5|Data[23]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[23]));
// synopsys translate_off
defparam \Shifter_out[23]~I .input_async_reset = "none";
defparam \Shifter_out[23]~I .input_power_up = "low";
defparam \Shifter_out[23]~I .input_register_mode = "none";
defparam \Shifter_out[23]~I .input_sync_reset = "none";
defparam \Shifter_out[23]~I .oe_async_reset = "none";
defparam \Shifter_out[23]~I .oe_power_up = "low";
defparam \Shifter_out[23]~I .oe_register_mode = "none";
defparam \Shifter_out[23]~I .oe_sync_reset = "none";
defparam \Shifter_out[23]~I .operation_mode = "output";
defparam \Shifter_out[23]~I .output_async_reset = "none";
defparam \Shifter_out[23]~I .output_power_up = "low";
defparam \Shifter_out[23]~I .output_register_mode = "none";
defparam \Shifter_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[24]~I (
	.datain(\shifter|Mux5|Data[24]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[24]));
// synopsys translate_off
defparam \Shifter_out[24]~I .input_async_reset = "none";
defparam \Shifter_out[24]~I .input_power_up = "low";
defparam \Shifter_out[24]~I .input_register_mode = "none";
defparam \Shifter_out[24]~I .input_sync_reset = "none";
defparam \Shifter_out[24]~I .oe_async_reset = "none";
defparam \Shifter_out[24]~I .oe_power_up = "low";
defparam \Shifter_out[24]~I .oe_register_mode = "none";
defparam \Shifter_out[24]~I .oe_sync_reset = "none";
defparam \Shifter_out[24]~I .operation_mode = "output";
defparam \Shifter_out[24]~I .output_async_reset = "none";
defparam \Shifter_out[24]~I .output_power_up = "low";
defparam \Shifter_out[24]~I .output_register_mode = "none";
defparam \Shifter_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[25]~I (
	.datain(\shifter|Mux5|Data[25]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[25]));
// synopsys translate_off
defparam \Shifter_out[25]~I .input_async_reset = "none";
defparam \Shifter_out[25]~I .input_power_up = "low";
defparam \Shifter_out[25]~I .input_register_mode = "none";
defparam \Shifter_out[25]~I .input_sync_reset = "none";
defparam \Shifter_out[25]~I .oe_async_reset = "none";
defparam \Shifter_out[25]~I .oe_power_up = "low";
defparam \Shifter_out[25]~I .oe_register_mode = "none";
defparam \Shifter_out[25]~I .oe_sync_reset = "none";
defparam \Shifter_out[25]~I .operation_mode = "output";
defparam \Shifter_out[25]~I .output_async_reset = "none";
defparam \Shifter_out[25]~I .output_power_up = "low";
defparam \Shifter_out[25]~I .output_register_mode = "none";
defparam \Shifter_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[26]~I (
	.datain(\shifter|Mux5|Data[26]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[26]));
// synopsys translate_off
defparam \Shifter_out[26]~I .input_async_reset = "none";
defparam \Shifter_out[26]~I .input_power_up = "low";
defparam \Shifter_out[26]~I .input_register_mode = "none";
defparam \Shifter_out[26]~I .input_sync_reset = "none";
defparam \Shifter_out[26]~I .oe_async_reset = "none";
defparam \Shifter_out[26]~I .oe_power_up = "low";
defparam \Shifter_out[26]~I .oe_register_mode = "none";
defparam \Shifter_out[26]~I .oe_sync_reset = "none";
defparam \Shifter_out[26]~I .operation_mode = "output";
defparam \Shifter_out[26]~I .output_async_reset = "none";
defparam \Shifter_out[26]~I .output_power_up = "low";
defparam \Shifter_out[26]~I .output_register_mode = "none";
defparam \Shifter_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[27]~I (
	.datain(\shifter|Mux5|Data[27]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[27]));
// synopsys translate_off
defparam \Shifter_out[27]~I .input_async_reset = "none";
defparam \Shifter_out[27]~I .input_power_up = "low";
defparam \Shifter_out[27]~I .input_register_mode = "none";
defparam \Shifter_out[27]~I .input_sync_reset = "none";
defparam \Shifter_out[27]~I .oe_async_reset = "none";
defparam \Shifter_out[27]~I .oe_power_up = "low";
defparam \Shifter_out[27]~I .oe_register_mode = "none";
defparam \Shifter_out[27]~I .oe_sync_reset = "none";
defparam \Shifter_out[27]~I .operation_mode = "output";
defparam \Shifter_out[27]~I .output_async_reset = "none";
defparam \Shifter_out[27]~I .output_power_up = "low";
defparam \Shifter_out[27]~I .output_register_mode = "none";
defparam \Shifter_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[28]~I (
	.datain(\shifter|Mux5|Data[28]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[28]));
// synopsys translate_off
defparam \Shifter_out[28]~I .input_async_reset = "none";
defparam \Shifter_out[28]~I .input_power_up = "low";
defparam \Shifter_out[28]~I .input_register_mode = "none";
defparam \Shifter_out[28]~I .input_sync_reset = "none";
defparam \Shifter_out[28]~I .oe_async_reset = "none";
defparam \Shifter_out[28]~I .oe_power_up = "low";
defparam \Shifter_out[28]~I .oe_register_mode = "none";
defparam \Shifter_out[28]~I .oe_sync_reset = "none";
defparam \Shifter_out[28]~I .operation_mode = "output";
defparam \Shifter_out[28]~I .output_async_reset = "none";
defparam \Shifter_out[28]~I .output_power_up = "low";
defparam \Shifter_out[28]~I .output_register_mode = "none";
defparam \Shifter_out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[29]~I (
	.datain(\shifter|Mux5|Data[29]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[29]));
// synopsys translate_off
defparam \Shifter_out[29]~I .input_async_reset = "none";
defparam \Shifter_out[29]~I .input_power_up = "low";
defparam \Shifter_out[29]~I .input_register_mode = "none";
defparam \Shifter_out[29]~I .input_sync_reset = "none";
defparam \Shifter_out[29]~I .oe_async_reset = "none";
defparam \Shifter_out[29]~I .oe_power_up = "low";
defparam \Shifter_out[29]~I .oe_register_mode = "none";
defparam \Shifter_out[29]~I .oe_sync_reset = "none";
defparam \Shifter_out[29]~I .operation_mode = "output";
defparam \Shifter_out[29]~I .output_async_reset = "none";
defparam \Shifter_out[29]~I .output_power_up = "low";
defparam \Shifter_out[29]~I .output_register_mode = "none";
defparam \Shifter_out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[30]~I (
	.datain(\shifter|Mux5|Data[30]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[30]));
// synopsys translate_off
defparam \Shifter_out[30]~I .input_async_reset = "none";
defparam \Shifter_out[30]~I .input_power_up = "low";
defparam \Shifter_out[30]~I .input_register_mode = "none";
defparam \Shifter_out[30]~I .input_sync_reset = "none";
defparam \Shifter_out[30]~I .oe_async_reset = "none";
defparam \Shifter_out[30]~I .oe_power_up = "low";
defparam \Shifter_out[30]~I .oe_register_mode = "none";
defparam \Shifter_out[30]~I .oe_sync_reset = "none";
defparam \Shifter_out[30]~I .operation_mode = "output";
defparam \Shifter_out[30]~I .output_async_reset = "none";
defparam \Shifter_out[30]~I .output_power_up = "low";
defparam \Shifter_out[30]~I .output_register_mode = "none";
defparam \Shifter_out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Shifter_out[31]~I (
	.datain(\shifter|Mux5|Data[31]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Shifter_out[31]));
// synopsys translate_off
defparam \Shifter_out[31]~I .input_async_reset = "none";
defparam \Shifter_out[31]~I .input_power_up = "low";
defparam \Shifter_out[31]~I .input_register_mode = "none";
defparam \Shifter_out[31]~I .input_sync_reset = "none";
defparam \Shifter_out[31]~I .oe_async_reset = "none";
defparam \Shifter_out[31]~I .oe_power_up = "low";
defparam \Shifter_out[31]~I .oe_register_mode = "none";
defparam \Shifter_out[31]~I .oe_sync_reset = "none";
defparam \Shifter_out[31]~I .operation_mode = "output";
defparam \Shifter_out[31]~I .output_async_reset = "none";
defparam \Shifter_out[31]~I .output_power_up = "low";
defparam \Shifter_out[31]~I .output_register_mode = "none";
defparam \Shifter_out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[0]~I (
	.datain(\Rd_in~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[0]));
// synopsys translate_off
defparam \Rd_in[0]~I .input_async_reset = "none";
defparam \Rd_in[0]~I .input_power_up = "low";
defparam \Rd_in[0]~I .input_register_mode = "none";
defparam \Rd_in[0]~I .input_sync_reset = "none";
defparam \Rd_in[0]~I .oe_async_reset = "none";
defparam \Rd_in[0]~I .oe_power_up = "low";
defparam \Rd_in[0]~I .oe_register_mode = "none";
defparam \Rd_in[0]~I .oe_sync_reset = "none";
defparam \Rd_in[0]~I .operation_mode = "output";
defparam \Rd_in[0]~I .output_async_reset = "none";
defparam \Rd_in[0]~I .output_power_up = "low";
defparam \Rd_in[0]~I .output_register_mode = "none";
defparam \Rd_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[1]~I (
	.datain(\Rd_in~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[1]));
// synopsys translate_off
defparam \Rd_in[1]~I .input_async_reset = "none";
defparam \Rd_in[1]~I .input_power_up = "low";
defparam \Rd_in[1]~I .input_register_mode = "none";
defparam \Rd_in[1]~I .input_sync_reset = "none";
defparam \Rd_in[1]~I .oe_async_reset = "none";
defparam \Rd_in[1]~I .oe_power_up = "low";
defparam \Rd_in[1]~I .oe_register_mode = "none";
defparam \Rd_in[1]~I .oe_sync_reset = "none";
defparam \Rd_in[1]~I .operation_mode = "output";
defparam \Rd_in[1]~I .output_async_reset = "none";
defparam \Rd_in[1]~I .output_power_up = "low";
defparam \Rd_in[1]~I .output_register_mode = "none";
defparam \Rd_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[2]~I (
	.datain(\Rd_in~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[2]));
// synopsys translate_off
defparam \Rd_in[2]~I .input_async_reset = "none";
defparam \Rd_in[2]~I .input_power_up = "low";
defparam \Rd_in[2]~I .input_register_mode = "none";
defparam \Rd_in[2]~I .input_sync_reset = "none";
defparam \Rd_in[2]~I .oe_async_reset = "none";
defparam \Rd_in[2]~I .oe_power_up = "low";
defparam \Rd_in[2]~I .oe_register_mode = "none";
defparam \Rd_in[2]~I .oe_sync_reset = "none";
defparam \Rd_in[2]~I .operation_mode = "output";
defparam \Rd_in[2]~I .output_async_reset = "none";
defparam \Rd_in[2]~I .output_power_up = "low";
defparam \Rd_in[2]~I .output_register_mode = "none";
defparam \Rd_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[3]~I (
	.datain(\Rd_in~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[3]));
// synopsys translate_off
defparam \Rd_in[3]~I .input_async_reset = "none";
defparam \Rd_in[3]~I .input_power_up = "low";
defparam \Rd_in[3]~I .input_register_mode = "none";
defparam \Rd_in[3]~I .input_sync_reset = "none";
defparam \Rd_in[3]~I .oe_async_reset = "none";
defparam \Rd_in[3]~I .oe_power_up = "low";
defparam \Rd_in[3]~I .oe_register_mode = "none";
defparam \Rd_in[3]~I .oe_sync_reset = "none";
defparam \Rd_in[3]~I .operation_mode = "output";
defparam \Rd_in[3]~I .output_async_reset = "none";
defparam \Rd_in[3]~I .output_power_up = "low";
defparam \Rd_in[3]~I .output_register_mode = "none";
defparam \Rd_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[4]~I (
	.datain(\Rd_in~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[4]));
// synopsys translate_off
defparam \Rd_in[4]~I .input_async_reset = "none";
defparam \Rd_in[4]~I .input_power_up = "low";
defparam \Rd_in[4]~I .input_register_mode = "none";
defparam \Rd_in[4]~I .input_sync_reset = "none";
defparam \Rd_in[4]~I .oe_async_reset = "none";
defparam \Rd_in[4]~I .oe_power_up = "low";
defparam \Rd_in[4]~I .oe_register_mode = "none";
defparam \Rd_in[4]~I .oe_sync_reset = "none";
defparam \Rd_in[4]~I .operation_mode = "output";
defparam \Rd_in[4]~I .output_async_reset = "none";
defparam \Rd_in[4]~I .output_power_up = "low";
defparam \Rd_in[4]~I .output_register_mode = "none";
defparam \Rd_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[5]~I (
	.datain(\Rd_in~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[5]));
// synopsys translate_off
defparam \Rd_in[5]~I .input_async_reset = "none";
defparam \Rd_in[5]~I .input_power_up = "low";
defparam \Rd_in[5]~I .input_register_mode = "none";
defparam \Rd_in[5]~I .input_sync_reset = "none";
defparam \Rd_in[5]~I .oe_async_reset = "none";
defparam \Rd_in[5]~I .oe_power_up = "low";
defparam \Rd_in[5]~I .oe_register_mode = "none";
defparam \Rd_in[5]~I .oe_sync_reset = "none";
defparam \Rd_in[5]~I .operation_mode = "output";
defparam \Rd_in[5]~I .output_async_reset = "none";
defparam \Rd_in[5]~I .output_power_up = "low";
defparam \Rd_in[5]~I .output_register_mode = "none";
defparam \Rd_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[6]~I (
	.datain(\Rd_in~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[6]));
// synopsys translate_off
defparam \Rd_in[6]~I .input_async_reset = "none";
defparam \Rd_in[6]~I .input_power_up = "low";
defparam \Rd_in[6]~I .input_register_mode = "none";
defparam \Rd_in[6]~I .input_sync_reset = "none";
defparam \Rd_in[6]~I .oe_async_reset = "none";
defparam \Rd_in[6]~I .oe_power_up = "low";
defparam \Rd_in[6]~I .oe_register_mode = "none";
defparam \Rd_in[6]~I .oe_sync_reset = "none";
defparam \Rd_in[6]~I .operation_mode = "output";
defparam \Rd_in[6]~I .output_async_reset = "none";
defparam \Rd_in[6]~I .output_power_up = "low";
defparam \Rd_in[6]~I .output_register_mode = "none";
defparam \Rd_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[7]~I (
	.datain(\Rd_in~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[7]));
// synopsys translate_off
defparam \Rd_in[7]~I .input_async_reset = "none";
defparam \Rd_in[7]~I .input_power_up = "low";
defparam \Rd_in[7]~I .input_register_mode = "none";
defparam \Rd_in[7]~I .input_sync_reset = "none";
defparam \Rd_in[7]~I .oe_async_reset = "none";
defparam \Rd_in[7]~I .oe_power_up = "low";
defparam \Rd_in[7]~I .oe_register_mode = "none";
defparam \Rd_in[7]~I .oe_sync_reset = "none";
defparam \Rd_in[7]~I .operation_mode = "output";
defparam \Rd_in[7]~I .output_async_reset = "none";
defparam \Rd_in[7]~I .output_power_up = "low";
defparam \Rd_in[7]~I .output_register_mode = "none";
defparam \Rd_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[8]~I (
	.datain(\Rd_in~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[8]));
// synopsys translate_off
defparam \Rd_in[8]~I .input_async_reset = "none";
defparam \Rd_in[8]~I .input_power_up = "low";
defparam \Rd_in[8]~I .input_register_mode = "none";
defparam \Rd_in[8]~I .input_sync_reset = "none";
defparam \Rd_in[8]~I .oe_async_reset = "none";
defparam \Rd_in[8]~I .oe_power_up = "low";
defparam \Rd_in[8]~I .oe_register_mode = "none";
defparam \Rd_in[8]~I .oe_sync_reset = "none";
defparam \Rd_in[8]~I .operation_mode = "output";
defparam \Rd_in[8]~I .output_async_reset = "none";
defparam \Rd_in[8]~I .output_power_up = "low";
defparam \Rd_in[8]~I .output_register_mode = "none";
defparam \Rd_in[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[9]~I (
	.datain(\Rd_in~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[9]));
// synopsys translate_off
defparam \Rd_in[9]~I .input_async_reset = "none";
defparam \Rd_in[9]~I .input_power_up = "low";
defparam \Rd_in[9]~I .input_register_mode = "none";
defparam \Rd_in[9]~I .input_sync_reset = "none";
defparam \Rd_in[9]~I .oe_async_reset = "none";
defparam \Rd_in[9]~I .oe_power_up = "low";
defparam \Rd_in[9]~I .oe_register_mode = "none";
defparam \Rd_in[9]~I .oe_sync_reset = "none";
defparam \Rd_in[9]~I .operation_mode = "output";
defparam \Rd_in[9]~I .output_async_reset = "none";
defparam \Rd_in[9]~I .output_power_up = "low";
defparam \Rd_in[9]~I .output_register_mode = "none";
defparam \Rd_in[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[10]~I (
	.datain(\Rd_in~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[10]));
// synopsys translate_off
defparam \Rd_in[10]~I .input_async_reset = "none";
defparam \Rd_in[10]~I .input_power_up = "low";
defparam \Rd_in[10]~I .input_register_mode = "none";
defparam \Rd_in[10]~I .input_sync_reset = "none";
defparam \Rd_in[10]~I .oe_async_reset = "none";
defparam \Rd_in[10]~I .oe_power_up = "low";
defparam \Rd_in[10]~I .oe_register_mode = "none";
defparam \Rd_in[10]~I .oe_sync_reset = "none";
defparam \Rd_in[10]~I .operation_mode = "output";
defparam \Rd_in[10]~I .output_async_reset = "none";
defparam \Rd_in[10]~I .output_power_up = "low";
defparam \Rd_in[10]~I .output_register_mode = "none";
defparam \Rd_in[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[11]~I (
	.datain(\Rd_in~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[11]));
// synopsys translate_off
defparam \Rd_in[11]~I .input_async_reset = "none";
defparam \Rd_in[11]~I .input_power_up = "low";
defparam \Rd_in[11]~I .input_register_mode = "none";
defparam \Rd_in[11]~I .input_sync_reset = "none";
defparam \Rd_in[11]~I .oe_async_reset = "none";
defparam \Rd_in[11]~I .oe_power_up = "low";
defparam \Rd_in[11]~I .oe_register_mode = "none";
defparam \Rd_in[11]~I .oe_sync_reset = "none";
defparam \Rd_in[11]~I .operation_mode = "output";
defparam \Rd_in[11]~I .output_async_reset = "none";
defparam \Rd_in[11]~I .output_power_up = "low";
defparam \Rd_in[11]~I .output_register_mode = "none";
defparam \Rd_in[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[12]~I (
	.datain(\Rd_in~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[12]));
// synopsys translate_off
defparam \Rd_in[12]~I .input_async_reset = "none";
defparam \Rd_in[12]~I .input_power_up = "low";
defparam \Rd_in[12]~I .input_register_mode = "none";
defparam \Rd_in[12]~I .input_sync_reset = "none";
defparam \Rd_in[12]~I .oe_async_reset = "none";
defparam \Rd_in[12]~I .oe_power_up = "low";
defparam \Rd_in[12]~I .oe_register_mode = "none";
defparam \Rd_in[12]~I .oe_sync_reset = "none";
defparam \Rd_in[12]~I .operation_mode = "output";
defparam \Rd_in[12]~I .output_async_reset = "none";
defparam \Rd_in[12]~I .output_power_up = "low";
defparam \Rd_in[12]~I .output_register_mode = "none";
defparam \Rd_in[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[13]~I (
	.datain(\Rd_in~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[13]));
// synopsys translate_off
defparam \Rd_in[13]~I .input_async_reset = "none";
defparam \Rd_in[13]~I .input_power_up = "low";
defparam \Rd_in[13]~I .input_register_mode = "none";
defparam \Rd_in[13]~I .input_sync_reset = "none";
defparam \Rd_in[13]~I .oe_async_reset = "none";
defparam \Rd_in[13]~I .oe_power_up = "low";
defparam \Rd_in[13]~I .oe_register_mode = "none";
defparam \Rd_in[13]~I .oe_sync_reset = "none";
defparam \Rd_in[13]~I .operation_mode = "output";
defparam \Rd_in[13]~I .output_async_reset = "none";
defparam \Rd_in[13]~I .output_power_up = "low";
defparam \Rd_in[13]~I .output_register_mode = "none";
defparam \Rd_in[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[14]~I (
	.datain(\Rd_in~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[14]));
// synopsys translate_off
defparam \Rd_in[14]~I .input_async_reset = "none";
defparam \Rd_in[14]~I .input_power_up = "low";
defparam \Rd_in[14]~I .input_register_mode = "none";
defparam \Rd_in[14]~I .input_sync_reset = "none";
defparam \Rd_in[14]~I .oe_async_reset = "none";
defparam \Rd_in[14]~I .oe_power_up = "low";
defparam \Rd_in[14]~I .oe_register_mode = "none";
defparam \Rd_in[14]~I .oe_sync_reset = "none";
defparam \Rd_in[14]~I .operation_mode = "output";
defparam \Rd_in[14]~I .output_async_reset = "none";
defparam \Rd_in[14]~I .output_power_up = "low";
defparam \Rd_in[14]~I .output_register_mode = "none";
defparam \Rd_in[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[15]~I (
	.datain(\Rd_in~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[15]));
// synopsys translate_off
defparam \Rd_in[15]~I .input_async_reset = "none";
defparam \Rd_in[15]~I .input_power_up = "low";
defparam \Rd_in[15]~I .input_register_mode = "none";
defparam \Rd_in[15]~I .input_sync_reset = "none";
defparam \Rd_in[15]~I .oe_async_reset = "none";
defparam \Rd_in[15]~I .oe_power_up = "low";
defparam \Rd_in[15]~I .oe_register_mode = "none";
defparam \Rd_in[15]~I .oe_sync_reset = "none";
defparam \Rd_in[15]~I .operation_mode = "output";
defparam \Rd_in[15]~I .output_async_reset = "none";
defparam \Rd_in[15]~I .output_power_up = "low";
defparam \Rd_in[15]~I .output_register_mode = "none";
defparam \Rd_in[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[16]~I (
	.datain(\Rd_in~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[16]));
// synopsys translate_off
defparam \Rd_in[16]~I .input_async_reset = "none";
defparam \Rd_in[16]~I .input_power_up = "low";
defparam \Rd_in[16]~I .input_register_mode = "none";
defparam \Rd_in[16]~I .input_sync_reset = "none";
defparam \Rd_in[16]~I .oe_async_reset = "none";
defparam \Rd_in[16]~I .oe_power_up = "low";
defparam \Rd_in[16]~I .oe_register_mode = "none";
defparam \Rd_in[16]~I .oe_sync_reset = "none";
defparam \Rd_in[16]~I .operation_mode = "output";
defparam \Rd_in[16]~I .output_async_reset = "none";
defparam \Rd_in[16]~I .output_power_up = "low";
defparam \Rd_in[16]~I .output_register_mode = "none";
defparam \Rd_in[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[17]~I (
	.datain(\Rd_in~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[17]));
// synopsys translate_off
defparam \Rd_in[17]~I .input_async_reset = "none";
defparam \Rd_in[17]~I .input_power_up = "low";
defparam \Rd_in[17]~I .input_register_mode = "none";
defparam \Rd_in[17]~I .input_sync_reset = "none";
defparam \Rd_in[17]~I .oe_async_reset = "none";
defparam \Rd_in[17]~I .oe_power_up = "low";
defparam \Rd_in[17]~I .oe_register_mode = "none";
defparam \Rd_in[17]~I .oe_sync_reset = "none";
defparam \Rd_in[17]~I .operation_mode = "output";
defparam \Rd_in[17]~I .output_async_reset = "none";
defparam \Rd_in[17]~I .output_power_up = "low";
defparam \Rd_in[17]~I .output_register_mode = "none";
defparam \Rd_in[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[18]~I (
	.datain(\Rd_in~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[18]));
// synopsys translate_off
defparam \Rd_in[18]~I .input_async_reset = "none";
defparam \Rd_in[18]~I .input_power_up = "low";
defparam \Rd_in[18]~I .input_register_mode = "none";
defparam \Rd_in[18]~I .input_sync_reset = "none";
defparam \Rd_in[18]~I .oe_async_reset = "none";
defparam \Rd_in[18]~I .oe_power_up = "low";
defparam \Rd_in[18]~I .oe_register_mode = "none";
defparam \Rd_in[18]~I .oe_sync_reset = "none";
defparam \Rd_in[18]~I .operation_mode = "output";
defparam \Rd_in[18]~I .output_async_reset = "none";
defparam \Rd_in[18]~I .output_power_up = "low";
defparam \Rd_in[18]~I .output_register_mode = "none";
defparam \Rd_in[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[19]~I (
	.datain(\Rd_in~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[19]));
// synopsys translate_off
defparam \Rd_in[19]~I .input_async_reset = "none";
defparam \Rd_in[19]~I .input_power_up = "low";
defparam \Rd_in[19]~I .input_register_mode = "none";
defparam \Rd_in[19]~I .input_sync_reset = "none";
defparam \Rd_in[19]~I .oe_async_reset = "none";
defparam \Rd_in[19]~I .oe_power_up = "low";
defparam \Rd_in[19]~I .oe_register_mode = "none";
defparam \Rd_in[19]~I .oe_sync_reset = "none";
defparam \Rd_in[19]~I .operation_mode = "output";
defparam \Rd_in[19]~I .output_async_reset = "none";
defparam \Rd_in[19]~I .output_power_up = "low";
defparam \Rd_in[19]~I .output_register_mode = "none";
defparam \Rd_in[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[20]~I (
	.datain(\Rd_in~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[20]));
// synopsys translate_off
defparam \Rd_in[20]~I .input_async_reset = "none";
defparam \Rd_in[20]~I .input_power_up = "low";
defparam \Rd_in[20]~I .input_register_mode = "none";
defparam \Rd_in[20]~I .input_sync_reset = "none";
defparam \Rd_in[20]~I .oe_async_reset = "none";
defparam \Rd_in[20]~I .oe_power_up = "low";
defparam \Rd_in[20]~I .oe_register_mode = "none";
defparam \Rd_in[20]~I .oe_sync_reset = "none";
defparam \Rd_in[20]~I .operation_mode = "output";
defparam \Rd_in[20]~I .output_async_reset = "none";
defparam \Rd_in[20]~I .output_power_up = "low";
defparam \Rd_in[20]~I .output_register_mode = "none";
defparam \Rd_in[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[21]~I (
	.datain(\Rd_in~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[21]));
// synopsys translate_off
defparam \Rd_in[21]~I .input_async_reset = "none";
defparam \Rd_in[21]~I .input_power_up = "low";
defparam \Rd_in[21]~I .input_register_mode = "none";
defparam \Rd_in[21]~I .input_sync_reset = "none";
defparam \Rd_in[21]~I .oe_async_reset = "none";
defparam \Rd_in[21]~I .oe_power_up = "low";
defparam \Rd_in[21]~I .oe_register_mode = "none";
defparam \Rd_in[21]~I .oe_sync_reset = "none";
defparam \Rd_in[21]~I .operation_mode = "output";
defparam \Rd_in[21]~I .output_async_reset = "none";
defparam \Rd_in[21]~I .output_power_up = "low";
defparam \Rd_in[21]~I .output_register_mode = "none";
defparam \Rd_in[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[22]~I (
	.datain(\Rd_in~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[22]));
// synopsys translate_off
defparam \Rd_in[22]~I .input_async_reset = "none";
defparam \Rd_in[22]~I .input_power_up = "low";
defparam \Rd_in[22]~I .input_register_mode = "none";
defparam \Rd_in[22]~I .input_sync_reset = "none";
defparam \Rd_in[22]~I .oe_async_reset = "none";
defparam \Rd_in[22]~I .oe_power_up = "low";
defparam \Rd_in[22]~I .oe_register_mode = "none";
defparam \Rd_in[22]~I .oe_sync_reset = "none";
defparam \Rd_in[22]~I .operation_mode = "output";
defparam \Rd_in[22]~I .output_async_reset = "none";
defparam \Rd_in[22]~I .output_power_up = "low";
defparam \Rd_in[22]~I .output_register_mode = "none";
defparam \Rd_in[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[23]~I (
	.datain(\Rd_in~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[23]));
// synopsys translate_off
defparam \Rd_in[23]~I .input_async_reset = "none";
defparam \Rd_in[23]~I .input_power_up = "low";
defparam \Rd_in[23]~I .input_register_mode = "none";
defparam \Rd_in[23]~I .input_sync_reset = "none";
defparam \Rd_in[23]~I .oe_async_reset = "none";
defparam \Rd_in[23]~I .oe_power_up = "low";
defparam \Rd_in[23]~I .oe_register_mode = "none";
defparam \Rd_in[23]~I .oe_sync_reset = "none";
defparam \Rd_in[23]~I .operation_mode = "output";
defparam \Rd_in[23]~I .output_async_reset = "none";
defparam \Rd_in[23]~I .output_power_up = "low";
defparam \Rd_in[23]~I .output_register_mode = "none";
defparam \Rd_in[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[24]~I (
	.datain(\Rd_in~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[24]));
// synopsys translate_off
defparam \Rd_in[24]~I .input_async_reset = "none";
defparam \Rd_in[24]~I .input_power_up = "low";
defparam \Rd_in[24]~I .input_register_mode = "none";
defparam \Rd_in[24]~I .input_sync_reset = "none";
defparam \Rd_in[24]~I .oe_async_reset = "none";
defparam \Rd_in[24]~I .oe_power_up = "low";
defparam \Rd_in[24]~I .oe_register_mode = "none";
defparam \Rd_in[24]~I .oe_sync_reset = "none";
defparam \Rd_in[24]~I .operation_mode = "output";
defparam \Rd_in[24]~I .output_async_reset = "none";
defparam \Rd_in[24]~I .output_power_up = "low";
defparam \Rd_in[24]~I .output_register_mode = "none";
defparam \Rd_in[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[25]~I (
	.datain(\Rd_in~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[25]));
// synopsys translate_off
defparam \Rd_in[25]~I .input_async_reset = "none";
defparam \Rd_in[25]~I .input_power_up = "low";
defparam \Rd_in[25]~I .input_register_mode = "none";
defparam \Rd_in[25]~I .input_sync_reset = "none";
defparam \Rd_in[25]~I .oe_async_reset = "none";
defparam \Rd_in[25]~I .oe_power_up = "low";
defparam \Rd_in[25]~I .oe_register_mode = "none";
defparam \Rd_in[25]~I .oe_sync_reset = "none";
defparam \Rd_in[25]~I .operation_mode = "output";
defparam \Rd_in[25]~I .output_async_reset = "none";
defparam \Rd_in[25]~I .output_power_up = "low";
defparam \Rd_in[25]~I .output_register_mode = "none";
defparam \Rd_in[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[26]~I (
	.datain(\Rd_in~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[26]));
// synopsys translate_off
defparam \Rd_in[26]~I .input_async_reset = "none";
defparam \Rd_in[26]~I .input_power_up = "low";
defparam \Rd_in[26]~I .input_register_mode = "none";
defparam \Rd_in[26]~I .input_sync_reset = "none";
defparam \Rd_in[26]~I .oe_async_reset = "none";
defparam \Rd_in[26]~I .oe_power_up = "low";
defparam \Rd_in[26]~I .oe_register_mode = "none";
defparam \Rd_in[26]~I .oe_sync_reset = "none";
defparam \Rd_in[26]~I .operation_mode = "output";
defparam \Rd_in[26]~I .output_async_reset = "none";
defparam \Rd_in[26]~I .output_power_up = "low";
defparam \Rd_in[26]~I .output_register_mode = "none";
defparam \Rd_in[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[27]~I (
	.datain(\Rd_in~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[27]));
// synopsys translate_off
defparam \Rd_in[27]~I .input_async_reset = "none";
defparam \Rd_in[27]~I .input_power_up = "low";
defparam \Rd_in[27]~I .input_register_mode = "none";
defparam \Rd_in[27]~I .input_sync_reset = "none";
defparam \Rd_in[27]~I .oe_async_reset = "none";
defparam \Rd_in[27]~I .oe_power_up = "low";
defparam \Rd_in[27]~I .oe_register_mode = "none";
defparam \Rd_in[27]~I .oe_sync_reset = "none";
defparam \Rd_in[27]~I .operation_mode = "output";
defparam \Rd_in[27]~I .output_async_reset = "none";
defparam \Rd_in[27]~I .output_power_up = "low";
defparam \Rd_in[27]~I .output_register_mode = "none";
defparam \Rd_in[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[28]~I (
	.datain(\Rd_in~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[28]));
// synopsys translate_off
defparam \Rd_in[28]~I .input_async_reset = "none";
defparam \Rd_in[28]~I .input_power_up = "low";
defparam \Rd_in[28]~I .input_register_mode = "none";
defparam \Rd_in[28]~I .input_sync_reset = "none";
defparam \Rd_in[28]~I .oe_async_reset = "none";
defparam \Rd_in[28]~I .oe_power_up = "low";
defparam \Rd_in[28]~I .oe_register_mode = "none";
defparam \Rd_in[28]~I .oe_sync_reset = "none";
defparam \Rd_in[28]~I .operation_mode = "output";
defparam \Rd_in[28]~I .output_async_reset = "none";
defparam \Rd_in[28]~I .output_power_up = "low";
defparam \Rd_in[28]~I .output_register_mode = "none";
defparam \Rd_in[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[29]~I (
	.datain(\Rd_in~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[29]));
// synopsys translate_off
defparam \Rd_in[29]~I .input_async_reset = "none";
defparam \Rd_in[29]~I .input_power_up = "low";
defparam \Rd_in[29]~I .input_register_mode = "none";
defparam \Rd_in[29]~I .input_sync_reset = "none";
defparam \Rd_in[29]~I .oe_async_reset = "none";
defparam \Rd_in[29]~I .oe_power_up = "low";
defparam \Rd_in[29]~I .oe_register_mode = "none";
defparam \Rd_in[29]~I .oe_sync_reset = "none";
defparam \Rd_in[29]~I .operation_mode = "output";
defparam \Rd_in[29]~I .output_async_reset = "none";
defparam \Rd_in[29]~I .output_power_up = "low";
defparam \Rd_in[29]~I .output_register_mode = "none";
defparam \Rd_in[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[30]~I (
	.datain(\Rd_in~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[30]));
// synopsys translate_off
defparam \Rd_in[30]~I .input_async_reset = "none";
defparam \Rd_in[30]~I .input_power_up = "low";
defparam \Rd_in[30]~I .input_register_mode = "none";
defparam \Rd_in[30]~I .input_sync_reset = "none";
defparam \Rd_in[30]~I .oe_async_reset = "none";
defparam \Rd_in[30]~I .oe_power_up = "low";
defparam \Rd_in[30]~I .oe_register_mode = "none";
defparam \Rd_in[30]~I .oe_sync_reset = "none";
defparam \Rd_in[30]~I .operation_mode = "output";
defparam \Rd_in[30]~I .output_async_reset = "none";
defparam \Rd_in[30]~I .output_power_up = "low";
defparam \Rd_in[30]~I .output_register_mode = "none";
defparam \Rd_in[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rd_in[31]~I (
	.datain(\Rd_in~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rd_in[31]));
// synopsys translate_off
defparam \Rd_in[31]~I .input_async_reset = "none";
defparam \Rd_in[31]~I .input_power_up = "low";
defparam \Rd_in[31]~I .input_register_mode = "none";
defparam \Rd_in[31]~I .input_sync_reset = "none";
defparam \Rd_in[31]~I .oe_async_reset = "none";
defparam \Rd_in[31]~I .oe_power_up = "low";
defparam \Rd_in[31]~I .oe_register_mode = "none";
defparam \Rd_in[31]~I .oe_sync_reset = "none";
defparam \Rd_in[31]~I .operation_mode = "output";
defparam \Rd_in[31]~I .output_async_reset = "none";
defparam \Rd_in[31]~I .output_power_up = "low";
defparam \Rd_in[31]~I .output_register_mode = "none";
defparam \Rd_in[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[0]~I (
	.datain(\seg3|MemData_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[0]));
// synopsys translate_off
defparam \MemData_EX[0]~I .input_async_reset = "none";
defparam \MemData_EX[0]~I .input_power_up = "low";
defparam \MemData_EX[0]~I .input_register_mode = "none";
defparam \MemData_EX[0]~I .input_sync_reset = "none";
defparam \MemData_EX[0]~I .oe_async_reset = "none";
defparam \MemData_EX[0]~I .oe_power_up = "low";
defparam \MemData_EX[0]~I .oe_register_mode = "none";
defparam \MemData_EX[0]~I .oe_sync_reset = "none";
defparam \MemData_EX[0]~I .operation_mode = "output";
defparam \MemData_EX[0]~I .output_async_reset = "none";
defparam \MemData_EX[0]~I .output_power_up = "low";
defparam \MemData_EX[0]~I .output_register_mode = "none";
defparam \MemData_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[1]~I (
	.datain(\seg3|MemData_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[1]));
// synopsys translate_off
defparam \MemData_EX[1]~I .input_async_reset = "none";
defparam \MemData_EX[1]~I .input_power_up = "low";
defparam \MemData_EX[1]~I .input_register_mode = "none";
defparam \MemData_EX[1]~I .input_sync_reset = "none";
defparam \MemData_EX[1]~I .oe_async_reset = "none";
defparam \MemData_EX[1]~I .oe_power_up = "low";
defparam \MemData_EX[1]~I .oe_register_mode = "none";
defparam \MemData_EX[1]~I .oe_sync_reset = "none";
defparam \MemData_EX[1]~I .operation_mode = "output";
defparam \MemData_EX[1]~I .output_async_reset = "none";
defparam \MemData_EX[1]~I .output_power_up = "low";
defparam \MemData_EX[1]~I .output_register_mode = "none";
defparam \MemData_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[2]~I (
	.datain(\seg3|MemData_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[2]));
// synopsys translate_off
defparam \MemData_EX[2]~I .input_async_reset = "none";
defparam \MemData_EX[2]~I .input_power_up = "low";
defparam \MemData_EX[2]~I .input_register_mode = "none";
defparam \MemData_EX[2]~I .input_sync_reset = "none";
defparam \MemData_EX[2]~I .oe_async_reset = "none";
defparam \MemData_EX[2]~I .oe_power_up = "low";
defparam \MemData_EX[2]~I .oe_register_mode = "none";
defparam \MemData_EX[2]~I .oe_sync_reset = "none";
defparam \MemData_EX[2]~I .operation_mode = "output";
defparam \MemData_EX[2]~I .output_async_reset = "none";
defparam \MemData_EX[2]~I .output_power_up = "low";
defparam \MemData_EX[2]~I .output_register_mode = "none";
defparam \MemData_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[3]~I (
	.datain(\seg3|MemData_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[3]));
// synopsys translate_off
defparam \MemData_EX[3]~I .input_async_reset = "none";
defparam \MemData_EX[3]~I .input_power_up = "low";
defparam \MemData_EX[3]~I .input_register_mode = "none";
defparam \MemData_EX[3]~I .input_sync_reset = "none";
defparam \MemData_EX[3]~I .oe_async_reset = "none";
defparam \MemData_EX[3]~I .oe_power_up = "low";
defparam \MemData_EX[3]~I .oe_register_mode = "none";
defparam \MemData_EX[3]~I .oe_sync_reset = "none";
defparam \MemData_EX[3]~I .operation_mode = "output";
defparam \MemData_EX[3]~I .output_async_reset = "none";
defparam \MemData_EX[3]~I .output_power_up = "low";
defparam \MemData_EX[3]~I .output_register_mode = "none";
defparam \MemData_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[4]~I (
	.datain(\seg3|MemData_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[4]));
// synopsys translate_off
defparam \MemData_EX[4]~I .input_async_reset = "none";
defparam \MemData_EX[4]~I .input_power_up = "low";
defparam \MemData_EX[4]~I .input_register_mode = "none";
defparam \MemData_EX[4]~I .input_sync_reset = "none";
defparam \MemData_EX[4]~I .oe_async_reset = "none";
defparam \MemData_EX[4]~I .oe_power_up = "low";
defparam \MemData_EX[4]~I .oe_register_mode = "none";
defparam \MemData_EX[4]~I .oe_sync_reset = "none";
defparam \MemData_EX[4]~I .operation_mode = "output";
defparam \MemData_EX[4]~I .output_async_reset = "none";
defparam \MemData_EX[4]~I .output_power_up = "low";
defparam \MemData_EX[4]~I .output_register_mode = "none";
defparam \MemData_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[5]~I (
	.datain(\seg3|MemData_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[5]));
// synopsys translate_off
defparam \MemData_EX[5]~I .input_async_reset = "none";
defparam \MemData_EX[5]~I .input_power_up = "low";
defparam \MemData_EX[5]~I .input_register_mode = "none";
defparam \MemData_EX[5]~I .input_sync_reset = "none";
defparam \MemData_EX[5]~I .oe_async_reset = "none";
defparam \MemData_EX[5]~I .oe_power_up = "low";
defparam \MemData_EX[5]~I .oe_register_mode = "none";
defparam \MemData_EX[5]~I .oe_sync_reset = "none";
defparam \MemData_EX[5]~I .operation_mode = "output";
defparam \MemData_EX[5]~I .output_async_reset = "none";
defparam \MemData_EX[5]~I .output_power_up = "low";
defparam \MemData_EX[5]~I .output_register_mode = "none";
defparam \MemData_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[6]~I (
	.datain(\seg3|MemData_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[6]));
// synopsys translate_off
defparam \MemData_EX[6]~I .input_async_reset = "none";
defparam \MemData_EX[6]~I .input_power_up = "low";
defparam \MemData_EX[6]~I .input_register_mode = "none";
defparam \MemData_EX[6]~I .input_sync_reset = "none";
defparam \MemData_EX[6]~I .oe_async_reset = "none";
defparam \MemData_EX[6]~I .oe_power_up = "low";
defparam \MemData_EX[6]~I .oe_register_mode = "none";
defparam \MemData_EX[6]~I .oe_sync_reset = "none";
defparam \MemData_EX[6]~I .operation_mode = "output";
defparam \MemData_EX[6]~I .output_async_reset = "none";
defparam \MemData_EX[6]~I .output_power_up = "low";
defparam \MemData_EX[6]~I .output_register_mode = "none";
defparam \MemData_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[7]~I (
	.datain(\seg3|MemData_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[7]));
// synopsys translate_off
defparam \MemData_EX[7]~I .input_async_reset = "none";
defparam \MemData_EX[7]~I .input_power_up = "low";
defparam \MemData_EX[7]~I .input_register_mode = "none";
defparam \MemData_EX[7]~I .input_sync_reset = "none";
defparam \MemData_EX[7]~I .oe_async_reset = "none";
defparam \MemData_EX[7]~I .oe_power_up = "low";
defparam \MemData_EX[7]~I .oe_register_mode = "none";
defparam \MemData_EX[7]~I .oe_sync_reset = "none";
defparam \MemData_EX[7]~I .operation_mode = "output";
defparam \MemData_EX[7]~I .output_async_reset = "none";
defparam \MemData_EX[7]~I .output_power_up = "low";
defparam \MemData_EX[7]~I .output_register_mode = "none";
defparam \MemData_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[8]~I (
	.datain(\seg3|MemData_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[8]));
// synopsys translate_off
defparam \MemData_EX[8]~I .input_async_reset = "none";
defparam \MemData_EX[8]~I .input_power_up = "low";
defparam \MemData_EX[8]~I .input_register_mode = "none";
defparam \MemData_EX[8]~I .input_sync_reset = "none";
defparam \MemData_EX[8]~I .oe_async_reset = "none";
defparam \MemData_EX[8]~I .oe_power_up = "low";
defparam \MemData_EX[8]~I .oe_register_mode = "none";
defparam \MemData_EX[8]~I .oe_sync_reset = "none";
defparam \MemData_EX[8]~I .operation_mode = "output";
defparam \MemData_EX[8]~I .output_async_reset = "none";
defparam \MemData_EX[8]~I .output_power_up = "low";
defparam \MemData_EX[8]~I .output_register_mode = "none";
defparam \MemData_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[9]~I (
	.datain(\seg3|MemData_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[9]));
// synopsys translate_off
defparam \MemData_EX[9]~I .input_async_reset = "none";
defparam \MemData_EX[9]~I .input_power_up = "low";
defparam \MemData_EX[9]~I .input_register_mode = "none";
defparam \MemData_EX[9]~I .input_sync_reset = "none";
defparam \MemData_EX[9]~I .oe_async_reset = "none";
defparam \MemData_EX[9]~I .oe_power_up = "low";
defparam \MemData_EX[9]~I .oe_register_mode = "none";
defparam \MemData_EX[9]~I .oe_sync_reset = "none";
defparam \MemData_EX[9]~I .operation_mode = "output";
defparam \MemData_EX[9]~I .output_async_reset = "none";
defparam \MemData_EX[9]~I .output_power_up = "low";
defparam \MemData_EX[9]~I .output_register_mode = "none";
defparam \MemData_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[10]~I (
	.datain(\seg3|MemData_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[10]));
// synopsys translate_off
defparam \MemData_EX[10]~I .input_async_reset = "none";
defparam \MemData_EX[10]~I .input_power_up = "low";
defparam \MemData_EX[10]~I .input_register_mode = "none";
defparam \MemData_EX[10]~I .input_sync_reset = "none";
defparam \MemData_EX[10]~I .oe_async_reset = "none";
defparam \MemData_EX[10]~I .oe_power_up = "low";
defparam \MemData_EX[10]~I .oe_register_mode = "none";
defparam \MemData_EX[10]~I .oe_sync_reset = "none";
defparam \MemData_EX[10]~I .operation_mode = "output";
defparam \MemData_EX[10]~I .output_async_reset = "none";
defparam \MemData_EX[10]~I .output_power_up = "low";
defparam \MemData_EX[10]~I .output_register_mode = "none";
defparam \MemData_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[11]~I (
	.datain(\seg3|MemData_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[11]));
// synopsys translate_off
defparam \MemData_EX[11]~I .input_async_reset = "none";
defparam \MemData_EX[11]~I .input_power_up = "low";
defparam \MemData_EX[11]~I .input_register_mode = "none";
defparam \MemData_EX[11]~I .input_sync_reset = "none";
defparam \MemData_EX[11]~I .oe_async_reset = "none";
defparam \MemData_EX[11]~I .oe_power_up = "low";
defparam \MemData_EX[11]~I .oe_register_mode = "none";
defparam \MemData_EX[11]~I .oe_sync_reset = "none";
defparam \MemData_EX[11]~I .operation_mode = "output";
defparam \MemData_EX[11]~I .output_async_reset = "none";
defparam \MemData_EX[11]~I .output_power_up = "low";
defparam \MemData_EX[11]~I .output_register_mode = "none";
defparam \MemData_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[12]~I (
	.datain(\seg3|MemData_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[12]));
// synopsys translate_off
defparam \MemData_EX[12]~I .input_async_reset = "none";
defparam \MemData_EX[12]~I .input_power_up = "low";
defparam \MemData_EX[12]~I .input_register_mode = "none";
defparam \MemData_EX[12]~I .input_sync_reset = "none";
defparam \MemData_EX[12]~I .oe_async_reset = "none";
defparam \MemData_EX[12]~I .oe_power_up = "low";
defparam \MemData_EX[12]~I .oe_register_mode = "none";
defparam \MemData_EX[12]~I .oe_sync_reset = "none";
defparam \MemData_EX[12]~I .operation_mode = "output";
defparam \MemData_EX[12]~I .output_async_reset = "none";
defparam \MemData_EX[12]~I .output_power_up = "low";
defparam \MemData_EX[12]~I .output_register_mode = "none";
defparam \MemData_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[13]~I (
	.datain(\seg3|MemData_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[13]));
// synopsys translate_off
defparam \MemData_EX[13]~I .input_async_reset = "none";
defparam \MemData_EX[13]~I .input_power_up = "low";
defparam \MemData_EX[13]~I .input_register_mode = "none";
defparam \MemData_EX[13]~I .input_sync_reset = "none";
defparam \MemData_EX[13]~I .oe_async_reset = "none";
defparam \MemData_EX[13]~I .oe_power_up = "low";
defparam \MemData_EX[13]~I .oe_register_mode = "none";
defparam \MemData_EX[13]~I .oe_sync_reset = "none";
defparam \MemData_EX[13]~I .operation_mode = "output";
defparam \MemData_EX[13]~I .output_async_reset = "none";
defparam \MemData_EX[13]~I .output_power_up = "low";
defparam \MemData_EX[13]~I .output_register_mode = "none";
defparam \MemData_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[14]~I (
	.datain(\seg3|MemData_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[14]));
// synopsys translate_off
defparam \MemData_EX[14]~I .input_async_reset = "none";
defparam \MemData_EX[14]~I .input_power_up = "low";
defparam \MemData_EX[14]~I .input_register_mode = "none";
defparam \MemData_EX[14]~I .input_sync_reset = "none";
defparam \MemData_EX[14]~I .oe_async_reset = "none";
defparam \MemData_EX[14]~I .oe_power_up = "low";
defparam \MemData_EX[14]~I .oe_register_mode = "none";
defparam \MemData_EX[14]~I .oe_sync_reset = "none";
defparam \MemData_EX[14]~I .operation_mode = "output";
defparam \MemData_EX[14]~I .output_async_reset = "none";
defparam \MemData_EX[14]~I .output_power_up = "low";
defparam \MemData_EX[14]~I .output_register_mode = "none";
defparam \MemData_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[15]~I (
	.datain(\seg3|MemData_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[15]));
// synopsys translate_off
defparam \MemData_EX[15]~I .input_async_reset = "none";
defparam \MemData_EX[15]~I .input_power_up = "low";
defparam \MemData_EX[15]~I .input_register_mode = "none";
defparam \MemData_EX[15]~I .input_sync_reset = "none";
defparam \MemData_EX[15]~I .oe_async_reset = "none";
defparam \MemData_EX[15]~I .oe_power_up = "low";
defparam \MemData_EX[15]~I .oe_register_mode = "none";
defparam \MemData_EX[15]~I .oe_sync_reset = "none";
defparam \MemData_EX[15]~I .operation_mode = "output";
defparam \MemData_EX[15]~I .output_async_reset = "none";
defparam \MemData_EX[15]~I .output_power_up = "low";
defparam \MemData_EX[15]~I .output_register_mode = "none";
defparam \MemData_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[16]~I (
	.datain(\seg3|MemData_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[16]));
// synopsys translate_off
defparam \MemData_EX[16]~I .input_async_reset = "none";
defparam \MemData_EX[16]~I .input_power_up = "low";
defparam \MemData_EX[16]~I .input_register_mode = "none";
defparam \MemData_EX[16]~I .input_sync_reset = "none";
defparam \MemData_EX[16]~I .oe_async_reset = "none";
defparam \MemData_EX[16]~I .oe_power_up = "low";
defparam \MemData_EX[16]~I .oe_register_mode = "none";
defparam \MemData_EX[16]~I .oe_sync_reset = "none";
defparam \MemData_EX[16]~I .operation_mode = "output";
defparam \MemData_EX[16]~I .output_async_reset = "none";
defparam \MemData_EX[16]~I .output_power_up = "low";
defparam \MemData_EX[16]~I .output_register_mode = "none";
defparam \MemData_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[17]~I (
	.datain(\seg3|MemData_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[17]));
// synopsys translate_off
defparam \MemData_EX[17]~I .input_async_reset = "none";
defparam \MemData_EX[17]~I .input_power_up = "low";
defparam \MemData_EX[17]~I .input_register_mode = "none";
defparam \MemData_EX[17]~I .input_sync_reset = "none";
defparam \MemData_EX[17]~I .oe_async_reset = "none";
defparam \MemData_EX[17]~I .oe_power_up = "low";
defparam \MemData_EX[17]~I .oe_register_mode = "none";
defparam \MemData_EX[17]~I .oe_sync_reset = "none";
defparam \MemData_EX[17]~I .operation_mode = "output";
defparam \MemData_EX[17]~I .output_async_reset = "none";
defparam \MemData_EX[17]~I .output_power_up = "low";
defparam \MemData_EX[17]~I .output_register_mode = "none";
defparam \MemData_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[18]~I (
	.datain(\seg3|MemData_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[18]));
// synopsys translate_off
defparam \MemData_EX[18]~I .input_async_reset = "none";
defparam \MemData_EX[18]~I .input_power_up = "low";
defparam \MemData_EX[18]~I .input_register_mode = "none";
defparam \MemData_EX[18]~I .input_sync_reset = "none";
defparam \MemData_EX[18]~I .oe_async_reset = "none";
defparam \MemData_EX[18]~I .oe_power_up = "low";
defparam \MemData_EX[18]~I .oe_register_mode = "none";
defparam \MemData_EX[18]~I .oe_sync_reset = "none";
defparam \MemData_EX[18]~I .operation_mode = "output";
defparam \MemData_EX[18]~I .output_async_reset = "none";
defparam \MemData_EX[18]~I .output_power_up = "low";
defparam \MemData_EX[18]~I .output_register_mode = "none";
defparam \MemData_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[19]~I (
	.datain(\seg3|MemData_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[19]));
// synopsys translate_off
defparam \MemData_EX[19]~I .input_async_reset = "none";
defparam \MemData_EX[19]~I .input_power_up = "low";
defparam \MemData_EX[19]~I .input_register_mode = "none";
defparam \MemData_EX[19]~I .input_sync_reset = "none";
defparam \MemData_EX[19]~I .oe_async_reset = "none";
defparam \MemData_EX[19]~I .oe_power_up = "low";
defparam \MemData_EX[19]~I .oe_register_mode = "none";
defparam \MemData_EX[19]~I .oe_sync_reset = "none";
defparam \MemData_EX[19]~I .operation_mode = "output";
defparam \MemData_EX[19]~I .output_async_reset = "none";
defparam \MemData_EX[19]~I .output_power_up = "low";
defparam \MemData_EX[19]~I .output_register_mode = "none";
defparam \MemData_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[20]~I (
	.datain(\seg3|MemData_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[20]));
// synopsys translate_off
defparam \MemData_EX[20]~I .input_async_reset = "none";
defparam \MemData_EX[20]~I .input_power_up = "low";
defparam \MemData_EX[20]~I .input_register_mode = "none";
defparam \MemData_EX[20]~I .input_sync_reset = "none";
defparam \MemData_EX[20]~I .oe_async_reset = "none";
defparam \MemData_EX[20]~I .oe_power_up = "low";
defparam \MemData_EX[20]~I .oe_register_mode = "none";
defparam \MemData_EX[20]~I .oe_sync_reset = "none";
defparam \MemData_EX[20]~I .operation_mode = "output";
defparam \MemData_EX[20]~I .output_async_reset = "none";
defparam \MemData_EX[20]~I .output_power_up = "low";
defparam \MemData_EX[20]~I .output_register_mode = "none";
defparam \MemData_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[21]~I (
	.datain(\seg3|MemData_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[21]));
// synopsys translate_off
defparam \MemData_EX[21]~I .input_async_reset = "none";
defparam \MemData_EX[21]~I .input_power_up = "low";
defparam \MemData_EX[21]~I .input_register_mode = "none";
defparam \MemData_EX[21]~I .input_sync_reset = "none";
defparam \MemData_EX[21]~I .oe_async_reset = "none";
defparam \MemData_EX[21]~I .oe_power_up = "low";
defparam \MemData_EX[21]~I .oe_register_mode = "none";
defparam \MemData_EX[21]~I .oe_sync_reset = "none";
defparam \MemData_EX[21]~I .operation_mode = "output";
defparam \MemData_EX[21]~I .output_async_reset = "none";
defparam \MemData_EX[21]~I .output_power_up = "low";
defparam \MemData_EX[21]~I .output_register_mode = "none";
defparam \MemData_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[22]~I (
	.datain(\seg3|MemData_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[22]));
// synopsys translate_off
defparam \MemData_EX[22]~I .input_async_reset = "none";
defparam \MemData_EX[22]~I .input_power_up = "low";
defparam \MemData_EX[22]~I .input_register_mode = "none";
defparam \MemData_EX[22]~I .input_sync_reset = "none";
defparam \MemData_EX[22]~I .oe_async_reset = "none";
defparam \MemData_EX[22]~I .oe_power_up = "low";
defparam \MemData_EX[22]~I .oe_register_mode = "none";
defparam \MemData_EX[22]~I .oe_sync_reset = "none";
defparam \MemData_EX[22]~I .operation_mode = "output";
defparam \MemData_EX[22]~I .output_async_reset = "none";
defparam \MemData_EX[22]~I .output_power_up = "low";
defparam \MemData_EX[22]~I .output_register_mode = "none";
defparam \MemData_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[23]~I (
	.datain(\seg3|MemData_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[23]));
// synopsys translate_off
defparam \MemData_EX[23]~I .input_async_reset = "none";
defparam \MemData_EX[23]~I .input_power_up = "low";
defparam \MemData_EX[23]~I .input_register_mode = "none";
defparam \MemData_EX[23]~I .input_sync_reset = "none";
defparam \MemData_EX[23]~I .oe_async_reset = "none";
defparam \MemData_EX[23]~I .oe_power_up = "low";
defparam \MemData_EX[23]~I .oe_register_mode = "none";
defparam \MemData_EX[23]~I .oe_sync_reset = "none";
defparam \MemData_EX[23]~I .operation_mode = "output";
defparam \MemData_EX[23]~I .output_async_reset = "none";
defparam \MemData_EX[23]~I .output_power_up = "low";
defparam \MemData_EX[23]~I .output_register_mode = "none";
defparam \MemData_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[24]~I (
	.datain(\seg3|MemData_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[24]));
// synopsys translate_off
defparam \MemData_EX[24]~I .input_async_reset = "none";
defparam \MemData_EX[24]~I .input_power_up = "low";
defparam \MemData_EX[24]~I .input_register_mode = "none";
defparam \MemData_EX[24]~I .input_sync_reset = "none";
defparam \MemData_EX[24]~I .oe_async_reset = "none";
defparam \MemData_EX[24]~I .oe_power_up = "low";
defparam \MemData_EX[24]~I .oe_register_mode = "none";
defparam \MemData_EX[24]~I .oe_sync_reset = "none";
defparam \MemData_EX[24]~I .operation_mode = "output";
defparam \MemData_EX[24]~I .output_async_reset = "none";
defparam \MemData_EX[24]~I .output_power_up = "low";
defparam \MemData_EX[24]~I .output_register_mode = "none";
defparam \MemData_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[25]~I (
	.datain(\seg3|MemData_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[25]));
// synopsys translate_off
defparam \MemData_EX[25]~I .input_async_reset = "none";
defparam \MemData_EX[25]~I .input_power_up = "low";
defparam \MemData_EX[25]~I .input_register_mode = "none";
defparam \MemData_EX[25]~I .input_sync_reset = "none";
defparam \MemData_EX[25]~I .oe_async_reset = "none";
defparam \MemData_EX[25]~I .oe_power_up = "low";
defparam \MemData_EX[25]~I .oe_register_mode = "none";
defparam \MemData_EX[25]~I .oe_sync_reset = "none";
defparam \MemData_EX[25]~I .operation_mode = "output";
defparam \MemData_EX[25]~I .output_async_reset = "none";
defparam \MemData_EX[25]~I .output_power_up = "low";
defparam \MemData_EX[25]~I .output_register_mode = "none";
defparam \MemData_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[26]~I (
	.datain(\seg3|MemData_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[26]));
// synopsys translate_off
defparam \MemData_EX[26]~I .input_async_reset = "none";
defparam \MemData_EX[26]~I .input_power_up = "low";
defparam \MemData_EX[26]~I .input_register_mode = "none";
defparam \MemData_EX[26]~I .input_sync_reset = "none";
defparam \MemData_EX[26]~I .oe_async_reset = "none";
defparam \MemData_EX[26]~I .oe_power_up = "low";
defparam \MemData_EX[26]~I .oe_register_mode = "none";
defparam \MemData_EX[26]~I .oe_sync_reset = "none";
defparam \MemData_EX[26]~I .operation_mode = "output";
defparam \MemData_EX[26]~I .output_async_reset = "none";
defparam \MemData_EX[26]~I .output_power_up = "low";
defparam \MemData_EX[26]~I .output_register_mode = "none";
defparam \MemData_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[27]~I (
	.datain(\seg3|MemData_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[27]));
// synopsys translate_off
defparam \MemData_EX[27]~I .input_async_reset = "none";
defparam \MemData_EX[27]~I .input_power_up = "low";
defparam \MemData_EX[27]~I .input_register_mode = "none";
defparam \MemData_EX[27]~I .input_sync_reset = "none";
defparam \MemData_EX[27]~I .oe_async_reset = "none";
defparam \MemData_EX[27]~I .oe_power_up = "low";
defparam \MemData_EX[27]~I .oe_register_mode = "none";
defparam \MemData_EX[27]~I .oe_sync_reset = "none";
defparam \MemData_EX[27]~I .operation_mode = "output";
defparam \MemData_EX[27]~I .output_async_reset = "none";
defparam \MemData_EX[27]~I .output_power_up = "low";
defparam \MemData_EX[27]~I .output_register_mode = "none";
defparam \MemData_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[28]~I (
	.datain(\seg3|MemData_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[28]));
// synopsys translate_off
defparam \MemData_EX[28]~I .input_async_reset = "none";
defparam \MemData_EX[28]~I .input_power_up = "low";
defparam \MemData_EX[28]~I .input_register_mode = "none";
defparam \MemData_EX[28]~I .input_sync_reset = "none";
defparam \MemData_EX[28]~I .oe_async_reset = "none";
defparam \MemData_EX[28]~I .oe_power_up = "low";
defparam \MemData_EX[28]~I .oe_register_mode = "none";
defparam \MemData_EX[28]~I .oe_sync_reset = "none";
defparam \MemData_EX[28]~I .operation_mode = "output";
defparam \MemData_EX[28]~I .output_async_reset = "none";
defparam \MemData_EX[28]~I .output_power_up = "low";
defparam \MemData_EX[28]~I .output_register_mode = "none";
defparam \MemData_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[29]~I (
	.datain(\seg3|MemData_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[29]));
// synopsys translate_off
defparam \MemData_EX[29]~I .input_async_reset = "none";
defparam \MemData_EX[29]~I .input_power_up = "low";
defparam \MemData_EX[29]~I .input_register_mode = "none";
defparam \MemData_EX[29]~I .input_sync_reset = "none";
defparam \MemData_EX[29]~I .oe_async_reset = "none";
defparam \MemData_EX[29]~I .oe_power_up = "low";
defparam \MemData_EX[29]~I .oe_register_mode = "none";
defparam \MemData_EX[29]~I .oe_sync_reset = "none";
defparam \MemData_EX[29]~I .operation_mode = "output";
defparam \MemData_EX[29]~I .output_async_reset = "none";
defparam \MemData_EX[29]~I .output_power_up = "low";
defparam \MemData_EX[29]~I .output_register_mode = "none";
defparam \MemData_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[30]~I (
	.datain(\seg3|MemData_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[30]));
// synopsys translate_off
defparam \MemData_EX[30]~I .input_async_reset = "none";
defparam \MemData_EX[30]~I .input_power_up = "low";
defparam \MemData_EX[30]~I .input_register_mode = "none";
defparam \MemData_EX[30]~I .input_sync_reset = "none";
defparam \MemData_EX[30]~I .oe_async_reset = "none";
defparam \MemData_EX[30]~I .oe_power_up = "low";
defparam \MemData_EX[30]~I .oe_register_mode = "none";
defparam \MemData_EX[30]~I .oe_sync_reset = "none";
defparam \MemData_EX[30]~I .operation_mode = "output";
defparam \MemData_EX[30]~I .output_async_reset = "none";
defparam \MemData_EX[30]~I .output_power_up = "low";
defparam \MemData_EX[30]~I .output_register_mode = "none";
defparam \MemData_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemData_EX[31]~I (
	.datain(\seg3|MemData_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemData_EX[31]));
// synopsys translate_off
defparam \MemData_EX[31]~I .input_async_reset = "none";
defparam \MemData_EX[31]~I .input_power_up = "low";
defparam \MemData_EX[31]~I .input_register_mode = "none";
defparam \MemData_EX[31]~I .input_sync_reset = "none";
defparam \MemData_EX[31]~I .oe_async_reset = "none";
defparam \MemData_EX[31]~I .oe_power_up = "low";
defparam \MemData_EX[31]~I .oe_register_mode = "none";
defparam \MemData_EX[31]~I .oe_sync_reset = "none";
defparam \MemData_EX[31]~I .operation_mode = "output";
defparam \MemData_EX[31]~I .output_async_reset = "none";
defparam \MemData_EX[31]~I .output_power_up = "low";
defparam \MemData_EX[31]~I .output_register_mode = "none";
defparam \MemData_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[0]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[0]));
// synopsys translate_off
defparam \Data_out[0]~I .input_async_reset = "none";
defparam \Data_out[0]~I .input_power_up = "low";
defparam \Data_out[0]~I .input_register_mode = "none";
defparam \Data_out[0]~I .input_sync_reset = "none";
defparam \Data_out[0]~I .oe_async_reset = "none";
defparam \Data_out[0]~I .oe_power_up = "low";
defparam \Data_out[0]~I .oe_register_mode = "none";
defparam \Data_out[0]~I .oe_sync_reset = "none";
defparam \Data_out[0]~I .operation_mode = "output";
defparam \Data_out[0]~I .output_async_reset = "none";
defparam \Data_out[0]~I .output_power_up = "low";
defparam \Data_out[0]~I .output_register_mode = "none";
defparam \Data_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[1]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[1]));
// synopsys translate_off
defparam \Data_out[1]~I .input_async_reset = "none";
defparam \Data_out[1]~I .input_power_up = "low";
defparam \Data_out[1]~I .input_register_mode = "none";
defparam \Data_out[1]~I .input_sync_reset = "none";
defparam \Data_out[1]~I .oe_async_reset = "none";
defparam \Data_out[1]~I .oe_power_up = "low";
defparam \Data_out[1]~I .oe_register_mode = "none";
defparam \Data_out[1]~I .oe_sync_reset = "none";
defparam \Data_out[1]~I .operation_mode = "output";
defparam \Data_out[1]~I .output_async_reset = "none";
defparam \Data_out[1]~I .output_power_up = "low";
defparam \Data_out[1]~I .output_register_mode = "none";
defparam \Data_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[2]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[2]));
// synopsys translate_off
defparam \Data_out[2]~I .input_async_reset = "none";
defparam \Data_out[2]~I .input_power_up = "low";
defparam \Data_out[2]~I .input_register_mode = "none";
defparam \Data_out[2]~I .input_sync_reset = "none";
defparam \Data_out[2]~I .oe_async_reset = "none";
defparam \Data_out[2]~I .oe_power_up = "low";
defparam \Data_out[2]~I .oe_register_mode = "none";
defparam \Data_out[2]~I .oe_sync_reset = "none";
defparam \Data_out[2]~I .operation_mode = "output";
defparam \Data_out[2]~I .output_async_reset = "none";
defparam \Data_out[2]~I .output_power_up = "low";
defparam \Data_out[2]~I .output_register_mode = "none";
defparam \Data_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[3]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[3]));
// synopsys translate_off
defparam \Data_out[3]~I .input_async_reset = "none";
defparam \Data_out[3]~I .input_power_up = "low";
defparam \Data_out[3]~I .input_register_mode = "none";
defparam \Data_out[3]~I .input_sync_reset = "none";
defparam \Data_out[3]~I .oe_async_reset = "none";
defparam \Data_out[3]~I .oe_power_up = "low";
defparam \Data_out[3]~I .oe_register_mode = "none";
defparam \Data_out[3]~I .oe_sync_reset = "none";
defparam \Data_out[3]~I .operation_mode = "output";
defparam \Data_out[3]~I .output_async_reset = "none";
defparam \Data_out[3]~I .output_power_up = "low";
defparam \Data_out[3]~I .output_register_mode = "none";
defparam \Data_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[4]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[4]));
// synopsys translate_off
defparam \Data_out[4]~I .input_async_reset = "none";
defparam \Data_out[4]~I .input_power_up = "low";
defparam \Data_out[4]~I .input_register_mode = "none";
defparam \Data_out[4]~I .input_sync_reset = "none";
defparam \Data_out[4]~I .oe_async_reset = "none";
defparam \Data_out[4]~I .oe_power_up = "low";
defparam \Data_out[4]~I .oe_register_mode = "none";
defparam \Data_out[4]~I .oe_sync_reset = "none";
defparam \Data_out[4]~I .operation_mode = "output";
defparam \Data_out[4]~I .output_async_reset = "none";
defparam \Data_out[4]~I .output_power_up = "low";
defparam \Data_out[4]~I .output_register_mode = "none";
defparam \Data_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[5]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[5]));
// synopsys translate_off
defparam \Data_out[5]~I .input_async_reset = "none";
defparam \Data_out[5]~I .input_power_up = "low";
defparam \Data_out[5]~I .input_register_mode = "none";
defparam \Data_out[5]~I .input_sync_reset = "none";
defparam \Data_out[5]~I .oe_async_reset = "none";
defparam \Data_out[5]~I .oe_power_up = "low";
defparam \Data_out[5]~I .oe_register_mode = "none";
defparam \Data_out[5]~I .oe_sync_reset = "none";
defparam \Data_out[5]~I .operation_mode = "output";
defparam \Data_out[5]~I .output_async_reset = "none";
defparam \Data_out[5]~I .output_power_up = "low";
defparam \Data_out[5]~I .output_register_mode = "none";
defparam \Data_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[6]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[6]));
// synopsys translate_off
defparam \Data_out[6]~I .input_async_reset = "none";
defparam \Data_out[6]~I .input_power_up = "low";
defparam \Data_out[6]~I .input_register_mode = "none";
defparam \Data_out[6]~I .input_sync_reset = "none";
defparam \Data_out[6]~I .oe_async_reset = "none";
defparam \Data_out[6]~I .oe_power_up = "low";
defparam \Data_out[6]~I .oe_register_mode = "none";
defparam \Data_out[6]~I .oe_sync_reset = "none";
defparam \Data_out[6]~I .operation_mode = "output";
defparam \Data_out[6]~I .output_async_reset = "none";
defparam \Data_out[6]~I .output_power_up = "low";
defparam \Data_out[6]~I .output_register_mode = "none";
defparam \Data_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[7]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[7]));
// synopsys translate_off
defparam \Data_out[7]~I .input_async_reset = "none";
defparam \Data_out[7]~I .input_power_up = "low";
defparam \Data_out[7]~I .input_register_mode = "none";
defparam \Data_out[7]~I .input_sync_reset = "none";
defparam \Data_out[7]~I .oe_async_reset = "none";
defparam \Data_out[7]~I .oe_power_up = "low";
defparam \Data_out[7]~I .oe_register_mode = "none";
defparam \Data_out[7]~I .oe_sync_reset = "none";
defparam \Data_out[7]~I .operation_mode = "output";
defparam \Data_out[7]~I .output_async_reset = "none";
defparam \Data_out[7]~I .output_power_up = "low";
defparam \Data_out[7]~I .output_register_mode = "none";
defparam \Data_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[8]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[8]));
// synopsys translate_off
defparam \Data_out[8]~I .input_async_reset = "none";
defparam \Data_out[8]~I .input_power_up = "low";
defparam \Data_out[8]~I .input_register_mode = "none";
defparam \Data_out[8]~I .input_sync_reset = "none";
defparam \Data_out[8]~I .oe_async_reset = "none";
defparam \Data_out[8]~I .oe_power_up = "low";
defparam \Data_out[8]~I .oe_register_mode = "none";
defparam \Data_out[8]~I .oe_sync_reset = "none";
defparam \Data_out[8]~I .operation_mode = "output";
defparam \Data_out[8]~I .output_async_reset = "none";
defparam \Data_out[8]~I .output_power_up = "low";
defparam \Data_out[8]~I .output_register_mode = "none";
defparam \Data_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[9]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[9]));
// synopsys translate_off
defparam \Data_out[9]~I .input_async_reset = "none";
defparam \Data_out[9]~I .input_power_up = "low";
defparam \Data_out[9]~I .input_register_mode = "none";
defparam \Data_out[9]~I .input_sync_reset = "none";
defparam \Data_out[9]~I .oe_async_reset = "none";
defparam \Data_out[9]~I .oe_power_up = "low";
defparam \Data_out[9]~I .oe_register_mode = "none";
defparam \Data_out[9]~I .oe_sync_reset = "none";
defparam \Data_out[9]~I .operation_mode = "output";
defparam \Data_out[9]~I .output_async_reset = "none";
defparam \Data_out[9]~I .output_power_up = "low";
defparam \Data_out[9]~I .output_register_mode = "none";
defparam \Data_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[10]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[10]));
// synopsys translate_off
defparam \Data_out[10]~I .input_async_reset = "none";
defparam \Data_out[10]~I .input_power_up = "low";
defparam \Data_out[10]~I .input_register_mode = "none";
defparam \Data_out[10]~I .input_sync_reset = "none";
defparam \Data_out[10]~I .oe_async_reset = "none";
defparam \Data_out[10]~I .oe_power_up = "low";
defparam \Data_out[10]~I .oe_register_mode = "none";
defparam \Data_out[10]~I .oe_sync_reset = "none";
defparam \Data_out[10]~I .operation_mode = "output";
defparam \Data_out[10]~I .output_async_reset = "none";
defparam \Data_out[10]~I .output_power_up = "low";
defparam \Data_out[10]~I .output_register_mode = "none";
defparam \Data_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[11]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[11]));
// synopsys translate_off
defparam \Data_out[11]~I .input_async_reset = "none";
defparam \Data_out[11]~I .input_power_up = "low";
defparam \Data_out[11]~I .input_register_mode = "none";
defparam \Data_out[11]~I .input_sync_reset = "none";
defparam \Data_out[11]~I .oe_async_reset = "none";
defparam \Data_out[11]~I .oe_power_up = "low";
defparam \Data_out[11]~I .oe_register_mode = "none";
defparam \Data_out[11]~I .oe_sync_reset = "none";
defparam \Data_out[11]~I .operation_mode = "output";
defparam \Data_out[11]~I .output_async_reset = "none";
defparam \Data_out[11]~I .output_power_up = "low";
defparam \Data_out[11]~I .output_register_mode = "none";
defparam \Data_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[12]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[12]));
// synopsys translate_off
defparam \Data_out[12]~I .input_async_reset = "none";
defparam \Data_out[12]~I .input_power_up = "low";
defparam \Data_out[12]~I .input_register_mode = "none";
defparam \Data_out[12]~I .input_sync_reset = "none";
defparam \Data_out[12]~I .oe_async_reset = "none";
defparam \Data_out[12]~I .oe_power_up = "low";
defparam \Data_out[12]~I .oe_register_mode = "none";
defparam \Data_out[12]~I .oe_sync_reset = "none";
defparam \Data_out[12]~I .operation_mode = "output";
defparam \Data_out[12]~I .output_async_reset = "none";
defparam \Data_out[12]~I .output_power_up = "low";
defparam \Data_out[12]~I .output_register_mode = "none";
defparam \Data_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[13]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[13]));
// synopsys translate_off
defparam \Data_out[13]~I .input_async_reset = "none";
defparam \Data_out[13]~I .input_power_up = "low";
defparam \Data_out[13]~I .input_register_mode = "none";
defparam \Data_out[13]~I .input_sync_reset = "none";
defparam \Data_out[13]~I .oe_async_reset = "none";
defparam \Data_out[13]~I .oe_power_up = "low";
defparam \Data_out[13]~I .oe_register_mode = "none";
defparam \Data_out[13]~I .oe_sync_reset = "none";
defparam \Data_out[13]~I .operation_mode = "output";
defparam \Data_out[13]~I .output_async_reset = "none";
defparam \Data_out[13]~I .output_power_up = "low";
defparam \Data_out[13]~I .output_register_mode = "none";
defparam \Data_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[14]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[14]));
// synopsys translate_off
defparam \Data_out[14]~I .input_async_reset = "none";
defparam \Data_out[14]~I .input_power_up = "low";
defparam \Data_out[14]~I .input_register_mode = "none";
defparam \Data_out[14]~I .input_sync_reset = "none";
defparam \Data_out[14]~I .oe_async_reset = "none";
defparam \Data_out[14]~I .oe_power_up = "low";
defparam \Data_out[14]~I .oe_register_mode = "none";
defparam \Data_out[14]~I .oe_sync_reset = "none";
defparam \Data_out[14]~I .operation_mode = "output";
defparam \Data_out[14]~I .output_async_reset = "none";
defparam \Data_out[14]~I .output_power_up = "low";
defparam \Data_out[14]~I .output_register_mode = "none";
defparam \Data_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[15]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[15]));
// synopsys translate_off
defparam \Data_out[15]~I .input_async_reset = "none";
defparam \Data_out[15]~I .input_power_up = "low";
defparam \Data_out[15]~I .input_register_mode = "none";
defparam \Data_out[15]~I .input_sync_reset = "none";
defparam \Data_out[15]~I .oe_async_reset = "none";
defparam \Data_out[15]~I .oe_power_up = "low";
defparam \Data_out[15]~I .oe_register_mode = "none";
defparam \Data_out[15]~I .oe_sync_reset = "none";
defparam \Data_out[15]~I .operation_mode = "output";
defparam \Data_out[15]~I .output_async_reset = "none";
defparam \Data_out[15]~I .output_power_up = "low";
defparam \Data_out[15]~I .output_register_mode = "none";
defparam \Data_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[16]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a16~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[16]));
// synopsys translate_off
defparam \Data_out[16]~I .input_async_reset = "none";
defparam \Data_out[16]~I .input_power_up = "low";
defparam \Data_out[16]~I .input_register_mode = "none";
defparam \Data_out[16]~I .input_sync_reset = "none";
defparam \Data_out[16]~I .oe_async_reset = "none";
defparam \Data_out[16]~I .oe_power_up = "low";
defparam \Data_out[16]~I .oe_register_mode = "none";
defparam \Data_out[16]~I .oe_sync_reset = "none";
defparam \Data_out[16]~I .operation_mode = "output";
defparam \Data_out[16]~I .output_async_reset = "none";
defparam \Data_out[16]~I .output_power_up = "low";
defparam \Data_out[16]~I .output_register_mode = "none";
defparam \Data_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[17]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a17 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[17]));
// synopsys translate_off
defparam \Data_out[17]~I .input_async_reset = "none";
defparam \Data_out[17]~I .input_power_up = "low";
defparam \Data_out[17]~I .input_register_mode = "none";
defparam \Data_out[17]~I .input_sync_reset = "none";
defparam \Data_out[17]~I .oe_async_reset = "none";
defparam \Data_out[17]~I .oe_power_up = "low";
defparam \Data_out[17]~I .oe_register_mode = "none";
defparam \Data_out[17]~I .oe_sync_reset = "none";
defparam \Data_out[17]~I .operation_mode = "output";
defparam \Data_out[17]~I .output_async_reset = "none";
defparam \Data_out[17]~I .output_power_up = "low";
defparam \Data_out[17]~I .output_register_mode = "none";
defparam \Data_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[18]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a18 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[18]));
// synopsys translate_off
defparam \Data_out[18]~I .input_async_reset = "none";
defparam \Data_out[18]~I .input_power_up = "low";
defparam \Data_out[18]~I .input_register_mode = "none";
defparam \Data_out[18]~I .input_sync_reset = "none";
defparam \Data_out[18]~I .oe_async_reset = "none";
defparam \Data_out[18]~I .oe_power_up = "low";
defparam \Data_out[18]~I .oe_register_mode = "none";
defparam \Data_out[18]~I .oe_sync_reset = "none";
defparam \Data_out[18]~I .operation_mode = "output";
defparam \Data_out[18]~I .output_async_reset = "none";
defparam \Data_out[18]~I .output_power_up = "low";
defparam \Data_out[18]~I .output_register_mode = "none";
defparam \Data_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[19]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a19 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[19]));
// synopsys translate_off
defparam \Data_out[19]~I .input_async_reset = "none";
defparam \Data_out[19]~I .input_power_up = "low";
defparam \Data_out[19]~I .input_register_mode = "none";
defparam \Data_out[19]~I .input_sync_reset = "none";
defparam \Data_out[19]~I .oe_async_reset = "none";
defparam \Data_out[19]~I .oe_power_up = "low";
defparam \Data_out[19]~I .oe_register_mode = "none";
defparam \Data_out[19]~I .oe_sync_reset = "none";
defparam \Data_out[19]~I .operation_mode = "output";
defparam \Data_out[19]~I .output_async_reset = "none";
defparam \Data_out[19]~I .output_power_up = "low";
defparam \Data_out[19]~I .output_register_mode = "none";
defparam \Data_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[20]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a20~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[20]));
// synopsys translate_off
defparam \Data_out[20]~I .input_async_reset = "none";
defparam \Data_out[20]~I .input_power_up = "low";
defparam \Data_out[20]~I .input_register_mode = "none";
defparam \Data_out[20]~I .input_sync_reset = "none";
defparam \Data_out[20]~I .oe_async_reset = "none";
defparam \Data_out[20]~I .oe_power_up = "low";
defparam \Data_out[20]~I .oe_register_mode = "none";
defparam \Data_out[20]~I .oe_sync_reset = "none";
defparam \Data_out[20]~I .operation_mode = "output";
defparam \Data_out[20]~I .output_async_reset = "none";
defparam \Data_out[20]~I .output_power_up = "low";
defparam \Data_out[20]~I .output_register_mode = "none";
defparam \Data_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[21]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a21 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[21]));
// synopsys translate_off
defparam \Data_out[21]~I .input_async_reset = "none";
defparam \Data_out[21]~I .input_power_up = "low";
defparam \Data_out[21]~I .input_register_mode = "none";
defparam \Data_out[21]~I .input_sync_reset = "none";
defparam \Data_out[21]~I .oe_async_reset = "none";
defparam \Data_out[21]~I .oe_power_up = "low";
defparam \Data_out[21]~I .oe_register_mode = "none";
defparam \Data_out[21]~I .oe_sync_reset = "none";
defparam \Data_out[21]~I .operation_mode = "output";
defparam \Data_out[21]~I .output_async_reset = "none";
defparam \Data_out[21]~I .output_power_up = "low";
defparam \Data_out[21]~I .output_register_mode = "none";
defparam \Data_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[22]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a22 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[22]));
// synopsys translate_off
defparam \Data_out[22]~I .input_async_reset = "none";
defparam \Data_out[22]~I .input_power_up = "low";
defparam \Data_out[22]~I .input_register_mode = "none";
defparam \Data_out[22]~I .input_sync_reset = "none";
defparam \Data_out[22]~I .oe_async_reset = "none";
defparam \Data_out[22]~I .oe_power_up = "low";
defparam \Data_out[22]~I .oe_register_mode = "none";
defparam \Data_out[22]~I .oe_sync_reset = "none";
defparam \Data_out[22]~I .operation_mode = "output";
defparam \Data_out[22]~I .output_async_reset = "none";
defparam \Data_out[22]~I .output_power_up = "low";
defparam \Data_out[22]~I .output_register_mode = "none";
defparam \Data_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[23]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a23 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[23]));
// synopsys translate_off
defparam \Data_out[23]~I .input_async_reset = "none";
defparam \Data_out[23]~I .input_power_up = "low";
defparam \Data_out[23]~I .input_register_mode = "none";
defparam \Data_out[23]~I .input_sync_reset = "none";
defparam \Data_out[23]~I .oe_async_reset = "none";
defparam \Data_out[23]~I .oe_power_up = "low";
defparam \Data_out[23]~I .oe_register_mode = "none";
defparam \Data_out[23]~I .oe_sync_reset = "none";
defparam \Data_out[23]~I .operation_mode = "output";
defparam \Data_out[23]~I .output_async_reset = "none";
defparam \Data_out[23]~I .output_power_up = "low";
defparam \Data_out[23]~I .output_register_mode = "none";
defparam \Data_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[24]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a24~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[24]));
// synopsys translate_off
defparam \Data_out[24]~I .input_async_reset = "none";
defparam \Data_out[24]~I .input_power_up = "low";
defparam \Data_out[24]~I .input_register_mode = "none";
defparam \Data_out[24]~I .input_sync_reset = "none";
defparam \Data_out[24]~I .oe_async_reset = "none";
defparam \Data_out[24]~I .oe_power_up = "low";
defparam \Data_out[24]~I .oe_register_mode = "none";
defparam \Data_out[24]~I .oe_sync_reset = "none";
defparam \Data_out[24]~I .operation_mode = "output";
defparam \Data_out[24]~I .output_async_reset = "none";
defparam \Data_out[24]~I .output_power_up = "low";
defparam \Data_out[24]~I .output_register_mode = "none";
defparam \Data_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[25]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a25 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[25]));
// synopsys translate_off
defparam \Data_out[25]~I .input_async_reset = "none";
defparam \Data_out[25]~I .input_power_up = "low";
defparam \Data_out[25]~I .input_register_mode = "none";
defparam \Data_out[25]~I .input_sync_reset = "none";
defparam \Data_out[25]~I .oe_async_reset = "none";
defparam \Data_out[25]~I .oe_power_up = "low";
defparam \Data_out[25]~I .oe_register_mode = "none";
defparam \Data_out[25]~I .oe_sync_reset = "none";
defparam \Data_out[25]~I .operation_mode = "output";
defparam \Data_out[25]~I .output_async_reset = "none";
defparam \Data_out[25]~I .output_power_up = "low";
defparam \Data_out[25]~I .output_register_mode = "none";
defparam \Data_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[26]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a26 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[26]));
// synopsys translate_off
defparam \Data_out[26]~I .input_async_reset = "none";
defparam \Data_out[26]~I .input_power_up = "low";
defparam \Data_out[26]~I .input_register_mode = "none";
defparam \Data_out[26]~I .input_sync_reset = "none";
defparam \Data_out[26]~I .oe_async_reset = "none";
defparam \Data_out[26]~I .oe_power_up = "low";
defparam \Data_out[26]~I .oe_register_mode = "none";
defparam \Data_out[26]~I .oe_sync_reset = "none";
defparam \Data_out[26]~I .operation_mode = "output";
defparam \Data_out[26]~I .output_async_reset = "none";
defparam \Data_out[26]~I .output_power_up = "low";
defparam \Data_out[26]~I .output_register_mode = "none";
defparam \Data_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[27]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a27 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[27]));
// synopsys translate_off
defparam \Data_out[27]~I .input_async_reset = "none";
defparam \Data_out[27]~I .input_power_up = "low";
defparam \Data_out[27]~I .input_register_mode = "none";
defparam \Data_out[27]~I .input_sync_reset = "none";
defparam \Data_out[27]~I .oe_async_reset = "none";
defparam \Data_out[27]~I .oe_power_up = "low";
defparam \Data_out[27]~I .oe_register_mode = "none";
defparam \Data_out[27]~I .oe_sync_reset = "none";
defparam \Data_out[27]~I .operation_mode = "output";
defparam \Data_out[27]~I .output_async_reset = "none";
defparam \Data_out[27]~I .output_power_up = "low";
defparam \Data_out[27]~I .output_register_mode = "none";
defparam \Data_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[28]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a28~portadataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[28]));
// synopsys translate_off
defparam \Data_out[28]~I .input_async_reset = "none";
defparam \Data_out[28]~I .input_power_up = "low";
defparam \Data_out[28]~I .input_register_mode = "none";
defparam \Data_out[28]~I .input_sync_reset = "none";
defparam \Data_out[28]~I .oe_async_reset = "none";
defparam \Data_out[28]~I .oe_power_up = "low";
defparam \Data_out[28]~I .oe_register_mode = "none";
defparam \Data_out[28]~I .oe_sync_reset = "none";
defparam \Data_out[28]~I .operation_mode = "output";
defparam \Data_out[28]~I .output_async_reset = "none";
defparam \Data_out[28]~I .output_power_up = "low";
defparam \Data_out[28]~I .output_register_mode = "none";
defparam \Data_out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[29]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a29 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[29]));
// synopsys translate_off
defparam \Data_out[29]~I .input_async_reset = "none";
defparam \Data_out[29]~I .input_power_up = "low";
defparam \Data_out[29]~I .input_register_mode = "none";
defparam \Data_out[29]~I .input_sync_reset = "none";
defparam \Data_out[29]~I .oe_async_reset = "none";
defparam \Data_out[29]~I .oe_power_up = "low";
defparam \Data_out[29]~I .oe_register_mode = "none";
defparam \Data_out[29]~I .oe_sync_reset = "none";
defparam \Data_out[29]~I .operation_mode = "output";
defparam \Data_out[29]~I .output_async_reset = "none";
defparam \Data_out[29]~I .output_power_up = "low";
defparam \Data_out[29]~I .output_register_mode = "none";
defparam \Data_out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[30]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a30 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[30]));
// synopsys translate_off
defparam \Data_out[30]~I .input_async_reset = "none";
defparam \Data_out[30]~I .input_power_up = "low";
defparam \Data_out[30]~I .input_register_mode = "none";
defparam \Data_out[30]~I .input_sync_reset = "none";
defparam \Data_out[30]~I .oe_async_reset = "none";
defparam \Data_out[30]~I .oe_power_up = "low";
defparam \Data_out[30]~I .oe_register_mode = "none";
defparam \Data_out[30]~I .oe_sync_reset = "none";
defparam \Data_out[30]~I .operation_mode = "output";
defparam \Data_out[30]~I .output_async_reset = "none";
defparam \Data_out[30]~I .output_power_up = "low";
defparam \Data_out[30]~I .output_register_mode = "none";
defparam \Data_out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Data_out[31]~I (
	.datain(\datamemory|ram_rtl_0|auto_generated|altsyncram1|ram_block2a31 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Data_out[31]));
// synopsys translate_off
defparam \Data_out[31]~I .input_async_reset = "none";
defparam \Data_out[31]~I .input_power_up = "low";
defparam \Data_out[31]~I .input_register_mode = "none";
defparam \Data_out[31]~I .input_sync_reset = "none";
defparam \Data_out[31]~I .oe_async_reset = "none";
defparam \Data_out[31]~I .oe_power_up = "low";
defparam \Data_out[31]~I .oe_register_mode = "none";
defparam \Data_out[31]~I .oe_sync_reset = "none";
defparam \Data_out[31]~I .operation_mode = "output";
defparam \Data_out[31]~I .output_async_reset = "none";
defparam \Data_out[31]~I .output_power_up = "low";
defparam \Data_out[31]~I .output_register_mode = "none";
defparam \Data_out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[0]~I (
	.datain(\seg3|WBData_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[0]));
// synopsys translate_off
defparam \WBData_EX[0]~I .input_async_reset = "none";
defparam \WBData_EX[0]~I .input_power_up = "low";
defparam \WBData_EX[0]~I .input_register_mode = "none";
defparam \WBData_EX[0]~I .input_sync_reset = "none";
defparam \WBData_EX[0]~I .oe_async_reset = "none";
defparam \WBData_EX[0]~I .oe_power_up = "low";
defparam \WBData_EX[0]~I .oe_register_mode = "none";
defparam \WBData_EX[0]~I .oe_sync_reset = "none";
defparam \WBData_EX[0]~I .operation_mode = "output";
defparam \WBData_EX[0]~I .output_async_reset = "none";
defparam \WBData_EX[0]~I .output_power_up = "low";
defparam \WBData_EX[0]~I .output_register_mode = "none";
defparam \WBData_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[1]~I (
	.datain(\seg3|WBData_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[1]));
// synopsys translate_off
defparam \WBData_EX[1]~I .input_async_reset = "none";
defparam \WBData_EX[1]~I .input_power_up = "low";
defparam \WBData_EX[1]~I .input_register_mode = "none";
defparam \WBData_EX[1]~I .input_sync_reset = "none";
defparam \WBData_EX[1]~I .oe_async_reset = "none";
defparam \WBData_EX[1]~I .oe_power_up = "low";
defparam \WBData_EX[1]~I .oe_register_mode = "none";
defparam \WBData_EX[1]~I .oe_sync_reset = "none";
defparam \WBData_EX[1]~I .operation_mode = "output";
defparam \WBData_EX[1]~I .output_async_reset = "none";
defparam \WBData_EX[1]~I .output_power_up = "low";
defparam \WBData_EX[1]~I .output_register_mode = "none";
defparam \WBData_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[2]~I (
	.datain(\seg3|WBData_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[2]));
// synopsys translate_off
defparam \WBData_EX[2]~I .input_async_reset = "none";
defparam \WBData_EX[2]~I .input_power_up = "low";
defparam \WBData_EX[2]~I .input_register_mode = "none";
defparam \WBData_EX[2]~I .input_sync_reset = "none";
defparam \WBData_EX[2]~I .oe_async_reset = "none";
defparam \WBData_EX[2]~I .oe_power_up = "low";
defparam \WBData_EX[2]~I .oe_register_mode = "none";
defparam \WBData_EX[2]~I .oe_sync_reset = "none";
defparam \WBData_EX[2]~I .operation_mode = "output";
defparam \WBData_EX[2]~I .output_async_reset = "none";
defparam \WBData_EX[2]~I .output_power_up = "low";
defparam \WBData_EX[2]~I .output_register_mode = "none";
defparam \WBData_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[3]~I (
	.datain(\seg3|WBData_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[3]));
// synopsys translate_off
defparam \WBData_EX[3]~I .input_async_reset = "none";
defparam \WBData_EX[3]~I .input_power_up = "low";
defparam \WBData_EX[3]~I .input_register_mode = "none";
defparam \WBData_EX[3]~I .input_sync_reset = "none";
defparam \WBData_EX[3]~I .oe_async_reset = "none";
defparam \WBData_EX[3]~I .oe_power_up = "low";
defparam \WBData_EX[3]~I .oe_register_mode = "none";
defparam \WBData_EX[3]~I .oe_sync_reset = "none";
defparam \WBData_EX[3]~I .operation_mode = "output";
defparam \WBData_EX[3]~I .output_async_reset = "none";
defparam \WBData_EX[3]~I .output_power_up = "low";
defparam \WBData_EX[3]~I .output_register_mode = "none";
defparam \WBData_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[4]~I (
	.datain(\seg3|WBData_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[4]));
// synopsys translate_off
defparam \WBData_EX[4]~I .input_async_reset = "none";
defparam \WBData_EX[4]~I .input_power_up = "low";
defparam \WBData_EX[4]~I .input_register_mode = "none";
defparam \WBData_EX[4]~I .input_sync_reset = "none";
defparam \WBData_EX[4]~I .oe_async_reset = "none";
defparam \WBData_EX[4]~I .oe_power_up = "low";
defparam \WBData_EX[4]~I .oe_register_mode = "none";
defparam \WBData_EX[4]~I .oe_sync_reset = "none";
defparam \WBData_EX[4]~I .operation_mode = "output";
defparam \WBData_EX[4]~I .output_async_reset = "none";
defparam \WBData_EX[4]~I .output_power_up = "low";
defparam \WBData_EX[4]~I .output_register_mode = "none";
defparam \WBData_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[5]~I (
	.datain(\seg3|WBData_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[5]));
// synopsys translate_off
defparam \WBData_EX[5]~I .input_async_reset = "none";
defparam \WBData_EX[5]~I .input_power_up = "low";
defparam \WBData_EX[5]~I .input_register_mode = "none";
defparam \WBData_EX[5]~I .input_sync_reset = "none";
defparam \WBData_EX[5]~I .oe_async_reset = "none";
defparam \WBData_EX[5]~I .oe_power_up = "low";
defparam \WBData_EX[5]~I .oe_register_mode = "none";
defparam \WBData_EX[5]~I .oe_sync_reset = "none";
defparam \WBData_EX[5]~I .operation_mode = "output";
defparam \WBData_EX[5]~I .output_async_reset = "none";
defparam \WBData_EX[5]~I .output_power_up = "low";
defparam \WBData_EX[5]~I .output_register_mode = "none";
defparam \WBData_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[6]~I (
	.datain(\seg3|WBData_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[6]));
// synopsys translate_off
defparam \WBData_EX[6]~I .input_async_reset = "none";
defparam \WBData_EX[6]~I .input_power_up = "low";
defparam \WBData_EX[6]~I .input_register_mode = "none";
defparam \WBData_EX[6]~I .input_sync_reset = "none";
defparam \WBData_EX[6]~I .oe_async_reset = "none";
defparam \WBData_EX[6]~I .oe_power_up = "low";
defparam \WBData_EX[6]~I .oe_register_mode = "none";
defparam \WBData_EX[6]~I .oe_sync_reset = "none";
defparam \WBData_EX[6]~I .operation_mode = "output";
defparam \WBData_EX[6]~I .output_async_reset = "none";
defparam \WBData_EX[6]~I .output_power_up = "low";
defparam \WBData_EX[6]~I .output_register_mode = "none";
defparam \WBData_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[7]~I (
	.datain(\seg3|WBData_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[7]));
// synopsys translate_off
defparam \WBData_EX[7]~I .input_async_reset = "none";
defparam \WBData_EX[7]~I .input_power_up = "low";
defparam \WBData_EX[7]~I .input_register_mode = "none";
defparam \WBData_EX[7]~I .input_sync_reset = "none";
defparam \WBData_EX[7]~I .oe_async_reset = "none";
defparam \WBData_EX[7]~I .oe_power_up = "low";
defparam \WBData_EX[7]~I .oe_register_mode = "none";
defparam \WBData_EX[7]~I .oe_sync_reset = "none";
defparam \WBData_EX[7]~I .operation_mode = "output";
defparam \WBData_EX[7]~I .output_async_reset = "none";
defparam \WBData_EX[7]~I .output_power_up = "low";
defparam \WBData_EX[7]~I .output_register_mode = "none";
defparam \WBData_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[8]~I (
	.datain(\seg3|WBData_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[8]));
// synopsys translate_off
defparam \WBData_EX[8]~I .input_async_reset = "none";
defparam \WBData_EX[8]~I .input_power_up = "low";
defparam \WBData_EX[8]~I .input_register_mode = "none";
defparam \WBData_EX[8]~I .input_sync_reset = "none";
defparam \WBData_EX[8]~I .oe_async_reset = "none";
defparam \WBData_EX[8]~I .oe_power_up = "low";
defparam \WBData_EX[8]~I .oe_register_mode = "none";
defparam \WBData_EX[8]~I .oe_sync_reset = "none";
defparam \WBData_EX[8]~I .operation_mode = "output";
defparam \WBData_EX[8]~I .output_async_reset = "none";
defparam \WBData_EX[8]~I .output_power_up = "low";
defparam \WBData_EX[8]~I .output_register_mode = "none";
defparam \WBData_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[9]~I (
	.datain(\seg3|WBData_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[9]));
// synopsys translate_off
defparam \WBData_EX[9]~I .input_async_reset = "none";
defparam \WBData_EX[9]~I .input_power_up = "low";
defparam \WBData_EX[9]~I .input_register_mode = "none";
defparam \WBData_EX[9]~I .input_sync_reset = "none";
defparam \WBData_EX[9]~I .oe_async_reset = "none";
defparam \WBData_EX[9]~I .oe_power_up = "low";
defparam \WBData_EX[9]~I .oe_register_mode = "none";
defparam \WBData_EX[9]~I .oe_sync_reset = "none";
defparam \WBData_EX[9]~I .operation_mode = "output";
defparam \WBData_EX[9]~I .output_async_reset = "none";
defparam \WBData_EX[9]~I .output_power_up = "low";
defparam \WBData_EX[9]~I .output_register_mode = "none";
defparam \WBData_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[10]~I (
	.datain(\seg3|WBData_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[10]));
// synopsys translate_off
defparam \WBData_EX[10]~I .input_async_reset = "none";
defparam \WBData_EX[10]~I .input_power_up = "low";
defparam \WBData_EX[10]~I .input_register_mode = "none";
defparam \WBData_EX[10]~I .input_sync_reset = "none";
defparam \WBData_EX[10]~I .oe_async_reset = "none";
defparam \WBData_EX[10]~I .oe_power_up = "low";
defparam \WBData_EX[10]~I .oe_register_mode = "none";
defparam \WBData_EX[10]~I .oe_sync_reset = "none";
defparam \WBData_EX[10]~I .operation_mode = "output";
defparam \WBData_EX[10]~I .output_async_reset = "none";
defparam \WBData_EX[10]~I .output_power_up = "low";
defparam \WBData_EX[10]~I .output_register_mode = "none";
defparam \WBData_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[11]~I (
	.datain(\seg3|WBData_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[11]));
// synopsys translate_off
defparam \WBData_EX[11]~I .input_async_reset = "none";
defparam \WBData_EX[11]~I .input_power_up = "low";
defparam \WBData_EX[11]~I .input_register_mode = "none";
defparam \WBData_EX[11]~I .input_sync_reset = "none";
defparam \WBData_EX[11]~I .oe_async_reset = "none";
defparam \WBData_EX[11]~I .oe_power_up = "low";
defparam \WBData_EX[11]~I .oe_register_mode = "none";
defparam \WBData_EX[11]~I .oe_sync_reset = "none";
defparam \WBData_EX[11]~I .operation_mode = "output";
defparam \WBData_EX[11]~I .output_async_reset = "none";
defparam \WBData_EX[11]~I .output_power_up = "low";
defparam \WBData_EX[11]~I .output_register_mode = "none";
defparam \WBData_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[12]~I (
	.datain(\seg3|WBData_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[12]));
// synopsys translate_off
defparam \WBData_EX[12]~I .input_async_reset = "none";
defparam \WBData_EX[12]~I .input_power_up = "low";
defparam \WBData_EX[12]~I .input_register_mode = "none";
defparam \WBData_EX[12]~I .input_sync_reset = "none";
defparam \WBData_EX[12]~I .oe_async_reset = "none";
defparam \WBData_EX[12]~I .oe_power_up = "low";
defparam \WBData_EX[12]~I .oe_register_mode = "none";
defparam \WBData_EX[12]~I .oe_sync_reset = "none";
defparam \WBData_EX[12]~I .operation_mode = "output";
defparam \WBData_EX[12]~I .output_async_reset = "none";
defparam \WBData_EX[12]~I .output_power_up = "low";
defparam \WBData_EX[12]~I .output_register_mode = "none";
defparam \WBData_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[13]~I (
	.datain(\seg3|WBData_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[13]));
// synopsys translate_off
defparam \WBData_EX[13]~I .input_async_reset = "none";
defparam \WBData_EX[13]~I .input_power_up = "low";
defparam \WBData_EX[13]~I .input_register_mode = "none";
defparam \WBData_EX[13]~I .input_sync_reset = "none";
defparam \WBData_EX[13]~I .oe_async_reset = "none";
defparam \WBData_EX[13]~I .oe_power_up = "low";
defparam \WBData_EX[13]~I .oe_register_mode = "none";
defparam \WBData_EX[13]~I .oe_sync_reset = "none";
defparam \WBData_EX[13]~I .operation_mode = "output";
defparam \WBData_EX[13]~I .output_async_reset = "none";
defparam \WBData_EX[13]~I .output_power_up = "low";
defparam \WBData_EX[13]~I .output_register_mode = "none";
defparam \WBData_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[14]~I (
	.datain(\seg3|WBData_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[14]));
// synopsys translate_off
defparam \WBData_EX[14]~I .input_async_reset = "none";
defparam \WBData_EX[14]~I .input_power_up = "low";
defparam \WBData_EX[14]~I .input_register_mode = "none";
defparam \WBData_EX[14]~I .input_sync_reset = "none";
defparam \WBData_EX[14]~I .oe_async_reset = "none";
defparam \WBData_EX[14]~I .oe_power_up = "low";
defparam \WBData_EX[14]~I .oe_register_mode = "none";
defparam \WBData_EX[14]~I .oe_sync_reset = "none";
defparam \WBData_EX[14]~I .operation_mode = "output";
defparam \WBData_EX[14]~I .output_async_reset = "none";
defparam \WBData_EX[14]~I .output_power_up = "low";
defparam \WBData_EX[14]~I .output_register_mode = "none";
defparam \WBData_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[15]~I (
	.datain(\seg3|WBData_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[15]));
// synopsys translate_off
defparam \WBData_EX[15]~I .input_async_reset = "none";
defparam \WBData_EX[15]~I .input_power_up = "low";
defparam \WBData_EX[15]~I .input_register_mode = "none";
defparam \WBData_EX[15]~I .input_sync_reset = "none";
defparam \WBData_EX[15]~I .oe_async_reset = "none";
defparam \WBData_EX[15]~I .oe_power_up = "low";
defparam \WBData_EX[15]~I .oe_register_mode = "none";
defparam \WBData_EX[15]~I .oe_sync_reset = "none";
defparam \WBData_EX[15]~I .operation_mode = "output";
defparam \WBData_EX[15]~I .output_async_reset = "none";
defparam \WBData_EX[15]~I .output_power_up = "low";
defparam \WBData_EX[15]~I .output_register_mode = "none";
defparam \WBData_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[16]~I (
	.datain(\seg3|WBData_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[16]));
// synopsys translate_off
defparam \WBData_EX[16]~I .input_async_reset = "none";
defparam \WBData_EX[16]~I .input_power_up = "low";
defparam \WBData_EX[16]~I .input_register_mode = "none";
defparam \WBData_EX[16]~I .input_sync_reset = "none";
defparam \WBData_EX[16]~I .oe_async_reset = "none";
defparam \WBData_EX[16]~I .oe_power_up = "low";
defparam \WBData_EX[16]~I .oe_register_mode = "none";
defparam \WBData_EX[16]~I .oe_sync_reset = "none";
defparam \WBData_EX[16]~I .operation_mode = "output";
defparam \WBData_EX[16]~I .output_async_reset = "none";
defparam \WBData_EX[16]~I .output_power_up = "low";
defparam \WBData_EX[16]~I .output_register_mode = "none";
defparam \WBData_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[17]~I (
	.datain(\seg3|WBData_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[17]));
// synopsys translate_off
defparam \WBData_EX[17]~I .input_async_reset = "none";
defparam \WBData_EX[17]~I .input_power_up = "low";
defparam \WBData_EX[17]~I .input_register_mode = "none";
defparam \WBData_EX[17]~I .input_sync_reset = "none";
defparam \WBData_EX[17]~I .oe_async_reset = "none";
defparam \WBData_EX[17]~I .oe_power_up = "low";
defparam \WBData_EX[17]~I .oe_register_mode = "none";
defparam \WBData_EX[17]~I .oe_sync_reset = "none";
defparam \WBData_EX[17]~I .operation_mode = "output";
defparam \WBData_EX[17]~I .output_async_reset = "none";
defparam \WBData_EX[17]~I .output_power_up = "low";
defparam \WBData_EX[17]~I .output_register_mode = "none";
defparam \WBData_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[18]~I (
	.datain(\seg3|WBData_out [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[18]));
// synopsys translate_off
defparam \WBData_EX[18]~I .input_async_reset = "none";
defparam \WBData_EX[18]~I .input_power_up = "low";
defparam \WBData_EX[18]~I .input_register_mode = "none";
defparam \WBData_EX[18]~I .input_sync_reset = "none";
defparam \WBData_EX[18]~I .oe_async_reset = "none";
defparam \WBData_EX[18]~I .oe_power_up = "low";
defparam \WBData_EX[18]~I .oe_register_mode = "none";
defparam \WBData_EX[18]~I .oe_sync_reset = "none";
defparam \WBData_EX[18]~I .operation_mode = "output";
defparam \WBData_EX[18]~I .output_async_reset = "none";
defparam \WBData_EX[18]~I .output_power_up = "low";
defparam \WBData_EX[18]~I .output_register_mode = "none";
defparam \WBData_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[19]~I (
	.datain(\seg3|WBData_out [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[19]));
// synopsys translate_off
defparam \WBData_EX[19]~I .input_async_reset = "none";
defparam \WBData_EX[19]~I .input_power_up = "low";
defparam \WBData_EX[19]~I .input_register_mode = "none";
defparam \WBData_EX[19]~I .input_sync_reset = "none";
defparam \WBData_EX[19]~I .oe_async_reset = "none";
defparam \WBData_EX[19]~I .oe_power_up = "low";
defparam \WBData_EX[19]~I .oe_register_mode = "none";
defparam \WBData_EX[19]~I .oe_sync_reset = "none";
defparam \WBData_EX[19]~I .operation_mode = "output";
defparam \WBData_EX[19]~I .output_async_reset = "none";
defparam \WBData_EX[19]~I .output_power_up = "low";
defparam \WBData_EX[19]~I .output_register_mode = "none";
defparam \WBData_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[20]~I (
	.datain(\seg3|WBData_out [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[20]));
// synopsys translate_off
defparam \WBData_EX[20]~I .input_async_reset = "none";
defparam \WBData_EX[20]~I .input_power_up = "low";
defparam \WBData_EX[20]~I .input_register_mode = "none";
defparam \WBData_EX[20]~I .input_sync_reset = "none";
defparam \WBData_EX[20]~I .oe_async_reset = "none";
defparam \WBData_EX[20]~I .oe_power_up = "low";
defparam \WBData_EX[20]~I .oe_register_mode = "none";
defparam \WBData_EX[20]~I .oe_sync_reset = "none";
defparam \WBData_EX[20]~I .operation_mode = "output";
defparam \WBData_EX[20]~I .output_async_reset = "none";
defparam \WBData_EX[20]~I .output_power_up = "low";
defparam \WBData_EX[20]~I .output_register_mode = "none";
defparam \WBData_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[21]~I (
	.datain(\seg3|WBData_out [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[21]));
// synopsys translate_off
defparam \WBData_EX[21]~I .input_async_reset = "none";
defparam \WBData_EX[21]~I .input_power_up = "low";
defparam \WBData_EX[21]~I .input_register_mode = "none";
defparam \WBData_EX[21]~I .input_sync_reset = "none";
defparam \WBData_EX[21]~I .oe_async_reset = "none";
defparam \WBData_EX[21]~I .oe_power_up = "low";
defparam \WBData_EX[21]~I .oe_register_mode = "none";
defparam \WBData_EX[21]~I .oe_sync_reset = "none";
defparam \WBData_EX[21]~I .operation_mode = "output";
defparam \WBData_EX[21]~I .output_async_reset = "none";
defparam \WBData_EX[21]~I .output_power_up = "low";
defparam \WBData_EX[21]~I .output_register_mode = "none";
defparam \WBData_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[22]~I (
	.datain(\seg3|WBData_out [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[22]));
// synopsys translate_off
defparam \WBData_EX[22]~I .input_async_reset = "none";
defparam \WBData_EX[22]~I .input_power_up = "low";
defparam \WBData_EX[22]~I .input_register_mode = "none";
defparam \WBData_EX[22]~I .input_sync_reset = "none";
defparam \WBData_EX[22]~I .oe_async_reset = "none";
defparam \WBData_EX[22]~I .oe_power_up = "low";
defparam \WBData_EX[22]~I .oe_register_mode = "none";
defparam \WBData_EX[22]~I .oe_sync_reset = "none";
defparam \WBData_EX[22]~I .operation_mode = "output";
defparam \WBData_EX[22]~I .output_async_reset = "none";
defparam \WBData_EX[22]~I .output_power_up = "low";
defparam \WBData_EX[22]~I .output_register_mode = "none";
defparam \WBData_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[23]~I (
	.datain(\seg3|WBData_out [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[23]));
// synopsys translate_off
defparam \WBData_EX[23]~I .input_async_reset = "none";
defparam \WBData_EX[23]~I .input_power_up = "low";
defparam \WBData_EX[23]~I .input_register_mode = "none";
defparam \WBData_EX[23]~I .input_sync_reset = "none";
defparam \WBData_EX[23]~I .oe_async_reset = "none";
defparam \WBData_EX[23]~I .oe_power_up = "low";
defparam \WBData_EX[23]~I .oe_register_mode = "none";
defparam \WBData_EX[23]~I .oe_sync_reset = "none";
defparam \WBData_EX[23]~I .operation_mode = "output";
defparam \WBData_EX[23]~I .output_async_reset = "none";
defparam \WBData_EX[23]~I .output_power_up = "low";
defparam \WBData_EX[23]~I .output_register_mode = "none";
defparam \WBData_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[24]~I (
	.datain(\seg3|WBData_out [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[24]));
// synopsys translate_off
defparam \WBData_EX[24]~I .input_async_reset = "none";
defparam \WBData_EX[24]~I .input_power_up = "low";
defparam \WBData_EX[24]~I .input_register_mode = "none";
defparam \WBData_EX[24]~I .input_sync_reset = "none";
defparam \WBData_EX[24]~I .oe_async_reset = "none";
defparam \WBData_EX[24]~I .oe_power_up = "low";
defparam \WBData_EX[24]~I .oe_register_mode = "none";
defparam \WBData_EX[24]~I .oe_sync_reset = "none";
defparam \WBData_EX[24]~I .operation_mode = "output";
defparam \WBData_EX[24]~I .output_async_reset = "none";
defparam \WBData_EX[24]~I .output_power_up = "low";
defparam \WBData_EX[24]~I .output_register_mode = "none";
defparam \WBData_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[25]~I (
	.datain(\seg3|WBData_out [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[25]));
// synopsys translate_off
defparam \WBData_EX[25]~I .input_async_reset = "none";
defparam \WBData_EX[25]~I .input_power_up = "low";
defparam \WBData_EX[25]~I .input_register_mode = "none";
defparam \WBData_EX[25]~I .input_sync_reset = "none";
defparam \WBData_EX[25]~I .oe_async_reset = "none";
defparam \WBData_EX[25]~I .oe_power_up = "low";
defparam \WBData_EX[25]~I .oe_register_mode = "none";
defparam \WBData_EX[25]~I .oe_sync_reset = "none";
defparam \WBData_EX[25]~I .operation_mode = "output";
defparam \WBData_EX[25]~I .output_async_reset = "none";
defparam \WBData_EX[25]~I .output_power_up = "low";
defparam \WBData_EX[25]~I .output_register_mode = "none";
defparam \WBData_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[26]~I (
	.datain(\seg3|WBData_out [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[26]));
// synopsys translate_off
defparam \WBData_EX[26]~I .input_async_reset = "none";
defparam \WBData_EX[26]~I .input_power_up = "low";
defparam \WBData_EX[26]~I .input_register_mode = "none";
defparam \WBData_EX[26]~I .input_sync_reset = "none";
defparam \WBData_EX[26]~I .oe_async_reset = "none";
defparam \WBData_EX[26]~I .oe_power_up = "low";
defparam \WBData_EX[26]~I .oe_register_mode = "none";
defparam \WBData_EX[26]~I .oe_sync_reset = "none";
defparam \WBData_EX[26]~I .operation_mode = "output";
defparam \WBData_EX[26]~I .output_async_reset = "none";
defparam \WBData_EX[26]~I .output_power_up = "low";
defparam \WBData_EX[26]~I .output_register_mode = "none";
defparam \WBData_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[27]~I (
	.datain(\seg3|WBData_out [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[27]));
// synopsys translate_off
defparam \WBData_EX[27]~I .input_async_reset = "none";
defparam \WBData_EX[27]~I .input_power_up = "low";
defparam \WBData_EX[27]~I .input_register_mode = "none";
defparam \WBData_EX[27]~I .input_sync_reset = "none";
defparam \WBData_EX[27]~I .oe_async_reset = "none";
defparam \WBData_EX[27]~I .oe_power_up = "low";
defparam \WBData_EX[27]~I .oe_register_mode = "none";
defparam \WBData_EX[27]~I .oe_sync_reset = "none";
defparam \WBData_EX[27]~I .operation_mode = "output";
defparam \WBData_EX[27]~I .output_async_reset = "none";
defparam \WBData_EX[27]~I .output_power_up = "low";
defparam \WBData_EX[27]~I .output_register_mode = "none";
defparam \WBData_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[28]~I (
	.datain(\seg3|WBData_out [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[28]));
// synopsys translate_off
defparam \WBData_EX[28]~I .input_async_reset = "none";
defparam \WBData_EX[28]~I .input_power_up = "low";
defparam \WBData_EX[28]~I .input_register_mode = "none";
defparam \WBData_EX[28]~I .input_sync_reset = "none";
defparam \WBData_EX[28]~I .oe_async_reset = "none";
defparam \WBData_EX[28]~I .oe_power_up = "low";
defparam \WBData_EX[28]~I .oe_register_mode = "none";
defparam \WBData_EX[28]~I .oe_sync_reset = "none";
defparam \WBData_EX[28]~I .operation_mode = "output";
defparam \WBData_EX[28]~I .output_async_reset = "none";
defparam \WBData_EX[28]~I .output_power_up = "low";
defparam \WBData_EX[28]~I .output_register_mode = "none";
defparam \WBData_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[29]~I (
	.datain(\seg3|WBData_out [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[29]));
// synopsys translate_off
defparam \WBData_EX[29]~I .input_async_reset = "none";
defparam \WBData_EX[29]~I .input_power_up = "low";
defparam \WBData_EX[29]~I .input_register_mode = "none";
defparam \WBData_EX[29]~I .input_sync_reset = "none";
defparam \WBData_EX[29]~I .oe_async_reset = "none";
defparam \WBData_EX[29]~I .oe_power_up = "low";
defparam \WBData_EX[29]~I .oe_register_mode = "none";
defparam \WBData_EX[29]~I .oe_sync_reset = "none";
defparam \WBData_EX[29]~I .operation_mode = "output";
defparam \WBData_EX[29]~I .output_async_reset = "none";
defparam \WBData_EX[29]~I .output_power_up = "low";
defparam \WBData_EX[29]~I .output_register_mode = "none";
defparam \WBData_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[30]~I (
	.datain(\seg3|WBData_out [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[30]));
// synopsys translate_off
defparam \WBData_EX[30]~I .input_async_reset = "none";
defparam \WBData_EX[30]~I .input_power_up = "low";
defparam \WBData_EX[30]~I .input_register_mode = "none";
defparam \WBData_EX[30]~I .input_sync_reset = "none";
defparam \WBData_EX[30]~I .oe_async_reset = "none";
defparam \WBData_EX[30]~I .oe_power_up = "low";
defparam \WBData_EX[30]~I .oe_register_mode = "none";
defparam \WBData_EX[30]~I .oe_sync_reset = "none";
defparam \WBData_EX[30]~I .operation_mode = "output";
defparam \WBData_EX[30]~I .output_async_reset = "none";
defparam \WBData_EX[30]~I .output_power_up = "low";
defparam \WBData_EX[30]~I .output_register_mode = "none";
defparam \WBData_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WBData_EX[31]~I (
	.datain(\seg3|WBData_out [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WBData_EX[31]));
// synopsys translate_off
defparam \WBData_EX[31]~I .input_async_reset = "none";
defparam \WBData_EX[31]~I .input_power_up = "low";
defparam \WBData_EX[31]~I .input_register_mode = "none";
defparam \WBData_EX[31]~I .input_sync_reset = "none";
defparam \WBData_EX[31]~I .oe_async_reset = "none";
defparam \WBData_EX[31]~I .oe_power_up = "low";
defparam \WBData_EX[31]~I .oe_register_mode = "none";
defparam \WBData_EX[31]~I .oe_sync_reset = "none";
defparam \WBData_EX[31]~I .operation_mode = "output";
defparam \WBData_EX[31]~I .output_async_reset = "none";
defparam \WBData_EX[31]~I .output_power_up = "low";
defparam \WBData_EX[31]~I .output_register_mode = "none";
defparam \WBData_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ShiftAmount[0]~I (
	.datain(\ShiftAmount~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ShiftAmount[0]));
// synopsys translate_off
defparam \ShiftAmount[0]~I .input_async_reset = "none";
defparam \ShiftAmount[0]~I .input_power_up = "low";
defparam \ShiftAmount[0]~I .input_register_mode = "none";
defparam \ShiftAmount[0]~I .input_sync_reset = "none";
defparam \ShiftAmount[0]~I .oe_async_reset = "none";
defparam \ShiftAmount[0]~I .oe_power_up = "low";
defparam \ShiftAmount[0]~I .oe_register_mode = "none";
defparam \ShiftAmount[0]~I .oe_sync_reset = "none";
defparam \ShiftAmount[0]~I .operation_mode = "output";
defparam \ShiftAmount[0]~I .output_async_reset = "none";
defparam \ShiftAmount[0]~I .output_power_up = "low";
defparam \ShiftAmount[0]~I .output_register_mode = "none";
defparam \ShiftAmount[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ShiftAmount[1]~I (
	.datain(\ShiftAmount~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ShiftAmount[1]));
// synopsys translate_off
defparam \ShiftAmount[1]~I .input_async_reset = "none";
defparam \ShiftAmount[1]~I .input_power_up = "low";
defparam \ShiftAmount[1]~I .input_register_mode = "none";
defparam \ShiftAmount[1]~I .input_sync_reset = "none";
defparam \ShiftAmount[1]~I .oe_async_reset = "none";
defparam \ShiftAmount[1]~I .oe_power_up = "low";
defparam \ShiftAmount[1]~I .oe_register_mode = "none";
defparam \ShiftAmount[1]~I .oe_sync_reset = "none";
defparam \ShiftAmount[1]~I .operation_mode = "output";
defparam \ShiftAmount[1]~I .output_async_reset = "none";
defparam \ShiftAmount[1]~I .output_power_up = "low";
defparam \ShiftAmount[1]~I .output_register_mode = "none";
defparam \ShiftAmount[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ShiftAmount[2]~I (
	.datain(\ShiftAmount~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ShiftAmount[2]));
// synopsys translate_off
defparam \ShiftAmount[2]~I .input_async_reset = "none";
defparam \ShiftAmount[2]~I .input_power_up = "low";
defparam \ShiftAmount[2]~I .input_register_mode = "none";
defparam \ShiftAmount[2]~I .input_sync_reset = "none";
defparam \ShiftAmount[2]~I .oe_async_reset = "none";
defparam \ShiftAmount[2]~I .oe_power_up = "low";
defparam \ShiftAmount[2]~I .oe_register_mode = "none";
defparam \ShiftAmount[2]~I .oe_sync_reset = "none";
defparam \ShiftAmount[2]~I .operation_mode = "output";
defparam \ShiftAmount[2]~I .output_async_reset = "none";
defparam \ShiftAmount[2]~I .output_power_up = "low";
defparam \ShiftAmount[2]~I .output_register_mode = "none";
defparam \ShiftAmount[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ShiftAmount[3]~I (
	.datain(\ShiftAmount~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ShiftAmount[3]));
// synopsys translate_off
defparam \ShiftAmount[3]~I .input_async_reset = "none";
defparam \ShiftAmount[3]~I .input_power_up = "low";
defparam \ShiftAmount[3]~I .input_register_mode = "none";
defparam \ShiftAmount[3]~I .input_sync_reset = "none";
defparam \ShiftAmount[3]~I .oe_async_reset = "none";
defparam \ShiftAmount[3]~I .oe_power_up = "low";
defparam \ShiftAmount[3]~I .oe_register_mode = "none";
defparam \ShiftAmount[3]~I .oe_sync_reset = "none";
defparam \ShiftAmount[3]~I .operation_mode = "output";
defparam \ShiftAmount[3]~I .output_async_reset = "none";
defparam \ShiftAmount[3]~I .output_power_up = "low";
defparam \ShiftAmount[3]~I .output_register_mode = "none";
defparam \ShiftAmount[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ShiftAmount[4]~I (
	.datain(\ShiftAmount~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ShiftAmount[4]));
// synopsys translate_off
defparam \ShiftAmount[4]~I .input_async_reset = "none";
defparam \ShiftAmount[4]~I .input_power_up = "low";
defparam \ShiftAmount[4]~I .input_register_mode = "none";
defparam \ShiftAmount[4]~I .input_sync_reset = "none";
defparam \ShiftAmount[4]~I .oe_async_reset = "none";
defparam \ShiftAmount[4]~I .oe_power_up = "low";
defparam \ShiftAmount[4]~I .oe_register_mode = "none";
defparam \ShiftAmount[4]~I .oe_sync_reset = "none";
defparam \ShiftAmount[4]~I .operation_mode = "output";
defparam \ShiftAmount[4]~I .output_async_reset = "none";
defparam \ShiftAmount[4]~I .output_power_up = "low";
defparam \ShiftAmount[4]~I .output_register_mode = "none";
defparam \ShiftAmount[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rs_EX_Forward[0]~I (
	.datain(\forward|Rs_EX_Forward [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rs_EX_Forward[0]));
// synopsys translate_off
defparam \Rs_EX_Forward[0]~I .input_async_reset = "none";
defparam \Rs_EX_Forward[0]~I .input_power_up = "low";
defparam \Rs_EX_Forward[0]~I .input_register_mode = "none";
defparam \Rs_EX_Forward[0]~I .input_sync_reset = "none";
defparam \Rs_EX_Forward[0]~I .oe_async_reset = "none";
defparam \Rs_EX_Forward[0]~I .oe_power_up = "low";
defparam \Rs_EX_Forward[0]~I .oe_register_mode = "none";
defparam \Rs_EX_Forward[0]~I .oe_sync_reset = "none";
defparam \Rs_EX_Forward[0]~I .operation_mode = "output";
defparam \Rs_EX_Forward[0]~I .output_async_reset = "none";
defparam \Rs_EX_Forward[0]~I .output_power_up = "low";
defparam \Rs_EX_Forward[0]~I .output_register_mode = "none";
defparam \Rs_EX_Forward[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rs_EX_Forward[1]~I (
	.datain(\forward|Rs_EX_Forward[1]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rs_EX_Forward[1]));
// synopsys translate_off
defparam \Rs_EX_Forward[1]~I .input_async_reset = "none";
defparam \Rs_EX_Forward[1]~I .input_power_up = "low";
defparam \Rs_EX_Forward[1]~I .input_register_mode = "none";
defparam \Rs_EX_Forward[1]~I .input_sync_reset = "none";
defparam \Rs_EX_Forward[1]~I .oe_async_reset = "none";
defparam \Rs_EX_Forward[1]~I .oe_power_up = "low";
defparam \Rs_EX_Forward[1]~I .oe_register_mode = "none";
defparam \Rs_EX_Forward[1]~I .oe_sync_reset = "none";
defparam \Rs_EX_Forward[1]~I .operation_mode = "output";
defparam \Rs_EX_Forward[1]~I .output_async_reset = "none";
defparam \Rs_EX_Forward[1]~I .output_power_up = "low";
defparam \Rs_EX_Forward[1]~I .output_register_mode = "none";
defparam \Rs_EX_Forward[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rt_EX_Forward[0]~I (
	.datain(\forward|Rt_EX_Forward[1]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rt_EX_Forward[0]));
// synopsys translate_off
defparam \Rt_EX_Forward[0]~I .input_async_reset = "none";
defparam \Rt_EX_Forward[0]~I .input_power_up = "low";
defparam \Rt_EX_Forward[0]~I .input_register_mode = "none";
defparam \Rt_EX_Forward[0]~I .input_sync_reset = "none";
defparam \Rt_EX_Forward[0]~I .oe_async_reset = "none";
defparam \Rt_EX_Forward[0]~I .oe_power_up = "low";
defparam \Rt_EX_Forward[0]~I .oe_register_mode = "none";
defparam \Rt_EX_Forward[0]~I .oe_sync_reset = "none";
defparam \Rt_EX_Forward[0]~I .operation_mode = "output";
defparam \Rt_EX_Forward[0]~I .output_async_reset = "none";
defparam \Rt_EX_Forward[0]~I .output_power_up = "low";
defparam \Rt_EX_Forward[0]~I .output_register_mode = "none";
defparam \Rt_EX_Forward[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Rt_EX_Forward[1]~I (
	.datain(\forward|Rt_EX_Forward[1]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Rt_EX_Forward[1]));
// synopsys translate_off
defparam \Rt_EX_Forward[1]~I .input_async_reset = "none";
defparam \Rt_EX_Forward[1]~I .input_power_up = "low";
defparam \Rt_EX_Forward[1]~I .input_register_mode = "none";
defparam \Rt_EX_Forward[1]~I .input_sync_reset = "none";
defparam \Rt_EX_Forward[1]~I .oe_async_reset = "none";
defparam \Rt_EX_Forward[1]~I .oe_power_up = "low";
defparam \Rt_EX_Forward[1]~I .oe_register_mode = "none";
defparam \Rt_EX_Forward[1]~I .oe_sync_reset = "none";
defparam \Rt_EX_Forward[1]~I .operation_mode = "output";
defparam \Rt_EX_Forward[1]~I .output_async_reset = "none";
defparam \Rt_EX_Forward[1]~I .output_power_up = "low";
defparam \Rt_EX_Forward[1]~I .output_register_mode = "none";
defparam \Rt_EX_Forward[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[0]~I (
	.datain(\expansion|Immediate32[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[0]));
// synopsys translate_off
defparam \Immediate32_IF[0]~I .input_async_reset = "none";
defparam \Immediate32_IF[0]~I .input_power_up = "low";
defparam \Immediate32_IF[0]~I .input_register_mode = "none";
defparam \Immediate32_IF[0]~I .input_sync_reset = "none";
defparam \Immediate32_IF[0]~I .oe_async_reset = "none";
defparam \Immediate32_IF[0]~I .oe_power_up = "low";
defparam \Immediate32_IF[0]~I .oe_register_mode = "none";
defparam \Immediate32_IF[0]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[0]~I .operation_mode = "output";
defparam \Immediate32_IF[0]~I .output_async_reset = "none";
defparam \Immediate32_IF[0]~I .output_power_up = "low";
defparam \Immediate32_IF[0]~I .output_register_mode = "none";
defparam \Immediate32_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[1]~I (
	.datain(\expansion|Immediate32[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[1]));
// synopsys translate_off
defparam \Immediate32_IF[1]~I .input_async_reset = "none";
defparam \Immediate32_IF[1]~I .input_power_up = "low";
defparam \Immediate32_IF[1]~I .input_register_mode = "none";
defparam \Immediate32_IF[1]~I .input_sync_reset = "none";
defparam \Immediate32_IF[1]~I .oe_async_reset = "none";
defparam \Immediate32_IF[1]~I .oe_power_up = "low";
defparam \Immediate32_IF[1]~I .oe_register_mode = "none";
defparam \Immediate32_IF[1]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[1]~I .operation_mode = "output";
defparam \Immediate32_IF[1]~I .output_async_reset = "none";
defparam \Immediate32_IF[1]~I .output_power_up = "low";
defparam \Immediate32_IF[1]~I .output_register_mode = "none";
defparam \Immediate32_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[2]~I (
	.datain(\expansion|Immediate32[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[2]));
// synopsys translate_off
defparam \Immediate32_IF[2]~I .input_async_reset = "none";
defparam \Immediate32_IF[2]~I .input_power_up = "low";
defparam \Immediate32_IF[2]~I .input_register_mode = "none";
defparam \Immediate32_IF[2]~I .input_sync_reset = "none";
defparam \Immediate32_IF[2]~I .oe_async_reset = "none";
defparam \Immediate32_IF[2]~I .oe_power_up = "low";
defparam \Immediate32_IF[2]~I .oe_register_mode = "none";
defparam \Immediate32_IF[2]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[2]~I .operation_mode = "output";
defparam \Immediate32_IF[2]~I .output_async_reset = "none";
defparam \Immediate32_IF[2]~I .output_power_up = "low";
defparam \Immediate32_IF[2]~I .output_register_mode = "none";
defparam \Immediate32_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[3]~I (
	.datain(\expansion|Immediate32[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[3]));
// synopsys translate_off
defparam \Immediate32_IF[3]~I .input_async_reset = "none";
defparam \Immediate32_IF[3]~I .input_power_up = "low";
defparam \Immediate32_IF[3]~I .input_register_mode = "none";
defparam \Immediate32_IF[3]~I .input_sync_reset = "none";
defparam \Immediate32_IF[3]~I .oe_async_reset = "none";
defparam \Immediate32_IF[3]~I .oe_power_up = "low";
defparam \Immediate32_IF[3]~I .oe_register_mode = "none";
defparam \Immediate32_IF[3]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[3]~I .operation_mode = "output";
defparam \Immediate32_IF[3]~I .output_async_reset = "none";
defparam \Immediate32_IF[3]~I .output_power_up = "low";
defparam \Immediate32_IF[3]~I .output_register_mode = "none";
defparam \Immediate32_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[4]~I (
	.datain(\expansion|Immediate32[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[4]));
// synopsys translate_off
defparam \Immediate32_IF[4]~I .input_async_reset = "none";
defparam \Immediate32_IF[4]~I .input_power_up = "low";
defparam \Immediate32_IF[4]~I .input_register_mode = "none";
defparam \Immediate32_IF[4]~I .input_sync_reset = "none";
defparam \Immediate32_IF[4]~I .oe_async_reset = "none";
defparam \Immediate32_IF[4]~I .oe_power_up = "low";
defparam \Immediate32_IF[4]~I .oe_register_mode = "none";
defparam \Immediate32_IF[4]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[4]~I .operation_mode = "output";
defparam \Immediate32_IF[4]~I .output_async_reset = "none";
defparam \Immediate32_IF[4]~I .output_power_up = "low";
defparam \Immediate32_IF[4]~I .output_register_mode = "none";
defparam \Immediate32_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[5]~I (
	.datain(\expansion|Immediate32[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[5]));
// synopsys translate_off
defparam \Immediate32_IF[5]~I .input_async_reset = "none";
defparam \Immediate32_IF[5]~I .input_power_up = "low";
defparam \Immediate32_IF[5]~I .input_register_mode = "none";
defparam \Immediate32_IF[5]~I .input_sync_reset = "none";
defparam \Immediate32_IF[5]~I .oe_async_reset = "none";
defparam \Immediate32_IF[5]~I .oe_power_up = "low";
defparam \Immediate32_IF[5]~I .oe_register_mode = "none";
defparam \Immediate32_IF[5]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[5]~I .operation_mode = "output";
defparam \Immediate32_IF[5]~I .output_async_reset = "none";
defparam \Immediate32_IF[5]~I .output_power_up = "low";
defparam \Immediate32_IF[5]~I .output_register_mode = "none";
defparam \Immediate32_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[6]~I (
	.datain(\expansion|Immediate32[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[6]));
// synopsys translate_off
defparam \Immediate32_IF[6]~I .input_async_reset = "none";
defparam \Immediate32_IF[6]~I .input_power_up = "low";
defparam \Immediate32_IF[6]~I .input_register_mode = "none";
defparam \Immediate32_IF[6]~I .input_sync_reset = "none";
defparam \Immediate32_IF[6]~I .oe_async_reset = "none";
defparam \Immediate32_IF[6]~I .oe_power_up = "low";
defparam \Immediate32_IF[6]~I .oe_register_mode = "none";
defparam \Immediate32_IF[6]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[6]~I .operation_mode = "output";
defparam \Immediate32_IF[6]~I .output_async_reset = "none";
defparam \Immediate32_IF[6]~I .output_power_up = "low";
defparam \Immediate32_IF[6]~I .output_register_mode = "none";
defparam \Immediate32_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[7]~I (
	.datain(\expansion|Immediate32[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[7]));
// synopsys translate_off
defparam \Immediate32_IF[7]~I .input_async_reset = "none";
defparam \Immediate32_IF[7]~I .input_power_up = "low";
defparam \Immediate32_IF[7]~I .input_register_mode = "none";
defparam \Immediate32_IF[7]~I .input_sync_reset = "none";
defparam \Immediate32_IF[7]~I .oe_async_reset = "none";
defparam \Immediate32_IF[7]~I .oe_power_up = "low";
defparam \Immediate32_IF[7]~I .oe_register_mode = "none";
defparam \Immediate32_IF[7]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[7]~I .operation_mode = "output";
defparam \Immediate32_IF[7]~I .output_async_reset = "none";
defparam \Immediate32_IF[7]~I .output_power_up = "low";
defparam \Immediate32_IF[7]~I .output_register_mode = "none";
defparam \Immediate32_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[8]~I (
	.datain(\expansion|Immediate32[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[8]));
// synopsys translate_off
defparam \Immediate32_IF[8]~I .input_async_reset = "none";
defparam \Immediate32_IF[8]~I .input_power_up = "low";
defparam \Immediate32_IF[8]~I .input_register_mode = "none";
defparam \Immediate32_IF[8]~I .input_sync_reset = "none";
defparam \Immediate32_IF[8]~I .oe_async_reset = "none";
defparam \Immediate32_IF[8]~I .oe_power_up = "low";
defparam \Immediate32_IF[8]~I .oe_register_mode = "none";
defparam \Immediate32_IF[8]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[8]~I .operation_mode = "output";
defparam \Immediate32_IF[8]~I .output_async_reset = "none";
defparam \Immediate32_IF[8]~I .output_power_up = "low";
defparam \Immediate32_IF[8]~I .output_register_mode = "none";
defparam \Immediate32_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[9]~I (
	.datain(\expansion|Immediate32[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[9]));
// synopsys translate_off
defparam \Immediate32_IF[9]~I .input_async_reset = "none";
defparam \Immediate32_IF[9]~I .input_power_up = "low";
defparam \Immediate32_IF[9]~I .input_register_mode = "none";
defparam \Immediate32_IF[9]~I .input_sync_reset = "none";
defparam \Immediate32_IF[9]~I .oe_async_reset = "none";
defparam \Immediate32_IF[9]~I .oe_power_up = "low";
defparam \Immediate32_IF[9]~I .oe_register_mode = "none";
defparam \Immediate32_IF[9]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[9]~I .operation_mode = "output";
defparam \Immediate32_IF[9]~I .output_async_reset = "none";
defparam \Immediate32_IF[9]~I .output_power_up = "low";
defparam \Immediate32_IF[9]~I .output_register_mode = "none";
defparam \Immediate32_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[10]~I (
	.datain(\expansion|Immediate32[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[10]));
// synopsys translate_off
defparam \Immediate32_IF[10]~I .input_async_reset = "none";
defparam \Immediate32_IF[10]~I .input_power_up = "low";
defparam \Immediate32_IF[10]~I .input_register_mode = "none";
defparam \Immediate32_IF[10]~I .input_sync_reset = "none";
defparam \Immediate32_IF[10]~I .oe_async_reset = "none";
defparam \Immediate32_IF[10]~I .oe_power_up = "low";
defparam \Immediate32_IF[10]~I .oe_register_mode = "none";
defparam \Immediate32_IF[10]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[10]~I .operation_mode = "output";
defparam \Immediate32_IF[10]~I .output_async_reset = "none";
defparam \Immediate32_IF[10]~I .output_power_up = "low";
defparam \Immediate32_IF[10]~I .output_register_mode = "none";
defparam \Immediate32_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[11]~I (
	.datain(\expansion|Immediate32[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[11]));
// synopsys translate_off
defparam \Immediate32_IF[11]~I .input_async_reset = "none";
defparam \Immediate32_IF[11]~I .input_power_up = "low";
defparam \Immediate32_IF[11]~I .input_register_mode = "none";
defparam \Immediate32_IF[11]~I .input_sync_reset = "none";
defparam \Immediate32_IF[11]~I .oe_async_reset = "none";
defparam \Immediate32_IF[11]~I .oe_power_up = "low";
defparam \Immediate32_IF[11]~I .oe_register_mode = "none";
defparam \Immediate32_IF[11]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[11]~I .operation_mode = "output";
defparam \Immediate32_IF[11]~I .output_async_reset = "none";
defparam \Immediate32_IF[11]~I .output_power_up = "low";
defparam \Immediate32_IF[11]~I .output_register_mode = "none";
defparam \Immediate32_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[12]~I (
	.datain(\expansion|Immediate32[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[12]));
// synopsys translate_off
defparam \Immediate32_IF[12]~I .input_async_reset = "none";
defparam \Immediate32_IF[12]~I .input_power_up = "low";
defparam \Immediate32_IF[12]~I .input_register_mode = "none";
defparam \Immediate32_IF[12]~I .input_sync_reset = "none";
defparam \Immediate32_IF[12]~I .oe_async_reset = "none";
defparam \Immediate32_IF[12]~I .oe_power_up = "low";
defparam \Immediate32_IF[12]~I .oe_register_mode = "none";
defparam \Immediate32_IF[12]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[12]~I .operation_mode = "output";
defparam \Immediate32_IF[12]~I .output_async_reset = "none";
defparam \Immediate32_IF[12]~I .output_power_up = "low";
defparam \Immediate32_IF[12]~I .output_register_mode = "none";
defparam \Immediate32_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[13]~I (
	.datain(\expansion|Immediate32[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[13]));
// synopsys translate_off
defparam \Immediate32_IF[13]~I .input_async_reset = "none";
defparam \Immediate32_IF[13]~I .input_power_up = "low";
defparam \Immediate32_IF[13]~I .input_register_mode = "none";
defparam \Immediate32_IF[13]~I .input_sync_reset = "none";
defparam \Immediate32_IF[13]~I .oe_async_reset = "none";
defparam \Immediate32_IF[13]~I .oe_power_up = "low";
defparam \Immediate32_IF[13]~I .oe_register_mode = "none";
defparam \Immediate32_IF[13]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[13]~I .operation_mode = "output";
defparam \Immediate32_IF[13]~I .output_async_reset = "none";
defparam \Immediate32_IF[13]~I .output_power_up = "low";
defparam \Immediate32_IF[13]~I .output_register_mode = "none";
defparam \Immediate32_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[14]~I (
	.datain(\expansion|Immediate32[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[14]));
// synopsys translate_off
defparam \Immediate32_IF[14]~I .input_async_reset = "none";
defparam \Immediate32_IF[14]~I .input_power_up = "low";
defparam \Immediate32_IF[14]~I .input_register_mode = "none";
defparam \Immediate32_IF[14]~I .input_sync_reset = "none";
defparam \Immediate32_IF[14]~I .oe_async_reset = "none";
defparam \Immediate32_IF[14]~I .oe_power_up = "low";
defparam \Immediate32_IF[14]~I .oe_register_mode = "none";
defparam \Immediate32_IF[14]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[14]~I .operation_mode = "output";
defparam \Immediate32_IF[14]~I .output_async_reset = "none";
defparam \Immediate32_IF[14]~I .output_power_up = "low";
defparam \Immediate32_IF[14]~I .output_register_mode = "none";
defparam \Immediate32_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[15]~I (
	.datain(\expansion|Immediate32[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[15]));
// synopsys translate_off
defparam \Immediate32_IF[15]~I .input_async_reset = "none";
defparam \Immediate32_IF[15]~I .input_power_up = "low";
defparam \Immediate32_IF[15]~I .input_register_mode = "none";
defparam \Immediate32_IF[15]~I .input_sync_reset = "none";
defparam \Immediate32_IF[15]~I .oe_async_reset = "none";
defparam \Immediate32_IF[15]~I .oe_power_up = "low";
defparam \Immediate32_IF[15]~I .oe_register_mode = "none";
defparam \Immediate32_IF[15]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[15]~I .operation_mode = "output";
defparam \Immediate32_IF[15]~I .output_async_reset = "none";
defparam \Immediate32_IF[15]~I .output_power_up = "low";
defparam \Immediate32_IF[15]~I .output_register_mode = "none";
defparam \Immediate32_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[16]~I (
	.datain(\expansion|Immediate32[16]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[16]));
// synopsys translate_off
defparam \Immediate32_IF[16]~I .input_async_reset = "none";
defparam \Immediate32_IF[16]~I .input_power_up = "low";
defparam \Immediate32_IF[16]~I .input_register_mode = "none";
defparam \Immediate32_IF[16]~I .input_sync_reset = "none";
defparam \Immediate32_IF[16]~I .oe_async_reset = "none";
defparam \Immediate32_IF[16]~I .oe_power_up = "low";
defparam \Immediate32_IF[16]~I .oe_register_mode = "none";
defparam \Immediate32_IF[16]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[16]~I .operation_mode = "output";
defparam \Immediate32_IF[16]~I .output_async_reset = "none";
defparam \Immediate32_IF[16]~I .output_power_up = "low";
defparam \Immediate32_IF[16]~I .output_register_mode = "none";
defparam \Immediate32_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[17]~I (
	.datain(\expansion|Immediate32[17]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[17]));
// synopsys translate_off
defparam \Immediate32_IF[17]~I .input_async_reset = "none";
defparam \Immediate32_IF[17]~I .input_power_up = "low";
defparam \Immediate32_IF[17]~I .input_register_mode = "none";
defparam \Immediate32_IF[17]~I .input_sync_reset = "none";
defparam \Immediate32_IF[17]~I .oe_async_reset = "none";
defparam \Immediate32_IF[17]~I .oe_power_up = "low";
defparam \Immediate32_IF[17]~I .oe_register_mode = "none";
defparam \Immediate32_IF[17]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[17]~I .operation_mode = "output";
defparam \Immediate32_IF[17]~I .output_async_reset = "none";
defparam \Immediate32_IF[17]~I .output_power_up = "low";
defparam \Immediate32_IF[17]~I .output_register_mode = "none";
defparam \Immediate32_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[18]~I (
	.datain(\expansion|Immediate32[18]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[18]));
// synopsys translate_off
defparam \Immediate32_IF[18]~I .input_async_reset = "none";
defparam \Immediate32_IF[18]~I .input_power_up = "low";
defparam \Immediate32_IF[18]~I .input_register_mode = "none";
defparam \Immediate32_IF[18]~I .input_sync_reset = "none";
defparam \Immediate32_IF[18]~I .oe_async_reset = "none";
defparam \Immediate32_IF[18]~I .oe_power_up = "low";
defparam \Immediate32_IF[18]~I .oe_register_mode = "none";
defparam \Immediate32_IF[18]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[18]~I .operation_mode = "output";
defparam \Immediate32_IF[18]~I .output_async_reset = "none";
defparam \Immediate32_IF[18]~I .output_power_up = "low";
defparam \Immediate32_IF[18]~I .output_register_mode = "none";
defparam \Immediate32_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[19]~I (
	.datain(\expansion|Immediate32[19]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[19]));
// synopsys translate_off
defparam \Immediate32_IF[19]~I .input_async_reset = "none";
defparam \Immediate32_IF[19]~I .input_power_up = "low";
defparam \Immediate32_IF[19]~I .input_register_mode = "none";
defparam \Immediate32_IF[19]~I .input_sync_reset = "none";
defparam \Immediate32_IF[19]~I .oe_async_reset = "none";
defparam \Immediate32_IF[19]~I .oe_power_up = "low";
defparam \Immediate32_IF[19]~I .oe_register_mode = "none";
defparam \Immediate32_IF[19]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[19]~I .operation_mode = "output";
defparam \Immediate32_IF[19]~I .output_async_reset = "none";
defparam \Immediate32_IF[19]~I .output_power_up = "low";
defparam \Immediate32_IF[19]~I .output_register_mode = "none";
defparam \Immediate32_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[20]~I (
	.datain(\expansion|Immediate32[20]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[20]));
// synopsys translate_off
defparam \Immediate32_IF[20]~I .input_async_reset = "none";
defparam \Immediate32_IF[20]~I .input_power_up = "low";
defparam \Immediate32_IF[20]~I .input_register_mode = "none";
defparam \Immediate32_IF[20]~I .input_sync_reset = "none";
defparam \Immediate32_IF[20]~I .oe_async_reset = "none";
defparam \Immediate32_IF[20]~I .oe_power_up = "low";
defparam \Immediate32_IF[20]~I .oe_register_mode = "none";
defparam \Immediate32_IF[20]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[20]~I .operation_mode = "output";
defparam \Immediate32_IF[20]~I .output_async_reset = "none";
defparam \Immediate32_IF[20]~I .output_power_up = "low";
defparam \Immediate32_IF[20]~I .output_register_mode = "none";
defparam \Immediate32_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[21]~I (
	.datain(\expansion|Immediate32[21]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[21]));
// synopsys translate_off
defparam \Immediate32_IF[21]~I .input_async_reset = "none";
defparam \Immediate32_IF[21]~I .input_power_up = "low";
defparam \Immediate32_IF[21]~I .input_register_mode = "none";
defparam \Immediate32_IF[21]~I .input_sync_reset = "none";
defparam \Immediate32_IF[21]~I .oe_async_reset = "none";
defparam \Immediate32_IF[21]~I .oe_power_up = "low";
defparam \Immediate32_IF[21]~I .oe_register_mode = "none";
defparam \Immediate32_IF[21]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[21]~I .operation_mode = "output";
defparam \Immediate32_IF[21]~I .output_async_reset = "none";
defparam \Immediate32_IF[21]~I .output_power_up = "low";
defparam \Immediate32_IF[21]~I .output_register_mode = "none";
defparam \Immediate32_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[22]~I (
	.datain(\expansion|Immediate32[22]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[22]));
// synopsys translate_off
defparam \Immediate32_IF[22]~I .input_async_reset = "none";
defparam \Immediate32_IF[22]~I .input_power_up = "low";
defparam \Immediate32_IF[22]~I .input_register_mode = "none";
defparam \Immediate32_IF[22]~I .input_sync_reset = "none";
defparam \Immediate32_IF[22]~I .oe_async_reset = "none";
defparam \Immediate32_IF[22]~I .oe_power_up = "low";
defparam \Immediate32_IF[22]~I .oe_register_mode = "none";
defparam \Immediate32_IF[22]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[22]~I .operation_mode = "output";
defparam \Immediate32_IF[22]~I .output_async_reset = "none";
defparam \Immediate32_IF[22]~I .output_power_up = "low";
defparam \Immediate32_IF[22]~I .output_register_mode = "none";
defparam \Immediate32_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[23]~I (
	.datain(\expansion|Immediate32[23]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[23]));
// synopsys translate_off
defparam \Immediate32_IF[23]~I .input_async_reset = "none";
defparam \Immediate32_IF[23]~I .input_power_up = "low";
defparam \Immediate32_IF[23]~I .input_register_mode = "none";
defparam \Immediate32_IF[23]~I .input_sync_reset = "none";
defparam \Immediate32_IF[23]~I .oe_async_reset = "none";
defparam \Immediate32_IF[23]~I .oe_power_up = "low";
defparam \Immediate32_IF[23]~I .oe_register_mode = "none";
defparam \Immediate32_IF[23]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[23]~I .operation_mode = "output";
defparam \Immediate32_IF[23]~I .output_async_reset = "none";
defparam \Immediate32_IF[23]~I .output_power_up = "low";
defparam \Immediate32_IF[23]~I .output_register_mode = "none";
defparam \Immediate32_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[24]~I (
	.datain(\expansion|Immediate32[24]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[24]));
// synopsys translate_off
defparam \Immediate32_IF[24]~I .input_async_reset = "none";
defparam \Immediate32_IF[24]~I .input_power_up = "low";
defparam \Immediate32_IF[24]~I .input_register_mode = "none";
defparam \Immediate32_IF[24]~I .input_sync_reset = "none";
defparam \Immediate32_IF[24]~I .oe_async_reset = "none";
defparam \Immediate32_IF[24]~I .oe_power_up = "low";
defparam \Immediate32_IF[24]~I .oe_register_mode = "none";
defparam \Immediate32_IF[24]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[24]~I .operation_mode = "output";
defparam \Immediate32_IF[24]~I .output_async_reset = "none";
defparam \Immediate32_IF[24]~I .output_power_up = "low";
defparam \Immediate32_IF[24]~I .output_register_mode = "none";
defparam \Immediate32_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[25]~I (
	.datain(\expansion|Immediate32[25]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[25]));
// synopsys translate_off
defparam \Immediate32_IF[25]~I .input_async_reset = "none";
defparam \Immediate32_IF[25]~I .input_power_up = "low";
defparam \Immediate32_IF[25]~I .input_register_mode = "none";
defparam \Immediate32_IF[25]~I .input_sync_reset = "none";
defparam \Immediate32_IF[25]~I .oe_async_reset = "none";
defparam \Immediate32_IF[25]~I .oe_power_up = "low";
defparam \Immediate32_IF[25]~I .oe_register_mode = "none";
defparam \Immediate32_IF[25]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[25]~I .operation_mode = "output";
defparam \Immediate32_IF[25]~I .output_async_reset = "none";
defparam \Immediate32_IF[25]~I .output_power_up = "low";
defparam \Immediate32_IF[25]~I .output_register_mode = "none";
defparam \Immediate32_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[26]~I (
	.datain(\expansion|Immediate32[26]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[26]));
// synopsys translate_off
defparam \Immediate32_IF[26]~I .input_async_reset = "none";
defparam \Immediate32_IF[26]~I .input_power_up = "low";
defparam \Immediate32_IF[26]~I .input_register_mode = "none";
defparam \Immediate32_IF[26]~I .input_sync_reset = "none";
defparam \Immediate32_IF[26]~I .oe_async_reset = "none";
defparam \Immediate32_IF[26]~I .oe_power_up = "low";
defparam \Immediate32_IF[26]~I .oe_register_mode = "none";
defparam \Immediate32_IF[26]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[26]~I .operation_mode = "output";
defparam \Immediate32_IF[26]~I .output_async_reset = "none";
defparam \Immediate32_IF[26]~I .output_power_up = "low";
defparam \Immediate32_IF[26]~I .output_register_mode = "none";
defparam \Immediate32_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[27]~I (
	.datain(\expansion|Immediate32[27]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[27]));
// synopsys translate_off
defparam \Immediate32_IF[27]~I .input_async_reset = "none";
defparam \Immediate32_IF[27]~I .input_power_up = "low";
defparam \Immediate32_IF[27]~I .input_register_mode = "none";
defparam \Immediate32_IF[27]~I .input_sync_reset = "none";
defparam \Immediate32_IF[27]~I .oe_async_reset = "none";
defparam \Immediate32_IF[27]~I .oe_power_up = "low";
defparam \Immediate32_IF[27]~I .oe_register_mode = "none";
defparam \Immediate32_IF[27]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[27]~I .operation_mode = "output";
defparam \Immediate32_IF[27]~I .output_async_reset = "none";
defparam \Immediate32_IF[27]~I .output_power_up = "low";
defparam \Immediate32_IF[27]~I .output_register_mode = "none";
defparam \Immediate32_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[28]~I (
	.datain(\expansion|Immediate32[28]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[28]));
// synopsys translate_off
defparam \Immediate32_IF[28]~I .input_async_reset = "none";
defparam \Immediate32_IF[28]~I .input_power_up = "low";
defparam \Immediate32_IF[28]~I .input_register_mode = "none";
defparam \Immediate32_IF[28]~I .input_sync_reset = "none";
defparam \Immediate32_IF[28]~I .oe_async_reset = "none";
defparam \Immediate32_IF[28]~I .oe_power_up = "low";
defparam \Immediate32_IF[28]~I .oe_register_mode = "none";
defparam \Immediate32_IF[28]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[28]~I .operation_mode = "output";
defparam \Immediate32_IF[28]~I .output_async_reset = "none";
defparam \Immediate32_IF[28]~I .output_power_up = "low";
defparam \Immediate32_IF[28]~I .output_register_mode = "none";
defparam \Immediate32_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[29]~I (
	.datain(\expansion|Immediate32[29]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[29]));
// synopsys translate_off
defparam \Immediate32_IF[29]~I .input_async_reset = "none";
defparam \Immediate32_IF[29]~I .input_power_up = "low";
defparam \Immediate32_IF[29]~I .input_register_mode = "none";
defparam \Immediate32_IF[29]~I .input_sync_reset = "none";
defparam \Immediate32_IF[29]~I .oe_async_reset = "none";
defparam \Immediate32_IF[29]~I .oe_power_up = "low";
defparam \Immediate32_IF[29]~I .oe_register_mode = "none";
defparam \Immediate32_IF[29]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[29]~I .operation_mode = "output";
defparam \Immediate32_IF[29]~I .output_async_reset = "none";
defparam \Immediate32_IF[29]~I .output_power_up = "low";
defparam \Immediate32_IF[29]~I .output_register_mode = "none";
defparam \Immediate32_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[30]~I (
	.datain(\expansion|Immediate32[20]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[30]));
// synopsys translate_off
defparam \Immediate32_IF[30]~I .input_async_reset = "none";
defparam \Immediate32_IF[30]~I .input_power_up = "low";
defparam \Immediate32_IF[30]~I .input_register_mode = "none";
defparam \Immediate32_IF[30]~I .input_sync_reset = "none";
defparam \Immediate32_IF[30]~I .oe_async_reset = "none";
defparam \Immediate32_IF[30]~I .oe_power_up = "low";
defparam \Immediate32_IF[30]~I .oe_register_mode = "none";
defparam \Immediate32_IF[30]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[30]~I .operation_mode = "output";
defparam \Immediate32_IF[30]~I .output_async_reset = "none";
defparam \Immediate32_IF[30]~I .output_power_up = "low";
defparam \Immediate32_IF[30]~I .output_register_mode = "none";
defparam \Immediate32_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Immediate32_IF[31]~I (
	.datain(\expansion|Immediate32[22]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Immediate32_IF[31]));
// synopsys translate_off
defparam \Immediate32_IF[31]~I .input_async_reset = "none";
defparam \Immediate32_IF[31]~I .input_power_up = "low";
defparam \Immediate32_IF[31]~I .input_register_mode = "none";
defparam \Immediate32_IF[31]~I .input_sync_reset = "none";
defparam \Immediate32_IF[31]~I .oe_async_reset = "none";
defparam \Immediate32_IF[31]~I .oe_power_up = "low";
defparam \Immediate32_IF[31]~I .oe_register_mode = "none";
defparam \Immediate32_IF[31]~I .oe_sync_reset = "none";
defparam \Immediate32_IF[31]~I .operation_mode = "output";
defparam \Immediate32_IF[31]~I .output_async_reset = "none";
defparam \Immediate32_IF[31]~I .output_power_up = "low";
defparam \Immediate32_IF[31]~I .output_register_mode = "none";
defparam \Immediate32_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[0]~I (
	.datain(\ALU_OpA~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[0]));
// synopsys translate_off
defparam \ALU_OpA[0]~I .input_async_reset = "none";
defparam \ALU_OpA[0]~I .input_power_up = "low";
defparam \ALU_OpA[0]~I .input_register_mode = "none";
defparam \ALU_OpA[0]~I .input_sync_reset = "none";
defparam \ALU_OpA[0]~I .oe_async_reset = "none";
defparam \ALU_OpA[0]~I .oe_power_up = "low";
defparam \ALU_OpA[0]~I .oe_register_mode = "none";
defparam \ALU_OpA[0]~I .oe_sync_reset = "none";
defparam \ALU_OpA[0]~I .operation_mode = "output";
defparam \ALU_OpA[0]~I .output_async_reset = "none";
defparam \ALU_OpA[0]~I .output_power_up = "low";
defparam \ALU_OpA[0]~I .output_register_mode = "none";
defparam \ALU_OpA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[1]~I (
	.datain(\ALU_OpA~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[1]));
// synopsys translate_off
defparam \ALU_OpA[1]~I .input_async_reset = "none";
defparam \ALU_OpA[1]~I .input_power_up = "low";
defparam \ALU_OpA[1]~I .input_register_mode = "none";
defparam \ALU_OpA[1]~I .input_sync_reset = "none";
defparam \ALU_OpA[1]~I .oe_async_reset = "none";
defparam \ALU_OpA[1]~I .oe_power_up = "low";
defparam \ALU_OpA[1]~I .oe_register_mode = "none";
defparam \ALU_OpA[1]~I .oe_sync_reset = "none";
defparam \ALU_OpA[1]~I .operation_mode = "output";
defparam \ALU_OpA[1]~I .output_async_reset = "none";
defparam \ALU_OpA[1]~I .output_power_up = "low";
defparam \ALU_OpA[1]~I .output_register_mode = "none";
defparam \ALU_OpA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[2]~I (
	.datain(\ALU_OpA~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[2]));
// synopsys translate_off
defparam \ALU_OpA[2]~I .input_async_reset = "none";
defparam \ALU_OpA[2]~I .input_power_up = "low";
defparam \ALU_OpA[2]~I .input_register_mode = "none";
defparam \ALU_OpA[2]~I .input_sync_reset = "none";
defparam \ALU_OpA[2]~I .oe_async_reset = "none";
defparam \ALU_OpA[2]~I .oe_power_up = "low";
defparam \ALU_OpA[2]~I .oe_register_mode = "none";
defparam \ALU_OpA[2]~I .oe_sync_reset = "none";
defparam \ALU_OpA[2]~I .operation_mode = "output";
defparam \ALU_OpA[2]~I .output_async_reset = "none";
defparam \ALU_OpA[2]~I .output_power_up = "low";
defparam \ALU_OpA[2]~I .output_register_mode = "none";
defparam \ALU_OpA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[3]~I (
	.datain(\ALU_OpA~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[3]));
// synopsys translate_off
defparam \ALU_OpA[3]~I .input_async_reset = "none";
defparam \ALU_OpA[3]~I .input_power_up = "low";
defparam \ALU_OpA[3]~I .input_register_mode = "none";
defparam \ALU_OpA[3]~I .input_sync_reset = "none";
defparam \ALU_OpA[3]~I .oe_async_reset = "none";
defparam \ALU_OpA[3]~I .oe_power_up = "low";
defparam \ALU_OpA[3]~I .oe_register_mode = "none";
defparam \ALU_OpA[3]~I .oe_sync_reset = "none";
defparam \ALU_OpA[3]~I .operation_mode = "output";
defparam \ALU_OpA[3]~I .output_async_reset = "none";
defparam \ALU_OpA[3]~I .output_power_up = "low";
defparam \ALU_OpA[3]~I .output_register_mode = "none";
defparam \ALU_OpA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[4]~I (
	.datain(\ALU_OpA~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[4]));
// synopsys translate_off
defparam \ALU_OpA[4]~I .input_async_reset = "none";
defparam \ALU_OpA[4]~I .input_power_up = "low";
defparam \ALU_OpA[4]~I .input_register_mode = "none";
defparam \ALU_OpA[4]~I .input_sync_reset = "none";
defparam \ALU_OpA[4]~I .oe_async_reset = "none";
defparam \ALU_OpA[4]~I .oe_power_up = "low";
defparam \ALU_OpA[4]~I .oe_register_mode = "none";
defparam \ALU_OpA[4]~I .oe_sync_reset = "none";
defparam \ALU_OpA[4]~I .operation_mode = "output";
defparam \ALU_OpA[4]~I .output_async_reset = "none";
defparam \ALU_OpA[4]~I .output_power_up = "low";
defparam \ALU_OpA[4]~I .output_register_mode = "none";
defparam \ALU_OpA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[5]~I (
	.datain(\ALU_OpA~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[5]));
// synopsys translate_off
defparam \ALU_OpA[5]~I .input_async_reset = "none";
defparam \ALU_OpA[5]~I .input_power_up = "low";
defparam \ALU_OpA[5]~I .input_register_mode = "none";
defparam \ALU_OpA[5]~I .input_sync_reset = "none";
defparam \ALU_OpA[5]~I .oe_async_reset = "none";
defparam \ALU_OpA[5]~I .oe_power_up = "low";
defparam \ALU_OpA[5]~I .oe_register_mode = "none";
defparam \ALU_OpA[5]~I .oe_sync_reset = "none";
defparam \ALU_OpA[5]~I .operation_mode = "output";
defparam \ALU_OpA[5]~I .output_async_reset = "none";
defparam \ALU_OpA[5]~I .output_power_up = "low";
defparam \ALU_OpA[5]~I .output_register_mode = "none";
defparam \ALU_OpA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[6]~I (
	.datain(\ALU_OpA~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[6]));
// synopsys translate_off
defparam \ALU_OpA[6]~I .input_async_reset = "none";
defparam \ALU_OpA[6]~I .input_power_up = "low";
defparam \ALU_OpA[6]~I .input_register_mode = "none";
defparam \ALU_OpA[6]~I .input_sync_reset = "none";
defparam \ALU_OpA[6]~I .oe_async_reset = "none";
defparam \ALU_OpA[6]~I .oe_power_up = "low";
defparam \ALU_OpA[6]~I .oe_register_mode = "none";
defparam \ALU_OpA[6]~I .oe_sync_reset = "none";
defparam \ALU_OpA[6]~I .operation_mode = "output";
defparam \ALU_OpA[6]~I .output_async_reset = "none";
defparam \ALU_OpA[6]~I .output_power_up = "low";
defparam \ALU_OpA[6]~I .output_register_mode = "none";
defparam \ALU_OpA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[7]~I (
	.datain(\ALU_OpA~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[7]));
// synopsys translate_off
defparam \ALU_OpA[7]~I .input_async_reset = "none";
defparam \ALU_OpA[7]~I .input_power_up = "low";
defparam \ALU_OpA[7]~I .input_register_mode = "none";
defparam \ALU_OpA[7]~I .input_sync_reset = "none";
defparam \ALU_OpA[7]~I .oe_async_reset = "none";
defparam \ALU_OpA[7]~I .oe_power_up = "low";
defparam \ALU_OpA[7]~I .oe_register_mode = "none";
defparam \ALU_OpA[7]~I .oe_sync_reset = "none";
defparam \ALU_OpA[7]~I .operation_mode = "output";
defparam \ALU_OpA[7]~I .output_async_reset = "none";
defparam \ALU_OpA[7]~I .output_power_up = "low";
defparam \ALU_OpA[7]~I .output_register_mode = "none";
defparam \ALU_OpA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[8]~I (
	.datain(\ALU_OpA~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[8]));
// synopsys translate_off
defparam \ALU_OpA[8]~I .input_async_reset = "none";
defparam \ALU_OpA[8]~I .input_power_up = "low";
defparam \ALU_OpA[8]~I .input_register_mode = "none";
defparam \ALU_OpA[8]~I .input_sync_reset = "none";
defparam \ALU_OpA[8]~I .oe_async_reset = "none";
defparam \ALU_OpA[8]~I .oe_power_up = "low";
defparam \ALU_OpA[8]~I .oe_register_mode = "none";
defparam \ALU_OpA[8]~I .oe_sync_reset = "none";
defparam \ALU_OpA[8]~I .operation_mode = "output";
defparam \ALU_OpA[8]~I .output_async_reset = "none";
defparam \ALU_OpA[8]~I .output_power_up = "low";
defparam \ALU_OpA[8]~I .output_register_mode = "none";
defparam \ALU_OpA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[9]~I (
	.datain(\ALU_OpA~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[9]));
// synopsys translate_off
defparam \ALU_OpA[9]~I .input_async_reset = "none";
defparam \ALU_OpA[9]~I .input_power_up = "low";
defparam \ALU_OpA[9]~I .input_register_mode = "none";
defparam \ALU_OpA[9]~I .input_sync_reset = "none";
defparam \ALU_OpA[9]~I .oe_async_reset = "none";
defparam \ALU_OpA[9]~I .oe_power_up = "low";
defparam \ALU_OpA[9]~I .oe_register_mode = "none";
defparam \ALU_OpA[9]~I .oe_sync_reset = "none";
defparam \ALU_OpA[9]~I .operation_mode = "output";
defparam \ALU_OpA[9]~I .output_async_reset = "none";
defparam \ALU_OpA[9]~I .output_power_up = "low";
defparam \ALU_OpA[9]~I .output_register_mode = "none";
defparam \ALU_OpA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[10]~I (
	.datain(\ALU_OpA~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[10]));
// synopsys translate_off
defparam \ALU_OpA[10]~I .input_async_reset = "none";
defparam \ALU_OpA[10]~I .input_power_up = "low";
defparam \ALU_OpA[10]~I .input_register_mode = "none";
defparam \ALU_OpA[10]~I .input_sync_reset = "none";
defparam \ALU_OpA[10]~I .oe_async_reset = "none";
defparam \ALU_OpA[10]~I .oe_power_up = "low";
defparam \ALU_OpA[10]~I .oe_register_mode = "none";
defparam \ALU_OpA[10]~I .oe_sync_reset = "none";
defparam \ALU_OpA[10]~I .operation_mode = "output";
defparam \ALU_OpA[10]~I .output_async_reset = "none";
defparam \ALU_OpA[10]~I .output_power_up = "low";
defparam \ALU_OpA[10]~I .output_register_mode = "none";
defparam \ALU_OpA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[11]~I (
	.datain(\ALU_OpA~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[11]));
// synopsys translate_off
defparam \ALU_OpA[11]~I .input_async_reset = "none";
defparam \ALU_OpA[11]~I .input_power_up = "low";
defparam \ALU_OpA[11]~I .input_register_mode = "none";
defparam \ALU_OpA[11]~I .input_sync_reset = "none";
defparam \ALU_OpA[11]~I .oe_async_reset = "none";
defparam \ALU_OpA[11]~I .oe_power_up = "low";
defparam \ALU_OpA[11]~I .oe_register_mode = "none";
defparam \ALU_OpA[11]~I .oe_sync_reset = "none";
defparam \ALU_OpA[11]~I .operation_mode = "output";
defparam \ALU_OpA[11]~I .output_async_reset = "none";
defparam \ALU_OpA[11]~I .output_power_up = "low";
defparam \ALU_OpA[11]~I .output_register_mode = "none";
defparam \ALU_OpA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[12]~I (
	.datain(\ALU_OpA~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[12]));
// synopsys translate_off
defparam \ALU_OpA[12]~I .input_async_reset = "none";
defparam \ALU_OpA[12]~I .input_power_up = "low";
defparam \ALU_OpA[12]~I .input_register_mode = "none";
defparam \ALU_OpA[12]~I .input_sync_reset = "none";
defparam \ALU_OpA[12]~I .oe_async_reset = "none";
defparam \ALU_OpA[12]~I .oe_power_up = "low";
defparam \ALU_OpA[12]~I .oe_register_mode = "none";
defparam \ALU_OpA[12]~I .oe_sync_reset = "none";
defparam \ALU_OpA[12]~I .operation_mode = "output";
defparam \ALU_OpA[12]~I .output_async_reset = "none";
defparam \ALU_OpA[12]~I .output_power_up = "low";
defparam \ALU_OpA[12]~I .output_register_mode = "none";
defparam \ALU_OpA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[13]~I (
	.datain(\ALU_OpA~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[13]));
// synopsys translate_off
defparam \ALU_OpA[13]~I .input_async_reset = "none";
defparam \ALU_OpA[13]~I .input_power_up = "low";
defparam \ALU_OpA[13]~I .input_register_mode = "none";
defparam \ALU_OpA[13]~I .input_sync_reset = "none";
defparam \ALU_OpA[13]~I .oe_async_reset = "none";
defparam \ALU_OpA[13]~I .oe_power_up = "low";
defparam \ALU_OpA[13]~I .oe_register_mode = "none";
defparam \ALU_OpA[13]~I .oe_sync_reset = "none";
defparam \ALU_OpA[13]~I .operation_mode = "output";
defparam \ALU_OpA[13]~I .output_async_reset = "none";
defparam \ALU_OpA[13]~I .output_power_up = "low";
defparam \ALU_OpA[13]~I .output_register_mode = "none";
defparam \ALU_OpA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[14]~I (
	.datain(\ALU_OpA~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[14]));
// synopsys translate_off
defparam \ALU_OpA[14]~I .input_async_reset = "none";
defparam \ALU_OpA[14]~I .input_power_up = "low";
defparam \ALU_OpA[14]~I .input_register_mode = "none";
defparam \ALU_OpA[14]~I .input_sync_reset = "none";
defparam \ALU_OpA[14]~I .oe_async_reset = "none";
defparam \ALU_OpA[14]~I .oe_power_up = "low";
defparam \ALU_OpA[14]~I .oe_register_mode = "none";
defparam \ALU_OpA[14]~I .oe_sync_reset = "none";
defparam \ALU_OpA[14]~I .operation_mode = "output";
defparam \ALU_OpA[14]~I .output_async_reset = "none";
defparam \ALU_OpA[14]~I .output_power_up = "low";
defparam \ALU_OpA[14]~I .output_register_mode = "none";
defparam \ALU_OpA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[15]~I (
	.datain(\ALU_OpA~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[15]));
// synopsys translate_off
defparam \ALU_OpA[15]~I .input_async_reset = "none";
defparam \ALU_OpA[15]~I .input_power_up = "low";
defparam \ALU_OpA[15]~I .input_register_mode = "none";
defparam \ALU_OpA[15]~I .input_sync_reset = "none";
defparam \ALU_OpA[15]~I .oe_async_reset = "none";
defparam \ALU_OpA[15]~I .oe_power_up = "low";
defparam \ALU_OpA[15]~I .oe_register_mode = "none";
defparam \ALU_OpA[15]~I .oe_sync_reset = "none";
defparam \ALU_OpA[15]~I .operation_mode = "output";
defparam \ALU_OpA[15]~I .output_async_reset = "none";
defparam \ALU_OpA[15]~I .output_power_up = "low";
defparam \ALU_OpA[15]~I .output_register_mode = "none";
defparam \ALU_OpA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[16]~I (
	.datain(\ALU_OpA~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[16]));
// synopsys translate_off
defparam \ALU_OpA[16]~I .input_async_reset = "none";
defparam \ALU_OpA[16]~I .input_power_up = "low";
defparam \ALU_OpA[16]~I .input_register_mode = "none";
defparam \ALU_OpA[16]~I .input_sync_reset = "none";
defparam \ALU_OpA[16]~I .oe_async_reset = "none";
defparam \ALU_OpA[16]~I .oe_power_up = "low";
defparam \ALU_OpA[16]~I .oe_register_mode = "none";
defparam \ALU_OpA[16]~I .oe_sync_reset = "none";
defparam \ALU_OpA[16]~I .operation_mode = "output";
defparam \ALU_OpA[16]~I .output_async_reset = "none";
defparam \ALU_OpA[16]~I .output_power_up = "low";
defparam \ALU_OpA[16]~I .output_register_mode = "none";
defparam \ALU_OpA[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[17]~I (
	.datain(\ALU_OpA~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[17]));
// synopsys translate_off
defparam \ALU_OpA[17]~I .input_async_reset = "none";
defparam \ALU_OpA[17]~I .input_power_up = "low";
defparam \ALU_OpA[17]~I .input_register_mode = "none";
defparam \ALU_OpA[17]~I .input_sync_reset = "none";
defparam \ALU_OpA[17]~I .oe_async_reset = "none";
defparam \ALU_OpA[17]~I .oe_power_up = "low";
defparam \ALU_OpA[17]~I .oe_register_mode = "none";
defparam \ALU_OpA[17]~I .oe_sync_reset = "none";
defparam \ALU_OpA[17]~I .operation_mode = "output";
defparam \ALU_OpA[17]~I .output_async_reset = "none";
defparam \ALU_OpA[17]~I .output_power_up = "low";
defparam \ALU_OpA[17]~I .output_register_mode = "none";
defparam \ALU_OpA[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[18]~I (
	.datain(\ALU_OpA~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[18]));
// synopsys translate_off
defparam \ALU_OpA[18]~I .input_async_reset = "none";
defparam \ALU_OpA[18]~I .input_power_up = "low";
defparam \ALU_OpA[18]~I .input_register_mode = "none";
defparam \ALU_OpA[18]~I .input_sync_reset = "none";
defparam \ALU_OpA[18]~I .oe_async_reset = "none";
defparam \ALU_OpA[18]~I .oe_power_up = "low";
defparam \ALU_OpA[18]~I .oe_register_mode = "none";
defparam \ALU_OpA[18]~I .oe_sync_reset = "none";
defparam \ALU_OpA[18]~I .operation_mode = "output";
defparam \ALU_OpA[18]~I .output_async_reset = "none";
defparam \ALU_OpA[18]~I .output_power_up = "low";
defparam \ALU_OpA[18]~I .output_register_mode = "none";
defparam \ALU_OpA[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[19]~I (
	.datain(\ALU_OpA~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[19]));
// synopsys translate_off
defparam \ALU_OpA[19]~I .input_async_reset = "none";
defparam \ALU_OpA[19]~I .input_power_up = "low";
defparam \ALU_OpA[19]~I .input_register_mode = "none";
defparam \ALU_OpA[19]~I .input_sync_reset = "none";
defparam \ALU_OpA[19]~I .oe_async_reset = "none";
defparam \ALU_OpA[19]~I .oe_power_up = "low";
defparam \ALU_OpA[19]~I .oe_register_mode = "none";
defparam \ALU_OpA[19]~I .oe_sync_reset = "none";
defparam \ALU_OpA[19]~I .operation_mode = "output";
defparam \ALU_OpA[19]~I .output_async_reset = "none";
defparam \ALU_OpA[19]~I .output_power_up = "low";
defparam \ALU_OpA[19]~I .output_register_mode = "none";
defparam \ALU_OpA[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[20]~I (
	.datain(\ALU_OpA~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[20]));
// synopsys translate_off
defparam \ALU_OpA[20]~I .input_async_reset = "none";
defparam \ALU_OpA[20]~I .input_power_up = "low";
defparam \ALU_OpA[20]~I .input_register_mode = "none";
defparam \ALU_OpA[20]~I .input_sync_reset = "none";
defparam \ALU_OpA[20]~I .oe_async_reset = "none";
defparam \ALU_OpA[20]~I .oe_power_up = "low";
defparam \ALU_OpA[20]~I .oe_register_mode = "none";
defparam \ALU_OpA[20]~I .oe_sync_reset = "none";
defparam \ALU_OpA[20]~I .operation_mode = "output";
defparam \ALU_OpA[20]~I .output_async_reset = "none";
defparam \ALU_OpA[20]~I .output_power_up = "low";
defparam \ALU_OpA[20]~I .output_register_mode = "none";
defparam \ALU_OpA[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[21]~I (
	.datain(\ALU_OpA~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[21]));
// synopsys translate_off
defparam \ALU_OpA[21]~I .input_async_reset = "none";
defparam \ALU_OpA[21]~I .input_power_up = "low";
defparam \ALU_OpA[21]~I .input_register_mode = "none";
defparam \ALU_OpA[21]~I .input_sync_reset = "none";
defparam \ALU_OpA[21]~I .oe_async_reset = "none";
defparam \ALU_OpA[21]~I .oe_power_up = "low";
defparam \ALU_OpA[21]~I .oe_register_mode = "none";
defparam \ALU_OpA[21]~I .oe_sync_reset = "none";
defparam \ALU_OpA[21]~I .operation_mode = "output";
defparam \ALU_OpA[21]~I .output_async_reset = "none";
defparam \ALU_OpA[21]~I .output_power_up = "low";
defparam \ALU_OpA[21]~I .output_register_mode = "none";
defparam \ALU_OpA[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[22]~I (
	.datain(\ALU_OpA~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[22]));
// synopsys translate_off
defparam \ALU_OpA[22]~I .input_async_reset = "none";
defparam \ALU_OpA[22]~I .input_power_up = "low";
defparam \ALU_OpA[22]~I .input_register_mode = "none";
defparam \ALU_OpA[22]~I .input_sync_reset = "none";
defparam \ALU_OpA[22]~I .oe_async_reset = "none";
defparam \ALU_OpA[22]~I .oe_power_up = "low";
defparam \ALU_OpA[22]~I .oe_register_mode = "none";
defparam \ALU_OpA[22]~I .oe_sync_reset = "none";
defparam \ALU_OpA[22]~I .operation_mode = "output";
defparam \ALU_OpA[22]~I .output_async_reset = "none";
defparam \ALU_OpA[22]~I .output_power_up = "low";
defparam \ALU_OpA[22]~I .output_register_mode = "none";
defparam \ALU_OpA[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[23]~I (
	.datain(\ALU_OpA~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[23]));
// synopsys translate_off
defparam \ALU_OpA[23]~I .input_async_reset = "none";
defparam \ALU_OpA[23]~I .input_power_up = "low";
defparam \ALU_OpA[23]~I .input_register_mode = "none";
defparam \ALU_OpA[23]~I .input_sync_reset = "none";
defparam \ALU_OpA[23]~I .oe_async_reset = "none";
defparam \ALU_OpA[23]~I .oe_power_up = "low";
defparam \ALU_OpA[23]~I .oe_register_mode = "none";
defparam \ALU_OpA[23]~I .oe_sync_reset = "none";
defparam \ALU_OpA[23]~I .operation_mode = "output";
defparam \ALU_OpA[23]~I .output_async_reset = "none";
defparam \ALU_OpA[23]~I .output_power_up = "low";
defparam \ALU_OpA[23]~I .output_register_mode = "none";
defparam \ALU_OpA[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[24]~I (
	.datain(\ALU_OpA~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[24]));
// synopsys translate_off
defparam \ALU_OpA[24]~I .input_async_reset = "none";
defparam \ALU_OpA[24]~I .input_power_up = "low";
defparam \ALU_OpA[24]~I .input_register_mode = "none";
defparam \ALU_OpA[24]~I .input_sync_reset = "none";
defparam \ALU_OpA[24]~I .oe_async_reset = "none";
defparam \ALU_OpA[24]~I .oe_power_up = "low";
defparam \ALU_OpA[24]~I .oe_register_mode = "none";
defparam \ALU_OpA[24]~I .oe_sync_reset = "none";
defparam \ALU_OpA[24]~I .operation_mode = "output";
defparam \ALU_OpA[24]~I .output_async_reset = "none";
defparam \ALU_OpA[24]~I .output_power_up = "low";
defparam \ALU_OpA[24]~I .output_register_mode = "none";
defparam \ALU_OpA[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[25]~I (
	.datain(\ALU_OpA~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[25]));
// synopsys translate_off
defparam \ALU_OpA[25]~I .input_async_reset = "none";
defparam \ALU_OpA[25]~I .input_power_up = "low";
defparam \ALU_OpA[25]~I .input_register_mode = "none";
defparam \ALU_OpA[25]~I .input_sync_reset = "none";
defparam \ALU_OpA[25]~I .oe_async_reset = "none";
defparam \ALU_OpA[25]~I .oe_power_up = "low";
defparam \ALU_OpA[25]~I .oe_register_mode = "none";
defparam \ALU_OpA[25]~I .oe_sync_reset = "none";
defparam \ALU_OpA[25]~I .operation_mode = "output";
defparam \ALU_OpA[25]~I .output_async_reset = "none";
defparam \ALU_OpA[25]~I .output_power_up = "low";
defparam \ALU_OpA[25]~I .output_register_mode = "none";
defparam \ALU_OpA[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[26]~I (
	.datain(\ALU_OpA~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[26]));
// synopsys translate_off
defparam \ALU_OpA[26]~I .input_async_reset = "none";
defparam \ALU_OpA[26]~I .input_power_up = "low";
defparam \ALU_OpA[26]~I .input_register_mode = "none";
defparam \ALU_OpA[26]~I .input_sync_reset = "none";
defparam \ALU_OpA[26]~I .oe_async_reset = "none";
defparam \ALU_OpA[26]~I .oe_power_up = "low";
defparam \ALU_OpA[26]~I .oe_register_mode = "none";
defparam \ALU_OpA[26]~I .oe_sync_reset = "none";
defparam \ALU_OpA[26]~I .operation_mode = "output";
defparam \ALU_OpA[26]~I .output_async_reset = "none";
defparam \ALU_OpA[26]~I .output_power_up = "low";
defparam \ALU_OpA[26]~I .output_register_mode = "none";
defparam \ALU_OpA[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[27]~I (
	.datain(\ALU_OpA~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[27]));
// synopsys translate_off
defparam \ALU_OpA[27]~I .input_async_reset = "none";
defparam \ALU_OpA[27]~I .input_power_up = "low";
defparam \ALU_OpA[27]~I .input_register_mode = "none";
defparam \ALU_OpA[27]~I .input_sync_reset = "none";
defparam \ALU_OpA[27]~I .oe_async_reset = "none";
defparam \ALU_OpA[27]~I .oe_power_up = "low";
defparam \ALU_OpA[27]~I .oe_register_mode = "none";
defparam \ALU_OpA[27]~I .oe_sync_reset = "none";
defparam \ALU_OpA[27]~I .operation_mode = "output";
defparam \ALU_OpA[27]~I .output_async_reset = "none";
defparam \ALU_OpA[27]~I .output_power_up = "low";
defparam \ALU_OpA[27]~I .output_register_mode = "none";
defparam \ALU_OpA[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[28]~I (
	.datain(\ALU_OpA~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[28]));
// synopsys translate_off
defparam \ALU_OpA[28]~I .input_async_reset = "none";
defparam \ALU_OpA[28]~I .input_power_up = "low";
defparam \ALU_OpA[28]~I .input_register_mode = "none";
defparam \ALU_OpA[28]~I .input_sync_reset = "none";
defparam \ALU_OpA[28]~I .oe_async_reset = "none";
defparam \ALU_OpA[28]~I .oe_power_up = "low";
defparam \ALU_OpA[28]~I .oe_register_mode = "none";
defparam \ALU_OpA[28]~I .oe_sync_reset = "none";
defparam \ALU_OpA[28]~I .operation_mode = "output";
defparam \ALU_OpA[28]~I .output_async_reset = "none";
defparam \ALU_OpA[28]~I .output_power_up = "low";
defparam \ALU_OpA[28]~I .output_register_mode = "none";
defparam \ALU_OpA[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[29]~I (
	.datain(\ALU_OpA~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[29]));
// synopsys translate_off
defparam \ALU_OpA[29]~I .input_async_reset = "none";
defparam \ALU_OpA[29]~I .input_power_up = "low";
defparam \ALU_OpA[29]~I .input_register_mode = "none";
defparam \ALU_OpA[29]~I .input_sync_reset = "none";
defparam \ALU_OpA[29]~I .oe_async_reset = "none";
defparam \ALU_OpA[29]~I .oe_power_up = "low";
defparam \ALU_OpA[29]~I .oe_register_mode = "none";
defparam \ALU_OpA[29]~I .oe_sync_reset = "none";
defparam \ALU_OpA[29]~I .operation_mode = "output";
defparam \ALU_OpA[29]~I .output_async_reset = "none";
defparam \ALU_OpA[29]~I .output_power_up = "low";
defparam \ALU_OpA[29]~I .output_register_mode = "none";
defparam \ALU_OpA[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[30]~I (
	.datain(\ALU_OpA~67_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[30]));
// synopsys translate_off
defparam \ALU_OpA[30]~I .input_async_reset = "none";
defparam \ALU_OpA[30]~I .input_power_up = "low";
defparam \ALU_OpA[30]~I .input_register_mode = "none";
defparam \ALU_OpA[30]~I .input_sync_reset = "none";
defparam \ALU_OpA[30]~I .oe_async_reset = "none";
defparam \ALU_OpA[30]~I .oe_power_up = "low";
defparam \ALU_OpA[30]~I .oe_register_mode = "none";
defparam \ALU_OpA[30]~I .oe_sync_reset = "none";
defparam \ALU_OpA[30]~I .operation_mode = "output";
defparam \ALU_OpA[30]~I .output_async_reset = "none";
defparam \ALU_OpA[30]~I .output_power_up = "low";
defparam \ALU_OpA[30]~I .output_register_mode = "none";
defparam \ALU_OpA[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpA[31]~I (
	.datain(\ALU_OpA~70_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpA[31]));
// synopsys translate_off
defparam \ALU_OpA[31]~I .input_async_reset = "none";
defparam \ALU_OpA[31]~I .input_power_up = "low";
defparam \ALU_OpA[31]~I .input_register_mode = "none";
defparam \ALU_OpA[31]~I .input_sync_reset = "none";
defparam \ALU_OpA[31]~I .oe_async_reset = "none";
defparam \ALU_OpA[31]~I .oe_power_up = "low";
defparam \ALU_OpA[31]~I .oe_register_mode = "none";
defparam \ALU_OpA[31]~I .oe_sync_reset = "none";
defparam \ALU_OpA[31]~I .operation_mode = "output";
defparam \ALU_OpA[31]~I .output_async_reset = "none";
defparam \ALU_OpA[31]~I .output_power_up = "low";
defparam \ALU_OpA[31]~I .output_register_mode = "none";
defparam \ALU_OpA[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[0]~I (
	.datain(\ALU_OpB~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[0]));
// synopsys translate_off
defparam \ALU_OpB[0]~I .input_async_reset = "none";
defparam \ALU_OpB[0]~I .input_power_up = "low";
defparam \ALU_OpB[0]~I .input_register_mode = "none";
defparam \ALU_OpB[0]~I .input_sync_reset = "none";
defparam \ALU_OpB[0]~I .oe_async_reset = "none";
defparam \ALU_OpB[0]~I .oe_power_up = "low";
defparam \ALU_OpB[0]~I .oe_register_mode = "none";
defparam \ALU_OpB[0]~I .oe_sync_reset = "none";
defparam \ALU_OpB[0]~I .operation_mode = "output";
defparam \ALU_OpB[0]~I .output_async_reset = "none";
defparam \ALU_OpB[0]~I .output_power_up = "low";
defparam \ALU_OpB[0]~I .output_register_mode = "none";
defparam \ALU_OpB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[1]~I (
	.datain(\ALU_OpB~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[1]));
// synopsys translate_off
defparam \ALU_OpB[1]~I .input_async_reset = "none";
defparam \ALU_OpB[1]~I .input_power_up = "low";
defparam \ALU_OpB[1]~I .input_register_mode = "none";
defparam \ALU_OpB[1]~I .input_sync_reset = "none";
defparam \ALU_OpB[1]~I .oe_async_reset = "none";
defparam \ALU_OpB[1]~I .oe_power_up = "low";
defparam \ALU_OpB[1]~I .oe_register_mode = "none";
defparam \ALU_OpB[1]~I .oe_sync_reset = "none";
defparam \ALU_OpB[1]~I .operation_mode = "output";
defparam \ALU_OpB[1]~I .output_async_reset = "none";
defparam \ALU_OpB[1]~I .output_power_up = "low";
defparam \ALU_OpB[1]~I .output_register_mode = "none";
defparam \ALU_OpB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[2]~I (
	.datain(\ALU_OpB~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[2]));
// synopsys translate_off
defparam \ALU_OpB[2]~I .input_async_reset = "none";
defparam \ALU_OpB[2]~I .input_power_up = "low";
defparam \ALU_OpB[2]~I .input_register_mode = "none";
defparam \ALU_OpB[2]~I .input_sync_reset = "none";
defparam \ALU_OpB[2]~I .oe_async_reset = "none";
defparam \ALU_OpB[2]~I .oe_power_up = "low";
defparam \ALU_OpB[2]~I .oe_register_mode = "none";
defparam \ALU_OpB[2]~I .oe_sync_reset = "none";
defparam \ALU_OpB[2]~I .operation_mode = "output";
defparam \ALU_OpB[2]~I .output_async_reset = "none";
defparam \ALU_OpB[2]~I .output_power_up = "low";
defparam \ALU_OpB[2]~I .output_register_mode = "none";
defparam \ALU_OpB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[3]~I (
	.datain(\ALU_OpB~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[3]));
// synopsys translate_off
defparam \ALU_OpB[3]~I .input_async_reset = "none";
defparam \ALU_OpB[3]~I .input_power_up = "low";
defparam \ALU_OpB[3]~I .input_register_mode = "none";
defparam \ALU_OpB[3]~I .input_sync_reset = "none";
defparam \ALU_OpB[3]~I .oe_async_reset = "none";
defparam \ALU_OpB[3]~I .oe_power_up = "low";
defparam \ALU_OpB[3]~I .oe_register_mode = "none";
defparam \ALU_OpB[3]~I .oe_sync_reset = "none";
defparam \ALU_OpB[3]~I .operation_mode = "output";
defparam \ALU_OpB[3]~I .output_async_reset = "none";
defparam \ALU_OpB[3]~I .output_power_up = "low";
defparam \ALU_OpB[3]~I .output_register_mode = "none";
defparam \ALU_OpB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[4]~I (
	.datain(\ALU_OpB~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[4]));
// synopsys translate_off
defparam \ALU_OpB[4]~I .input_async_reset = "none";
defparam \ALU_OpB[4]~I .input_power_up = "low";
defparam \ALU_OpB[4]~I .input_register_mode = "none";
defparam \ALU_OpB[4]~I .input_sync_reset = "none";
defparam \ALU_OpB[4]~I .oe_async_reset = "none";
defparam \ALU_OpB[4]~I .oe_power_up = "low";
defparam \ALU_OpB[4]~I .oe_register_mode = "none";
defparam \ALU_OpB[4]~I .oe_sync_reset = "none";
defparam \ALU_OpB[4]~I .operation_mode = "output";
defparam \ALU_OpB[4]~I .output_async_reset = "none";
defparam \ALU_OpB[4]~I .output_power_up = "low";
defparam \ALU_OpB[4]~I .output_register_mode = "none";
defparam \ALU_OpB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[5]~I (
	.datain(\ALU_OpB~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[5]));
// synopsys translate_off
defparam \ALU_OpB[5]~I .input_async_reset = "none";
defparam \ALU_OpB[5]~I .input_power_up = "low";
defparam \ALU_OpB[5]~I .input_register_mode = "none";
defparam \ALU_OpB[5]~I .input_sync_reset = "none";
defparam \ALU_OpB[5]~I .oe_async_reset = "none";
defparam \ALU_OpB[5]~I .oe_power_up = "low";
defparam \ALU_OpB[5]~I .oe_register_mode = "none";
defparam \ALU_OpB[5]~I .oe_sync_reset = "none";
defparam \ALU_OpB[5]~I .operation_mode = "output";
defparam \ALU_OpB[5]~I .output_async_reset = "none";
defparam \ALU_OpB[5]~I .output_power_up = "low";
defparam \ALU_OpB[5]~I .output_register_mode = "none";
defparam \ALU_OpB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[6]~I (
	.datain(\ALU_OpB~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[6]));
// synopsys translate_off
defparam \ALU_OpB[6]~I .input_async_reset = "none";
defparam \ALU_OpB[6]~I .input_power_up = "low";
defparam \ALU_OpB[6]~I .input_register_mode = "none";
defparam \ALU_OpB[6]~I .input_sync_reset = "none";
defparam \ALU_OpB[6]~I .oe_async_reset = "none";
defparam \ALU_OpB[6]~I .oe_power_up = "low";
defparam \ALU_OpB[6]~I .oe_register_mode = "none";
defparam \ALU_OpB[6]~I .oe_sync_reset = "none";
defparam \ALU_OpB[6]~I .operation_mode = "output";
defparam \ALU_OpB[6]~I .output_async_reset = "none";
defparam \ALU_OpB[6]~I .output_power_up = "low";
defparam \ALU_OpB[6]~I .output_register_mode = "none";
defparam \ALU_OpB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[7]~I (
	.datain(\ALU_OpB~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[7]));
// synopsys translate_off
defparam \ALU_OpB[7]~I .input_async_reset = "none";
defparam \ALU_OpB[7]~I .input_power_up = "low";
defparam \ALU_OpB[7]~I .input_register_mode = "none";
defparam \ALU_OpB[7]~I .input_sync_reset = "none";
defparam \ALU_OpB[7]~I .oe_async_reset = "none";
defparam \ALU_OpB[7]~I .oe_power_up = "low";
defparam \ALU_OpB[7]~I .oe_register_mode = "none";
defparam \ALU_OpB[7]~I .oe_sync_reset = "none";
defparam \ALU_OpB[7]~I .operation_mode = "output";
defparam \ALU_OpB[7]~I .output_async_reset = "none";
defparam \ALU_OpB[7]~I .output_power_up = "low";
defparam \ALU_OpB[7]~I .output_register_mode = "none";
defparam \ALU_OpB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[8]~I (
	.datain(\ALU_OpB~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[8]));
// synopsys translate_off
defparam \ALU_OpB[8]~I .input_async_reset = "none";
defparam \ALU_OpB[8]~I .input_power_up = "low";
defparam \ALU_OpB[8]~I .input_register_mode = "none";
defparam \ALU_OpB[8]~I .input_sync_reset = "none";
defparam \ALU_OpB[8]~I .oe_async_reset = "none";
defparam \ALU_OpB[8]~I .oe_power_up = "low";
defparam \ALU_OpB[8]~I .oe_register_mode = "none";
defparam \ALU_OpB[8]~I .oe_sync_reset = "none";
defparam \ALU_OpB[8]~I .operation_mode = "output";
defparam \ALU_OpB[8]~I .output_async_reset = "none";
defparam \ALU_OpB[8]~I .output_power_up = "low";
defparam \ALU_OpB[8]~I .output_register_mode = "none";
defparam \ALU_OpB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[9]~I (
	.datain(\ALU_OpB~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[9]));
// synopsys translate_off
defparam \ALU_OpB[9]~I .input_async_reset = "none";
defparam \ALU_OpB[9]~I .input_power_up = "low";
defparam \ALU_OpB[9]~I .input_register_mode = "none";
defparam \ALU_OpB[9]~I .input_sync_reset = "none";
defparam \ALU_OpB[9]~I .oe_async_reset = "none";
defparam \ALU_OpB[9]~I .oe_power_up = "low";
defparam \ALU_OpB[9]~I .oe_register_mode = "none";
defparam \ALU_OpB[9]~I .oe_sync_reset = "none";
defparam \ALU_OpB[9]~I .operation_mode = "output";
defparam \ALU_OpB[9]~I .output_async_reset = "none";
defparam \ALU_OpB[9]~I .output_power_up = "low";
defparam \ALU_OpB[9]~I .output_register_mode = "none";
defparam \ALU_OpB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[10]~I (
	.datain(\ALU_OpB~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[10]));
// synopsys translate_off
defparam \ALU_OpB[10]~I .input_async_reset = "none";
defparam \ALU_OpB[10]~I .input_power_up = "low";
defparam \ALU_OpB[10]~I .input_register_mode = "none";
defparam \ALU_OpB[10]~I .input_sync_reset = "none";
defparam \ALU_OpB[10]~I .oe_async_reset = "none";
defparam \ALU_OpB[10]~I .oe_power_up = "low";
defparam \ALU_OpB[10]~I .oe_register_mode = "none";
defparam \ALU_OpB[10]~I .oe_sync_reset = "none";
defparam \ALU_OpB[10]~I .operation_mode = "output";
defparam \ALU_OpB[10]~I .output_async_reset = "none";
defparam \ALU_OpB[10]~I .output_power_up = "low";
defparam \ALU_OpB[10]~I .output_register_mode = "none";
defparam \ALU_OpB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[11]~I (
	.datain(\ALU_OpB~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[11]));
// synopsys translate_off
defparam \ALU_OpB[11]~I .input_async_reset = "none";
defparam \ALU_OpB[11]~I .input_power_up = "low";
defparam \ALU_OpB[11]~I .input_register_mode = "none";
defparam \ALU_OpB[11]~I .input_sync_reset = "none";
defparam \ALU_OpB[11]~I .oe_async_reset = "none";
defparam \ALU_OpB[11]~I .oe_power_up = "low";
defparam \ALU_OpB[11]~I .oe_register_mode = "none";
defparam \ALU_OpB[11]~I .oe_sync_reset = "none";
defparam \ALU_OpB[11]~I .operation_mode = "output";
defparam \ALU_OpB[11]~I .output_async_reset = "none";
defparam \ALU_OpB[11]~I .output_power_up = "low";
defparam \ALU_OpB[11]~I .output_register_mode = "none";
defparam \ALU_OpB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[12]~I (
	.datain(\ALU_OpB~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[12]));
// synopsys translate_off
defparam \ALU_OpB[12]~I .input_async_reset = "none";
defparam \ALU_OpB[12]~I .input_power_up = "low";
defparam \ALU_OpB[12]~I .input_register_mode = "none";
defparam \ALU_OpB[12]~I .input_sync_reset = "none";
defparam \ALU_OpB[12]~I .oe_async_reset = "none";
defparam \ALU_OpB[12]~I .oe_power_up = "low";
defparam \ALU_OpB[12]~I .oe_register_mode = "none";
defparam \ALU_OpB[12]~I .oe_sync_reset = "none";
defparam \ALU_OpB[12]~I .operation_mode = "output";
defparam \ALU_OpB[12]~I .output_async_reset = "none";
defparam \ALU_OpB[12]~I .output_power_up = "low";
defparam \ALU_OpB[12]~I .output_register_mode = "none";
defparam \ALU_OpB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[13]~I (
	.datain(\ALU_OpB~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[13]));
// synopsys translate_off
defparam \ALU_OpB[13]~I .input_async_reset = "none";
defparam \ALU_OpB[13]~I .input_power_up = "low";
defparam \ALU_OpB[13]~I .input_register_mode = "none";
defparam \ALU_OpB[13]~I .input_sync_reset = "none";
defparam \ALU_OpB[13]~I .oe_async_reset = "none";
defparam \ALU_OpB[13]~I .oe_power_up = "low";
defparam \ALU_OpB[13]~I .oe_register_mode = "none";
defparam \ALU_OpB[13]~I .oe_sync_reset = "none";
defparam \ALU_OpB[13]~I .operation_mode = "output";
defparam \ALU_OpB[13]~I .output_async_reset = "none";
defparam \ALU_OpB[13]~I .output_power_up = "low";
defparam \ALU_OpB[13]~I .output_register_mode = "none";
defparam \ALU_OpB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[14]~I (
	.datain(\ALU_OpB~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[14]));
// synopsys translate_off
defparam \ALU_OpB[14]~I .input_async_reset = "none";
defparam \ALU_OpB[14]~I .input_power_up = "low";
defparam \ALU_OpB[14]~I .input_register_mode = "none";
defparam \ALU_OpB[14]~I .input_sync_reset = "none";
defparam \ALU_OpB[14]~I .oe_async_reset = "none";
defparam \ALU_OpB[14]~I .oe_power_up = "low";
defparam \ALU_OpB[14]~I .oe_register_mode = "none";
defparam \ALU_OpB[14]~I .oe_sync_reset = "none";
defparam \ALU_OpB[14]~I .operation_mode = "output";
defparam \ALU_OpB[14]~I .output_async_reset = "none";
defparam \ALU_OpB[14]~I .output_power_up = "low";
defparam \ALU_OpB[14]~I .output_register_mode = "none";
defparam \ALU_OpB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[15]~I (
	.datain(\ALU_OpB~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[15]));
// synopsys translate_off
defparam \ALU_OpB[15]~I .input_async_reset = "none";
defparam \ALU_OpB[15]~I .input_power_up = "low";
defparam \ALU_OpB[15]~I .input_register_mode = "none";
defparam \ALU_OpB[15]~I .input_sync_reset = "none";
defparam \ALU_OpB[15]~I .oe_async_reset = "none";
defparam \ALU_OpB[15]~I .oe_power_up = "low";
defparam \ALU_OpB[15]~I .oe_register_mode = "none";
defparam \ALU_OpB[15]~I .oe_sync_reset = "none";
defparam \ALU_OpB[15]~I .operation_mode = "output";
defparam \ALU_OpB[15]~I .output_async_reset = "none";
defparam \ALU_OpB[15]~I .output_power_up = "low";
defparam \ALU_OpB[15]~I .output_register_mode = "none";
defparam \ALU_OpB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[16]~I (
	.datain(\ALU_OpB~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[16]));
// synopsys translate_off
defparam \ALU_OpB[16]~I .input_async_reset = "none";
defparam \ALU_OpB[16]~I .input_power_up = "low";
defparam \ALU_OpB[16]~I .input_register_mode = "none";
defparam \ALU_OpB[16]~I .input_sync_reset = "none";
defparam \ALU_OpB[16]~I .oe_async_reset = "none";
defparam \ALU_OpB[16]~I .oe_power_up = "low";
defparam \ALU_OpB[16]~I .oe_register_mode = "none";
defparam \ALU_OpB[16]~I .oe_sync_reset = "none";
defparam \ALU_OpB[16]~I .operation_mode = "output";
defparam \ALU_OpB[16]~I .output_async_reset = "none";
defparam \ALU_OpB[16]~I .output_power_up = "low";
defparam \ALU_OpB[16]~I .output_register_mode = "none";
defparam \ALU_OpB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[17]~I (
	.datain(\ALU_OpB~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[17]));
// synopsys translate_off
defparam \ALU_OpB[17]~I .input_async_reset = "none";
defparam \ALU_OpB[17]~I .input_power_up = "low";
defparam \ALU_OpB[17]~I .input_register_mode = "none";
defparam \ALU_OpB[17]~I .input_sync_reset = "none";
defparam \ALU_OpB[17]~I .oe_async_reset = "none";
defparam \ALU_OpB[17]~I .oe_power_up = "low";
defparam \ALU_OpB[17]~I .oe_register_mode = "none";
defparam \ALU_OpB[17]~I .oe_sync_reset = "none";
defparam \ALU_OpB[17]~I .operation_mode = "output";
defparam \ALU_OpB[17]~I .output_async_reset = "none";
defparam \ALU_OpB[17]~I .output_power_up = "low";
defparam \ALU_OpB[17]~I .output_register_mode = "none";
defparam \ALU_OpB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[18]~I (
	.datain(\ALU_OpB~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[18]));
// synopsys translate_off
defparam \ALU_OpB[18]~I .input_async_reset = "none";
defparam \ALU_OpB[18]~I .input_power_up = "low";
defparam \ALU_OpB[18]~I .input_register_mode = "none";
defparam \ALU_OpB[18]~I .input_sync_reset = "none";
defparam \ALU_OpB[18]~I .oe_async_reset = "none";
defparam \ALU_OpB[18]~I .oe_power_up = "low";
defparam \ALU_OpB[18]~I .oe_register_mode = "none";
defparam \ALU_OpB[18]~I .oe_sync_reset = "none";
defparam \ALU_OpB[18]~I .operation_mode = "output";
defparam \ALU_OpB[18]~I .output_async_reset = "none";
defparam \ALU_OpB[18]~I .output_power_up = "low";
defparam \ALU_OpB[18]~I .output_register_mode = "none";
defparam \ALU_OpB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[19]~I (
	.datain(\ALU_OpB~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[19]));
// synopsys translate_off
defparam \ALU_OpB[19]~I .input_async_reset = "none";
defparam \ALU_OpB[19]~I .input_power_up = "low";
defparam \ALU_OpB[19]~I .input_register_mode = "none";
defparam \ALU_OpB[19]~I .input_sync_reset = "none";
defparam \ALU_OpB[19]~I .oe_async_reset = "none";
defparam \ALU_OpB[19]~I .oe_power_up = "low";
defparam \ALU_OpB[19]~I .oe_register_mode = "none";
defparam \ALU_OpB[19]~I .oe_sync_reset = "none";
defparam \ALU_OpB[19]~I .operation_mode = "output";
defparam \ALU_OpB[19]~I .output_async_reset = "none";
defparam \ALU_OpB[19]~I .output_power_up = "low";
defparam \ALU_OpB[19]~I .output_register_mode = "none";
defparam \ALU_OpB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[20]~I (
	.datain(\ALU_OpB~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[20]));
// synopsys translate_off
defparam \ALU_OpB[20]~I .input_async_reset = "none";
defparam \ALU_OpB[20]~I .input_power_up = "low";
defparam \ALU_OpB[20]~I .input_register_mode = "none";
defparam \ALU_OpB[20]~I .input_sync_reset = "none";
defparam \ALU_OpB[20]~I .oe_async_reset = "none";
defparam \ALU_OpB[20]~I .oe_power_up = "low";
defparam \ALU_OpB[20]~I .oe_register_mode = "none";
defparam \ALU_OpB[20]~I .oe_sync_reset = "none";
defparam \ALU_OpB[20]~I .operation_mode = "output";
defparam \ALU_OpB[20]~I .output_async_reset = "none";
defparam \ALU_OpB[20]~I .output_power_up = "low";
defparam \ALU_OpB[20]~I .output_register_mode = "none";
defparam \ALU_OpB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[21]~I (
	.datain(\ALU_OpB~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[21]));
// synopsys translate_off
defparam \ALU_OpB[21]~I .input_async_reset = "none";
defparam \ALU_OpB[21]~I .input_power_up = "low";
defparam \ALU_OpB[21]~I .input_register_mode = "none";
defparam \ALU_OpB[21]~I .input_sync_reset = "none";
defparam \ALU_OpB[21]~I .oe_async_reset = "none";
defparam \ALU_OpB[21]~I .oe_power_up = "low";
defparam \ALU_OpB[21]~I .oe_register_mode = "none";
defparam \ALU_OpB[21]~I .oe_sync_reset = "none";
defparam \ALU_OpB[21]~I .operation_mode = "output";
defparam \ALU_OpB[21]~I .output_async_reset = "none";
defparam \ALU_OpB[21]~I .output_power_up = "low";
defparam \ALU_OpB[21]~I .output_register_mode = "none";
defparam \ALU_OpB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[22]~I (
	.datain(\ALU_OpB~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[22]));
// synopsys translate_off
defparam \ALU_OpB[22]~I .input_async_reset = "none";
defparam \ALU_OpB[22]~I .input_power_up = "low";
defparam \ALU_OpB[22]~I .input_register_mode = "none";
defparam \ALU_OpB[22]~I .input_sync_reset = "none";
defparam \ALU_OpB[22]~I .oe_async_reset = "none";
defparam \ALU_OpB[22]~I .oe_power_up = "low";
defparam \ALU_OpB[22]~I .oe_register_mode = "none";
defparam \ALU_OpB[22]~I .oe_sync_reset = "none";
defparam \ALU_OpB[22]~I .operation_mode = "output";
defparam \ALU_OpB[22]~I .output_async_reset = "none";
defparam \ALU_OpB[22]~I .output_power_up = "low";
defparam \ALU_OpB[22]~I .output_register_mode = "none";
defparam \ALU_OpB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[23]~I (
	.datain(\ALU_OpB~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[23]));
// synopsys translate_off
defparam \ALU_OpB[23]~I .input_async_reset = "none";
defparam \ALU_OpB[23]~I .input_power_up = "low";
defparam \ALU_OpB[23]~I .input_register_mode = "none";
defparam \ALU_OpB[23]~I .input_sync_reset = "none";
defparam \ALU_OpB[23]~I .oe_async_reset = "none";
defparam \ALU_OpB[23]~I .oe_power_up = "low";
defparam \ALU_OpB[23]~I .oe_register_mode = "none";
defparam \ALU_OpB[23]~I .oe_sync_reset = "none";
defparam \ALU_OpB[23]~I .operation_mode = "output";
defparam \ALU_OpB[23]~I .output_async_reset = "none";
defparam \ALU_OpB[23]~I .output_power_up = "low";
defparam \ALU_OpB[23]~I .output_register_mode = "none";
defparam \ALU_OpB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[24]~I (
	.datain(\ALU_OpB~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[24]));
// synopsys translate_off
defparam \ALU_OpB[24]~I .input_async_reset = "none";
defparam \ALU_OpB[24]~I .input_power_up = "low";
defparam \ALU_OpB[24]~I .input_register_mode = "none";
defparam \ALU_OpB[24]~I .input_sync_reset = "none";
defparam \ALU_OpB[24]~I .oe_async_reset = "none";
defparam \ALU_OpB[24]~I .oe_power_up = "low";
defparam \ALU_OpB[24]~I .oe_register_mode = "none";
defparam \ALU_OpB[24]~I .oe_sync_reset = "none";
defparam \ALU_OpB[24]~I .operation_mode = "output";
defparam \ALU_OpB[24]~I .output_async_reset = "none";
defparam \ALU_OpB[24]~I .output_power_up = "low";
defparam \ALU_OpB[24]~I .output_register_mode = "none";
defparam \ALU_OpB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[25]~I (
	.datain(\ALU_OpB~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[25]));
// synopsys translate_off
defparam \ALU_OpB[25]~I .input_async_reset = "none";
defparam \ALU_OpB[25]~I .input_power_up = "low";
defparam \ALU_OpB[25]~I .input_register_mode = "none";
defparam \ALU_OpB[25]~I .input_sync_reset = "none";
defparam \ALU_OpB[25]~I .oe_async_reset = "none";
defparam \ALU_OpB[25]~I .oe_power_up = "low";
defparam \ALU_OpB[25]~I .oe_register_mode = "none";
defparam \ALU_OpB[25]~I .oe_sync_reset = "none";
defparam \ALU_OpB[25]~I .operation_mode = "output";
defparam \ALU_OpB[25]~I .output_async_reset = "none";
defparam \ALU_OpB[25]~I .output_power_up = "low";
defparam \ALU_OpB[25]~I .output_register_mode = "none";
defparam \ALU_OpB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[26]~I (
	.datain(\ALU_OpB~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[26]));
// synopsys translate_off
defparam \ALU_OpB[26]~I .input_async_reset = "none";
defparam \ALU_OpB[26]~I .input_power_up = "low";
defparam \ALU_OpB[26]~I .input_register_mode = "none";
defparam \ALU_OpB[26]~I .input_sync_reset = "none";
defparam \ALU_OpB[26]~I .oe_async_reset = "none";
defparam \ALU_OpB[26]~I .oe_power_up = "low";
defparam \ALU_OpB[26]~I .oe_register_mode = "none";
defparam \ALU_OpB[26]~I .oe_sync_reset = "none";
defparam \ALU_OpB[26]~I .operation_mode = "output";
defparam \ALU_OpB[26]~I .output_async_reset = "none";
defparam \ALU_OpB[26]~I .output_power_up = "low";
defparam \ALU_OpB[26]~I .output_register_mode = "none";
defparam \ALU_OpB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[27]~I (
	.datain(\ALU_OpB~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[27]));
// synopsys translate_off
defparam \ALU_OpB[27]~I .input_async_reset = "none";
defparam \ALU_OpB[27]~I .input_power_up = "low";
defparam \ALU_OpB[27]~I .input_register_mode = "none";
defparam \ALU_OpB[27]~I .input_sync_reset = "none";
defparam \ALU_OpB[27]~I .oe_async_reset = "none";
defparam \ALU_OpB[27]~I .oe_power_up = "low";
defparam \ALU_OpB[27]~I .oe_register_mode = "none";
defparam \ALU_OpB[27]~I .oe_sync_reset = "none";
defparam \ALU_OpB[27]~I .operation_mode = "output";
defparam \ALU_OpB[27]~I .output_async_reset = "none";
defparam \ALU_OpB[27]~I .output_power_up = "low";
defparam \ALU_OpB[27]~I .output_register_mode = "none";
defparam \ALU_OpB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[28]~I (
	.datain(\ALU_OpB~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[28]));
// synopsys translate_off
defparam \ALU_OpB[28]~I .input_async_reset = "none";
defparam \ALU_OpB[28]~I .input_power_up = "low";
defparam \ALU_OpB[28]~I .input_register_mode = "none";
defparam \ALU_OpB[28]~I .input_sync_reset = "none";
defparam \ALU_OpB[28]~I .oe_async_reset = "none";
defparam \ALU_OpB[28]~I .oe_power_up = "low";
defparam \ALU_OpB[28]~I .oe_register_mode = "none";
defparam \ALU_OpB[28]~I .oe_sync_reset = "none";
defparam \ALU_OpB[28]~I .operation_mode = "output";
defparam \ALU_OpB[28]~I .output_async_reset = "none";
defparam \ALU_OpB[28]~I .output_power_up = "low";
defparam \ALU_OpB[28]~I .output_register_mode = "none";
defparam \ALU_OpB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[29]~I (
	.datain(\ALU_OpB~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[29]));
// synopsys translate_off
defparam \ALU_OpB[29]~I .input_async_reset = "none";
defparam \ALU_OpB[29]~I .input_power_up = "low";
defparam \ALU_OpB[29]~I .input_register_mode = "none";
defparam \ALU_OpB[29]~I .input_sync_reset = "none";
defparam \ALU_OpB[29]~I .oe_async_reset = "none";
defparam \ALU_OpB[29]~I .oe_power_up = "low";
defparam \ALU_OpB[29]~I .oe_register_mode = "none";
defparam \ALU_OpB[29]~I .oe_sync_reset = "none";
defparam \ALU_OpB[29]~I .operation_mode = "output";
defparam \ALU_OpB[29]~I .output_async_reset = "none";
defparam \ALU_OpB[29]~I .output_power_up = "low";
defparam \ALU_OpB[29]~I .output_register_mode = "none";
defparam \ALU_OpB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[30]~I (
	.datain(\ALU_OpB~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[30]));
// synopsys translate_off
defparam \ALU_OpB[30]~I .input_async_reset = "none";
defparam \ALU_OpB[30]~I .input_power_up = "low";
defparam \ALU_OpB[30]~I .input_register_mode = "none";
defparam \ALU_OpB[30]~I .input_sync_reset = "none";
defparam \ALU_OpB[30]~I .oe_async_reset = "none";
defparam \ALU_OpB[30]~I .oe_power_up = "low";
defparam \ALU_OpB[30]~I .oe_register_mode = "none";
defparam \ALU_OpB[30]~I .oe_sync_reset = "none";
defparam \ALU_OpB[30]~I .operation_mode = "output";
defparam \ALU_OpB[30]~I .output_async_reset = "none";
defparam \ALU_OpB[30]~I .output_power_up = "low";
defparam \ALU_OpB[30]~I .output_register_mode = "none";
defparam \ALU_OpB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OpB[31]~I (
	.datain(\ALU_OpB~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OpB[31]));
// synopsys translate_off
defparam \ALU_OpB[31]~I .input_async_reset = "none";
defparam \ALU_OpB[31]~I .input_power_up = "low";
defparam \ALU_OpB[31]~I .input_register_mode = "none";
defparam \ALU_OpB[31]~I .input_sync_reset = "none";
defparam \ALU_OpB[31]~I .oe_async_reset = "none";
defparam \ALU_OpB[31]~I .oe_power_up = "low";
defparam \ALU_OpB[31]~I .oe_register_mode = "none";
defparam \ALU_OpB[31]~I .oe_sync_reset = "none";
defparam \ALU_OpB[31]~I .operation_mode = "output";
defparam \ALU_OpB[31]~I .output_async_reset = "none";
defparam \ALU_OpB[31]~I .output_power_up = "low";
defparam \ALU_OpB[31]~I .output_register_mode = "none";
defparam \ALU_OpB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[0]~I (
	.datain(\alu|MUX|ALU_out~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[0]));
// synopsys translate_off
defparam \ALU_out[0]~I .input_async_reset = "none";
defparam \ALU_out[0]~I .input_power_up = "low";
defparam \ALU_out[0]~I .input_register_mode = "none";
defparam \ALU_out[0]~I .input_sync_reset = "none";
defparam \ALU_out[0]~I .oe_async_reset = "none";
defparam \ALU_out[0]~I .oe_power_up = "low";
defparam \ALU_out[0]~I .oe_register_mode = "none";
defparam \ALU_out[0]~I .oe_sync_reset = "none";
defparam \ALU_out[0]~I .operation_mode = "output";
defparam \ALU_out[0]~I .output_async_reset = "none";
defparam \ALU_out[0]~I .output_power_up = "low";
defparam \ALU_out[0]~I .output_register_mode = "none";
defparam \ALU_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[1]~I (
	.datain(\alu|MUX|ALU_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[1]));
// synopsys translate_off
defparam \ALU_out[1]~I .input_async_reset = "none";
defparam \ALU_out[1]~I .input_power_up = "low";
defparam \ALU_out[1]~I .input_register_mode = "none";
defparam \ALU_out[1]~I .input_sync_reset = "none";
defparam \ALU_out[1]~I .oe_async_reset = "none";
defparam \ALU_out[1]~I .oe_power_up = "low";
defparam \ALU_out[1]~I .oe_register_mode = "none";
defparam \ALU_out[1]~I .oe_sync_reset = "none";
defparam \ALU_out[1]~I .operation_mode = "output";
defparam \ALU_out[1]~I .output_async_reset = "none";
defparam \ALU_out[1]~I .output_power_up = "low";
defparam \ALU_out[1]~I .output_register_mode = "none";
defparam \ALU_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[2]~I (
	.datain(\alu|MUX|ALU_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[2]));
// synopsys translate_off
defparam \ALU_out[2]~I .input_async_reset = "none";
defparam \ALU_out[2]~I .input_power_up = "low";
defparam \ALU_out[2]~I .input_register_mode = "none";
defparam \ALU_out[2]~I .input_sync_reset = "none";
defparam \ALU_out[2]~I .oe_async_reset = "none";
defparam \ALU_out[2]~I .oe_power_up = "low";
defparam \ALU_out[2]~I .oe_register_mode = "none";
defparam \ALU_out[2]~I .oe_sync_reset = "none";
defparam \ALU_out[2]~I .operation_mode = "output";
defparam \ALU_out[2]~I .output_async_reset = "none";
defparam \ALU_out[2]~I .output_power_up = "low";
defparam \ALU_out[2]~I .output_register_mode = "none";
defparam \ALU_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[3]~I (
	.datain(\alu|MUX|ALU_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[3]));
// synopsys translate_off
defparam \ALU_out[3]~I .input_async_reset = "none";
defparam \ALU_out[3]~I .input_power_up = "low";
defparam \ALU_out[3]~I .input_register_mode = "none";
defparam \ALU_out[3]~I .input_sync_reset = "none";
defparam \ALU_out[3]~I .oe_async_reset = "none";
defparam \ALU_out[3]~I .oe_power_up = "low";
defparam \ALU_out[3]~I .oe_register_mode = "none";
defparam \ALU_out[3]~I .oe_sync_reset = "none";
defparam \ALU_out[3]~I .operation_mode = "output";
defparam \ALU_out[3]~I .output_async_reset = "none";
defparam \ALU_out[3]~I .output_power_up = "low";
defparam \ALU_out[3]~I .output_register_mode = "none";
defparam \ALU_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[4]~I (
	.datain(\alu|MUX|ALU_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[4]));
// synopsys translate_off
defparam \ALU_out[4]~I .input_async_reset = "none";
defparam \ALU_out[4]~I .input_power_up = "low";
defparam \ALU_out[4]~I .input_register_mode = "none";
defparam \ALU_out[4]~I .input_sync_reset = "none";
defparam \ALU_out[4]~I .oe_async_reset = "none";
defparam \ALU_out[4]~I .oe_power_up = "low";
defparam \ALU_out[4]~I .oe_register_mode = "none";
defparam \ALU_out[4]~I .oe_sync_reset = "none";
defparam \ALU_out[4]~I .operation_mode = "output";
defparam \ALU_out[4]~I .output_async_reset = "none";
defparam \ALU_out[4]~I .output_power_up = "low";
defparam \ALU_out[4]~I .output_register_mode = "none";
defparam \ALU_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[5]~I (
	.datain(\alu|MUX|ALU_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[5]));
// synopsys translate_off
defparam \ALU_out[5]~I .input_async_reset = "none";
defparam \ALU_out[5]~I .input_power_up = "low";
defparam \ALU_out[5]~I .input_register_mode = "none";
defparam \ALU_out[5]~I .input_sync_reset = "none";
defparam \ALU_out[5]~I .oe_async_reset = "none";
defparam \ALU_out[5]~I .oe_power_up = "low";
defparam \ALU_out[5]~I .oe_register_mode = "none";
defparam \ALU_out[5]~I .oe_sync_reset = "none";
defparam \ALU_out[5]~I .operation_mode = "output";
defparam \ALU_out[5]~I .output_async_reset = "none";
defparam \ALU_out[5]~I .output_power_up = "low";
defparam \ALU_out[5]~I .output_register_mode = "none";
defparam \ALU_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[6]~I (
	.datain(\alu|MUX|ALU_out[6]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[6]));
// synopsys translate_off
defparam \ALU_out[6]~I .input_async_reset = "none";
defparam \ALU_out[6]~I .input_power_up = "low";
defparam \ALU_out[6]~I .input_register_mode = "none";
defparam \ALU_out[6]~I .input_sync_reset = "none";
defparam \ALU_out[6]~I .oe_async_reset = "none";
defparam \ALU_out[6]~I .oe_power_up = "low";
defparam \ALU_out[6]~I .oe_register_mode = "none";
defparam \ALU_out[6]~I .oe_sync_reset = "none";
defparam \ALU_out[6]~I .operation_mode = "output";
defparam \ALU_out[6]~I .output_async_reset = "none";
defparam \ALU_out[6]~I .output_power_up = "low";
defparam \ALU_out[6]~I .output_register_mode = "none";
defparam \ALU_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[7]~I (
	.datain(\alu|MUX|ALU_out[7]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[7]));
// synopsys translate_off
defparam \ALU_out[7]~I .input_async_reset = "none";
defparam \ALU_out[7]~I .input_power_up = "low";
defparam \ALU_out[7]~I .input_register_mode = "none";
defparam \ALU_out[7]~I .input_sync_reset = "none";
defparam \ALU_out[7]~I .oe_async_reset = "none";
defparam \ALU_out[7]~I .oe_power_up = "low";
defparam \ALU_out[7]~I .oe_register_mode = "none";
defparam \ALU_out[7]~I .oe_sync_reset = "none";
defparam \ALU_out[7]~I .operation_mode = "output";
defparam \ALU_out[7]~I .output_async_reset = "none";
defparam \ALU_out[7]~I .output_power_up = "low";
defparam \ALU_out[7]~I .output_register_mode = "none";
defparam \ALU_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[8]~I (
	.datain(\alu|MUX|ALU_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[8]));
// synopsys translate_off
defparam \ALU_out[8]~I .input_async_reset = "none";
defparam \ALU_out[8]~I .input_power_up = "low";
defparam \ALU_out[8]~I .input_register_mode = "none";
defparam \ALU_out[8]~I .input_sync_reset = "none";
defparam \ALU_out[8]~I .oe_async_reset = "none";
defparam \ALU_out[8]~I .oe_power_up = "low";
defparam \ALU_out[8]~I .oe_register_mode = "none";
defparam \ALU_out[8]~I .oe_sync_reset = "none";
defparam \ALU_out[8]~I .operation_mode = "output";
defparam \ALU_out[8]~I .output_async_reset = "none";
defparam \ALU_out[8]~I .output_power_up = "low";
defparam \ALU_out[8]~I .output_register_mode = "none";
defparam \ALU_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[9]~I (
	.datain(\alu|MUX|ALU_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[9]));
// synopsys translate_off
defparam \ALU_out[9]~I .input_async_reset = "none";
defparam \ALU_out[9]~I .input_power_up = "low";
defparam \ALU_out[9]~I .input_register_mode = "none";
defparam \ALU_out[9]~I .input_sync_reset = "none";
defparam \ALU_out[9]~I .oe_async_reset = "none";
defparam \ALU_out[9]~I .oe_power_up = "low";
defparam \ALU_out[9]~I .oe_register_mode = "none";
defparam \ALU_out[9]~I .oe_sync_reset = "none";
defparam \ALU_out[9]~I .operation_mode = "output";
defparam \ALU_out[9]~I .output_async_reset = "none";
defparam \ALU_out[9]~I .output_power_up = "low";
defparam \ALU_out[9]~I .output_register_mode = "none";
defparam \ALU_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[10]~I (
	.datain(\alu|MUX|ALU_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[10]));
// synopsys translate_off
defparam \ALU_out[10]~I .input_async_reset = "none";
defparam \ALU_out[10]~I .input_power_up = "low";
defparam \ALU_out[10]~I .input_register_mode = "none";
defparam \ALU_out[10]~I .input_sync_reset = "none";
defparam \ALU_out[10]~I .oe_async_reset = "none";
defparam \ALU_out[10]~I .oe_power_up = "low";
defparam \ALU_out[10]~I .oe_register_mode = "none";
defparam \ALU_out[10]~I .oe_sync_reset = "none";
defparam \ALU_out[10]~I .operation_mode = "output";
defparam \ALU_out[10]~I .output_async_reset = "none";
defparam \ALU_out[10]~I .output_power_up = "low";
defparam \ALU_out[10]~I .output_register_mode = "none";
defparam \ALU_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[11]~I (
	.datain(\alu|MUX|ALU_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[11]));
// synopsys translate_off
defparam \ALU_out[11]~I .input_async_reset = "none";
defparam \ALU_out[11]~I .input_power_up = "low";
defparam \ALU_out[11]~I .input_register_mode = "none";
defparam \ALU_out[11]~I .input_sync_reset = "none";
defparam \ALU_out[11]~I .oe_async_reset = "none";
defparam \ALU_out[11]~I .oe_power_up = "low";
defparam \ALU_out[11]~I .oe_register_mode = "none";
defparam \ALU_out[11]~I .oe_sync_reset = "none";
defparam \ALU_out[11]~I .operation_mode = "output";
defparam \ALU_out[11]~I .output_async_reset = "none";
defparam \ALU_out[11]~I .output_power_up = "low";
defparam \ALU_out[11]~I .output_register_mode = "none";
defparam \ALU_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[12]~I (
	.datain(\alu|MUX|ALU_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[12]));
// synopsys translate_off
defparam \ALU_out[12]~I .input_async_reset = "none";
defparam \ALU_out[12]~I .input_power_up = "low";
defparam \ALU_out[12]~I .input_register_mode = "none";
defparam \ALU_out[12]~I .input_sync_reset = "none";
defparam \ALU_out[12]~I .oe_async_reset = "none";
defparam \ALU_out[12]~I .oe_power_up = "low";
defparam \ALU_out[12]~I .oe_register_mode = "none";
defparam \ALU_out[12]~I .oe_sync_reset = "none";
defparam \ALU_out[12]~I .operation_mode = "output";
defparam \ALU_out[12]~I .output_async_reset = "none";
defparam \ALU_out[12]~I .output_power_up = "low";
defparam \ALU_out[12]~I .output_register_mode = "none";
defparam \ALU_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[13]~I (
	.datain(\alu|MUX|ALU_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[13]));
// synopsys translate_off
defparam \ALU_out[13]~I .input_async_reset = "none";
defparam \ALU_out[13]~I .input_power_up = "low";
defparam \ALU_out[13]~I .input_register_mode = "none";
defparam \ALU_out[13]~I .input_sync_reset = "none";
defparam \ALU_out[13]~I .oe_async_reset = "none";
defparam \ALU_out[13]~I .oe_power_up = "low";
defparam \ALU_out[13]~I .oe_register_mode = "none";
defparam \ALU_out[13]~I .oe_sync_reset = "none";
defparam \ALU_out[13]~I .operation_mode = "output";
defparam \ALU_out[13]~I .output_async_reset = "none";
defparam \ALU_out[13]~I .output_power_up = "low";
defparam \ALU_out[13]~I .output_register_mode = "none";
defparam \ALU_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[14]~I (
	.datain(\alu|MUX|ALU_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[14]));
// synopsys translate_off
defparam \ALU_out[14]~I .input_async_reset = "none";
defparam \ALU_out[14]~I .input_power_up = "low";
defparam \ALU_out[14]~I .input_register_mode = "none";
defparam \ALU_out[14]~I .input_sync_reset = "none";
defparam \ALU_out[14]~I .oe_async_reset = "none";
defparam \ALU_out[14]~I .oe_power_up = "low";
defparam \ALU_out[14]~I .oe_register_mode = "none";
defparam \ALU_out[14]~I .oe_sync_reset = "none";
defparam \ALU_out[14]~I .operation_mode = "output";
defparam \ALU_out[14]~I .output_async_reset = "none";
defparam \ALU_out[14]~I .output_power_up = "low";
defparam \ALU_out[14]~I .output_register_mode = "none";
defparam \ALU_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[15]~I (
	.datain(\alu|MUX|ALU_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[15]));
// synopsys translate_off
defparam \ALU_out[15]~I .input_async_reset = "none";
defparam \ALU_out[15]~I .input_power_up = "low";
defparam \ALU_out[15]~I .input_register_mode = "none";
defparam \ALU_out[15]~I .input_sync_reset = "none";
defparam \ALU_out[15]~I .oe_async_reset = "none";
defparam \ALU_out[15]~I .oe_power_up = "low";
defparam \ALU_out[15]~I .oe_register_mode = "none";
defparam \ALU_out[15]~I .oe_sync_reset = "none";
defparam \ALU_out[15]~I .operation_mode = "output";
defparam \ALU_out[15]~I .output_async_reset = "none";
defparam \ALU_out[15]~I .output_power_up = "low";
defparam \ALU_out[15]~I .output_register_mode = "none";
defparam \ALU_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[16]~I (
	.datain(\alu|MUX|ALU_out[16]~82_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[16]));
// synopsys translate_off
defparam \ALU_out[16]~I .input_async_reset = "none";
defparam \ALU_out[16]~I .input_power_up = "low";
defparam \ALU_out[16]~I .input_register_mode = "none";
defparam \ALU_out[16]~I .input_sync_reset = "none";
defparam \ALU_out[16]~I .oe_async_reset = "none";
defparam \ALU_out[16]~I .oe_power_up = "low";
defparam \ALU_out[16]~I .oe_register_mode = "none";
defparam \ALU_out[16]~I .oe_sync_reset = "none";
defparam \ALU_out[16]~I .operation_mode = "output";
defparam \ALU_out[16]~I .output_async_reset = "none";
defparam \ALU_out[16]~I .output_power_up = "low";
defparam \ALU_out[16]~I .output_register_mode = "none";
defparam \ALU_out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[17]~I (
	.datain(\alu|MUX|ALU_out[17]~86_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[17]));
// synopsys translate_off
defparam \ALU_out[17]~I .input_async_reset = "none";
defparam \ALU_out[17]~I .input_power_up = "low";
defparam \ALU_out[17]~I .input_register_mode = "none";
defparam \ALU_out[17]~I .input_sync_reset = "none";
defparam \ALU_out[17]~I .oe_async_reset = "none";
defparam \ALU_out[17]~I .oe_power_up = "low";
defparam \ALU_out[17]~I .oe_register_mode = "none";
defparam \ALU_out[17]~I .oe_sync_reset = "none";
defparam \ALU_out[17]~I .operation_mode = "output";
defparam \ALU_out[17]~I .output_async_reset = "none";
defparam \ALU_out[17]~I .output_power_up = "low";
defparam \ALU_out[17]~I .output_register_mode = "none";
defparam \ALU_out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[18]~I (
	.datain(\alu|MUX|ALU_out[18]~90_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[18]));
// synopsys translate_off
defparam \ALU_out[18]~I .input_async_reset = "none";
defparam \ALU_out[18]~I .input_power_up = "low";
defparam \ALU_out[18]~I .input_register_mode = "none";
defparam \ALU_out[18]~I .input_sync_reset = "none";
defparam \ALU_out[18]~I .oe_async_reset = "none";
defparam \ALU_out[18]~I .oe_power_up = "low";
defparam \ALU_out[18]~I .oe_register_mode = "none";
defparam \ALU_out[18]~I .oe_sync_reset = "none";
defparam \ALU_out[18]~I .operation_mode = "output";
defparam \ALU_out[18]~I .output_async_reset = "none";
defparam \ALU_out[18]~I .output_power_up = "low";
defparam \ALU_out[18]~I .output_register_mode = "none";
defparam \ALU_out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[19]~I (
	.datain(\alu|MUX|ALU_out[19]~94_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[19]));
// synopsys translate_off
defparam \ALU_out[19]~I .input_async_reset = "none";
defparam \ALU_out[19]~I .input_power_up = "low";
defparam \ALU_out[19]~I .input_register_mode = "none";
defparam \ALU_out[19]~I .input_sync_reset = "none";
defparam \ALU_out[19]~I .oe_async_reset = "none";
defparam \ALU_out[19]~I .oe_power_up = "low";
defparam \ALU_out[19]~I .oe_register_mode = "none";
defparam \ALU_out[19]~I .oe_sync_reset = "none";
defparam \ALU_out[19]~I .operation_mode = "output";
defparam \ALU_out[19]~I .output_async_reset = "none";
defparam \ALU_out[19]~I .output_power_up = "low";
defparam \ALU_out[19]~I .output_register_mode = "none";
defparam \ALU_out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[20]~I (
	.datain(\alu|MUX|ALU_out[20]~98_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[20]));
// synopsys translate_off
defparam \ALU_out[20]~I .input_async_reset = "none";
defparam \ALU_out[20]~I .input_power_up = "low";
defparam \ALU_out[20]~I .input_register_mode = "none";
defparam \ALU_out[20]~I .input_sync_reset = "none";
defparam \ALU_out[20]~I .oe_async_reset = "none";
defparam \ALU_out[20]~I .oe_power_up = "low";
defparam \ALU_out[20]~I .oe_register_mode = "none";
defparam \ALU_out[20]~I .oe_sync_reset = "none";
defparam \ALU_out[20]~I .operation_mode = "output";
defparam \ALU_out[20]~I .output_async_reset = "none";
defparam \ALU_out[20]~I .output_power_up = "low";
defparam \ALU_out[20]~I .output_register_mode = "none";
defparam \ALU_out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[21]~I (
	.datain(\alu|MUX|ALU_out[21]~102_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[21]));
// synopsys translate_off
defparam \ALU_out[21]~I .input_async_reset = "none";
defparam \ALU_out[21]~I .input_power_up = "low";
defparam \ALU_out[21]~I .input_register_mode = "none";
defparam \ALU_out[21]~I .input_sync_reset = "none";
defparam \ALU_out[21]~I .oe_async_reset = "none";
defparam \ALU_out[21]~I .oe_power_up = "low";
defparam \ALU_out[21]~I .oe_register_mode = "none";
defparam \ALU_out[21]~I .oe_sync_reset = "none";
defparam \ALU_out[21]~I .operation_mode = "output";
defparam \ALU_out[21]~I .output_async_reset = "none";
defparam \ALU_out[21]~I .output_power_up = "low";
defparam \ALU_out[21]~I .output_register_mode = "none";
defparam \ALU_out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[22]~I (
	.datain(\alu|MUX|ALU_out[22]~106_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[22]));
// synopsys translate_off
defparam \ALU_out[22]~I .input_async_reset = "none";
defparam \ALU_out[22]~I .input_power_up = "low";
defparam \ALU_out[22]~I .input_register_mode = "none";
defparam \ALU_out[22]~I .input_sync_reset = "none";
defparam \ALU_out[22]~I .oe_async_reset = "none";
defparam \ALU_out[22]~I .oe_power_up = "low";
defparam \ALU_out[22]~I .oe_register_mode = "none";
defparam \ALU_out[22]~I .oe_sync_reset = "none";
defparam \ALU_out[22]~I .operation_mode = "output";
defparam \ALU_out[22]~I .output_async_reset = "none";
defparam \ALU_out[22]~I .output_power_up = "low";
defparam \ALU_out[22]~I .output_register_mode = "none";
defparam \ALU_out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[23]~I (
	.datain(\alu|MUX|ALU_out[23]~110_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[23]));
// synopsys translate_off
defparam \ALU_out[23]~I .input_async_reset = "none";
defparam \ALU_out[23]~I .input_power_up = "low";
defparam \ALU_out[23]~I .input_register_mode = "none";
defparam \ALU_out[23]~I .input_sync_reset = "none";
defparam \ALU_out[23]~I .oe_async_reset = "none";
defparam \ALU_out[23]~I .oe_power_up = "low";
defparam \ALU_out[23]~I .oe_register_mode = "none";
defparam \ALU_out[23]~I .oe_sync_reset = "none";
defparam \ALU_out[23]~I .operation_mode = "output";
defparam \ALU_out[23]~I .output_async_reset = "none";
defparam \ALU_out[23]~I .output_power_up = "low";
defparam \ALU_out[23]~I .output_register_mode = "none";
defparam \ALU_out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[24]~I (
	.datain(\alu|MUX|ALU_out[24]~114_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[24]));
// synopsys translate_off
defparam \ALU_out[24]~I .input_async_reset = "none";
defparam \ALU_out[24]~I .input_power_up = "low";
defparam \ALU_out[24]~I .input_register_mode = "none";
defparam \ALU_out[24]~I .input_sync_reset = "none";
defparam \ALU_out[24]~I .oe_async_reset = "none";
defparam \ALU_out[24]~I .oe_power_up = "low";
defparam \ALU_out[24]~I .oe_register_mode = "none";
defparam \ALU_out[24]~I .oe_sync_reset = "none";
defparam \ALU_out[24]~I .operation_mode = "output";
defparam \ALU_out[24]~I .output_async_reset = "none";
defparam \ALU_out[24]~I .output_power_up = "low";
defparam \ALU_out[24]~I .output_register_mode = "none";
defparam \ALU_out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[25]~I (
	.datain(\alu|MUX|ALU_out[25]~118_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[25]));
// synopsys translate_off
defparam \ALU_out[25]~I .input_async_reset = "none";
defparam \ALU_out[25]~I .input_power_up = "low";
defparam \ALU_out[25]~I .input_register_mode = "none";
defparam \ALU_out[25]~I .input_sync_reset = "none";
defparam \ALU_out[25]~I .oe_async_reset = "none";
defparam \ALU_out[25]~I .oe_power_up = "low";
defparam \ALU_out[25]~I .oe_register_mode = "none";
defparam \ALU_out[25]~I .oe_sync_reset = "none";
defparam \ALU_out[25]~I .operation_mode = "output";
defparam \ALU_out[25]~I .output_async_reset = "none";
defparam \ALU_out[25]~I .output_power_up = "low";
defparam \ALU_out[25]~I .output_register_mode = "none";
defparam \ALU_out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[26]~I (
	.datain(\alu|MUX|ALU_out[26]~122_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[26]));
// synopsys translate_off
defparam \ALU_out[26]~I .input_async_reset = "none";
defparam \ALU_out[26]~I .input_power_up = "low";
defparam \ALU_out[26]~I .input_register_mode = "none";
defparam \ALU_out[26]~I .input_sync_reset = "none";
defparam \ALU_out[26]~I .oe_async_reset = "none";
defparam \ALU_out[26]~I .oe_power_up = "low";
defparam \ALU_out[26]~I .oe_register_mode = "none";
defparam \ALU_out[26]~I .oe_sync_reset = "none";
defparam \ALU_out[26]~I .operation_mode = "output";
defparam \ALU_out[26]~I .output_async_reset = "none";
defparam \ALU_out[26]~I .output_power_up = "low";
defparam \ALU_out[26]~I .output_register_mode = "none";
defparam \ALU_out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[27]~I (
	.datain(\alu|MUX|ALU_out[27]~126_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[27]));
// synopsys translate_off
defparam \ALU_out[27]~I .input_async_reset = "none";
defparam \ALU_out[27]~I .input_power_up = "low";
defparam \ALU_out[27]~I .input_register_mode = "none";
defparam \ALU_out[27]~I .input_sync_reset = "none";
defparam \ALU_out[27]~I .oe_async_reset = "none";
defparam \ALU_out[27]~I .oe_power_up = "low";
defparam \ALU_out[27]~I .oe_register_mode = "none";
defparam \ALU_out[27]~I .oe_sync_reset = "none";
defparam \ALU_out[27]~I .operation_mode = "output";
defparam \ALU_out[27]~I .output_async_reset = "none";
defparam \ALU_out[27]~I .output_power_up = "low";
defparam \ALU_out[27]~I .output_register_mode = "none";
defparam \ALU_out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[28]~I (
	.datain(\alu|MUX|ALU_out[28]~130_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[28]));
// synopsys translate_off
defparam \ALU_out[28]~I .input_async_reset = "none";
defparam \ALU_out[28]~I .input_power_up = "low";
defparam \ALU_out[28]~I .input_register_mode = "none";
defparam \ALU_out[28]~I .input_sync_reset = "none";
defparam \ALU_out[28]~I .oe_async_reset = "none";
defparam \ALU_out[28]~I .oe_power_up = "low";
defparam \ALU_out[28]~I .oe_register_mode = "none";
defparam \ALU_out[28]~I .oe_sync_reset = "none";
defparam \ALU_out[28]~I .operation_mode = "output";
defparam \ALU_out[28]~I .output_async_reset = "none";
defparam \ALU_out[28]~I .output_power_up = "low";
defparam \ALU_out[28]~I .output_register_mode = "none";
defparam \ALU_out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[29]~I (
	.datain(\alu|MUX|ALU_out[29]~134_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[29]));
// synopsys translate_off
defparam \ALU_out[29]~I .input_async_reset = "none";
defparam \ALU_out[29]~I .input_power_up = "low";
defparam \ALU_out[29]~I .input_register_mode = "none";
defparam \ALU_out[29]~I .input_sync_reset = "none";
defparam \ALU_out[29]~I .oe_async_reset = "none";
defparam \ALU_out[29]~I .oe_power_up = "low";
defparam \ALU_out[29]~I .oe_register_mode = "none";
defparam \ALU_out[29]~I .oe_sync_reset = "none";
defparam \ALU_out[29]~I .operation_mode = "output";
defparam \ALU_out[29]~I .output_async_reset = "none";
defparam \ALU_out[29]~I .output_power_up = "low";
defparam \ALU_out[29]~I .output_register_mode = "none";
defparam \ALU_out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[30]~I (
	.datain(\alu|MUX|ALU_out[30]~138_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[30]));
// synopsys translate_off
defparam \ALU_out[30]~I .input_async_reset = "none";
defparam \ALU_out[30]~I .input_power_up = "low";
defparam \ALU_out[30]~I .input_register_mode = "none";
defparam \ALU_out[30]~I .input_sync_reset = "none";
defparam \ALU_out[30]~I .oe_async_reset = "none";
defparam \ALU_out[30]~I .oe_power_up = "low";
defparam \ALU_out[30]~I .oe_register_mode = "none";
defparam \ALU_out[30]~I .oe_sync_reset = "none";
defparam \ALU_out[30]~I .operation_mode = "output";
defparam \ALU_out[30]~I .output_async_reset = "none";
defparam \ALU_out[30]~I .output_power_up = "low";
defparam \ALU_out[30]~I .output_register_mode = "none";
defparam \ALU_out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_out[31]~I (
	.datain(\alu|MUX|ALU_out[31]~142_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_out[31]));
// synopsys translate_off
defparam \ALU_out[31]~I .input_async_reset = "none";
defparam \ALU_out[31]~I .input_power_up = "low";
defparam \ALU_out[31]~I .input_register_mode = "none";
defparam \ALU_out[31]~I .input_sync_reset = "none";
defparam \ALU_out[31]~I .oe_async_reset = "none";
defparam \ALU_out[31]~I .oe_power_up = "low";
defparam \ALU_out[31]~I .oe_register_mode = "none";
defparam \ALU_out[31]~I .oe_sync_reset = "none";
defparam \ALU_out[31]~I .operation_mode = "output";
defparam \ALU_out[31]~I .output_async_reset = "none";
defparam \ALU_out[31]~I .output_power_up = "low";
defparam \ALU_out[31]~I .output_register_mode = "none";
defparam \ALU_out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[0]~I (
	.datain(\regshift|mux8_1_3|out[0]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[0]));
// synopsys translate_off
defparam \RegShift[0]~I .input_async_reset = "none";
defparam \RegShift[0]~I .input_power_up = "low";
defparam \RegShift[0]~I .input_register_mode = "none";
defparam \RegShift[0]~I .input_sync_reset = "none";
defparam \RegShift[0]~I .oe_async_reset = "none";
defparam \RegShift[0]~I .oe_power_up = "low";
defparam \RegShift[0]~I .oe_register_mode = "none";
defparam \RegShift[0]~I .oe_sync_reset = "none";
defparam \RegShift[0]~I .operation_mode = "output";
defparam \RegShift[0]~I .output_async_reset = "none";
defparam \RegShift[0]~I .output_power_up = "low";
defparam \RegShift[0]~I .output_register_mode = "none";
defparam \RegShift[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[1]~I (
	.datain(\regshift|mux8_1_3|out[1]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[1]));
// synopsys translate_off
defparam \RegShift[1]~I .input_async_reset = "none";
defparam \RegShift[1]~I .input_power_up = "low";
defparam \RegShift[1]~I .input_register_mode = "none";
defparam \RegShift[1]~I .input_sync_reset = "none";
defparam \RegShift[1]~I .oe_async_reset = "none";
defparam \RegShift[1]~I .oe_power_up = "low";
defparam \RegShift[1]~I .oe_register_mode = "none";
defparam \RegShift[1]~I .oe_sync_reset = "none";
defparam \RegShift[1]~I .operation_mode = "output";
defparam \RegShift[1]~I .output_async_reset = "none";
defparam \RegShift[1]~I .output_power_up = "low";
defparam \RegShift[1]~I .output_register_mode = "none";
defparam \RegShift[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[2]~I (
	.datain(\regshift|mux8_1_3|out[2]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[2]));
// synopsys translate_off
defparam \RegShift[2]~I .input_async_reset = "none";
defparam \RegShift[2]~I .input_power_up = "low";
defparam \RegShift[2]~I .input_register_mode = "none";
defparam \RegShift[2]~I .input_sync_reset = "none";
defparam \RegShift[2]~I .oe_async_reset = "none";
defparam \RegShift[2]~I .oe_power_up = "low";
defparam \RegShift[2]~I .oe_register_mode = "none";
defparam \RegShift[2]~I .oe_sync_reset = "none";
defparam \RegShift[2]~I .operation_mode = "output";
defparam \RegShift[2]~I .output_async_reset = "none";
defparam \RegShift[2]~I .output_power_up = "low";
defparam \RegShift[2]~I .output_register_mode = "none";
defparam \RegShift[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[3]~I (
	.datain(\regshift|mux8_1_3|out[3]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[3]));
// synopsys translate_off
defparam \RegShift[3]~I .input_async_reset = "none";
defparam \RegShift[3]~I .input_power_up = "low";
defparam \RegShift[3]~I .input_register_mode = "none";
defparam \RegShift[3]~I .input_sync_reset = "none";
defparam \RegShift[3]~I .oe_async_reset = "none";
defparam \RegShift[3]~I .oe_power_up = "low";
defparam \RegShift[3]~I .oe_register_mode = "none";
defparam \RegShift[3]~I .oe_sync_reset = "none";
defparam \RegShift[3]~I .operation_mode = "output";
defparam \RegShift[3]~I .output_async_reset = "none";
defparam \RegShift[3]~I .output_power_up = "low";
defparam \RegShift[3]~I .output_register_mode = "none";
defparam \RegShift[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[4]~I (
	.datain(\regshift|mux8_1_3|out[4]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[4]));
// synopsys translate_off
defparam \RegShift[4]~I .input_async_reset = "none";
defparam \RegShift[4]~I .input_power_up = "low";
defparam \RegShift[4]~I .input_register_mode = "none";
defparam \RegShift[4]~I .input_sync_reset = "none";
defparam \RegShift[4]~I .oe_async_reset = "none";
defparam \RegShift[4]~I .oe_power_up = "low";
defparam \RegShift[4]~I .oe_register_mode = "none";
defparam \RegShift[4]~I .oe_sync_reset = "none";
defparam \RegShift[4]~I .operation_mode = "output";
defparam \RegShift[4]~I .output_async_reset = "none";
defparam \RegShift[4]~I .output_power_up = "low";
defparam \RegShift[4]~I .output_register_mode = "none";
defparam \RegShift[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[5]~I (
	.datain(\regshift|mux8_1_3|out[5]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[5]));
// synopsys translate_off
defparam \RegShift[5]~I .input_async_reset = "none";
defparam \RegShift[5]~I .input_power_up = "low";
defparam \RegShift[5]~I .input_register_mode = "none";
defparam \RegShift[5]~I .input_sync_reset = "none";
defparam \RegShift[5]~I .oe_async_reset = "none";
defparam \RegShift[5]~I .oe_power_up = "low";
defparam \RegShift[5]~I .oe_register_mode = "none";
defparam \RegShift[5]~I .oe_sync_reset = "none";
defparam \RegShift[5]~I .operation_mode = "output";
defparam \RegShift[5]~I .output_async_reset = "none";
defparam \RegShift[5]~I .output_power_up = "low";
defparam \RegShift[5]~I .output_register_mode = "none";
defparam \RegShift[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[6]~I (
	.datain(\regshift|mux8_1_3|out[6]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[6]));
// synopsys translate_off
defparam \RegShift[6]~I .input_async_reset = "none";
defparam \RegShift[6]~I .input_power_up = "low";
defparam \RegShift[6]~I .input_register_mode = "none";
defparam \RegShift[6]~I .input_sync_reset = "none";
defparam \RegShift[6]~I .oe_async_reset = "none";
defparam \RegShift[6]~I .oe_power_up = "low";
defparam \RegShift[6]~I .oe_register_mode = "none";
defparam \RegShift[6]~I .oe_sync_reset = "none";
defparam \RegShift[6]~I .operation_mode = "output";
defparam \RegShift[6]~I .output_async_reset = "none";
defparam \RegShift[6]~I .output_power_up = "low";
defparam \RegShift[6]~I .output_register_mode = "none";
defparam \RegShift[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[7]~I (
	.datain(\regshift|mux8_1_3|out[7]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[7]));
// synopsys translate_off
defparam \RegShift[7]~I .input_async_reset = "none";
defparam \RegShift[7]~I .input_power_up = "low";
defparam \RegShift[7]~I .input_register_mode = "none";
defparam \RegShift[7]~I .input_sync_reset = "none";
defparam \RegShift[7]~I .oe_async_reset = "none";
defparam \RegShift[7]~I .oe_power_up = "low";
defparam \RegShift[7]~I .oe_register_mode = "none";
defparam \RegShift[7]~I .oe_sync_reset = "none";
defparam \RegShift[7]~I .operation_mode = "output";
defparam \RegShift[7]~I .output_async_reset = "none";
defparam \RegShift[7]~I .output_power_up = "low";
defparam \RegShift[7]~I .output_register_mode = "none";
defparam \RegShift[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[8]~I (
	.datain(\regshift|mux8_1_2|out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[8]));
// synopsys translate_off
defparam \RegShift[8]~I .input_async_reset = "none";
defparam \RegShift[8]~I .input_power_up = "low";
defparam \RegShift[8]~I .input_register_mode = "none";
defparam \RegShift[8]~I .input_sync_reset = "none";
defparam \RegShift[8]~I .oe_async_reset = "none";
defparam \RegShift[8]~I .oe_power_up = "low";
defparam \RegShift[8]~I .oe_register_mode = "none";
defparam \RegShift[8]~I .oe_sync_reset = "none";
defparam \RegShift[8]~I .operation_mode = "output";
defparam \RegShift[8]~I .output_async_reset = "none";
defparam \RegShift[8]~I .output_power_up = "low";
defparam \RegShift[8]~I .output_register_mode = "none";
defparam \RegShift[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[9]~I (
	.datain(\regshift|mux8_1_2|out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[9]));
// synopsys translate_off
defparam \RegShift[9]~I .input_async_reset = "none";
defparam \RegShift[9]~I .input_power_up = "low";
defparam \RegShift[9]~I .input_register_mode = "none";
defparam \RegShift[9]~I .input_sync_reset = "none";
defparam \RegShift[9]~I .oe_async_reset = "none";
defparam \RegShift[9]~I .oe_power_up = "low";
defparam \RegShift[9]~I .oe_register_mode = "none";
defparam \RegShift[9]~I .oe_sync_reset = "none";
defparam \RegShift[9]~I .operation_mode = "output";
defparam \RegShift[9]~I .output_async_reset = "none";
defparam \RegShift[9]~I .output_power_up = "low";
defparam \RegShift[9]~I .output_register_mode = "none";
defparam \RegShift[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[10]~I (
	.datain(\regshift|mux8_1_2|out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[10]));
// synopsys translate_off
defparam \RegShift[10]~I .input_async_reset = "none";
defparam \RegShift[10]~I .input_power_up = "low";
defparam \RegShift[10]~I .input_register_mode = "none";
defparam \RegShift[10]~I .input_sync_reset = "none";
defparam \RegShift[10]~I .oe_async_reset = "none";
defparam \RegShift[10]~I .oe_power_up = "low";
defparam \RegShift[10]~I .oe_register_mode = "none";
defparam \RegShift[10]~I .oe_sync_reset = "none";
defparam \RegShift[10]~I .operation_mode = "output";
defparam \RegShift[10]~I .output_async_reset = "none";
defparam \RegShift[10]~I .output_power_up = "low";
defparam \RegShift[10]~I .output_register_mode = "none";
defparam \RegShift[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[11]~I (
	.datain(\regshift|mux8_1_2|out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[11]));
// synopsys translate_off
defparam \RegShift[11]~I .input_async_reset = "none";
defparam \RegShift[11]~I .input_power_up = "low";
defparam \RegShift[11]~I .input_register_mode = "none";
defparam \RegShift[11]~I .input_sync_reset = "none";
defparam \RegShift[11]~I .oe_async_reset = "none";
defparam \RegShift[11]~I .oe_power_up = "low";
defparam \RegShift[11]~I .oe_register_mode = "none";
defparam \RegShift[11]~I .oe_sync_reset = "none";
defparam \RegShift[11]~I .operation_mode = "output";
defparam \RegShift[11]~I .output_async_reset = "none";
defparam \RegShift[11]~I .output_power_up = "low";
defparam \RegShift[11]~I .output_register_mode = "none";
defparam \RegShift[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[12]~I (
	.datain(\regshift|mux8_1_2|out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[12]));
// synopsys translate_off
defparam \RegShift[12]~I .input_async_reset = "none";
defparam \RegShift[12]~I .input_power_up = "low";
defparam \RegShift[12]~I .input_register_mode = "none";
defparam \RegShift[12]~I .input_sync_reset = "none";
defparam \RegShift[12]~I .oe_async_reset = "none";
defparam \RegShift[12]~I .oe_power_up = "low";
defparam \RegShift[12]~I .oe_register_mode = "none";
defparam \RegShift[12]~I .oe_sync_reset = "none";
defparam \RegShift[12]~I .operation_mode = "output";
defparam \RegShift[12]~I .output_async_reset = "none";
defparam \RegShift[12]~I .output_power_up = "low";
defparam \RegShift[12]~I .output_register_mode = "none";
defparam \RegShift[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[13]~I (
	.datain(\regshift|mux8_1_2|out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[13]));
// synopsys translate_off
defparam \RegShift[13]~I .input_async_reset = "none";
defparam \RegShift[13]~I .input_power_up = "low";
defparam \RegShift[13]~I .input_register_mode = "none";
defparam \RegShift[13]~I .input_sync_reset = "none";
defparam \RegShift[13]~I .oe_async_reset = "none";
defparam \RegShift[13]~I .oe_power_up = "low";
defparam \RegShift[13]~I .oe_register_mode = "none";
defparam \RegShift[13]~I .oe_sync_reset = "none";
defparam \RegShift[13]~I .operation_mode = "output";
defparam \RegShift[13]~I .output_async_reset = "none";
defparam \RegShift[13]~I .output_power_up = "low";
defparam \RegShift[13]~I .output_register_mode = "none";
defparam \RegShift[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[14]~I (
	.datain(\regshift|mux8_1_2|out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[14]));
// synopsys translate_off
defparam \RegShift[14]~I .input_async_reset = "none";
defparam \RegShift[14]~I .input_power_up = "low";
defparam \RegShift[14]~I .input_register_mode = "none";
defparam \RegShift[14]~I .input_sync_reset = "none";
defparam \RegShift[14]~I .oe_async_reset = "none";
defparam \RegShift[14]~I .oe_power_up = "low";
defparam \RegShift[14]~I .oe_register_mode = "none";
defparam \RegShift[14]~I .oe_sync_reset = "none";
defparam \RegShift[14]~I .operation_mode = "output";
defparam \RegShift[14]~I .output_async_reset = "none";
defparam \RegShift[14]~I .output_power_up = "low";
defparam \RegShift[14]~I .output_register_mode = "none";
defparam \RegShift[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[15]~I (
	.datain(\regshift|mux8_1_2|out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[15]));
// synopsys translate_off
defparam \RegShift[15]~I .input_async_reset = "none";
defparam \RegShift[15]~I .input_power_up = "low";
defparam \RegShift[15]~I .input_register_mode = "none";
defparam \RegShift[15]~I .input_sync_reset = "none";
defparam \RegShift[15]~I .oe_async_reset = "none";
defparam \RegShift[15]~I .oe_power_up = "low";
defparam \RegShift[15]~I .oe_register_mode = "none";
defparam \RegShift[15]~I .oe_sync_reset = "none";
defparam \RegShift[15]~I .operation_mode = "output";
defparam \RegShift[15]~I .output_async_reset = "none";
defparam \RegShift[15]~I .output_power_up = "low";
defparam \RegShift[15]~I .output_register_mode = "none";
defparam \RegShift[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[16]~I (
	.datain(\regshift|mux8_1_1|out[0]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[16]));
// synopsys translate_off
defparam \RegShift[16]~I .input_async_reset = "none";
defparam \RegShift[16]~I .input_power_up = "low";
defparam \RegShift[16]~I .input_register_mode = "none";
defparam \RegShift[16]~I .input_sync_reset = "none";
defparam \RegShift[16]~I .oe_async_reset = "none";
defparam \RegShift[16]~I .oe_power_up = "low";
defparam \RegShift[16]~I .oe_register_mode = "none";
defparam \RegShift[16]~I .oe_sync_reset = "none";
defparam \RegShift[16]~I .operation_mode = "output";
defparam \RegShift[16]~I .output_async_reset = "none";
defparam \RegShift[16]~I .output_power_up = "low";
defparam \RegShift[16]~I .output_register_mode = "none";
defparam \RegShift[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[17]~I (
	.datain(\regshift|mux8_1_1|out[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[17]));
// synopsys translate_off
defparam \RegShift[17]~I .input_async_reset = "none";
defparam \RegShift[17]~I .input_power_up = "low";
defparam \RegShift[17]~I .input_register_mode = "none";
defparam \RegShift[17]~I .input_sync_reset = "none";
defparam \RegShift[17]~I .oe_async_reset = "none";
defparam \RegShift[17]~I .oe_power_up = "low";
defparam \RegShift[17]~I .oe_register_mode = "none";
defparam \RegShift[17]~I .oe_sync_reset = "none";
defparam \RegShift[17]~I .operation_mode = "output";
defparam \RegShift[17]~I .output_async_reset = "none";
defparam \RegShift[17]~I .output_power_up = "low";
defparam \RegShift[17]~I .output_register_mode = "none";
defparam \RegShift[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[18]~I (
	.datain(\regshift|mux8_1_1|out[2]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[18]));
// synopsys translate_off
defparam \RegShift[18]~I .input_async_reset = "none";
defparam \RegShift[18]~I .input_power_up = "low";
defparam \RegShift[18]~I .input_register_mode = "none";
defparam \RegShift[18]~I .input_sync_reset = "none";
defparam \RegShift[18]~I .oe_async_reset = "none";
defparam \RegShift[18]~I .oe_power_up = "low";
defparam \RegShift[18]~I .oe_register_mode = "none";
defparam \RegShift[18]~I .oe_sync_reset = "none";
defparam \RegShift[18]~I .operation_mode = "output";
defparam \RegShift[18]~I .output_async_reset = "none";
defparam \RegShift[18]~I .output_power_up = "low";
defparam \RegShift[18]~I .output_register_mode = "none";
defparam \RegShift[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[19]~I (
	.datain(\regshift|mux8_1_1|out[3]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[19]));
// synopsys translate_off
defparam \RegShift[19]~I .input_async_reset = "none";
defparam \RegShift[19]~I .input_power_up = "low";
defparam \RegShift[19]~I .input_register_mode = "none";
defparam \RegShift[19]~I .input_sync_reset = "none";
defparam \RegShift[19]~I .oe_async_reset = "none";
defparam \RegShift[19]~I .oe_power_up = "low";
defparam \RegShift[19]~I .oe_register_mode = "none";
defparam \RegShift[19]~I .oe_sync_reset = "none";
defparam \RegShift[19]~I .operation_mode = "output";
defparam \RegShift[19]~I .output_async_reset = "none";
defparam \RegShift[19]~I .output_power_up = "low";
defparam \RegShift[19]~I .output_register_mode = "none";
defparam \RegShift[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[20]~I (
	.datain(\regshift|mux8_1_1|out[4]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[20]));
// synopsys translate_off
defparam \RegShift[20]~I .input_async_reset = "none";
defparam \RegShift[20]~I .input_power_up = "low";
defparam \RegShift[20]~I .input_register_mode = "none";
defparam \RegShift[20]~I .input_sync_reset = "none";
defparam \RegShift[20]~I .oe_async_reset = "none";
defparam \RegShift[20]~I .oe_power_up = "low";
defparam \RegShift[20]~I .oe_register_mode = "none";
defparam \RegShift[20]~I .oe_sync_reset = "none";
defparam \RegShift[20]~I .operation_mode = "output";
defparam \RegShift[20]~I .output_async_reset = "none";
defparam \RegShift[20]~I .output_power_up = "low";
defparam \RegShift[20]~I .output_register_mode = "none";
defparam \RegShift[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[21]~I (
	.datain(\regshift|mux8_1_1|out[5]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[21]));
// synopsys translate_off
defparam \RegShift[21]~I .input_async_reset = "none";
defparam \RegShift[21]~I .input_power_up = "low";
defparam \RegShift[21]~I .input_register_mode = "none";
defparam \RegShift[21]~I .input_sync_reset = "none";
defparam \RegShift[21]~I .oe_async_reset = "none";
defparam \RegShift[21]~I .oe_power_up = "low";
defparam \RegShift[21]~I .oe_register_mode = "none";
defparam \RegShift[21]~I .oe_sync_reset = "none";
defparam \RegShift[21]~I .operation_mode = "output";
defparam \RegShift[21]~I .output_async_reset = "none";
defparam \RegShift[21]~I .output_power_up = "low";
defparam \RegShift[21]~I .output_register_mode = "none";
defparam \RegShift[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[22]~I (
	.datain(\regshift|mux8_1_1|out[6]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[22]));
// synopsys translate_off
defparam \RegShift[22]~I .input_async_reset = "none";
defparam \RegShift[22]~I .input_power_up = "low";
defparam \RegShift[22]~I .input_register_mode = "none";
defparam \RegShift[22]~I .input_sync_reset = "none";
defparam \RegShift[22]~I .oe_async_reset = "none";
defparam \RegShift[22]~I .oe_power_up = "low";
defparam \RegShift[22]~I .oe_register_mode = "none";
defparam \RegShift[22]~I .oe_sync_reset = "none";
defparam \RegShift[22]~I .operation_mode = "output";
defparam \RegShift[22]~I .output_async_reset = "none";
defparam \RegShift[22]~I .output_power_up = "low";
defparam \RegShift[22]~I .output_register_mode = "none";
defparam \RegShift[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[23]~I (
	.datain(\regshift|mux8_1_1|out[7]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[23]));
// synopsys translate_off
defparam \RegShift[23]~I .input_async_reset = "none";
defparam \RegShift[23]~I .input_power_up = "low";
defparam \RegShift[23]~I .input_register_mode = "none";
defparam \RegShift[23]~I .input_sync_reset = "none";
defparam \RegShift[23]~I .oe_async_reset = "none";
defparam \RegShift[23]~I .oe_power_up = "low";
defparam \RegShift[23]~I .oe_register_mode = "none";
defparam \RegShift[23]~I .oe_sync_reset = "none";
defparam \RegShift[23]~I .operation_mode = "output";
defparam \RegShift[23]~I .output_async_reset = "none";
defparam \RegShift[23]~I .output_power_up = "low";
defparam \RegShift[23]~I .output_register_mode = "none";
defparam \RegShift[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[24]~I (
	.datain(\regshift|mux8_1_0|out[0]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[24]));
// synopsys translate_off
defparam \RegShift[24]~I .input_async_reset = "none";
defparam \RegShift[24]~I .input_power_up = "low";
defparam \RegShift[24]~I .input_register_mode = "none";
defparam \RegShift[24]~I .input_sync_reset = "none";
defparam \RegShift[24]~I .oe_async_reset = "none";
defparam \RegShift[24]~I .oe_power_up = "low";
defparam \RegShift[24]~I .oe_register_mode = "none";
defparam \RegShift[24]~I .oe_sync_reset = "none";
defparam \RegShift[24]~I .operation_mode = "output";
defparam \RegShift[24]~I .output_async_reset = "none";
defparam \RegShift[24]~I .output_power_up = "low";
defparam \RegShift[24]~I .output_register_mode = "none";
defparam \RegShift[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[25]~I (
	.datain(\regshift|mux8_1_0|out[1]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[25]));
// synopsys translate_off
defparam \RegShift[25]~I .input_async_reset = "none";
defparam \RegShift[25]~I .input_power_up = "low";
defparam \RegShift[25]~I .input_register_mode = "none";
defparam \RegShift[25]~I .input_sync_reset = "none";
defparam \RegShift[25]~I .oe_async_reset = "none";
defparam \RegShift[25]~I .oe_power_up = "low";
defparam \RegShift[25]~I .oe_register_mode = "none";
defparam \RegShift[25]~I .oe_sync_reset = "none";
defparam \RegShift[25]~I .operation_mode = "output";
defparam \RegShift[25]~I .output_async_reset = "none";
defparam \RegShift[25]~I .output_power_up = "low";
defparam \RegShift[25]~I .output_register_mode = "none";
defparam \RegShift[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[26]~I (
	.datain(\regshift|mux8_1_0|out[2]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[26]));
// synopsys translate_off
defparam \RegShift[26]~I .input_async_reset = "none";
defparam \RegShift[26]~I .input_power_up = "low";
defparam \RegShift[26]~I .input_register_mode = "none";
defparam \RegShift[26]~I .input_sync_reset = "none";
defparam \RegShift[26]~I .oe_async_reset = "none";
defparam \RegShift[26]~I .oe_power_up = "low";
defparam \RegShift[26]~I .oe_register_mode = "none";
defparam \RegShift[26]~I .oe_sync_reset = "none";
defparam \RegShift[26]~I .operation_mode = "output";
defparam \RegShift[26]~I .output_async_reset = "none";
defparam \RegShift[26]~I .output_power_up = "low";
defparam \RegShift[26]~I .output_register_mode = "none";
defparam \RegShift[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[27]~I (
	.datain(\regshift|mux8_1_0|out[3]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[27]));
// synopsys translate_off
defparam \RegShift[27]~I .input_async_reset = "none";
defparam \RegShift[27]~I .input_power_up = "low";
defparam \RegShift[27]~I .input_register_mode = "none";
defparam \RegShift[27]~I .input_sync_reset = "none";
defparam \RegShift[27]~I .oe_async_reset = "none";
defparam \RegShift[27]~I .oe_power_up = "low";
defparam \RegShift[27]~I .oe_register_mode = "none";
defparam \RegShift[27]~I .oe_sync_reset = "none";
defparam \RegShift[27]~I .operation_mode = "output";
defparam \RegShift[27]~I .output_async_reset = "none";
defparam \RegShift[27]~I .output_power_up = "low";
defparam \RegShift[27]~I .output_register_mode = "none";
defparam \RegShift[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[28]~I (
	.datain(\regshift|mux8_1_0|out[4]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[28]));
// synopsys translate_off
defparam \RegShift[28]~I .input_async_reset = "none";
defparam \RegShift[28]~I .input_power_up = "low";
defparam \RegShift[28]~I .input_register_mode = "none";
defparam \RegShift[28]~I .input_sync_reset = "none";
defparam \RegShift[28]~I .oe_async_reset = "none";
defparam \RegShift[28]~I .oe_power_up = "low";
defparam \RegShift[28]~I .oe_register_mode = "none";
defparam \RegShift[28]~I .oe_sync_reset = "none";
defparam \RegShift[28]~I .operation_mode = "output";
defparam \RegShift[28]~I .output_async_reset = "none";
defparam \RegShift[28]~I .output_power_up = "low";
defparam \RegShift[28]~I .output_register_mode = "none";
defparam \RegShift[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[29]~I (
	.datain(\regshift|mux8_1_0|out[5]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[29]));
// synopsys translate_off
defparam \RegShift[29]~I .input_async_reset = "none";
defparam \RegShift[29]~I .input_power_up = "low";
defparam \RegShift[29]~I .input_register_mode = "none";
defparam \RegShift[29]~I .input_sync_reset = "none";
defparam \RegShift[29]~I .oe_async_reset = "none";
defparam \RegShift[29]~I .oe_power_up = "low";
defparam \RegShift[29]~I .oe_register_mode = "none";
defparam \RegShift[29]~I .oe_sync_reset = "none";
defparam \RegShift[29]~I .operation_mode = "output";
defparam \RegShift[29]~I .output_async_reset = "none";
defparam \RegShift[29]~I .output_power_up = "low";
defparam \RegShift[29]~I .output_register_mode = "none";
defparam \RegShift[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[30]~I (
	.datain(\regshift|mux8_1_0|out[6]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[30]));
// synopsys translate_off
defparam \RegShift[30]~I .input_async_reset = "none";
defparam \RegShift[30]~I .input_power_up = "low";
defparam \RegShift[30]~I .input_register_mode = "none";
defparam \RegShift[30]~I .input_sync_reset = "none";
defparam \RegShift[30]~I .oe_async_reset = "none";
defparam \RegShift[30]~I .oe_power_up = "low";
defparam \RegShift[30]~I .oe_register_mode = "none";
defparam \RegShift[30]~I .oe_sync_reset = "none";
defparam \RegShift[30]~I .operation_mode = "output";
defparam \RegShift[30]~I .output_async_reset = "none";
defparam \RegShift[30]~I .output_power_up = "low";
defparam \RegShift[30]~I .output_register_mode = "none";
defparam \RegShift[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegShift[31]~I (
	.datain(\regshift|mux8_1_0|out[7]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegShift[31]));
// synopsys translate_off
defparam \RegShift[31]~I .input_async_reset = "none";
defparam \RegShift[31]~I .input_power_up = "low";
defparam \RegShift[31]~I .input_register_mode = "none";
defparam \RegShift[31]~I .input_sync_reset = "none";
defparam \RegShift[31]~I .oe_async_reset = "none";
defparam \RegShift[31]~I .oe_power_up = "low";
defparam \RegShift[31]~I .oe_register_mode = "none";
defparam \RegShift[31]~I .oe_sync_reset = "none";
defparam \RegShift[31]~I .operation_mode = "output";
defparam \RegShift[31]~I .output_async_reset = "none";
defparam \RegShift[31]~I .output_power_up = "low";
defparam \RegShift[31]~I .output_register_mode = "none";
defparam \RegShift[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
