// Seed: 3214745975
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_4;
  ;
  assign id_4 = -1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5
  );
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri [1 : -1] id_8 = -1;
  assign id_8 = -1;
  assign id_6[1'b0-1] = 1;
endmodule
