
project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000453c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004648  08004648  00005648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004724  08004724  00006064  2**0
                  CONTENTS
  4 .ARM          00000000  08004724  08004724  00006064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004724  08004724  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004724  08004724  00005724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004728  08004728  00005728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800472c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  20000064  08004790  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  08004790  000063a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b409  00000000  00000000  0000608d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002007  00000000  00000000  00011496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  000134a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000082a  00000000  00000000  00013f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a2e  00000000  00000000  00014752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e618  00000000  00000000  0002c180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084e96  00000000  00000000  0003a798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf62e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f38  00000000  00000000  000bf674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000c25ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08004630 	.word	0x08004630

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08004630 	.word	0x08004630

0800014c <DS1307_GetRegByte>:
 *      Author: Salmon1611
 */
#include "ds1307.h"
extern I2C_HandleTypeDef hi2c1;

uint8_t DS1307_GetRegByte(uint8_t regAddr) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af02      	add	r7, sp, #8
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
    uint8_t val=0;
 8000156:	2300      	movs	r3, #0
 8000158:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(&hi2c1, DS1307_I2C_ADDR << 1, &regAddr, 1, DS1307_TIMEOUT);
 800015a:	1dfa      	adds	r2, r7, #7
 800015c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000160:	9300      	str	r3, [sp, #0]
 8000162:	2301      	movs	r3, #1
 8000164:	21d0      	movs	r1, #208	@ 0xd0
 8000166:	4809      	ldr	r0, [pc, #36]	@ (800018c <DS1307_GetRegByte+0x40>)
 8000168:	f001 fd2a 	bl	8001bc0 <HAL_I2C_Master_Transmit>
//    HAL_Delay(5);
    HAL_I2C_Master_Receive(&hi2c1, DS1307_I2C_ADDR << 1, &val, 1, DS1307_TIMEOUT);
 800016c:	f107 020f 	add.w	r2, r7, #15
 8000170:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000174:	9300      	str	r3, [sp, #0]
 8000176:	2301      	movs	r3, #1
 8000178:	21d0      	movs	r1, #208	@ 0xd0
 800017a:	4804      	ldr	r0, [pc, #16]	@ (800018c <DS1307_GetRegByte+0x40>)
 800017c:	f001 fe1e 	bl	8001dbc <HAL_I2C_Master_Receive>
    return val;
 8000180:	7bfb      	ldrb	r3, [r7, #15]
}
 8000182:	4618      	mov	r0, r3
 8000184:	3710      	adds	r7, #16
 8000186:	46bd      	mov	sp, r7
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	20000194 	.word	0x20000194

08000190 <DS1307_DecodeBCD>:
uint8_t DS1307_DecodeBCD(uint8_t bin) {
 8000190:	b480      	push	{r7}
 8000192:	b083      	sub	sp, #12
 8000194:	af00      	add	r7, sp, #0
 8000196:	4603      	mov	r3, r0
 8000198:	71fb      	strb	r3, [r7, #7]
    return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 800019a:	79fb      	ldrb	r3, [r7, #7]
 800019c:	091b      	lsrs	r3, r3, #4
 800019e:	b2db      	uxtb	r3, r3
 80001a0:	461a      	mov	r2, r3
 80001a2:	0092      	lsls	r2, r2, #2
 80001a4:	4413      	add	r3, r2
 80001a6:	005b      	lsls	r3, r3, #1
 80001a8:	b2da      	uxtb	r2, r3
 80001aa:	79fb      	ldrb	r3, [r7, #7]
 80001ac:	f003 030f 	and.w	r3, r3, #15
 80001b0:	b2db      	uxtb	r3, r3
 80001b2:	4413      	add	r3, r2
 80001b4:	b2db      	uxtb	r3, r3
}
 80001b6:	4618      	mov	r0, r3
 80001b8:	370c      	adds	r7, #12
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bc80      	pop	{r7}
 80001be:	4770      	bx	lr

080001c0 <DS1307_gettime>:
uint8_t DS1307_EncodeBCD(uint8_t dec) {
    return (dec % 10 + ((dec / 10) << 4));
}
void DS1307_gettime(DS1307_STRUCT *ds1307){
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b084      	sub	sp, #16
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	6078      	str	r0, [r7, #4]
    uint16_t cen;
    ds1307->sec=DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_SECOND) & 0x7f);
 80001c8:	2000      	movs	r0, #0
 80001ca:	f7ff ffbf 	bl	800014c <DS1307_GetRegByte>
 80001ce:	4603      	mov	r3, r0
 80001d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80001d4:	b2db      	uxtb	r3, r3
 80001d6:	4618      	mov	r0, r3
 80001d8:	f7ff ffda 	bl	8000190 <DS1307_DecodeBCD>
 80001dc:	4603      	mov	r3, r0
 80001de:	461a      	mov	r2, r3
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	701a      	strb	r2, [r3, #0]
    ds1307->min=DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MINUTE));
 80001e4:	2001      	movs	r0, #1
 80001e6:	f7ff ffb1 	bl	800014c <DS1307_GetRegByte>
 80001ea:	4603      	mov	r3, r0
 80001ec:	4618      	mov	r0, r3
 80001ee:	f7ff ffcf 	bl	8000190 <DS1307_DecodeBCD>
 80001f2:	4603      	mov	r3, r0
 80001f4:	461a      	mov	r2, r3
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	705a      	strb	r2, [r3, #1]
    ds1307->hour=DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_HOUR) & 0x3f);
 80001fa:	2002      	movs	r0, #2
 80001fc:	f7ff ffa6 	bl	800014c <DS1307_GetRegByte>
 8000200:	4603      	mov	r3, r0
 8000202:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000206:	b2db      	uxtb	r3, r3
 8000208:	4618      	mov	r0, r3
 800020a:	f7ff ffc1 	bl	8000190 <DS1307_DecodeBCD>
 800020e:	4603      	mov	r3, r0
 8000210:	461a      	mov	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	709a      	strb	r2, [r3, #2]
//    ds1307->dow=DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_DOW));
    ds1307->date=DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_DATE));
 8000216:	2004      	movs	r0, #4
 8000218:	f7ff ff98 	bl	800014c <DS1307_GetRegByte>
 800021c:	4603      	mov	r3, r0
 800021e:	4618      	mov	r0, r3
 8000220:	f7ff ffb6 	bl	8000190 <DS1307_DecodeBCD>
 8000224:	4603      	mov	r3, r0
 8000226:	461a      	mov	r2, r3
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	711a      	strb	r2, [r3, #4]
    ds1307->month=DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_MONTH));
 800022c:	2005      	movs	r0, #5
 800022e:	f7ff ff8d 	bl	800014c <DS1307_GetRegByte>
 8000232:	4603      	mov	r3, r0
 8000234:	4618      	mov	r0, r3
 8000236:	f7ff ffab 	bl	8000190 <DS1307_DecodeBCD>
 800023a:	4603      	mov	r3, r0
 800023c:	461a      	mov	r2, r3
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	715a      	strb	r2, [r3, #5]
    cen = DS1307_GetRegByte(DS1307_REG_CENT) * 100;
 8000242:	2010      	movs	r0, #16
 8000244:	f7ff ff82 	bl	800014c <DS1307_GetRegByte>
 8000248:	4603      	mov	r3, r0
 800024a:	461a      	mov	r2, r3
 800024c:	0092      	lsls	r2, r2, #2
 800024e:	4413      	add	r3, r2
 8000250:	461a      	mov	r2, r3
 8000252:	0091      	lsls	r1, r2, #2
 8000254:	461a      	mov	r2, r3
 8000256:	460b      	mov	r3, r1
 8000258:	4413      	add	r3, r2
 800025a:	009b      	lsls	r3, r3, #2
 800025c:	81fb      	strh	r3, [r7, #14]
    ds1307->year=DS1307_DecodeBCD(DS1307_GetRegByte(DS1307_REG_YEAR)) + cen;
 800025e:	2006      	movs	r0, #6
 8000260:	f7ff ff74 	bl	800014c <DS1307_GetRegByte>
 8000264:	4603      	mov	r3, r0
 8000266:	4618      	mov	r0, r3
 8000268:	f7ff ff92 	bl	8000190 <DS1307_DecodeBCD>
 800026c:	4603      	mov	r3, r0
 800026e:	461a      	mov	r2, r3
 8000270:	89fb      	ldrh	r3, [r7, #14]
 8000272:	4413      	add	r3, r2
 8000274:	b29a      	uxth	r2, r3
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	80da      	strh	r2, [r3, #6]
}
 800027a:	bf00      	nop
 800027c:	3710      	adds	r7, #16
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
	...

08000284 <dayOfWeek>:
void DS1307_config(){
    DS1307_SetClockHalt(0);
    DS1307_SetTimeZone(+8, 00);
}

uint8_t dayOfWeek(uint8_t day, uint8_t month, uint16_t year) {
 8000284:	b4b0      	push	{r4, r5, r7}
 8000286:	b095      	sub	sp, #84	@ 0x54
 8000288:	af00      	add	r7, sp, #0
 800028a:	4603      	mov	r3, r0
 800028c:	71fb      	strb	r3, [r7, #7]
 800028e:	460b      	mov	r3, r1
 8000290:	71bb      	strb	r3, [r7, #6]
 8000292:	4613      	mov	r3, r2
 8000294:	80bb      	strh	r3, [r7, #4]
    // M?ng luu tr? s? ngày c?a các tháng
    int daysInMonth[] = {0, 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 8000296:	4b46      	ldr	r3, [pc, #280]	@ (80003b0 <dayOfWeek+0x12c>)
 8000298:	f107 040c 	add.w	r4, r7, #12
 800029c:	461d      	mov	r5, r3
 800029e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002aa:	682b      	ldr	r3, [r5, #0]
 80002ac:	6023      	str	r3, [r4, #0]

    // Ki?m tra nam nhu?n và c?p nh?t s? ngày c?a tháng 2
    if ((year % 4 == 0 && year % 100 != 0) || year % 400 == 0) {
 80002ae:	88bb      	ldrh	r3, [r7, #4]
 80002b0:	f003 0303 	and.w	r3, r3, #3
 80002b4:	b29b      	uxth	r3, r3
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d10b      	bne.n	80002d2 <dayOfWeek+0x4e>
 80002ba:	88bb      	ldrh	r3, [r7, #4]
 80002bc:	4a3d      	ldr	r2, [pc, #244]	@ (80003b4 <dayOfWeek+0x130>)
 80002be:	fba2 1203 	umull	r1, r2, r2, r3
 80002c2:	0952      	lsrs	r2, r2, #5
 80002c4:	2164      	movs	r1, #100	@ 0x64
 80002c6:	fb01 f202 	mul.w	r2, r1, r2
 80002ca:	1a9b      	subs	r3, r3, r2
 80002cc:	b29b      	uxth	r3, r3
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d10c      	bne.n	80002ec <dayOfWeek+0x68>
 80002d2:	88bb      	ldrh	r3, [r7, #4]
 80002d4:	4a37      	ldr	r2, [pc, #220]	@ (80003b4 <dayOfWeek+0x130>)
 80002d6:	fba2 1203 	umull	r1, r2, r2, r3
 80002da:	09d2      	lsrs	r2, r2, #7
 80002dc:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80002e0:	fb01 f202 	mul.w	r2, r1, r2
 80002e4:	1a9b      	subs	r3, r3, r2
 80002e6:	b29b      	uxth	r3, r3
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d101      	bne.n	80002f0 <dayOfWeek+0x6c>
        daysInMonth[2] = 29;
 80002ec:	231d      	movs	r3, #29
 80002ee:	617b      	str	r3, [r7, #20]
    }

    // Tính s? ngày tính t? ngày 1/1/1 d?n ngày c?n ki?m tra
    int totalDays = 0;
 80002f0:	2300      	movs	r3, #0
 80002f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int y = 1; y < year; y++) {
 80002f4:	2301      	movs	r3, #1
 80002f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80002f8:	e02b      	b.n	8000352 <dayOfWeek+0xce>
        if ((y % 4 == 0 && y % 100 != 0) || y % 400 == 0) {
 80002fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80002fc:	f003 0303 	and.w	r3, r3, #3
 8000300:	2b00      	cmp	r3, #0
 8000302:	d10c      	bne.n	800031e <dayOfWeek+0x9a>
 8000304:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000306:	4b2b      	ldr	r3, [pc, #172]	@ (80003b4 <dayOfWeek+0x130>)
 8000308:	fb83 1302 	smull	r1, r3, r3, r2
 800030c:	1159      	asrs	r1, r3, #5
 800030e:	17d3      	asrs	r3, r2, #31
 8000310:	1acb      	subs	r3, r1, r3
 8000312:	2164      	movs	r1, #100	@ 0x64
 8000314:	fb01 f303 	mul.w	r3, r1, r3
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	2b00      	cmp	r3, #0
 800031c:	d10d      	bne.n	800033a <dayOfWeek+0xb6>
 800031e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000320:	4b24      	ldr	r3, [pc, #144]	@ (80003b4 <dayOfWeek+0x130>)
 8000322:	fb83 1302 	smull	r1, r3, r3, r2
 8000326:	11d9      	asrs	r1, r3, #7
 8000328:	17d3      	asrs	r3, r2, #31
 800032a:	1acb      	subs	r3, r1, r3
 800032c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000330:	fb01 f303 	mul.w	r3, r1, r3
 8000334:	1ad3      	subs	r3, r2, r3
 8000336:	2b00      	cmp	r3, #0
 8000338:	d104      	bne.n	8000344 <dayOfWeek+0xc0>
            totalDays += 366;
 800033a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800033c:	f503 73b7 	add.w	r3, r3, #366	@ 0x16e
 8000340:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000342:	e003      	b.n	800034c <dayOfWeek+0xc8>
        } else {
            totalDays += 365;
 8000344:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000346:	f203 136d 	addw	r3, r3, #365	@ 0x16d
 800034a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int y = 1; y < year; y++) {
 800034c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800034e:	3301      	adds	r3, #1
 8000350:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000352:	88bb      	ldrh	r3, [r7, #4]
 8000354:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000356:	429a      	cmp	r2, r3
 8000358:	dbcf      	blt.n	80002fa <dayOfWeek+0x76>
        }
    }

    for (int m = 1; m < month; m++) {
 800035a:	2301      	movs	r3, #1
 800035c:	647b      	str	r3, [r7, #68]	@ 0x44
 800035e:	e00b      	b.n	8000378 <dayOfWeek+0xf4>
        totalDays += daysInMonth[m];
 8000360:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000362:	009b      	lsls	r3, r3, #2
 8000364:	3350      	adds	r3, #80	@ 0x50
 8000366:	443b      	add	r3, r7
 8000368:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800036c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800036e:	4413      	add	r3, r2
 8000370:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int m = 1; m < month; m++) {
 8000372:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000374:	3301      	adds	r3, #1
 8000376:	647b      	str	r3, [r7, #68]	@ 0x44
 8000378:	79bb      	ldrb	r3, [r7, #6]
 800037a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800037c:	429a      	cmp	r2, r3
 800037e:	dbef      	blt.n	8000360 <dayOfWeek+0xdc>
    }

    totalDays += day;
 8000380:	79fb      	ldrb	r3, [r7, #7]
 8000382:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000384:	4413      	add	r3, r2
 8000386:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Tính th? trong tu?n
    int dayOfWeek = totalDays % 7;
 8000388:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800038a:	4b0b      	ldr	r3, [pc, #44]	@ (80003b8 <dayOfWeek+0x134>)
 800038c:	fb83 1302 	smull	r1, r3, r3, r2
 8000390:	4413      	add	r3, r2
 8000392:	1099      	asrs	r1, r3, #2
 8000394:	17d3      	asrs	r3, r2, #31
 8000396:	1ac9      	subs	r1, r1, r3
 8000398:	460b      	mov	r3, r1
 800039a:	00db      	lsls	r3, r3, #3
 800039c:	1a5b      	subs	r3, r3, r1
 800039e:	1ad3      	subs	r3, r2, r3
 80003a0:	643b      	str	r3, [r7, #64]	@ 0x40

    return dayOfWeek;
 80003a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80003a4:	b2db      	uxtb	r3, r3
}
 80003a6:	4618      	mov	r0, r3
 80003a8:	3754      	adds	r7, #84	@ 0x54
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bcb0      	pop	{r4, r5, r7}
 80003ae:	4770      	bx	lr
 80003b0:	08004648 	.word	0x08004648
 80003b4:	51eb851f 	.word	0x51eb851f
 80003b8:	92492493 	.word	0x92492493

080003bc <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b086      	sub	sp, #24
 80003c0:	af02      	add	r7, sp, #8
 80003c2:	4603      	mov	r3, r0
 80003c4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80003c6:	79fb      	ldrb	r3, [r7, #7]
 80003c8:	f023 030f 	bic.w	r3, r3, #15
 80003cc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80003ce:	79fb      	ldrb	r3, [r7, #7]
 80003d0:	011b      	lsls	r3, r3, #4
 80003d2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 80003d4:	7bfb      	ldrb	r3, [r7, #15]
 80003d6:	f043 030c 	orr.w	r3, r3, #12
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 80003de:	7bfb      	ldrb	r3, [r7, #15]
 80003e0:	f043 0308 	orr.w	r3, r3, #8
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 80003e8:	7bbb      	ldrb	r3, [r7, #14]
 80003ea:	f043 030c 	orr.w	r3, r3, #12
 80003ee:	b2db      	uxtb	r3, r3
 80003f0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 80003f2:	7bbb      	ldrb	r3, [r7, #14]
 80003f4:	f043 0308 	orr.w	r3, r3, #8
 80003f8:	b2db      	uxtb	r3, r3
 80003fa:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80003fc:	f107 0208 	add.w	r2, r7, #8
 8000400:	2364      	movs	r3, #100	@ 0x64
 8000402:	9300      	str	r3, [sp, #0]
 8000404:	2304      	movs	r3, #4
 8000406:	214e      	movs	r1, #78	@ 0x4e
 8000408:	4803      	ldr	r0, [pc, #12]	@ (8000418 <lcd_send_cmd+0x5c>)
 800040a:	f001 fbd9 	bl	8001bc0 <HAL_I2C_Master_Transmit>
}
 800040e:	bf00      	nop
 8000410:	3710      	adds	r7, #16
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	20000194 	.word	0x20000194

0800041c <lcd_send_data>:

void lcd_send_data (char data)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b086      	sub	sp, #24
 8000420:	af02      	add	r7, sp, #8
 8000422:	4603      	mov	r3, r0
 8000424:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	f023 030f 	bic.w	r3, r3, #15
 800042c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800042e:	79fb      	ldrb	r3, [r7, #7]
 8000430:	011b      	lsls	r3, r3, #4
 8000432:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8000434:	7bfb      	ldrb	r3, [r7, #15]
 8000436:	f043 030d 	orr.w	r3, r3, #13
 800043a:	b2db      	uxtb	r3, r3
 800043c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 800043e:	7bfb      	ldrb	r3, [r7, #15]
 8000440:	f043 0309 	orr.w	r3, r3, #9
 8000444:	b2db      	uxtb	r3, r3
 8000446:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 8000448:	7bbb      	ldrb	r3, [r7, #14]
 800044a:	f043 030d 	orr.w	r3, r3, #13
 800044e:	b2db      	uxtb	r3, r3
 8000450:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 8000452:	7bbb      	ldrb	r3, [r7, #14]
 8000454:	f043 0309 	orr.w	r3, r3, #9
 8000458:	b2db      	uxtb	r3, r3
 800045a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800045c:	f107 0208 	add.w	r2, r7, #8
 8000460:	2364      	movs	r3, #100	@ 0x64
 8000462:	9300      	str	r3, [sp, #0]
 8000464:	2304      	movs	r3, #4
 8000466:	214e      	movs	r1, #78	@ 0x4e
 8000468:	4803      	ldr	r0, [pc, #12]	@ (8000478 <lcd_send_data+0x5c>)
 800046a:	f001 fba9 	bl	8001bc0 <HAL_I2C_Master_Transmit>
}
 800046e:	bf00      	nop
 8000470:	3710      	adds	r7, #16
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	20000194 	.word	0x20000194

0800047c <lcd_put_cur>:
		lcd_send_data (' ');
	}
}

void lcd_put_cur(int row, int col)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
 8000484:	6039      	str	r1, [r7, #0]
    switch (row)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d003      	beq.n	8000494 <lcd_put_cur+0x18>
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	2b01      	cmp	r3, #1
 8000490:	d005      	beq.n	800049e <lcd_put_cur+0x22>
 8000492:	e009      	b.n	80004a8 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800049a:	603b      	str	r3, [r7, #0]
            break;
 800049c:	e004      	b.n	80004a8 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 800049e:	683b      	ldr	r3, [r7, #0]
 80004a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80004a4:	603b      	str	r3, [r7, #0]
            break;
 80004a6:	bf00      	nop
    }

    lcd_send_cmd (col);
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	b2db      	uxtb	r3, r3
 80004ac:	4618      	mov	r0, r3
 80004ae:	f7ff ff85 	bl	80003bc <lcd_send_cmd>
}
 80004b2:	bf00      	nop
 80004b4:	3708      	adds	r7, #8
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}

080004ba <lcd_init>:


void lcd_init (void)
{
 80004ba:	b580      	push	{r7, lr}
 80004bc:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80004be:	2032      	movs	r0, #50	@ 0x32
 80004c0:	f000 feba 	bl	8001238 <HAL_Delay>
	lcd_send_cmd (0x30);
 80004c4:	2030      	movs	r0, #48	@ 0x30
 80004c6:	f7ff ff79 	bl	80003bc <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80004ca:	2005      	movs	r0, #5
 80004cc:	f000 feb4 	bl	8001238 <HAL_Delay>
	lcd_send_cmd (0x30);
 80004d0:	2030      	movs	r0, #48	@ 0x30
 80004d2:	f7ff ff73 	bl	80003bc <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80004d6:	2001      	movs	r0, #1
 80004d8:	f000 feae 	bl	8001238 <HAL_Delay>
	lcd_send_cmd (0x30);
 80004dc:	2030      	movs	r0, #48	@ 0x30
 80004de:	f7ff ff6d 	bl	80003bc <lcd_send_cmd>
	HAL_Delay(10);
 80004e2:	200a      	movs	r0, #10
 80004e4:	f000 fea8 	bl	8001238 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80004e8:	2020      	movs	r0, #32
 80004ea:	f7ff ff67 	bl	80003bc <lcd_send_cmd>
	HAL_Delay(10);
 80004ee:	200a      	movs	r0, #10
 80004f0:	f000 fea2 	bl	8001238 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80004f4:	2028      	movs	r0, #40	@ 0x28
 80004f6:	f7ff ff61 	bl	80003bc <lcd_send_cmd>
	HAL_Delay(1);
 80004fa:	2001      	movs	r0, #1
 80004fc:	f000 fe9c 	bl	8001238 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000500:	2008      	movs	r0, #8
 8000502:	f7ff ff5b 	bl	80003bc <lcd_send_cmd>
	HAL_Delay(1);
 8000506:	2001      	movs	r0, #1
 8000508:	f000 fe96 	bl	8001238 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800050c:	2001      	movs	r0, #1
 800050e:	f7ff ff55 	bl	80003bc <lcd_send_cmd>
	HAL_Delay(1);
 8000512:	2001      	movs	r0, #1
 8000514:	f000 fe90 	bl	8001238 <HAL_Delay>
	HAL_Delay(1);
 8000518:	2001      	movs	r0, #1
 800051a:	f000 fe8d 	bl	8001238 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800051e:	2006      	movs	r0, #6
 8000520:	f7ff ff4c 	bl	80003bc <lcd_send_cmd>
	HAL_Delay(1);
 8000524:	2001      	movs	r0, #1
 8000526:	f000 fe87 	bl	8001238 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800052a:	200c      	movs	r0, #12
 800052c:	f7ff ff46 	bl	80003bc <lcd_send_cmd>

}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}

08000534 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800053c:	e006      	b.n	800054c <lcd_send_string+0x18>
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	1c5a      	adds	r2, r3, #1
 8000542:	607a      	str	r2, [r7, #4]
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	4618      	mov	r0, r3
 8000548:	f7ff ff68 	bl	800041c <lcd_send_data>
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d1f4      	bne.n	800053e <lcd_send_string+0xa>
}
 8000554:	bf00      	nop
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
	...

08000560 <display_digit>:


#include "led7seg.h"

// Hàm hiển thị số từ 0 đến 9 trên LED 7 thanh
void display_digit(uint8_t digit) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	71fb      	strb	r3, [r7, #7]
    // Đảm bảo chỉ hiển thị các số từ 0 đến 9
    if (digit > 9) return;
 800056a:	79fb      	ldrb	r3, [r7, #7]
 800056c:	2b09      	cmp	r3, #9
 800056e:	f200 81cd 	bhi.w	800090c <display_digit+0x3ac>

    // Xuất mức tín hiệu tương ứng cho các số từ 0 đến 9
    switch (digit) {
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	2b09      	cmp	r3, #9
 8000576:	f200 81ca 	bhi.w	800090e <display_digit+0x3ae>
 800057a:	a201      	add	r2, pc, #4	@ (adr r2, 8000580 <display_digit+0x20>)
 800057c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000580:	080005a9 	.word	0x080005a9
 8000584:	080005ff 	.word	0x080005ff
 8000588:	08000655 	.word	0x08000655
 800058c:	080006ab 	.word	0x080006ab
 8000590:	08000701 	.word	0x08000701
 8000594:	08000757 	.word	0x08000757
 8000598:	080007ad 	.word	0x080007ad
 800059c:	08000803 	.word	0x08000803
 80005a0:	08000859 	.word	0x08000859
 80005a4:	080008af 	.word	0x080008af
        case 0:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80005a8:	2200      	movs	r2, #0
 80005aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ae:	48d5      	ldr	r0, [pc, #852]	@ (8000904 <display_digit+0x3a4>)
 80005b0:	f001 f9aa 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80005b4:	2200      	movs	r2, #0
 80005b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005ba:	48d2      	ldr	r0, [pc, #840]	@ (8000904 <display_digit+0x3a4>)
 80005bc:	f001 f9a4 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005c6:	48d0      	ldr	r0, [pc, #832]	@ (8000908 <display_digit+0x3a8>)
 80005c8:	f001 f99e 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005d2:	48cd      	ldr	r0, [pc, #820]	@ (8000908 <display_digit+0x3a8>)
 80005d4:	f001 f998 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 80005d8:	2200      	movs	r2, #0
 80005da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005de:	48ca      	ldr	r0, [pc, #808]	@ (8000908 <display_digit+0x3a8>)
 80005e0:	f001 f992 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005ea:	48c6      	ldr	r0, [pc, #792]	@ (8000904 <display_digit+0x3a4>)
 80005ec:	f001 f98c 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005f6:	48c3      	ldr	r0, [pc, #780]	@ (8000904 <display_digit+0x3a4>)
 80005f8:	f001 f986 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 80005fc:	e187      	b.n	800090e <display_digit+0x3ae>
        case 1:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 80005fe:	2201      	movs	r2, #1
 8000600:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000604:	48bf      	ldr	r0, [pc, #764]	@ (8000904 <display_digit+0x3a4>)
 8000606:	f001 f97f 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000610:	48bc      	ldr	r0, [pc, #752]	@ (8000904 <display_digit+0x3a4>)
 8000612:	f001 f979 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000616:	2200      	movs	r2, #0
 8000618:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800061c:	48ba      	ldr	r0, [pc, #744]	@ (8000908 <display_digit+0x3a8>)
 800061e:	f001 f973 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000622:	2201      	movs	r2, #1
 8000624:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000628:	48b7      	ldr	r0, [pc, #732]	@ (8000908 <display_digit+0x3a8>)
 800062a:	f001 f96d 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 800062e:	2201      	movs	r2, #1
 8000630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000634:	48b4      	ldr	r0, [pc, #720]	@ (8000908 <display_digit+0x3a8>)
 8000636:	f001 f967 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 800063a:	2201      	movs	r2, #1
 800063c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000640:	48b0      	ldr	r0, [pc, #704]	@ (8000904 <display_digit+0x3a4>)
 8000642:	f001 f961 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 8000646:	2201      	movs	r2, #1
 8000648:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800064c:	48ad      	ldr	r0, [pc, #692]	@ (8000904 <display_digit+0x3a4>)
 800064e:	f001 f95b 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 8000652:	e15c      	b.n	800090e <display_digit+0x3ae>
        case 2:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800065a:	48aa      	ldr	r0, [pc, #680]	@ (8000904 <display_digit+0x3a4>)
 800065c:	f001 f954 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000666:	48a7      	ldr	r0, [pc, #668]	@ (8000904 <display_digit+0x3a4>)
 8000668:	f001 f94e 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_SET);
 800066c:	2201      	movs	r2, #1
 800066e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000672:	48a5      	ldr	r0, [pc, #660]	@ (8000908 <display_digit+0x3a8>)
 8000674:	f001 f948 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800067e:	48a2      	ldr	r0, [pc, #648]	@ (8000908 <display_digit+0x3a8>)
 8000680:	f001 f942 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8000684:	2200      	movs	r2, #0
 8000686:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800068a:	489f      	ldr	r0, [pc, #636]	@ (8000908 <display_digit+0x3a8>)
 800068c:	f001 f93c 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 8000690:	2201      	movs	r2, #1
 8000692:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000696:	489b      	ldr	r0, [pc, #620]	@ (8000904 <display_digit+0x3a4>)
 8000698:	f001 f936 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006a2:	4898      	ldr	r0, [pc, #608]	@ (8000904 <display_digit+0x3a4>)
 80006a4:	f001 f930 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 80006a8:	e131      	b.n	800090e <display_digit+0x3ae>
        case 3:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006b0:	4894      	ldr	r0, [pc, #592]	@ (8000904 <display_digit+0x3a4>)
 80006b2:	f001 f929 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006bc:	4891      	ldr	r0, [pc, #580]	@ (8000904 <display_digit+0x3a4>)
 80006be:	f001 f923 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80006c2:	2200      	movs	r2, #0
 80006c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006c8:	488f      	ldr	r0, [pc, #572]	@ (8000908 <display_digit+0x3a8>)
 80006ca:	f001 f91d 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80006ce:	2200      	movs	r2, #0
 80006d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006d4:	488c      	ldr	r0, [pc, #560]	@ (8000908 <display_digit+0x3a8>)
 80006d6:	f001 f917 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006e0:	4889      	ldr	r0, [pc, #548]	@ (8000908 <display_digit+0x3a8>)
 80006e2:	f001 f911 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 80006e6:	2201      	movs	r2, #1
 80006e8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006ec:	4885      	ldr	r0, [pc, #532]	@ (8000904 <display_digit+0x3a4>)
 80006ee:	f001 f90b 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006f8:	4882      	ldr	r0, [pc, #520]	@ (8000904 <display_digit+0x3a4>)
 80006fa:	f001 f905 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 80006fe:	e106      	b.n	800090e <display_digit+0x3ae>
        case 4:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_SET);
 8000700:	2201      	movs	r2, #1
 8000702:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000706:	487f      	ldr	r0, [pc, #508]	@ (8000904 <display_digit+0x3a4>)
 8000708:	f001 f8fe 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000712:	487c      	ldr	r0, [pc, #496]	@ (8000904 <display_digit+0x3a4>)
 8000714:	f001 f8f8 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000718:	2200      	movs	r2, #0
 800071a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800071e:	487a      	ldr	r0, [pc, #488]	@ (8000908 <display_digit+0x3a8>)
 8000720:	f001 f8f2 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000724:	2201      	movs	r2, #1
 8000726:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800072a:	4877      	ldr	r0, [pc, #476]	@ (8000908 <display_digit+0x3a8>)
 800072c:	f001 f8ec 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000730:	2201      	movs	r2, #1
 8000732:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000736:	4874      	ldr	r0, [pc, #464]	@ (8000908 <display_digit+0x3a8>)
 8000738:	f001 f8e6 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000742:	4870      	ldr	r0, [pc, #448]	@ (8000904 <display_digit+0x3a4>)
 8000744:	f001 f8e0 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800074e:	486d      	ldr	r0, [pc, #436]	@ (8000904 <display_digit+0x3a4>)
 8000750:	f001 f8da 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 8000754:	e0db      	b.n	800090e <display_digit+0x3ae>
        case 5:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000756:	2200      	movs	r2, #0
 8000758:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800075c:	4869      	ldr	r0, [pc, #420]	@ (8000904 <display_digit+0x3a4>)
 800075e:	f001 f8d3 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 8000762:	2201      	movs	r2, #1
 8000764:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000768:	4866      	ldr	r0, [pc, #408]	@ (8000904 <display_digit+0x3a4>)
 800076a:	f001 f8cd 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000774:	4864      	ldr	r0, [pc, #400]	@ (8000908 <display_digit+0x3a8>)
 8000776:	f001 f8c7 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000780:	4861      	ldr	r0, [pc, #388]	@ (8000908 <display_digit+0x3a8>)
 8000782:	f001 f8c1 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800078c:	485e      	ldr	r0, [pc, #376]	@ (8000908 <display_digit+0x3a8>)
 800078e:	f001 f8bb 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000798:	485a      	ldr	r0, [pc, #360]	@ (8000904 <display_digit+0x3a4>)
 800079a:	f001 f8b5 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80007a4:	4857      	ldr	r0, [pc, #348]	@ (8000904 <display_digit+0x3a4>)
 80007a6:	f001 f8af 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 80007aa:	e0b0      	b.n	800090e <display_digit+0x3ae>
        case 6:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007b2:	4854      	ldr	r0, [pc, #336]	@ (8000904 <display_digit+0x3a4>)
 80007b4:	f001 f8a8 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_SET);
 80007b8:	2201      	movs	r2, #1
 80007ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007be:	4851      	ldr	r0, [pc, #324]	@ (8000904 <display_digit+0x3a4>)
 80007c0:	f001 f8a2 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007ca:	484f      	ldr	r0, [pc, #316]	@ (8000908 <display_digit+0x3a8>)
 80007cc:	f001 f89c 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80007d0:	2200      	movs	r2, #0
 80007d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007d6:	484c      	ldr	r0, [pc, #304]	@ (8000908 <display_digit+0x3a8>)
 80007d8:	f001 f896 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 80007dc:	2200      	movs	r2, #0
 80007de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007e2:	4849      	ldr	r0, [pc, #292]	@ (8000908 <display_digit+0x3a8>)
 80007e4:	f001 f890 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007ee:	4845      	ldr	r0, [pc, #276]	@ (8000904 <display_digit+0x3a4>)
 80007f0:	f001 f88a 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80007fa:	4842      	ldr	r0, [pc, #264]	@ (8000904 <display_digit+0x3a4>)
 80007fc:	f001 f884 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 8000800:	e085      	b.n	800090e <display_digit+0x3ae>
        case 7:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000808:	483e      	ldr	r0, [pc, #248]	@ (8000904 <display_digit+0x3a4>)
 800080a:	f001 f87d 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000814:	483b      	ldr	r0, [pc, #236]	@ (8000904 <display_digit+0x3a4>)
 8000816:	f001 f877 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000820:	4839      	ldr	r0, [pc, #228]	@ (8000908 <display_digit+0x3a8>)
 8000822:	f001 f871 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_SET);
 8000826:	2201      	movs	r2, #1
 8000828:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800082c:	4836      	ldr	r0, [pc, #216]	@ (8000908 <display_digit+0x3a8>)
 800082e:	f001 f86b 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 8000832:	2201      	movs	r2, #1
 8000834:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000838:	4833      	ldr	r0, [pc, #204]	@ (8000908 <display_digit+0x3a8>)
 800083a:	f001 f865 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000844:	482f      	ldr	r0, [pc, #188]	@ (8000904 <display_digit+0x3a4>)
 8000846:	f001 f85f 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_SET);
 800084a:	2201      	movs	r2, #1
 800084c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000850:	482c      	ldr	r0, [pc, #176]	@ (8000904 <display_digit+0x3a4>)
 8000852:	f001 f859 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 8000856:	e05a      	b.n	800090e <display_digit+0x3ae>
        case 8:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 8000858:	2200      	movs	r2, #0
 800085a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800085e:	4829      	ldr	r0, [pc, #164]	@ (8000904 <display_digit+0x3a4>)
 8000860:	f001 f852 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8000864:	2200      	movs	r2, #0
 8000866:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800086a:	4826      	ldr	r0, [pc, #152]	@ (8000904 <display_digit+0x3a4>)
 800086c:	f001 f84c 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000876:	4824      	ldr	r0, [pc, #144]	@ (8000908 <display_digit+0x3a8>)
 8000878:	f001 f846 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 800087c:	2200      	movs	r2, #0
 800087e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000882:	4821      	ldr	r0, [pc, #132]	@ (8000908 <display_digit+0x3a8>)
 8000884:	f001 f840 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800088e:	481e      	ldr	r0, [pc, #120]	@ (8000908 <display_digit+0x3a8>)
 8000890:	f001 f83a 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 8000894:	2200      	movs	r2, #0
 8000896:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800089a:	481a      	ldr	r0, [pc, #104]	@ (8000904 <display_digit+0x3a4>)
 800089c:	f001 f834 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008a6:	4817      	ldr	r0, [pc, #92]	@ (8000904 <display_digit+0x3a4>)
 80008a8:	f001 f82e 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 80008ac:	e02f      	b.n	800090e <display_digit+0x3ae>
        case 9:
            HAL_GPIO_WritePin(A_GPIO_Port, A_Pin, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008b4:	4813      	ldr	r0, [pc, #76]	@ (8000904 <display_digit+0x3a4>)
 80008b6:	f001 f827 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008c0:	4810      	ldr	r0, [pc, #64]	@ (8000904 <display_digit+0x3a4>)
 80008c2:	f001 f821 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(C_GPIO_Port, C_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008cc:	480e      	ldr	r0, [pc, #56]	@ (8000908 <display_digit+0x3a8>)
 80008ce:	f001 f81b 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D_GPIO_Port, D_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008d8:	480b      	ldr	r0, [pc, #44]	@ (8000908 <display_digit+0x3a8>)
 80008da:	f001 f815 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(E_GPIO_Port, E_Pin, GPIO_PIN_SET);
 80008de:	2201      	movs	r2, #1
 80008e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008e4:	4808      	ldr	r0, [pc, #32]	@ (8000908 <display_digit+0x3a8>)
 80008e6:	f001 f80f 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(F_GPIO_Port, F_Pin, GPIO_PIN_RESET);
 80008ea:	2200      	movs	r2, #0
 80008ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008f0:	4804      	ldr	r0, [pc, #16]	@ (8000904 <display_digit+0x3a4>)
 80008f2:	f001 f809 	bl	8001908 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008fc:	4801      	ldr	r0, [pc, #4]	@ (8000904 <display_digit+0x3a4>)
 80008fe:	f001 f803 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 8000902:	e004      	b.n	800090e <display_digit+0x3ae>
 8000904:	40010800 	.word	0x40010800
 8000908:	40010c00 	.word	0x40010c00
    if (digit > 9) return;
 800090c:	bf00      	nop
    }
}
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}

08000914 <controlLED>:
 *      Author: Salmon1611
 */
#include "led_control.h"
// Hàm điều khiển LED
void controlLED(uint8_t ledIndex, uint8_t state)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	460a      	mov	r2, r1
 800091e:	71fb      	strb	r3, [r7, #7]
 8000920:	4613      	mov	r3, r2
 8000922:	71bb      	strb	r3, [r7, #6]
    switch (ledIndex) {
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	2b07      	cmp	r3, #7
 8000928:	d875      	bhi.n	8000a16 <controlLED+0x102>
 800092a:	a201      	add	r2, pc, #4	@ (adr r2, 8000930 <controlLED+0x1c>)
 800092c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000930:	08000951 	.word	0x08000951
 8000934:	08000969 	.word	0x08000969
 8000938:	08000981 	.word	0x08000981
 800093c:	08000999 	.word	0x08000999
 8000940:	080009b1 	.word	0x080009b1
 8000944:	080009c9 	.word	0x080009c9
 8000948:	080009e3 	.word	0x080009e3
 800094c:	080009fd 	.word	0x080009fd
        case 0:
            HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000950:	79bb      	ldrb	r3, [r7, #6]
 8000952:	2b00      	cmp	r3, #0
 8000954:	bf0c      	ite	eq
 8000956:	2301      	moveq	r3, #1
 8000958:	2300      	movne	r3, #0
 800095a:	b2db      	uxtb	r3, r3
 800095c:	461a      	mov	r2, r3
 800095e:	2120      	movs	r1, #32
 8000960:	482f      	ldr	r0, [pc, #188]	@ (8000a20 <controlLED+0x10c>)
 8000962:	f000 ffd1 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 8000966:	e057      	b.n	8000a18 <controlLED+0x104>
        case 1:
            HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000968:	79bb      	ldrb	r3, [r7, #6]
 800096a:	2b00      	cmp	r3, #0
 800096c:	bf0c      	ite	eq
 800096e:	2301      	moveq	r3, #1
 8000970:	2300      	movne	r3, #0
 8000972:	b2db      	uxtb	r3, r3
 8000974:	461a      	mov	r2, r3
 8000976:	2140      	movs	r1, #64	@ 0x40
 8000978:	4829      	ldr	r0, [pc, #164]	@ (8000a20 <controlLED+0x10c>)
 800097a:	f000 ffc5 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 800097e:	e04b      	b.n	8000a18 <controlLED+0x104>
        case 2:
            HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000980:	79bb      	ldrb	r3, [r7, #6]
 8000982:	2b00      	cmp	r3, #0
 8000984:	bf0c      	ite	eq
 8000986:	2301      	moveq	r3, #1
 8000988:	2300      	movne	r3, #0
 800098a:	b2db      	uxtb	r3, r3
 800098c:	461a      	mov	r2, r3
 800098e:	2180      	movs	r1, #128	@ 0x80
 8000990:	4823      	ldr	r0, [pc, #140]	@ (8000a20 <controlLED+0x10c>)
 8000992:	f000 ffb9 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 8000996:	e03f      	b.n	8000a18 <controlLED+0x104>
        case 3:
            HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000998:	79bb      	ldrb	r3, [r7, #6]
 800099a:	2b00      	cmp	r3, #0
 800099c:	bf0c      	ite	eq
 800099e:	2301      	moveq	r3, #1
 80009a0:	2300      	movne	r3, #0
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	461a      	mov	r2, r3
 80009a6:	2101      	movs	r1, #1
 80009a8:	481e      	ldr	r0, [pc, #120]	@ (8000a24 <controlLED+0x110>)
 80009aa:	f000 ffad 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 80009ae:	e033      	b.n	8000a18 <controlLED+0x104>
        case 4:
            HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80009b0:	79bb      	ldrb	r3, [r7, #6]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	bf0c      	ite	eq
 80009b6:	2301      	moveq	r3, #1
 80009b8:	2300      	movne	r3, #0
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	461a      	mov	r2, r3
 80009be:	2102      	movs	r1, #2
 80009c0:	4818      	ldr	r0, [pc, #96]	@ (8000a24 <controlLED+0x110>)
 80009c2:	f000 ffa1 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 80009c6:	e027      	b.n	8000a18 <controlLED+0x104>
        case 5:
            HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80009c8:	79bb      	ldrb	r3, [r7, #6]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	bf0c      	ite	eq
 80009ce:	2301      	moveq	r3, #1
 80009d0:	2300      	movne	r3, #0
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	461a      	mov	r2, r3
 80009d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009da:	4812      	ldr	r0, [pc, #72]	@ (8000a24 <controlLED+0x110>)
 80009dc:	f000 ff94 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 80009e0:	e01a      	b.n	8000a18 <controlLED+0x104>
        case 6:
            HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80009e2:	79bb      	ldrb	r3, [r7, #6]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	bf0c      	ite	eq
 80009e8:	2301      	moveq	r3, #1
 80009ea:	2300      	movne	r3, #0
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	461a      	mov	r2, r3
 80009f0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009f4:	480b      	ldr	r0, [pc, #44]	@ (8000a24 <controlLED+0x110>)
 80009f6:	f000 ff87 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 80009fa:	e00d      	b.n	8000a18 <controlLED+0x104>
        case 7:
            HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80009fc:	79bb      	ldrb	r3, [r7, #6]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	bf0c      	ite	eq
 8000a02:	2301      	moveq	r3, #1
 8000a04:	2300      	movne	r3, #0
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	461a      	mov	r2, r3
 8000a0a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a0e:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <controlLED+0x110>)
 8000a10:	f000 ff7a 	bl	8001908 <HAL_GPIO_WritePin>
            break;
 8000a14:	e000      	b.n	8000a18 <controlLED+0x104>
        default:
            // Không làm gì nếu chỉ số LED không hợp lệ
            break;
 8000a16:	bf00      	nop
    }
}
 8000a18:	bf00      	nop
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40010800 	.word	0x40010800
 8000a24:	40010c00 	.word	0x40010c00

08000a28 <HAL_UART_RxCpltCallback>:
UART_HandleTypeDef huart1;

/* USER CODE BEGIN PV */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	SCI1_rxdone=1;
 8000a30:	4b14      	ldr	r3, [pc, #80]	@ (8000a84 <HAL_UART_RxCpltCallback+0x5c>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1,(uint8_t*)&g_rx1_char,sizeof(g_rx1_char));
 8000a36:	2201      	movs	r2, #1
 8000a38:	4913      	ldr	r1, [pc, #76]	@ (8000a88 <HAL_UART_RxCpltCallback+0x60>)
 8000a3a:	4814      	ldr	r0, [pc, #80]	@ (8000a8c <HAL_UART_RxCpltCallback+0x64>)
 8000a3c:	f002 fc10 	bl	8003260 <HAL_UART_Receive_IT>
		if(g_rx1_cnt < MAX_BUFFER_UART1)
 8000a40:	4b13      	ldr	r3, [pc, #76]	@ (8000a90 <HAL_UART_RxCpltCallback+0x68>)
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	f5b3 7f84 	cmp.w	r3, #264	@ 0x108
 8000a48:	d80b      	bhi.n	8000a62 <HAL_UART_RxCpltCallback+0x3a>
		{
			g_rx1_buffer[g_rx1_cnt++] = g_rx1_char;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <HAL_UART_RxCpltCallback+0x68>)
 8000a4c:	881b      	ldrh	r3, [r3, #0]
 8000a4e:	1c5a      	adds	r2, r3, #1
 8000a50:	b291      	uxth	r1, r2
 8000a52:	4a0f      	ldr	r2, [pc, #60]	@ (8000a90 <HAL_UART_RxCpltCallback+0x68>)
 8000a54:	8011      	strh	r1, [r2, #0]
 8000a56:	461a      	mov	r2, r3
 8000a58:	4b0b      	ldr	r3, [pc, #44]	@ (8000a88 <HAL_UART_RxCpltCallback+0x60>)
 8000a5a:	7819      	ldrb	r1, [r3, #0]
 8000a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <HAL_UART_RxCpltCallback+0x6c>)
 8000a5e:	5499      	strb	r1, [r3, r2]
 8000a60:	e008      	b.n	8000a74 <HAL_UART_RxCpltCallback+0x4c>
		}
		else{
			g_rx1_cnt = 0;
 8000a62:	4b0b      	ldr	r3, [pc, #44]	@ (8000a90 <HAL_UART_RxCpltCallback+0x68>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	801a      	strh	r2, [r3, #0]
			memset(g_rx1_buffer,0,sizeof(g_rx1_buffer));
 8000a68:	f240 1209 	movw	r2, #265	@ 0x109
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	4809      	ldr	r0, [pc, #36]	@ (8000a94 <HAL_UART_RxCpltCallback+0x6c>)
 8000a70:	f003 f94e 	bl	8003d10 <memset>
		}
		cntTimeRev1 = RECV_END_TIMEOUT;
 8000a74:	4b08      	ldr	r3, [pc, #32]	@ (8000a98 <HAL_UART_RxCpltCallback+0x70>)
 8000a76:	221e      	movs	r2, #30
 8000a78:	701a      	strb	r2, [r3, #0]
}
 8000a7a:	bf00      	nop
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000080 	.word	0x20000080
 8000a88:	20000084 	.word	0x20000084
 8000a8c:	200001e8 	.word	0x200001e8
 8000a90:	20000082 	.word	0x20000082
 8000a94:	20000088 	.word	0x20000088
 8000a98:	20000085 	.word	0x20000085

08000a9c <vspfunc>:
	{"FRI"},
	{"SAT"},
};
uint8_t buffer[20];
int vspfunc(char *format, ...)
{
 8000a9c:	b40f      	push	{r0, r1, r2, r3}
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	b082      	sub	sp, #8
 8000aa2:	af00      	add	r7, sp, #0

   va_list aptr;
   int ret;
   va_start(aptr, format);
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	603b      	str	r3, [r7, #0]
   ret = vsprintf((char*)buffer, format, aptr);
 8000aaa:	683a      	ldr	r2, [r7, #0]
 8000aac:	6939      	ldr	r1, [r7, #16]
 8000aae:	4806      	ldr	r0, [pc, #24]	@ (8000ac8 <vspfunc+0x2c>)
 8000ab0:	f003 f924 	bl	8003cfc <vsiprintf>
 8000ab4:	6078      	str	r0, [r7, #4]
   va_end(aptr);
   return(ret);
 8000ab6:	687b      	ldr	r3, [r7, #4]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ac2:	b004      	add	sp, #16
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	20000230 	.word	0x20000230

08000acc <display_lcd>:
void display_lcd()
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af02      	add	r7, sp, #8
		  vspfunc("    %02d:%02d:%02d    ", time.hour , time.min, time.sec);
 8000ad2:	4b21      	ldr	r3, [pc, #132]	@ (8000b58 <display_lcd+0x8c>)
 8000ad4:	789b      	ldrb	r3, [r3, #2]
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b58 <display_lcd+0x8c>)
 8000ada:	785b      	ldrb	r3, [r3, #1]
 8000adc:	461a      	mov	r2, r3
 8000ade:	4b1e      	ldr	r3, [pc, #120]	@ (8000b58 <display_lcd+0x8c>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	481e      	ldr	r0, [pc, #120]	@ (8000b5c <display_lcd+0x90>)
 8000ae4:	f7ff ffda 	bl	8000a9c <vspfunc>
		  lcd_put_cur( 0,0);
 8000ae8:	2100      	movs	r1, #0
 8000aea:	2000      	movs	r0, #0
 8000aec:	f7ff fcc6 	bl	800047c <lcd_put_cur>
		  lcd_send_string ((char*)buffer);
 8000af0:	481b      	ldr	r0, [pc, #108]	@ (8000b60 <display_lcd+0x94>)
 8000af2:	f7ff fd1f 	bl	8000534 <lcd_send_string>
		  memset(buffer,0,20);
 8000af6:	2214      	movs	r2, #20
 8000af8:	2100      	movs	r1, #0
 8000afa:	4819      	ldr	r0, [pc, #100]	@ (8000b60 <display_lcd+0x94>)
 8000afc:	f003 f908 	bl	8003d10 <memset>
		  lcd_put_cur( 1, 0);
 8000b00:	2100      	movs	r1, #0
 8000b02:	2001      	movs	r0, #1
 8000b04:	f7ff fcba 	bl	800047c <lcd_put_cur>
		  uint8_t day_of_week = dayOfWeek(time.date,time.month,time.year);
 8000b08:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <display_lcd+0x8c>)
 8000b0a:	791b      	ldrb	r3, [r3, #4]
 8000b0c:	4a12      	ldr	r2, [pc, #72]	@ (8000b58 <display_lcd+0x8c>)
 8000b0e:	7951      	ldrb	r1, [r2, #5]
 8000b10:	4a11      	ldr	r2, [pc, #68]	@ (8000b58 <display_lcd+0x8c>)
 8000b12:	88d2      	ldrh	r2, [r2, #6]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff fbb5 	bl	8000284 <dayOfWeek>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
		  vspfunc(" %s %02d/%02d/%04d ", arr_day[ day_of_week],time.date , time.month, time.year);
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	4a10      	ldr	r2, [pc, #64]	@ (8000b64 <display_lcd+0x98>)
 8000b24:	1899      	adds	r1, r3, r2
 8000b26:	4b0c      	ldr	r3, [pc, #48]	@ (8000b58 <display_lcd+0x8c>)
 8000b28:	791b      	ldrb	r3, [r3, #4]
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <display_lcd+0x8c>)
 8000b2e:	795b      	ldrb	r3, [r3, #5]
 8000b30:	4618      	mov	r0, r3
 8000b32:	4b09      	ldr	r3, [pc, #36]	@ (8000b58 <display_lcd+0x8c>)
 8000b34:	88db      	ldrh	r3, [r3, #6]
 8000b36:	9300      	str	r3, [sp, #0]
 8000b38:	4603      	mov	r3, r0
 8000b3a:	480b      	ldr	r0, [pc, #44]	@ (8000b68 <display_lcd+0x9c>)
 8000b3c:	f7ff ffae 	bl	8000a9c <vspfunc>
		  lcd_send_string ((char*)buffer);
 8000b40:	4807      	ldr	r0, [pc, #28]	@ (8000b60 <display_lcd+0x94>)
 8000b42:	f7ff fcf7 	bl	8000534 <lcd_send_string>
		  memset(buffer,0,20);
 8000b46:	2214      	movs	r2, #20
 8000b48:	2100      	movs	r1, #0
 8000b4a:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <display_lcd+0x94>)
 8000b4c:	f003 f8e0 	bl	8003d10 <memset>
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20000000 	.word	0x20000000
 8000b5c:	0800467c 	.word	0x0800467c
 8000b60:	20000230 	.word	0x20000230
 8000b64:	080046a8 	.word	0x080046a8
 8000b68:	08004694 	.word	0x08004694

08000b6c <time_update>:
void time_update()
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
	  static uint32_t time_update=0;
      if (HAL_GetTick()-time_update >=1000)
 8000b70:	f000 fb58 	bl	8001224 <HAL_GetTick>
 8000b74:	4602      	mov	r2, r0
 8000b76:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <time_update+0x30>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	1ad3      	subs	r3, r2, r3
 8000b7c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000b80:	d309      	bcc.n	8000b96 <time_update+0x2a>
	  {
    	  time_update = HAL_GetTick();
 8000b82:	f000 fb4f 	bl	8001224 <HAL_GetTick>
 8000b86:	4603      	mov	r3, r0
 8000b88:	4a04      	ldr	r2, [pc, #16]	@ (8000b9c <time_update+0x30>)
 8000b8a:	6013      	str	r3, [r2, #0]
		  DS1307_gettime(&time);
 8000b8c:	4804      	ldr	r0, [pc, #16]	@ (8000ba0 <time_update+0x34>)
 8000b8e:	f7ff fb17 	bl	80001c0 <DS1307_gettime>
		  display_lcd();
 8000b92:	f7ff ff9b 	bl	8000acc <display_lcd>
	  }
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000244 	.word	0x20000244
 8000ba0:	20000000 	.word	0x20000000

08000ba4 <led7seg>:
void led7seg()
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	  static uint32_t count=0;
	  static uint8_t num=0;
	  static uint8_t status=0;
      if (HAL_GetTick()-count >=1000)
 8000ba8:	f000 fb3c 	bl	8001224 <HAL_GetTick>
 8000bac:	4602      	mov	r2, r0
 8000bae:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <led7seg+0x70>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	1ad3      	subs	r3, r2, r3
 8000bb4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000bb8:	d329      	bcc.n	8000c0e <led7seg+0x6a>
	  {
    	  count = HAL_GetTick();
 8000bba:	f000 fb33 	bl	8001224 <HAL_GetTick>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4a14      	ldr	r2, [pc, #80]	@ (8000c14 <led7seg+0x70>)
 8000bc2:	6013      	str	r3, [r2, #0]
		  display_digit(num);
 8000bc4:	4b14      	ldr	r3, [pc, #80]	@ (8000c18 <led7seg+0x74>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fcc9 	bl	8000560 <display_digit>
		  controlLED(num, status);
 8000bce:	4b12      	ldr	r3, [pc, #72]	@ (8000c18 <led7seg+0x74>)
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4b11      	ldr	r3, [pc, #68]	@ (8000c1c <led7seg+0x78>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4610      	mov	r0, r2
 8000bdc:	f7ff fe9a 	bl	8000914 <controlLED>
		  num++;
 8000be0:	4b0d      	ldr	r3, [pc, #52]	@ (8000c18 <led7seg+0x74>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	3301      	adds	r3, #1
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <led7seg+0x74>)
 8000bea:	701a      	strb	r2, [r3, #0]
		  if(num>9)
 8000bec:	4b0a      	ldr	r3, [pc, #40]	@ (8000c18 <led7seg+0x74>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	2b09      	cmp	r3, #9
 8000bf2:	d90c      	bls.n	8000c0e <led7seg+0x6a>
			  {
			  	  num=0;
 8000bf4:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <led7seg+0x74>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	701a      	strb	r2, [r3, #0]
			  	  status = ! status;
 8000bfa:	4b08      	ldr	r3, [pc, #32]	@ (8000c1c <led7seg+0x78>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	bf0c      	ite	eq
 8000c02:	2301      	moveq	r3, #1
 8000c04:	2300      	movne	r3, #0
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	461a      	mov	r2, r3
 8000c0a:	4b04      	ldr	r3, [pc, #16]	@ (8000c1c <led7seg+0x78>)
 8000c0c:	701a      	strb	r2, [r3, #0]
			  }

	  }
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000248 	.word	0x20000248
 8000c18:	2000024c 	.word	0x2000024c
 8000c1c:	2000024d 	.word	0x2000024d

08000c20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c24:	f000 faa6 	bl	8001174 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c28:	f000 f81c 	bl	8000c64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c2c:	f000 f8b8 	bl	8000da0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000c30:	f000 f85e 	bl	8000cf0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000c34:	f000 f88a 	bl	8000d4c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1,(uint8_t*)&g_rx1_char,1);
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4908      	ldr	r1, [pc, #32]	@ (8000c5c <main+0x3c>)
 8000c3c:	4808      	ldr	r0, [pc, #32]	@ (8000c60 <main+0x40>)
 8000c3e:	f002 fb0f 	bl	8003260 <HAL_UART_Receive_IT>
  HAL_Delay(1000);
 8000c42:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c46:	f000 faf7 	bl	8001238 <HAL_Delay>
  lcd_init ();
 8000c4a:	f7ff fc36 	bl	80004ba <lcd_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  led7seg();
 8000c4e:	f7ff ffa9 	bl	8000ba4 <led7seg>
	  time_update();
 8000c52:	f7ff ff8b 	bl	8000b6c <time_update>
	  led7seg();
 8000c56:	bf00      	nop
 8000c58:	e7f9      	b.n	8000c4e <main+0x2e>
 8000c5a:	bf00      	nop
 8000c5c:	20000084 	.word	0x20000084
 8000c60:	200001e8 	.word	0x200001e8

08000c64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b090      	sub	sp, #64	@ 0x40
 8000c68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c6a:	f107 0318 	add.w	r3, r7, #24
 8000c6e:	2228      	movs	r2, #40	@ 0x28
 8000c70:	2100      	movs	r1, #0
 8000c72:	4618      	mov	r0, r3
 8000c74:	f003 f84c 	bl	8003d10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c78:	1d3b      	adds	r3, r7, #4
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]
 8000c84:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c86:	2301      	movs	r3, #1
 8000c88:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c8a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c90:	2300      	movs	r3, #0
 8000c92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c94:	2301      	movs	r3, #1
 8000c96:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c9c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ca2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca8:	f107 0318 	add.w	r3, r7, #24
 8000cac:	4618      	mov	r0, r3
 8000cae:	f001 fe77 	bl	80029a0 <HAL_RCC_OscConfig>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000cb8:	f000 f8da 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cbc:	230f      	movs	r3, #15
 8000cbe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ccc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cd2:	1d3b      	adds	r3, r7, #4
 8000cd4:	2102      	movs	r1, #2
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f002 f8e4 	bl	8002ea4 <HAL_RCC_ClockConfig>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000ce2:	f000 f8c5 	bl	8000e70 <Error_Handler>
  }
}
 8000ce6:	bf00      	nop
 8000ce8:	3740      	adds	r7, #64	@ 0x40
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
	...

08000cf0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cf4:	4b12      	ldr	r3, [pc, #72]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000cf6:	4a13      	ldr	r2, [pc, #76]	@ (8000d44 <MX_I2C1_Init+0x54>)
 8000cf8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000cfa:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000cfc:	4a12      	ldr	r2, [pc, #72]	@ (8000d48 <MX_I2C1_Init+0x58>)
 8000cfe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d06:	4b0e      	ldr	r3, [pc, #56]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000d0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d14:	4b0a      	ldr	r3, [pc, #40]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d1a:	4b09      	ldr	r3, [pc, #36]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d26:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d2c:	4804      	ldr	r0, [pc, #16]	@ (8000d40 <MX_I2C1_Init+0x50>)
 8000d2e:	f000 fe03 	bl	8001938 <HAL_I2C_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d38:	f000 f89a 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000194 	.word	0x20000194
 8000d44:	40005400 	.word	0x40005400
 8000d48:	000186a0 	.word	0x000186a0

08000d4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d50:	4b11      	ldr	r3, [pc, #68]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d52:	4a12      	ldr	r2, [pc, #72]	@ (8000d9c <MX_USART1_UART_Init+0x50>)
 8000d54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d56:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d58:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d64:	4b0c      	ldr	r3, [pc, #48]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d70:	4b09      	ldr	r3, [pc, #36]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d72:	220c      	movs	r2, #12
 8000d74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d76:	4b08      	ldr	r3, [pc, #32]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d7c:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d82:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d84:	f002 fa1c 	bl	80031c0 <HAL_UART_Init>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000d8e:	f000 f86f 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	200001e8 	.word	0x200001e8
 8000d9c:	40013800 	.word	0x40013800

08000da0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b088      	sub	sp, #32
 8000da4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da6:	f107 0310 	add.w	r3, r7, #16
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000db4:	4b2b      	ldr	r3, [pc, #172]	@ (8000e64 <MX_GPIO_Init+0xc4>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	4a2a      	ldr	r2, [pc, #168]	@ (8000e64 <MX_GPIO_Init+0xc4>)
 8000dba:	f043 0320 	orr.w	r3, r3, #32
 8000dbe:	6193      	str	r3, [r2, #24]
 8000dc0:	4b28      	ldr	r3, [pc, #160]	@ (8000e64 <MX_GPIO_Init+0xc4>)
 8000dc2:	699b      	ldr	r3, [r3, #24]
 8000dc4:	f003 0320 	and.w	r3, r3, #32
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dcc:	4b25      	ldr	r3, [pc, #148]	@ (8000e64 <MX_GPIO_Init+0xc4>)
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	4a24      	ldr	r2, [pc, #144]	@ (8000e64 <MX_GPIO_Init+0xc4>)
 8000dd2:	f043 0304 	orr.w	r3, r3, #4
 8000dd6:	6193      	str	r3, [r2, #24]
 8000dd8:	4b22      	ldr	r3, [pc, #136]	@ (8000e64 <MX_GPIO_Init+0xc4>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	f003 0304 	and.w	r3, r3, #4
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e64 <MX_GPIO_Init+0xc4>)
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	4a1e      	ldr	r2, [pc, #120]	@ (8000e64 <MX_GPIO_Init+0xc4>)
 8000dea:	f043 0308 	orr.w	r3, r3, #8
 8000dee:	6193      	str	r3, [r2, #24]
 8000df0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e64 <MX_GPIO_Init+0xc4>)
 8000df2:	699b      	ldr	r3, [r3, #24]
 8000df4:	f003 0308 	and.w	r3, r3, #8
 8000df8:	607b      	str	r3, [r7, #4]
 8000dfa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VCC_GPIO_Port, VCC_Pin, GPIO_PIN_SET);
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	2102      	movs	r1, #2
 8000e00:	4819      	ldr	r0, [pc, #100]	@ (8000e68 <MX_GPIO_Init+0xc8>)
 8000e02:	f000 fd81 	bl	8001908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GND_Pin|LED0_Pin|LED1_Pin|LED2_Pin
 8000e06:	2200      	movs	r2, #0
 8000e08:	f641 61e4 	movw	r1, #7908	@ 0x1ee4
 8000e0c:	4816      	ldr	r0, [pc, #88]	@ (8000e68 <MX_GPIO_Init+0xc8>)
 8000e0e:	f000 fd7b 	bl	8001908 <HAL_GPIO_WritePin>
                          |B_Pin|A_Pin|F_Pin|G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED4_Pin|LED5_Pin|LED6_Pin
 8000e12:	2200      	movs	r2, #0
 8000e14:	f64f 4103 	movw	r1, #64515	@ 0xfc03
 8000e18:	4814      	ldr	r0, [pc, #80]	@ (8000e6c <MX_GPIO_Init+0xcc>)
 8000e1a:	f000 fd75 	bl	8001908 <HAL_GPIO_WritePin>
                          |LED7_Pin|E_Pin|D_Pin|C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : VCC_Pin GND_Pin LED0_Pin LED1_Pin
                           LED2_Pin B_Pin A_Pin F_Pin
                           G_Pin */
  GPIO_InitStruct.Pin = VCC_Pin|GND_Pin|LED0_Pin|LED1_Pin
 8000e1e:	f641 63e6 	movw	r3, #7910	@ 0x1ee6
 8000e22:	613b      	str	r3, [r7, #16]
                          |LED2_Pin|B_Pin|A_Pin|F_Pin
                          |G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e24:	2301      	movs	r3, #1
 8000e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e30:	f107 0310 	add.w	r3, r7, #16
 8000e34:	4619      	mov	r1, r3
 8000e36:	480c      	ldr	r0, [pc, #48]	@ (8000e68 <MX_GPIO_Init+0xc8>)
 8000e38:	f000 fbe2 	bl	8001600 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED4_Pin LED5_Pin LED6_Pin
                           LED7_Pin E_Pin D_Pin C_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin|LED5_Pin|LED6_Pin
 8000e3c:	f64f 4303 	movw	r3, #64515	@ 0xfc03
 8000e40:	613b      	str	r3, [r7, #16]
                          |LED7_Pin|E_Pin|D_Pin|C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e42:	2301      	movs	r3, #1
 8000e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e4e:	f107 0310 	add.w	r3, r7, #16
 8000e52:	4619      	mov	r1, r3
 8000e54:	4805      	ldr	r0, [pc, #20]	@ (8000e6c <MX_GPIO_Init+0xcc>)
 8000e56:	f000 fbd3 	bl	8001600 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e5a:	bf00      	nop
 8000e5c:	3720      	adds	r7, #32
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010800 	.word	0x40010800
 8000e6c:	40010c00 	.word	0x40010c00

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <Error_Handler+0x8>

08000e7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e82:	4b15      	ldr	r3, [pc, #84]	@ (8000ed8 <HAL_MspInit+0x5c>)
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	4a14      	ldr	r2, [pc, #80]	@ (8000ed8 <HAL_MspInit+0x5c>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6193      	str	r3, [r2, #24]
 8000e8e:	4b12      	ldr	r3, [pc, #72]	@ (8000ed8 <HAL_MspInit+0x5c>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	60bb      	str	r3, [r7, #8]
 8000e98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed8 <HAL_MspInit+0x5c>)
 8000e9c:	69db      	ldr	r3, [r3, #28]
 8000e9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ed8 <HAL_MspInit+0x5c>)
 8000ea0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea4:	61d3      	str	r3, [r2, #28]
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <HAL_MspInit+0x5c>)
 8000ea8:	69db      	ldr	r3, [r3, #28]
 8000eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000edc <HAL_MspInit+0x60>)
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ec6:	60fb      	str	r3, [r7, #12]
 8000ec8:	4a04      	ldr	r2, [pc, #16]	@ (8000edc <HAL_MspInit+0x60>)
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	3714      	adds	r7, #20
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40010000 	.word	0x40010000

08000ee0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	@ 0x28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	f107 0314 	add.w	r3, r7, #20
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a1d      	ldr	r2, [pc, #116]	@ (8000f70 <HAL_I2C_MspInit+0x90>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d132      	bne.n	8000f66 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f00:	4b1c      	ldr	r3, [pc, #112]	@ (8000f74 <HAL_I2C_MspInit+0x94>)
 8000f02:	699b      	ldr	r3, [r3, #24]
 8000f04:	4a1b      	ldr	r2, [pc, #108]	@ (8000f74 <HAL_I2C_MspInit+0x94>)
 8000f06:	f043 0308 	orr.w	r3, r3, #8
 8000f0a:	6193      	str	r3, [r2, #24]
 8000f0c:	4b19      	ldr	r3, [pc, #100]	@ (8000f74 <HAL_I2C_MspInit+0x94>)
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	f003 0308 	and.w	r3, r3, #8
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f18:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f1e:	2312      	movs	r3, #18
 8000f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f22:	2303      	movs	r3, #3
 8000f24:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4812      	ldr	r0, [pc, #72]	@ (8000f78 <HAL_I2C_MspInit+0x98>)
 8000f2e:	f000 fb67 	bl	8001600 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000f32:	4b12      	ldr	r3, [pc, #72]	@ (8000f7c <HAL_I2C_MspInit+0x9c>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f3a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000f3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f42:	f043 0302 	orr.w	r3, r3, #2
 8000f46:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f48:	4a0c      	ldr	r2, [pc, #48]	@ (8000f7c <HAL_I2C_MspInit+0x9c>)
 8000f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f4c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f4e:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <HAL_I2C_MspInit+0x94>)
 8000f50:	69db      	ldr	r3, [r3, #28]
 8000f52:	4a08      	ldr	r2, [pc, #32]	@ (8000f74 <HAL_I2C_MspInit+0x94>)
 8000f54:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f58:	61d3      	str	r3, [r2, #28]
 8000f5a:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <HAL_I2C_MspInit+0x94>)
 8000f5c:	69db      	ldr	r3, [r3, #28]
 8000f5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f66:	bf00      	nop
 8000f68:	3728      	adds	r7, #40	@ 0x28
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40005400 	.word	0x40005400
 8000f74:	40021000 	.word	0x40021000
 8000f78:	40010c00 	.word	0x40010c00
 8000f7c:	40010000 	.word	0x40010000

08000f80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08a      	sub	sp, #40	@ 0x28
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a26      	ldr	r2, [pc, #152]	@ (8001034 <HAL_UART_MspInit+0xb4>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d145      	bne.n	800102c <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fa0:	4b25      	ldr	r3, [pc, #148]	@ (8001038 <HAL_UART_MspInit+0xb8>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	4a24      	ldr	r2, [pc, #144]	@ (8001038 <HAL_UART_MspInit+0xb8>)
 8000fa6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000faa:	6193      	str	r3, [r2, #24]
 8000fac:	4b22      	ldr	r3, [pc, #136]	@ (8001038 <HAL_UART_MspInit+0xb8>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fb4:	613b      	str	r3, [r7, #16]
 8000fb6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001038 <HAL_UART_MspInit+0xb8>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	4a1e      	ldr	r2, [pc, #120]	@ (8001038 <HAL_UART_MspInit+0xb8>)
 8000fbe:	f043 0308 	orr.w	r3, r3, #8
 8000fc2:	6193      	str	r3, [r2, #24]
 8000fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8001038 <HAL_UART_MspInit+0xb8>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	f003 0308 	and.w	r3, r3, #8
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fd0:	2340      	movs	r3, #64	@ 0x40
 8000fd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd4:	2302      	movs	r3, #2
 8000fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4816      	ldr	r0, [pc, #88]	@ (800103c <HAL_UART_MspInit+0xbc>)
 8000fe4:	f000 fb0c 	bl	8001600 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000fe8:	2380      	movs	r3, #128	@ 0x80
 8000fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4810      	ldr	r0, [pc, #64]	@ (800103c <HAL_UART_MspInit+0xbc>)
 8000ffc:	f000 fb00 	bl	8001600 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001000:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <HAL_UART_MspInit+0xc0>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	627b      	str	r3, [r7, #36]	@ 0x24
 8001006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001008:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800100c:	627b      	str	r3, [r7, #36]	@ 0x24
 800100e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001010:	f043 0304 	orr.w	r3, r3, #4
 8001014:	627b      	str	r3, [r7, #36]	@ 0x24
 8001016:	4a0a      	ldr	r2, [pc, #40]	@ (8001040 <HAL_UART_MspInit+0xc0>)
 8001018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800101a:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800101c:	2200      	movs	r2, #0
 800101e:	2100      	movs	r1, #0
 8001020:	2025      	movs	r0, #37	@ 0x25
 8001022:	f000 fa04 	bl	800142e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001026:	2025      	movs	r0, #37	@ 0x25
 8001028:	f000 fa1d 	bl	8001466 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800102c:	bf00      	nop
 800102e:	3728      	adds	r7, #40	@ 0x28
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40013800 	.word	0x40013800
 8001038:	40021000 	.word	0x40021000
 800103c:	40010c00 	.word	0x40010c00
 8001040:	40010000 	.word	0x40010000

08001044 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <NMI_Handler+0x4>

0800104c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <HardFault_Handler+0x4>

08001054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <MemManage_Handler+0x4>

0800105c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001060:	bf00      	nop
 8001062:	e7fd      	b.n	8001060 <BusFault_Handler+0x4>

08001064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001068:	bf00      	nop
 800106a:	e7fd      	b.n	8001068 <UsageFault_Handler+0x4>

0800106c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr

08001084 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr

08001090 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001094:	f000 f8b4 	bl	8001200 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}

0800109c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010a0:	4802      	ldr	r0, [pc, #8]	@ (80010ac <USART1_IRQHandler+0x10>)
 80010a2:	f002 f903 	bl	80032ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	200001e8 	.word	0x200001e8

080010b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010b8:	4a14      	ldr	r2, [pc, #80]	@ (800110c <_sbrk+0x5c>)
 80010ba:	4b15      	ldr	r3, [pc, #84]	@ (8001110 <_sbrk+0x60>)
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010c4:	4b13      	ldr	r3, [pc, #76]	@ (8001114 <_sbrk+0x64>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010cc:	4b11      	ldr	r3, [pc, #68]	@ (8001114 <_sbrk+0x64>)
 80010ce:	4a12      	ldr	r2, [pc, #72]	@ (8001118 <_sbrk+0x68>)
 80010d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010d2:	4b10      	ldr	r3, [pc, #64]	@ (8001114 <_sbrk+0x64>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d207      	bcs.n	80010f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010e0:	f002 fe1e 	bl	8003d20 <__errno>
 80010e4:	4603      	mov	r3, r0
 80010e6:	220c      	movs	r2, #12
 80010e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	e009      	b.n	8001104 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010f0:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <_sbrk+0x64>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010f6:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <_sbrk+0x64>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	4a05      	ldr	r2, [pc, #20]	@ (8001114 <_sbrk+0x64>)
 8001100:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001102:	68fb      	ldr	r3, [r7, #12]
}
 8001104:	4618      	mov	r0, r3
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20005000 	.word	0x20005000
 8001110:	00000400 	.word	0x00000400
 8001114:	20000250 	.word	0x20000250
 8001118:	200003a0 	.word	0x200003a0

0800111c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001120:	bf00      	nop
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr

08001128 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001128:	f7ff fff8 	bl	800111c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800112c:	480b      	ldr	r0, [pc, #44]	@ (800115c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800112e:	490c      	ldr	r1, [pc, #48]	@ (8001160 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001130:	4a0c      	ldr	r2, [pc, #48]	@ (8001164 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001132:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001134:	e002      	b.n	800113c <LoopCopyDataInit>

08001136 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001136:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001138:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113a:	3304      	adds	r3, #4

0800113c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800113c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800113e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001140:	d3f9      	bcc.n	8001136 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001142:	4a09      	ldr	r2, [pc, #36]	@ (8001168 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001144:	4c09      	ldr	r4, [pc, #36]	@ (800116c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001146:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001148:	e001      	b.n	800114e <LoopFillZerobss>

0800114a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800114c:	3204      	adds	r2, #4

0800114e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800114e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001150:	d3fb      	bcc.n	800114a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001152:	f002 fdeb 	bl	8003d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001156:	f7ff fd63 	bl	8000c20 <main>
  bx lr
 800115a:	4770      	bx	lr
  ldr r0, =_sdata
 800115c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001160:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001164:	0800472c 	.word	0x0800472c
  ldr r2, =_sbss
 8001168:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800116c:	200003a0 	.word	0x200003a0

08001170 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001170:	e7fe      	b.n	8001170 <ADC1_2_IRQHandler>
	...

08001174 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001178:	4b08      	ldr	r3, [pc, #32]	@ (800119c <HAL_Init+0x28>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a07      	ldr	r2, [pc, #28]	@ (800119c <HAL_Init+0x28>)
 800117e:	f043 0310 	orr.w	r3, r3, #16
 8001182:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001184:	2003      	movs	r0, #3
 8001186:	f000 f947 	bl	8001418 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800118a:	200f      	movs	r0, #15
 800118c:	f000 f808 	bl	80011a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001190:	f7ff fe74 	bl	8000e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40022000 	.word	0x40022000

080011a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011a8:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <HAL_InitTick+0x54>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <HAL_InitTick+0x58>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	4619      	mov	r1, r3
 80011b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 f95f 	bl	8001482 <HAL_SYSTICK_Config>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e00e      	b.n	80011ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2b0f      	cmp	r3, #15
 80011d2:	d80a      	bhi.n	80011ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d4:	2200      	movs	r2, #0
 80011d6:	6879      	ldr	r1, [r7, #4]
 80011d8:	f04f 30ff 	mov.w	r0, #4294967295
 80011dc:	f000 f927 	bl	800142e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011e0:	4a06      	ldr	r2, [pc, #24]	@ (80011fc <HAL_InitTick+0x5c>)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011e6:	2300      	movs	r3, #0
 80011e8:	e000      	b.n	80011ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000008 	.word	0x20000008
 80011f8:	20000010 	.word	0x20000010
 80011fc:	2000000c 	.word	0x2000000c

08001200 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001204:	4b05      	ldr	r3, [pc, #20]	@ (800121c <HAL_IncTick+0x1c>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	461a      	mov	r2, r3
 800120a:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <HAL_IncTick+0x20>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4413      	add	r3, r2
 8001210:	4a03      	ldr	r2, [pc, #12]	@ (8001220 <HAL_IncTick+0x20>)
 8001212:	6013      	str	r3, [r2, #0]
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr
 800121c:	20000010 	.word	0x20000010
 8001220:	20000254 	.word	0x20000254

08001224 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  return uwTick;
 8001228:	4b02      	ldr	r3, [pc, #8]	@ (8001234 <HAL_GetTick+0x10>)
 800122a:	681b      	ldr	r3, [r3, #0]
}
 800122c:	4618      	mov	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	bc80      	pop	{r7}
 8001232:	4770      	bx	lr
 8001234:	20000254 	.word	0x20000254

08001238 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001240:	f7ff fff0 	bl	8001224 <HAL_GetTick>
 8001244:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001250:	d005      	beq.n	800125e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001252:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <HAL_Delay+0x44>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	461a      	mov	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4413      	add	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800125e:	bf00      	nop
 8001260:	f7ff ffe0 	bl	8001224 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	429a      	cmp	r2, r3
 800126e:	d8f7      	bhi.n	8001260 <HAL_Delay+0x28>
  {
  }
}
 8001270:	bf00      	nop
 8001272:	bf00      	nop
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000010 	.word	0x20000010

08001280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001290:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001296:	68ba      	ldr	r2, [r7, #8]
 8001298:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800129c:	4013      	ands	r3, r2
 800129e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012b2:	4a04      	ldr	r2, [pc, #16]	@ (80012c4 <__NVIC_SetPriorityGrouping+0x44>)
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	60d3      	str	r3, [r2, #12]
}
 80012b8:	bf00      	nop
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	e000ed00 	.word	0xe000ed00

080012c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012cc:	4b04      	ldr	r3, [pc, #16]	@ (80012e0 <__NVIC_GetPriorityGrouping+0x18>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	0a1b      	lsrs	r3, r3, #8
 80012d2:	f003 0307 	and.w	r3, r3, #7
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	db0b      	blt.n	800130e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	f003 021f 	and.w	r2, r3, #31
 80012fc:	4906      	ldr	r1, [pc, #24]	@ (8001318 <__NVIC_EnableIRQ+0x34>)
 80012fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001302:	095b      	lsrs	r3, r3, #5
 8001304:	2001      	movs	r0, #1
 8001306:	fa00 f202 	lsl.w	r2, r0, r2
 800130a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	e000e100 	.word	0xe000e100

0800131c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	6039      	str	r1, [r7, #0]
 8001326:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132c:	2b00      	cmp	r3, #0
 800132e:	db0a      	blt.n	8001346 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	b2da      	uxtb	r2, r3
 8001334:	490c      	ldr	r1, [pc, #48]	@ (8001368 <__NVIC_SetPriority+0x4c>)
 8001336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133a:	0112      	lsls	r2, r2, #4
 800133c:	b2d2      	uxtb	r2, r2
 800133e:	440b      	add	r3, r1
 8001340:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001344:	e00a      	b.n	800135c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	b2da      	uxtb	r2, r3
 800134a:	4908      	ldr	r1, [pc, #32]	@ (800136c <__NVIC_SetPriority+0x50>)
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	f003 030f 	and.w	r3, r3, #15
 8001352:	3b04      	subs	r3, #4
 8001354:	0112      	lsls	r2, r2, #4
 8001356:	b2d2      	uxtb	r2, r2
 8001358:	440b      	add	r3, r1
 800135a:	761a      	strb	r2, [r3, #24]
}
 800135c:	bf00      	nop
 800135e:	370c      	adds	r7, #12
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000e100 	.word	0xe000e100
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001370:	b480      	push	{r7}
 8001372:	b089      	sub	sp, #36	@ 0x24
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	f1c3 0307 	rsb	r3, r3, #7
 800138a:	2b04      	cmp	r3, #4
 800138c:	bf28      	it	cs
 800138e:	2304      	movcs	r3, #4
 8001390:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	3304      	adds	r3, #4
 8001396:	2b06      	cmp	r3, #6
 8001398:	d902      	bls.n	80013a0 <NVIC_EncodePriority+0x30>
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	3b03      	subs	r3, #3
 800139e:	e000      	b.n	80013a2 <NVIC_EncodePriority+0x32>
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a4:	f04f 32ff 	mov.w	r2, #4294967295
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	43da      	mvns	r2, r3
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	401a      	ands	r2, r3
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013b8:	f04f 31ff 	mov.w	r1, #4294967295
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	fa01 f303 	lsl.w	r3, r1, r3
 80013c2:	43d9      	mvns	r1, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c8:	4313      	orrs	r3, r2
         );
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3724      	adds	r7, #36	@ 0x24
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr

080013d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3b01      	subs	r3, #1
 80013e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013e4:	d301      	bcc.n	80013ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013e6:	2301      	movs	r3, #1
 80013e8:	e00f      	b.n	800140a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <SysTick_Config+0x40>)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3b01      	subs	r3, #1
 80013f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013f2:	210f      	movs	r1, #15
 80013f4:	f04f 30ff 	mov.w	r0, #4294967295
 80013f8:	f7ff ff90 	bl	800131c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013fc:	4b05      	ldr	r3, [pc, #20]	@ (8001414 <SysTick_Config+0x40>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001402:	4b04      	ldr	r3, [pc, #16]	@ (8001414 <SysTick_Config+0x40>)
 8001404:	2207      	movs	r2, #7
 8001406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001408:	2300      	movs	r3, #0
}
 800140a:	4618      	mov	r0, r3
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	e000e010 	.word	0xe000e010

08001418 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f7ff ff2d 	bl	8001280 <__NVIC_SetPriorityGrouping>
}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800142e:	b580      	push	{r7, lr}
 8001430:	b086      	sub	sp, #24
 8001432:	af00      	add	r7, sp, #0
 8001434:	4603      	mov	r3, r0
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001440:	f7ff ff42 	bl	80012c8 <__NVIC_GetPriorityGrouping>
 8001444:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	68b9      	ldr	r1, [r7, #8]
 800144a:	6978      	ldr	r0, [r7, #20]
 800144c:	f7ff ff90 	bl	8001370 <NVIC_EncodePriority>
 8001450:	4602      	mov	r2, r0
 8001452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001456:	4611      	mov	r1, r2
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ff5f 	bl	800131c <__NVIC_SetPriority>
}
 800145e:	bf00      	nop
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	4603      	mov	r3, r0
 800146e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff ff35 	bl	80012e4 <__NVIC_EnableIRQ>
}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff ffa2 	bl	80013d4 <SysTick_Config>
 8001490:	4603      	mov	r3, r0
}
 8001492:	4618      	mov	r0, r3
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800149a:	b480      	push	{r7}
 800149c:	b085      	sub	sp, #20
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014a2:	2300      	movs	r3, #0
 80014a4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d008      	beq.n	80014c4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2204      	movs	r2, #4
 80014b6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2200      	movs	r2, #0
 80014bc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e020      	b.n	8001506 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f022 020e 	bic.w	r2, r2, #14
 80014d2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f022 0201 	bic.w	r2, r2, #1
 80014e2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014ec:	2101      	movs	r1, #1
 80014ee:	fa01 f202 	lsl.w	r2, r1, r2
 80014f2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2201      	movs	r2, #1
 80014f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001504:	7bfb      	ldrb	r3, [r7, #15]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3714      	adds	r7, #20
 800150a:	46bd      	mov	sp, r7
 800150c:	bc80      	pop	{r7}
 800150e:	4770      	bx	lr

08001510 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001518:	2300      	movs	r3, #0
 800151a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001522:	b2db      	uxtb	r3, r3
 8001524:	2b02      	cmp	r3, #2
 8001526:	d005      	beq.n	8001534 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2204      	movs	r2, #4
 800152c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	73fb      	strb	r3, [r7, #15]
 8001532:	e051      	b.n	80015d8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f022 020e 	bic.w	r2, r2, #14
 8001542:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f022 0201 	bic.w	r2, r2, #1
 8001552:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a22      	ldr	r2, [pc, #136]	@ (80015e4 <HAL_DMA_Abort_IT+0xd4>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d029      	beq.n	80015b2 <HAL_DMA_Abort_IT+0xa2>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a21      	ldr	r2, [pc, #132]	@ (80015e8 <HAL_DMA_Abort_IT+0xd8>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d022      	beq.n	80015ae <HAL_DMA_Abort_IT+0x9e>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a1f      	ldr	r2, [pc, #124]	@ (80015ec <HAL_DMA_Abort_IT+0xdc>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d01a      	beq.n	80015a8 <HAL_DMA_Abort_IT+0x98>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a1e      	ldr	r2, [pc, #120]	@ (80015f0 <HAL_DMA_Abort_IT+0xe0>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d012      	beq.n	80015a2 <HAL_DMA_Abort_IT+0x92>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a1c      	ldr	r2, [pc, #112]	@ (80015f4 <HAL_DMA_Abort_IT+0xe4>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d00a      	beq.n	800159c <HAL_DMA_Abort_IT+0x8c>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a1b      	ldr	r2, [pc, #108]	@ (80015f8 <HAL_DMA_Abort_IT+0xe8>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d102      	bne.n	8001596 <HAL_DMA_Abort_IT+0x86>
 8001590:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001594:	e00e      	b.n	80015b4 <HAL_DMA_Abort_IT+0xa4>
 8001596:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800159a:	e00b      	b.n	80015b4 <HAL_DMA_Abort_IT+0xa4>
 800159c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015a0:	e008      	b.n	80015b4 <HAL_DMA_Abort_IT+0xa4>
 80015a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a6:	e005      	b.n	80015b4 <HAL_DMA_Abort_IT+0xa4>
 80015a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015ac:	e002      	b.n	80015b4 <HAL_DMA_Abort_IT+0xa4>
 80015ae:	2310      	movs	r3, #16
 80015b0:	e000      	b.n	80015b4 <HAL_DMA_Abort_IT+0xa4>
 80015b2:	2301      	movs	r3, #1
 80015b4:	4a11      	ldr	r2, [pc, #68]	@ (80015fc <HAL_DMA_Abort_IT+0xec>)
 80015b6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2201      	movs	r2, #1
 80015bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d003      	beq.n	80015d8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	4798      	blx	r3
    } 
  }
  return status;
 80015d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40020008 	.word	0x40020008
 80015e8:	4002001c 	.word	0x4002001c
 80015ec:	40020030 	.word	0x40020030
 80015f0:	40020044 	.word	0x40020044
 80015f4:	40020058 	.word	0x40020058
 80015f8:	4002006c 	.word	0x4002006c
 80015fc:	40020000 	.word	0x40020000

08001600 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001600:	b480      	push	{r7}
 8001602:	b08b      	sub	sp, #44	@ 0x2c
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800160a:	2300      	movs	r3, #0
 800160c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800160e:	2300      	movs	r3, #0
 8001610:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001612:	e169      	b.n	80018e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001614:	2201      	movs	r2, #1
 8001616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	69fa      	ldr	r2, [r7, #28]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	429a      	cmp	r2, r3
 800162e:	f040 8158 	bne.w	80018e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4a9a      	ldr	r2, [pc, #616]	@ (80018a0 <HAL_GPIO_Init+0x2a0>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d05e      	beq.n	80016fa <HAL_GPIO_Init+0xfa>
 800163c:	4a98      	ldr	r2, [pc, #608]	@ (80018a0 <HAL_GPIO_Init+0x2a0>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d875      	bhi.n	800172e <HAL_GPIO_Init+0x12e>
 8001642:	4a98      	ldr	r2, [pc, #608]	@ (80018a4 <HAL_GPIO_Init+0x2a4>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d058      	beq.n	80016fa <HAL_GPIO_Init+0xfa>
 8001648:	4a96      	ldr	r2, [pc, #600]	@ (80018a4 <HAL_GPIO_Init+0x2a4>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d86f      	bhi.n	800172e <HAL_GPIO_Init+0x12e>
 800164e:	4a96      	ldr	r2, [pc, #600]	@ (80018a8 <HAL_GPIO_Init+0x2a8>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d052      	beq.n	80016fa <HAL_GPIO_Init+0xfa>
 8001654:	4a94      	ldr	r2, [pc, #592]	@ (80018a8 <HAL_GPIO_Init+0x2a8>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d869      	bhi.n	800172e <HAL_GPIO_Init+0x12e>
 800165a:	4a94      	ldr	r2, [pc, #592]	@ (80018ac <HAL_GPIO_Init+0x2ac>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d04c      	beq.n	80016fa <HAL_GPIO_Init+0xfa>
 8001660:	4a92      	ldr	r2, [pc, #584]	@ (80018ac <HAL_GPIO_Init+0x2ac>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d863      	bhi.n	800172e <HAL_GPIO_Init+0x12e>
 8001666:	4a92      	ldr	r2, [pc, #584]	@ (80018b0 <HAL_GPIO_Init+0x2b0>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d046      	beq.n	80016fa <HAL_GPIO_Init+0xfa>
 800166c:	4a90      	ldr	r2, [pc, #576]	@ (80018b0 <HAL_GPIO_Init+0x2b0>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d85d      	bhi.n	800172e <HAL_GPIO_Init+0x12e>
 8001672:	2b12      	cmp	r3, #18
 8001674:	d82a      	bhi.n	80016cc <HAL_GPIO_Init+0xcc>
 8001676:	2b12      	cmp	r3, #18
 8001678:	d859      	bhi.n	800172e <HAL_GPIO_Init+0x12e>
 800167a:	a201      	add	r2, pc, #4	@ (adr r2, 8001680 <HAL_GPIO_Init+0x80>)
 800167c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001680:	080016fb 	.word	0x080016fb
 8001684:	080016d5 	.word	0x080016d5
 8001688:	080016e7 	.word	0x080016e7
 800168c:	08001729 	.word	0x08001729
 8001690:	0800172f 	.word	0x0800172f
 8001694:	0800172f 	.word	0x0800172f
 8001698:	0800172f 	.word	0x0800172f
 800169c:	0800172f 	.word	0x0800172f
 80016a0:	0800172f 	.word	0x0800172f
 80016a4:	0800172f 	.word	0x0800172f
 80016a8:	0800172f 	.word	0x0800172f
 80016ac:	0800172f 	.word	0x0800172f
 80016b0:	0800172f 	.word	0x0800172f
 80016b4:	0800172f 	.word	0x0800172f
 80016b8:	0800172f 	.word	0x0800172f
 80016bc:	0800172f 	.word	0x0800172f
 80016c0:	0800172f 	.word	0x0800172f
 80016c4:	080016dd 	.word	0x080016dd
 80016c8:	080016f1 	.word	0x080016f1
 80016cc:	4a79      	ldr	r2, [pc, #484]	@ (80018b4 <HAL_GPIO_Init+0x2b4>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d013      	beq.n	80016fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80016d2:	e02c      	b.n	800172e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	623b      	str	r3, [r7, #32]
          break;
 80016da:	e029      	b.n	8001730 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	3304      	adds	r3, #4
 80016e2:	623b      	str	r3, [r7, #32]
          break;
 80016e4:	e024      	b.n	8001730 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	3308      	adds	r3, #8
 80016ec:	623b      	str	r3, [r7, #32]
          break;
 80016ee:	e01f      	b.n	8001730 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	330c      	adds	r3, #12
 80016f6:	623b      	str	r3, [r7, #32]
          break;
 80016f8:	e01a      	b.n	8001730 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d102      	bne.n	8001708 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001702:	2304      	movs	r3, #4
 8001704:	623b      	str	r3, [r7, #32]
          break;
 8001706:	e013      	b.n	8001730 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d105      	bne.n	800171c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001710:	2308      	movs	r3, #8
 8001712:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69fa      	ldr	r2, [r7, #28]
 8001718:	611a      	str	r2, [r3, #16]
          break;
 800171a:	e009      	b.n	8001730 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800171c:	2308      	movs	r3, #8
 800171e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	69fa      	ldr	r2, [r7, #28]
 8001724:	615a      	str	r2, [r3, #20]
          break;
 8001726:	e003      	b.n	8001730 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001728:	2300      	movs	r3, #0
 800172a:	623b      	str	r3, [r7, #32]
          break;
 800172c:	e000      	b.n	8001730 <HAL_GPIO_Init+0x130>
          break;
 800172e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	2bff      	cmp	r3, #255	@ 0xff
 8001734:	d801      	bhi.n	800173a <HAL_GPIO_Init+0x13a>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	e001      	b.n	800173e <HAL_GPIO_Init+0x13e>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	3304      	adds	r3, #4
 800173e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	2bff      	cmp	r3, #255	@ 0xff
 8001744:	d802      	bhi.n	800174c <HAL_GPIO_Init+0x14c>
 8001746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	e002      	b.n	8001752 <HAL_GPIO_Init+0x152>
 800174c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174e:	3b08      	subs	r3, #8
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	210f      	movs	r1, #15
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	fa01 f303 	lsl.w	r3, r1, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	401a      	ands	r2, r3
 8001764:	6a39      	ldr	r1, [r7, #32]
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	fa01 f303 	lsl.w	r3, r1, r3
 800176c:	431a      	orrs	r2, r3
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800177a:	2b00      	cmp	r3, #0
 800177c:	f000 80b1 	beq.w	80018e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001780:	4b4d      	ldr	r3, [pc, #308]	@ (80018b8 <HAL_GPIO_Init+0x2b8>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	4a4c      	ldr	r2, [pc, #304]	@ (80018b8 <HAL_GPIO_Init+0x2b8>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	6193      	str	r3, [r2, #24]
 800178c:	4b4a      	ldr	r3, [pc, #296]	@ (80018b8 <HAL_GPIO_Init+0x2b8>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001798:	4a48      	ldr	r2, [pc, #288]	@ (80018bc <HAL_GPIO_Init+0x2bc>)
 800179a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179c:	089b      	lsrs	r3, r3, #2
 800179e:	3302      	adds	r3, #2
 80017a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a8:	f003 0303 	and.w	r3, r3, #3
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	220f      	movs	r2, #15
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	43db      	mvns	r3, r3
 80017b6:	68fa      	ldr	r2, [r7, #12]
 80017b8:	4013      	ands	r3, r2
 80017ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4a40      	ldr	r2, [pc, #256]	@ (80018c0 <HAL_GPIO_Init+0x2c0>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d013      	beq.n	80017ec <HAL_GPIO_Init+0x1ec>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a3f      	ldr	r2, [pc, #252]	@ (80018c4 <HAL_GPIO_Init+0x2c4>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d00d      	beq.n	80017e8 <HAL_GPIO_Init+0x1e8>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4a3e      	ldr	r2, [pc, #248]	@ (80018c8 <HAL_GPIO_Init+0x2c8>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d007      	beq.n	80017e4 <HAL_GPIO_Init+0x1e4>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a3d      	ldr	r2, [pc, #244]	@ (80018cc <HAL_GPIO_Init+0x2cc>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d101      	bne.n	80017e0 <HAL_GPIO_Init+0x1e0>
 80017dc:	2303      	movs	r3, #3
 80017de:	e006      	b.n	80017ee <HAL_GPIO_Init+0x1ee>
 80017e0:	2304      	movs	r3, #4
 80017e2:	e004      	b.n	80017ee <HAL_GPIO_Init+0x1ee>
 80017e4:	2302      	movs	r3, #2
 80017e6:	e002      	b.n	80017ee <HAL_GPIO_Init+0x1ee>
 80017e8:	2301      	movs	r3, #1
 80017ea:	e000      	b.n	80017ee <HAL_GPIO_Init+0x1ee>
 80017ec:	2300      	movs	r3, #0
 80017ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017f0:	f002 0203 	and.w	r2, r2, #3
 80017f4:	0092      	lsls	r2, r2, #2
 80017f6:	4093      	lsls	r3, r2
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017fe:	492f      	ldr	r1, [pc, #188]	@ (80018bc <HAL_GPIO_Init+0x2bc>)
 8001800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001802:	089b      	lsrs	r3, r3, #2
 8001804:	3302      	adds	r3, #2
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d006      	beq.n	8001826 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001818:	4b2d      	ldr	r3, [pc, #180]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 800181a:	689a      	ldr	r2, [r3, #8]
 800181c:	492c      	ldr	r1, [pc, #176]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	4313      	orrs	r3, r2
 8001822:	608b      	str	r3, [r1, #8]
 8001824:	e006      	b.n	8001834 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001826:	4b2a      	ldr	r3, [pc, #168]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001828:	689a      	ldr	r2, [r3, #8]
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	43db      	mvns	r3, r3
 800182e:	4928      	ldr	r1, [pc, #160]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001830:	4013      	ands	r3, r2
 8001832:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d006      	beq.n	800184e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001840:	4b23      	ldr	r3, [pc, #140]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001842:	68da      	ldr	r2, [r3, #12]
 8001844:	4922      	ldr	r1, [pc, #136]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	4313      	orrs	r3, r2
 800184a:	60cb      	str	r3, [r1, #12]
 800184c:	e006      	b.n	800185c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800184e:	4b20      	ldr	r3, [pc, #128]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001850:	68da      	ldr	r2, [r3, #12]
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	43db      	mvns	r3, r3
 8001856:	491e      	ldr	r1, [pc, #120]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001858:	4013      	ands	r3, r2
 800185a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d006      	beq.n	8001876 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001868:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	4918      	ldr	r1, [pc, #96]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	4313      	orrs	r3, r2
 8001872:	604b      	str	r3, [r1, #4]
 8001874:	e006      	b.n	8001884 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001876:	4b16      	ldr	r3, [pc, #88]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001878:	685a      	ldr	r2, [r3, #4]
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	43db      	mvns	r3, r3
 800187e:	4914      	ldr	r1, [pc, #80]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001880:	4013      	ands	r3, r2
 8001882:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d021      	beq.n	80018d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001890:	4b0f      	ldr	r3, [pc, #60]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	490e      	ldr	r1, [pc, #56]	@ (80018d0 <HAL_GPIO_Init+0x2d0>)
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	4313      	orrs	r3, r2
 800189a:	600b      	str	r3, [r1, #0]
 800189c:	e021      	b.n	80018e2 <HAL_GPIO_Init+0x2e2>
 800189e:	bf00      	nop
 80018a0:	10320000 	.word	0x10320000
 80018a4:	10310000 	.word	0x10310000
 80018a8:	10220000 	.word	0x10220000
 80018ac:	10210000 	.word	0x10210000
 80018b0:	10120000 	.word	0x10120000
 80018b4:	10110000 	.word	0x10110000
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40010000 	.word	0x40010000
 80018c0:	40010800 	.word	0x40010800
 80018c4:	40010c00 	.word	0x40010c00
 80018c8:	40011000 	.word	0x40011000
 80018cc:	40011400 	.word	0x40011400
 80018d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001904 <HAL_GPIO_Init+0x304>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	43db      	mvns	r3, r3
 80018dc:	4909      	ldr	r1, [pc, #36]	@ (8001904 <HAL_GPIO_Init+0x304>)
 80018de:	4013      	ands	r3, r2
 80018e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80018e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e4:	3301      	adds	r3, #1
 80018e6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ee:	fa22 f303 	lsr.w	r3, r2, r3
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f47f ae8e 	bne.w	8001614 <HAL_GPIO_Init+0x14>
  }
}
 80018f8:	bf00      	nop
 80018fa:	bf00      	nop
 80018fc:	372c      	adds	r7, #44	@ 0x2c
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr
 8001904:	40010400 	.word	0x40010400

08001908 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	460b      	mov	r3, r1
 8001912:	807b      	strh	r3, [r7, #2]
 8001914:	4613      	mov	r3, r2
 8001916:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001918:	787b      	ldrb	r3, [r7, #1]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800191e:	887a      	ldrh	r2, [r7, #2]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001924:	e003      	b.n	800192e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001926:	887b      	ldrh	r3, [r7, #2]
 8001928:	041a      	lsls	r2, r3, #16
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	611a      	str	r2, [r3, #16]
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr

08001938 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e12b      	b.n	8001ba2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001950:	b2db      	uxtb	r3, r3
 8001952:	2b00      	cmp	r3, #0
 8001954:	d106      	bne.n	8001964 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff fabe 	bl	8000ee0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2224      	movs	r2, #36	@ 0x24
 8001968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f022 0201 	bic.w	r2, r2, #1
 800197a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800198a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800199a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800199c:	f001 fbca 	bl	8003134 <HAL_RCC_GetPCLK1Freq>
 80019a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	4a81      	ldr	r2, [pc, #516]	@ (8001bac <HAL_I2C_Init+0x274>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d807      	bhi.n	80019bc <HAL_I2C_Init+0x84>
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	4a80      	ldr	r2, [pc, #512]	@ (8001bb0 <HAL_I2C_Init+0x278>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	bf94      	ite	ls
 80019b4:	2301      	movls	r3, #1
 80019b6:	2300      	movhi	r3, #0
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	e006      	b.n	80019ca <HAL_I2C_Init+0x92>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	4a7d      	ldr	r2, [pc, #500]	@ (8001bb4 <HAL_I2C_Init+0x27c>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	bf94      	ite	ls
 80019c4:	2301      	movls	r3, #1
 80019c6:	2300      	movhi	r3, #0
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e0e7      	b.n	8001ba2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4a78      	ldr	r2, [pc, #480]	@ (8001bb8 <HAL_I2C_Init+0x280>)
 80019d6:	fba2 2303 	umull	r2, r3, r2, r3
 80019da:	0c9b      	lsrs	r3, r3, #18
 80019dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	68ba      	ldr	r2, [r7, #8]
 80019ee:	430a      	orrs	r2, r1
 80019f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	6a1b      	ldr	r3, [r3, #32]
 80019f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	4a6a      	ldr	r2, [pc, #424]	@ (8001bac <HAL_I2C_Init+0x274>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d802      	bhi.n	8001a0c <HAL_I2C_Init+0xd4>
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	e009      	b.n	8001a20 <HAL_I2C_Init+0xe8>
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001a12:	fb02 f303 	mul.w	r3, r2, r3
 8001a16:	4a69      	ldr	r2, [pc, #420]	@ (8001bbc <HAL_I2C_Init+0x284>)
 8001a18:	fba2 2303 	umull	r2, r3, r2, r3
 8001a1c:	099b      	lsrs	r3, r3, #6
 8001a1e:	3301      	adds	r3, #1
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	6812      	ldr	r2, [r2, #0]
 8001a24:	430b      	orrs	r3, r1
 8001a26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001a32:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	495c      	ldr	r1, [pc, #368]	@ (8001bac <HAL_I2C_Init+0x274>)
 8001a3c:	428b      	cmp	r3, r1
 8001a3e:	d819      	bhi.n	8001a74 <HAL_I2C_Init+0x13c>
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	1e59      	subs	r1, r3, #1
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a4e:	1c59      	adds	r1, r3, #1
 8001a50:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001a54:	400b      	ands	r3, r1
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d00a      	beq.n	8001a70 <HAL_I2C_Init+0x138>
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	1e59      	subs	r1, r3, #1
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	005b      	lsls	r3, r3, #1
 8001a64:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a68:	3301      	adds	r3, #1
 8001a6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a6e:	e051      	b.n	8001b14 <HAL_I2C_Init+0x1dc>
 8001a70:	2304      	movs	r3, #4
 8001a72:	e04f      	b.n	8001b14 <HAL_I2C_Init+0x1dc>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d111      	bne.n	8001aa0 <HAL_I2C_Init+0x168>
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	1e58      	subs	r0, r3, #1
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6859      	ldr	r1, [r3, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	440b      	add	r3, r1
 8001a8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a8e:	3301      	adds	r3, #1
 8001a90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	bf0c      	ite	eq
 8001a98:	2301      	moveq	r3, #1
 8001a9a:	2300      	movne	r3, #0
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	e012      	b.n	8001ac6 <HAL_I2C_Init+0x18e>
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	1e58      	subs	r0, r3, #1
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6859      	ldr	r1, [r3, #4]
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	440b      	add	r3, r1
 8001aae:	0099      	lsls	r1, r3, #2
 8001ab0:	440b      	add	r3, r1
 8001ab2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	bf0c      	ite	eq
 8001ac0:	2301      	moveq	r3, #1
 8001ac2:	2300      	movne	r3, #0
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <HAL_I2C_Init+0x196>
 8001aca:	2301      	movs	r3, #1
 8001acc:	e022      	b.n	8001b14 <HAL_I2C_Init+0x1dc>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d10e      	bne.n	8001af4 <HAL_I2C_Init+0x1bc>
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	1e58      	subs	r0, r3, #1
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6859      	ldr	r1, [r3, #4]
 8001ade:	460b      	mov	r3, r1
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	440b      	add	r3, r1
 8001ae4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ae8:	3301      	adds	r3, #1
 8001aea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001aee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001af2:	e00f      	b.n	8001b14 <HAL_I2C_Init+0x1dc>
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	1e58      	subs	r0, r3, #1
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6859      	ldr	r1, [r3, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	440b      	add	r3, r1
 8001b02:	0099      	lsls	r1, r3, #2
 8001b04:	440b      	add	r3, r1
 8001b06:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	6809      	ldr	r1, [r1, #0]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	69da      	ldr	r2, [r3, #28]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	430a      	orrs	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001b42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	6911      	ldr	r1, [r2, #16]
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	68d2      	ldr	r2, [r2, #12]
 8001b4e:	4311      	orrs	r1, r2
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	430b      	orrs	r3, r1
 8001b56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	695a      	ldr	r2, [r3, #20]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	430a      	orrs	r2, r1
 8001b72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f042 0201 	orr.w	r2, r2, #1
 8001b82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	000186a0 	.word	0x000186a0
 8001bb0:	001e847f 	.word	0x001e847f
 8001bb4:	003d08ff 	.word	0x003d08ff
 8001bb8:	431bde83 	.word	0x431bde83
 8001bbc:	10624dd3 	.word	0x10624dd3

08001bc0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b088      	sub	sp, #32
 8001bc4:	af02      	add	r7, sp, #8
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	607a      	str	r2, [r7, #4]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	460b      	mov	r3, r1
 8001bce:	817b      	strh	r3, [r7, #10]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001bd4:	f7ff fb26 	bl	8001224 <HAL_GetTick>
 8001bd8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	2b20      	cmp	r3, #32
 8001be4:	f040 80e0 	bne.w	8001da8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	2319      	movs	r3, #25
 8001bee:	2201      	movs	r2, #1
 8001bf0:	4970      	ldr	r1, [pc, #448]	@ (8001db4 <HAL_I2C_Master_Transmit+0x1f4>)
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f000 fc9e 	bl	8002534 <I2C_WaitOnFlagUntilTimeout>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	e0d3      	b.n	8001daa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d101      	bne.n	8001c10 <HAL_I2C_Master_Transmit+0x50>
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	e0cc      	b.n	8001daa <HAL_I2C_Master_Transmit+0x1ea>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d007      	beq.n	8001c36 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f042 0201 	orr.w	r2, r2, #1
 8001c34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2221      	movs	r2, #33	@ 0x21
 8001c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2210      	movs	r2, #16
 8001c52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	893a      	ldrh	r2, [r7, #8]
 8001c66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c6c:	b29a      	uxth	r2, r3
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	4a50      	ldr	r2, [pc, #320]	@ (8001db8 <HAL_I2C_Master_Transmit+0x1f8>)
 8001c76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001c78:	8979      	ldrh	r1, [r7, #10]
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	6a3a      	ldr	r2, [r7, #32]
 8001c7e:	68f8      	ldr	r0, [r7, #12]
 8001c80:	f000 fb08 	bl	8002294 <I2C_MasterRequestWrite>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e08d      	b.n	8001daa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c8e:	2300      	movs	r3, #0
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	695b      	ldr	r3, [r3, #20]
 8001c98:	613b      	str	r3, [r7, #16]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	613b      	str	r3, [r7, #16]
 8001ca2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001ca4:	e066      	b.n	8001d74 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	6a39      	ldr	r1, [r7, #32]
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	f000 fd5c 	bl	8002768 <I2C_WaitOnTXEFlagUntilTimeout>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00d      	beq.n	8001cd2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d107      	bne.n	8001cce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ccc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e06b      	b.n	8001daa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd6:	781a      	ldrb	r2, [r3, #0]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce2:	1c5a      	adds	r2, r3, #1
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	695b      	ldr	r3, [r3, #20]
 8001d08:	f003 0304 	and.w	r3, r3, #4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d11b      	bne.n	8001d48 <HAL_I2C_Master_Transmit+0x188>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d017      	beq.n	8001d48 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1c:	781a      	ldrb	r2, [r3, #0]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d28:	1c5a      	adds	r2, r3, #1
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	3b01      	subs	r3, #1
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d40:	3b01      	subs	r3, #1
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d48:	697a      	ldr	r2, [r7, #20]
 8001d4a:	6a39      	ldr	r1, [r7, #32]
 8001d4c:	68f8      	ldr	r0, [r7, #12]
 8001d4e:	f000 fd53 	bl	80027f8 <I2C_WaitOnBTFFlagUntilTimeout>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d00d      	beq.n	8001d74 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5c:	2b04      	cmp	r3, #4
 8001d5e:	d107      	bne.n	8001d70 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d6e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e01a      	b.n	8001daa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d194      	bne.n	8001ca6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2220      	movs	r2, #32
 8001d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2200      	movs	r2, #0
 8001d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001da4:	2300      	movs	r3, #0
 8001da6:	e000      	b.n	8001daa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001da8:	2302      	movs	r3, #2
  }
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3718      	adds	r7, #24
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	00100002 	.word	0x00100002
 8001db8:	ffff0000 	.word	0xffff0000

08001dbc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08c      	sub	sp, #48	@ 0x30
 8001dc0:	af02      	add	r7, sp, #8
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	607a      	str	r2, [r7, #4]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	460b      	mov	r3, r1
 8001dca:	817b      	strh	r3, [r7, #10]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001dd4:	f7ff fa26 	bl	8001224 <HAL_GetTick>
 8001dd8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b20      	cmp	r3, #32
 8001de4:	f040 824b 	bne.w	800227e <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	2319      	movs	r3, #25
 8001dee:	2201      	movs	r2, #1
 8001df0:	497f      	ldr	r1, [pc, #508]	@ (8001ff0 <HAL_I2C_Master_Receive+0x234>)
 8001df2:	68f8      	ldr	r0, [r7, #12]
 8001df4:	f000 fb9e 	bl	8002534 <I2C_WaitOnFlagUntilTimeout>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8001dfe:	2302      	movs	r3, #2
 8001e00:	e23e      	b.n	8002280 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_I2C_Master_Receive+0x54>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e237      	b.n	8002280 <HAL_I2C_Master_Receive+0x4c4>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d007      	beq.n	8001e36 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f042 0201 	orr.w	r2, r2, #1
 8001e34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2222      	movs	r2, #34	@ 0x22
 8001e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2210      	movs	r2, #16
 8001e52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	893a      	ldrh	r2, [r7, #8]
 8001e66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	4a5f      	ldr	r2, [pc, #380]	@ (8001ff4 <HAL_I2C_Master_Receive+0x238>)
 8001e76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001e78:	8979      	ldrh	r1, [r7, #10]
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e7e:	68f8      	ldr	r0, [r7, #12]
 8001e80:	f000 fa8a 	bl	8002398 <I2C_MasterRequestRead>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e1f8      	b.n	8002280 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d113      	bne.n	8001ebe <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e96:	2300      	movs	r3, #0
 8001e98:	61fb      	str	r3, [r7, #28]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	695b      	ldr	r3, [r3, #20]
 8001ea0:	61fb      	str	r3, [r7, #28]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	61fb      	str	r3, [r7, #28]
 8001eaa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	e1cc      	b.n	8002258 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d11e      	bne.n	8001f04 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ed4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ed6:	b672      	cpsid	i
}
 8001ed8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001eda:	2300      	movs	r3, #0
 8001edc:	61bb      	str	r3, [r7, #24]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	61bb      	str	r3, [r7, #24]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001efe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f00:	b662      	cpsie	i
}
 8001f02:	e035      	b.n	8001f70 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d11e      	bne.n	8001f4a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f1a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f1c:	b672      	cpsid	i
}
 8001f1e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	617b      	str	r3, [r7, #20]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	699b      	ldr	r3, [r3, #24]
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f44:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f46:	b662      	cpsie	i
}
 8001f48:	e012      	b.n	8001f70 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001f58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	613b      	str	r3, [r7, #16]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001f70:	e172      	b.n	8002258 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f76:	2b03      	cmp	r3, #3
 8001f78:	f200 811f 	bhi.w	80021ba <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d123      	bne.n	8001fcc <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f86:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	f000 fc7d 	bl	8002888 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e173      	b.n	8002280 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	691a      	ldr	r2, [r3, #16]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001faa:	1c5a      	adds	r2, r3, #1
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001fca:	e145      	b.n	8002258 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d152      	bne.n	800207a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fda:	2200      	movs	r2, #0
 8001fdc:	4906      	ldr	r1, [pc, #24]	@ (8001ff8 <HAL_I2C_Master_Receive+0x23c>)
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	f000 faa8 	bl	8002534 <I2C_WaitOnFlagUntilTimeout>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d008      	beq.n	8001ffc <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e148      	b.n	8002280 <HAL_I2C_Master_Receive+0x4c4>
 8001fee:	bf00      	nop
 8001ff0:	00100002 	.word	0x00100002
 8001ff4:	ffff0000 	.word	0xffff0000
 8001ff8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001ffc:	b672      	cpsid	i
}
 8001ffe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800200e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	691a      	ldr	r2, [r3, #16]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002022:	1c5a      	adds	r2, r3, #1
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800202c:	3b01      	subs	r3, #1
 800202e:	b29a      	uxth	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002038:	b29b      	uxth	r3, r3
 800203a:	3b01      	subs	r3, #1
 800203c:	b29a      	uxth	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002042:	b662      	cpsie	i
}
 8002044:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	691a      	ldr	r2, [r3, #16]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002050:	b2d2      	uxtb	r2, r2
 8002052:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002062:	3b01      	subs	r3, #1
 8002064:	b29a      	uxth	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800206e:	b29b      	uxth	r3, r3
 8002070:	3b01      	subs	r3, #1
 8002072:	b29a      	uxth	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002078:	e0ee      	b.n	8002258 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800207a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207c:	9300      	str	r3, [sp, #0]
 800207e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002080:	2200      	movs	r2, #0
 8002082:	4981      	ldr	r1, [pc, #516]	@ (8002288 <HAL_I2C_Master_Receive+0x4cc>)
 8002084:	68f8      	ldr	r0, [r7, #12]
 8002086:	f000 fa55 	bl	8002534 <I2C_WaitOnFlagUntilTimeout>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e0f5      	b.n	8002280 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80020a4:	b672      	cpsid	i
}
 80020a6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	691a      	ldr	r2, [r3, #16]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ba:	1c5a      	adds	r2, r3, #1
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020c4:	3b01      	subs	r3, #1
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	3b01      	subs	r3, #1
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80020da:	4b6c      	ldr	r3, [pc, #432]	@ (800228c <HAL_I2C_Master_Receive+0x4d0>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	08db      	lsrs	r3, r3, #3
 80020e0:	4a6b      	ldr	r2, [pc, #428]	@ (8002290 <HAL_I2C_Master_Receive+0x4d4>)
 80020e2:	fba2 2303 	umull	r2, r3, r2, r3
 80020e6:	0a1a      	lsrs	r2, r3, #8
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	00da      	lsls	r2, r3, #3
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80020f4:	6a3b      	ldr	r3, [r7, #32]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80020fa:	6a3b      	ldr	r3, [r7, #32]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d118      	bne.n	8002132 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2200      	movs	r2, #0
 8002104:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2220      	movs	r2, #32
 800210a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	f043 0220 	orr.w	r2, r3, #32
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002122:	b662      	cpsie	i
}
 8002124:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e0a6      	b.n	8002280 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	695b      	ldr	r3, [r3, #20]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b04      	cmp	r3, #4
 800213e:	d1d9      	bne.n	80020f4 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800214e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	691a      	ldr	r2, [r3, #16]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215a:	b2d2      	uxtb	r2, r2
 800215c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002162:	1c5a      	adds	r2, r3, #1
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800216c:	3b01      	subs	r3, #1
 800216e:	b29a      	uxth	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002178:	b29b      	uxth	r3, r3
 800217a:	3b01      	subs	r3, #1
 800217c:	b29a      	uxth	r2, r3
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002182:	b662      	cpsie	i
}
 8002184:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	691a      	ldr	r2, [r3, #16]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002190:	b2d2      	uxtb	r2, r2
 8002192:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021a2:	3b01      	subs	r3, #1
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	3b01      	subs	r3, #1
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80021b8:	e04e      	b.n	8002258 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021bc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f000 fb62 	bl	8002888 <I2C_WaitOnRXNEFlagUntilTimeout>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e058      	b.n	8002280 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	691a      	ldr	r2, [r3, #16]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d8:	b2d2      	uxtb	r2, r2
 80021da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021ea:	3b01      	subs	r3, #1
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	3b01      	subs	r3, #1
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	2b04      	cmp	r3, #4
 800220c:	d124      	bne.n	8002258 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002212:	2b03      	cmp	r3, #3
 8002214:	d107      	bne.n	8002226 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002224:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	691a      	ldr	r2, [r3, #16]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002230:	b2d2      	uxtb	r2, r2
 8002232:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002238:	1c5a      	adds	r2, r3, #1
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002242:	3b01      	subs	r3, #1
 8002244:	b29a      	uxth	r2, r3
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800224e:	b29b      	uxth	r3, r3
 8002250:	3b01      	subs	r3, #1
 8002252:	b29a      	uxth	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800225c:	2b00      	cmp	r3, #0
 800225e:	f47f ae88 	bne.w	8001f72 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2220      	movs	r2, #32
 8002266:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800227a:	2300      	movs	r3, #0
 800227c:	e000      	b.n	8002280 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800227e:	2302      	movs	r3, #2
  }
}
 8002280:	4618      	mov	r0, r3
 8002282:	3728      	adds	r7, #40	@ 0x28
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	00010004 	.word	0x00010004
 800228c:	20000008 	.word	0x20000008
 8002290:	14f8b589 	.word	0x14f8b589

08002294 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b088      	sub	sp, #32
 8002298:	af02      	add	r7, sp, #8
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	607a      	str	r2, [r7, #4]
 800229e:	603b      	str	r3, [r7, #0]
 80022a0:	460b      	mov	r3, r1
 80022a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	2b08      	cmp	r3, #8
 80022ae:	d006      	beq.n	80022be <I2C_MasterRequestWrite+0x2a>
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d003      	beq.n	80022be <I2C_MasterRequestWrite+0x2a>
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80022bc:	d108      	bne.n	80022d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	e00b      	b.n	80022e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d4:	2b12      	cmp	r3, #18
 80022d6:	d107      	bne.n	80022e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80022f4:	68f8      	ldr	r0, [r7, #12]
 80022f6:	f000 f91d 	bl	8002534 <I2C_WaitOnFlagUntilTimeout>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00d      	beq.n	800231c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800230a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800230e:	d103      	bne.n	8002318 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002316:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e035      	b.n	8002388 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	691b      	ldr	r3, [r3, #16]
 8002320:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002324:	d108      	bne.n	8002338 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002326:	897b      	ldrh	r3, [r7, #10]
 8002328:	b2db      	uxtb	r3, r3
 800232a:	461a      	mov	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002334:	611a      	str	r2, [r3, #16]
 8002336:	e01b      	b.n	8002370 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002338:	897b      	ldrh	r3, [r7, #10]
 800233a:	11db      	asrs	r3, r3, #7
 800233c:	b2db      	uxtb	r3, r3
 800233e:	f003 0306 	and.w	r3, r3, #6
 8002342:	b2db      	uxtb	r3, r3
 8002344:	f063 030f 	orn	r3, r3, #15
 8002348:	b2da      	uxtb	r2, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	490e      	ldr	r1, [pc, #56]	@ (8002390 <I2C_MasterRequestWrite+0xfc>)
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f000 f966 	bl	8002628 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e010      	b.n	8002388 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002366:	897b      	ldrh	r3, [r7, #10]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	4907      	ldr	r1, [pc, #28]	@ (8002394 <I2C_MasterRequestWrite+0x100>)
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 f956 	bl	8002628 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e000      	b.n	8002388 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	00010008 	.word	0x00010008
 8002394:	00010002 	.word	0x00010002

08002398 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b088      	sub	sp, #32
 800239c:	af02      	add	r7, sp, #8
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	607a      	str	r2, [r7, #4]
 80023a2:	603b      	str	r3, [r7, #0]
 80023a4:	460b      	mov	r3, r1
 80023a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80023bc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	2b08      	cmp	r3, #8
 80023c2:	d006      	beq.n	80023d2 <I2C_MasterRequestRead+0x3a>
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d003      	beq.n	80023d2 <I2C_MasterRequestRead+0x3a>
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80023d0:	d108      	bne.n	80023e4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	e00b      	b.n	80023fc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e8:	2b11      	cmp	r3, #17
 80023ea:	d107      	bne.n	80023fc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f000 f893 	bl	8002534 <I2C_WaitOnFlagUntilTimeout>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d00d      	beq.n	8002430 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800241e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002422:	d103      	bne.n	800242c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800242a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e079      	b.n	8002524 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002438:	d108      	bne.n	800244c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800243a:	897b      	ldrh	r3, [r7, #10]
 800243c:	b2db      	uxtb	r3, r3
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	b2da      	uxtb	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	611a      	str	r2, [r3, #16]
 800244a:	e05f      	b.n	800250c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800244c:	897b      	ldrh	r3, [r7, #10]
 800244e:	11db      	asrs	r3, r3, #7
 8002450:	b2db      	uxtb	r3, r3
 8002452:	f003 0306 	and.w	r3, r3, #6
 8002456:	b2db      	uxtb	r3, r3
 8002458:	f063 030f 	orn	r3, r3, #15
 800245c:	b2da      	uxtb	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	4930      	ldr	r1, [pc, #192]	@ (800252c <I2C_MasterRequestRead+0x194>)
 800246a:	68f8      	ldr	r0, [r7, #12]
 800246c:	f000 f8dc 	bl	8002628 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e054      	b.n	8002524 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800247a:	897b      	ldrh	r3, [r7, #10]
 800247c:	b2da      	uxtb	r2, r3
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	4929      	ldr	r1, [pc, #164]	@ (8002530 <I2C_MasterRequestRead+0x198>)
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f000 f8cc 	bl	8002628 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e044      	b.n	8002524 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800249a:	2300      	movs	r3, #0
 800249c:	613b      	str	r3, [r7, #16]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	695b      	ldr	r3, [r3, #20]
 80024a4:	613b      	str	r3, [r7, #16]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	613b      	str	r3, [r7, #16]
 80024ae:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024be:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80024cc:	68f8      	ldr	r0, [r7, #12]
 80024ce:	f000 f831 	bl	8002534 <I2C_WaitOnFlagUntilTimeout>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d00d      	beq.n	80024f4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024e6:	d103      	bne.n	80024f0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024ee:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e017      	b.n	8002524 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80024f4:	897b      	ldrh	r3, [r7, #10]
 80024f6:	11db      	asrs	r3, r3, #7
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	f003 0306 	and.w	r3, r3, #6
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	f063 030e 	orn	r3, r3, #14
 8002504:	b2da      	uxtb	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	4907      	ldr	r1, [pc, #28]	@ (8002530 <I2C_MasterRequestRead+0x198>)
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f000 f888 	bl	8002628 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e000      	b.n	8002524 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3718      	adds	r7, #24
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	00010008 	.word	0x00010008
 8002530:	00010002 	.word	0x00010002

08002534 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	603b      	str	r3, [r7, #0]
 8002540:	4613      	mov	r3, r2
 8002542:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002544:	e048      	b.n	80025d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800254c:	d044      	beq.n	80025d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800254e:	f7fe fe69 	bl	8001224 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	429a      	cmp	r2, r3
 800255c:	d302      	bcc.n	8002564 <I2C_WaitOnFlagUntilTimeout+0x30>
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d139      	bne.n	80025d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	0c1b      	lsrs	r3, r3, #16
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b01      	cmp	r3, #1
 800256c:	d10d      	bne.n	800258a <I2C_WaitOnFlagUntilTimeout+0x56>
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	43da      	mvns	r2, r3
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	4013      	ands	r3, r2
 800257a:	b29b      	uxth	r3, r3
 800257c:	2b00      	cmp	r3, #0
 800257e:	bf0c      	ite	eq
 8002580:	2301      	moveq	r3, #1
 8002582:	2300      	movne	r3, #0
 8002584:	b2db      	uxtb	r3, r3
 8002586:	461a      	mov	r2, r3
 8002588:	e00c      	b.n	80025a4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	43da      	mvns	r2, r3
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	4013      	ands	r3, r2
 8002596:	b29b      	uxth	r3, r3
 8002598:	2b00      	cmp	r3, #0
 800259a:	bf0c      	ite	eq
 800259c:	2301      	moveq	r3, #1
 800259e:	2300      	movne	r3, #0
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	461a      	mov	r2, r3
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d116      	bne.n	80025d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2220      	movs	r2, #32
 80025b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c4:	f043 0220 	orr.w	r2, r3, #32
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e023      	b.n	8002620 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	0c1b      	lsrs	r3, r3, #16
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d10d      	bne.n	80025fe <I2C_WaitOnFlagUntilTimeout+0xca>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	695b      	ldr	r3, [r3, #20]
 80025e8:	43da      	mvns	r2, r3
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	4013      	ands	r3, r2
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	bf0c      	ite	eq
 80025f4:	2301      	moveq	r3, #1
 80025f6:	2300      	movne	r3, #0
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	461a      	mov	r2, r3
 80025fc:	e00c      	b.n	8002618 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	43da      	mvns	r2, r3
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	4013      	ands	r3, r2
 800260a:	b29b      	uxth	r3, r3
 800260c:	2b00      	cmp	r3, #0
 800260e:	bf0c      	ite	eq
 8002610:	2301      	moveq	r3, #1
 8002612:	2300      	movne	r3, #0
 8002614:	b2db      	uxtb	r3, r3
 8002616:	461a      	mov	r2, r3
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	429a      	cmp	r2, r3
 800261c:	d093      	beq.n	8002546 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
 8002634:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002636:	e071      	b.n	800271c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002646:	d123      	bne.n	8002690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002656:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002660:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2220      	movs	r2, #32
 800266c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267c:	f043 0204 	orr.w	r2, r3, #4
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e067      	b.n	8002760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002696:	d041      	beq.n	800271c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002698:	f7fe fdc4 	bl	8001224 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d302      	bcc.n	80026ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d136      	bne.n	800271c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	0c1b      	lsrs	r3, r3, #16
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d10c      	bne.n	80026d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	43da      	mvns	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	4013      	ands	r3, r2
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	bf14      	ite	ne
 80026ca:	2301      	movne	r3, #1
 80026cc:	2300      	moveq	r3, #0
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	e00b      	b.n	80026ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	43da      	mvns	r2, r3
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	4013      	ands	r3, r2
 80026de:	b29b      	uxth	r3, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	bf14      	ite	ne
 80026e4:	2301      	movne	r3, #1
 80026e6:	2300      	moveq	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d016      	beq.n	800271c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2220      	movs	r2, #32
 80026f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002708:	f043 0220 	orr.w	r2, r3, #32
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e021      	b.n	8002760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	0c1b      	lsrs	r3, r3, #16
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b01      	cmp	r3, #1
 8002724:	d10c      	bne.n	8002740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	43da      	mvns	r2, r3
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	4013      	ands	r3, r2
 8002732:	b29b      	uxth	r3, r3
 8002734:	2b00      	cmp	r3, #0
 8002736:	bf14      	ite	ne
 8002738:	2301      	movne	r3, #1
 800273a:	2300      	moveq	r3, #0
 800273c:	b2db      	uxtb	r3, r3
 800273e:	e00b      	b.n	8002758 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	43da      	mvns	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	4013      	ands	r3, r2
 800274c:	b29b      	uxth	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	bf14      	ite	ne
 8002752:	2301      	movne	r3, #1
 8002754:	2300      	moveq	r3, #0
 8002756:	b2db      	uxtb	r3, r3
 8002758:	2b00      	cmp	r3, #0
 800275a:	f47f af6d 	bne.w	8002638 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	3710      	adds	r7, #16
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002774:	e034      	b.n	80027e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 f8e3 	bl	8002942 <I2C_IsAcknowledgeFailed>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e034      	b.n	80027f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278c:	d028      	beq.n	80027e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800278e:	f7fe fd49 	bl	8001224 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	68ba      	ldr	r2, [r7, #8]
 800279a:	429a      	cmp	r2, r3
 800279c:	d302      	bcc.n	80027a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d11d      	bne.n	80027e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ae:	2b80      	cmp	r3, #128	@ 0x80
 80027b0:	d016      	beq.n	80027e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2220      	movs	r2, #32
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027cc:	f043 0220 	orr.w	r2, r3, #32
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e007      	b.n	80027f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ea:	2b80      	cmp	r3, #128	@ 0x80
 80027ec:	d1c3      	bne.n	8002776 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3710      	adds	r7, #16
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002804:	e034      	b.n	8002870 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f000 f89b 	bl	8002942 <I2C_IsAcknowledgeFailed>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e034      	b.n	8002880 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800281c:	d028      	beq.n	8002870 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800281e:	f7fe fd01 	bl	8001224 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	429a      	cmp	r2, r3
 800282c:	d302      	bcc.n	8002834 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d11d      	bne.n	8002870 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	2b04      	cmp	r3, #4
 8002840:	d016      	beq.n	8002870 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2220      	movs	r2, #32
 800284c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285c:	f043 0220 	orr.w	r2, r3, #32
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e007      	b.n	8002880 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	f003 0304 	and.w	r3, r3, #4
 800287a:	2b04      	cmp	r3, #4
 800287c:	d1c3      	bne.n	8002806 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002894:	e049      	b.n	800292a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	f003 0310 	and.w	r3, r3, #16
 80028a0:	2b10      	cmp	r3, #16
 80028a2:	d119      	bne.n	80028d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f06f 0210 	mvn.w	r2, #16
 80028ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2220      	movs	r2, #32
 80028b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e030      	b.n	800293a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028d8:	f7fe fca4 	bl	8001224 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	68ba      	ldr	r2, [r7, #8]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d302      	bcc.n	80028ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d11d      	bne.n	800292a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	695b      	ldr	r3, [r3, #20]
 80028f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f8:	2b40      	cmp	r3, #64	@ 0x40
 80028fa:	d016      	beq.n	800292a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2220      	movs	r2, #32
 8002906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	f043 0220 	orr.w	r2, r3, #32
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e007      	b.n	800293a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002934:	2b40      	cmp	r3, #64	@ 0x40
 8002936:	d1ae      	bne.n	8002896 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002954:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002958:	d11b      	bne.n	8002992 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002962:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2220      	movs	r2, #32
 800296e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297e:	f043 0204 	orr.w	r2, r3, #4
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr
	...

080029a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e272      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f000 8087 	beq.w	8002ace <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029c0:	4b92      	ldr	r3, [pc, #584]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f003 030c 	and.w	r3, r3, #12
 80029c8:	2b04      	cmp	r3, #4
 80029ca:	d00c      	beq.n	80029e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029cc:	4b8f      	ldr	r3, [pc, #572]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 030c 	and.w	r3, r3, #12
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d112      	bne.n	80029fe <HAL_RCC_OscConfig+0x5e>
 80029d8:	4b8c      	ldr	r3, [pc, #560]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e4:	d10b      	bne.n	80029fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e6:	4b89      	ldr	r3, [pc, #548]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d06c      	beq.n	8002acc <HAL_RCC_OscConfig+0x12c>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d168      	bne.n	8002acc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e24c      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a06:	d106      	bne.n	8002a16 <HAL_RCC_OscConfig+0x76>
 8002a08:	4b80      	ldr	r3, [pc, #512]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a7f      	ldr	r2, [pc, #508]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	e02e      	b.n	8002a74 <HAL_RCC_OscConfig+0xd4>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10c      	bne.n	8002a38 <HAL_RCC_OscConfig+0x98>
 8002a1e:	4b7b      	ldr	r3, [pc, #492]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a7a      	ldr	r2, [pc, #488]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	4b78      	ldr	r3, [pc, #480]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a77      	ldr	r2, [pc, #476]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	e01d      	b.n	8002a74 <HAL_RCC_OscConfig+0xd4>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a40:	d10c      	bne.n	8002a5c <HAL_RCC_OscConfig+0xbc>
 8002a42:	4b72      	ldr	r3, [pc, #456]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a71      	ldr	r2, [pc, #452]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a4c:	6013      	str	r3, [r2, #0]
 8002a4e:	4b6f      	ldr	r3, [pc, #444]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a6e      	ldr	r2, [pc, #440]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a58:	6013      	str	r3, [r2, #0]
 8002a5a:	e00b      	b.n	8002a74 <HAL_RCC_OscConfig+0xd4>
 8002a5c:	4b6b      	ldr	r3, [pc, #428]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a6a      	ldr	r2, [pc, #424]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a66:	6013      	str	r3, [r2, #0]
 8002a68:	4b68      	ldr	r3, [pc, #416]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a67      	ldr	r2, [pc, #412]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d013      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7c:	f7fe fbd2 	bl	8001224 <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a84:	f7fe fbce 	bl	8001224 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b64      	cmp	r3, #100	@ 0x64
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e200      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a96:	4b5d      	ldr	r3, [pc, #372]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0f0      	beq.n	8002a84 <HAL_RCC_OscConfig+0xe4>
 8002aa2:	e014      	b.n	8002ace <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa4:	f7fe fbbe 	bl	8001224 <HAL_GetTick>
 8002aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aaa:	e008      	b.n	8002abe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aac:	f7fe fbba 	bl	8001224 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b64      	cmp	r3, #100	@ 0x64
 8002ab8:	d901      	bls.n	8002abe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e1ec      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002abe:	4b53      	ldr	r3, [pc, #332]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1f0      	bne.n	8002aac <HAL_RCC_OscConfig+0x10c>
 8002aca:	e000      	b.n	8002ace <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d063      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ada:	4b4c      	ldr	r3, [pc, #304]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00b      	beq.n	8002afe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ae6:	4b49      	ldr	r3, [pc, #292]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f003 030c 	and.w	r3, r3, #12
 8002aee:	2b08      	cmp	r3, #8
 8002af0:	d11c      	bne.n	8002b2c <HAL_RCC_OscConfig+0x18c>
 8002af2:	4b46      	ldr	r3, [pc, #280]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d116      	bne.n	8002b2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002afe:	4b43      	ldr	r3, [pc, #268]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d005      	beq.n	8002b16 <HAL_RCC_OscConfig+0x176>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	691b      	ldr	r3, [r3, #16]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d001      	beq.n	8002b16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e1c0      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b16:	4b3d      	ldr	r3, [pc, #244]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	4939      	ldr	r1, [pc, #228]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b2a:	e03a      	b.n	8002ba2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d020      	beq.n	8002b76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b34:	4b36      	ldr	r3, [pc, #216]	@ (8002c10 <HAL_RCC_OscConfig+0x270>)
 8002b36:	2201      	movs	r2, #1
 8002b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b3a:	f7fe fb73 	bl	8001224 <HAL_GetTick>
 8002b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b40:	e008      	b.n	8002b54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b42:	f7fe fb6f 	bl	8001224 <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d901      	bls.n	8002b54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e1a1      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b54:	4b2d      	ldr	r3, [pc, #180]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d0f0      	beq.n	8002b42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b60:	4b2a      	ldr	r3, [pc, #168]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	695b      	ldr	r3, [r3, #20]
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	4927      	ldr	r1, [pc, #156]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	600b      	str	r3, [r1, #0]
 8002b74:	e015      	b.n	8002ba2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b76:	4b26      	ldr	r3, [pc, #152]	@ (8002c10 <HAL_RCC_OscConfig+0x270>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b7c:	f7fe fb52 	bl	8001224 <HAL_GetTick>
 8002b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b82:	e008      	b.n	8002b96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b84:	f7fe fb4e 	bl	8001224 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d901      	bls.n	8002b96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e180      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b96:	4b1d      	ldr	r3, [pc, #116]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1f0      	bne.n	8002b84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0308 	and.w	r3, r3, #8
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d03a      	beq.n	8002c24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d019      	beq.n	8002bea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bb6:	4b17      	ldr	r3, [pc, #92]	@ (8002c14 <HAL_RCC_OscConfig+0x274>)
 8002bb8:	2201      	movs	r2, #1
 8002bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bbc:	f7fe fb32 	bl	8001224 <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bc4:	f7fe fb2e 	bl	8001224 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e160      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8002c0c <HAL_RCC_OscConfig+0x26c>)
 8002bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0f0      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002be2:	2001      	movs	r0, #1
 8002be4:	f000 face 	bl	8003184 <RCC_Delay>
 8002be8:	e01c      	b.n	8002c24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bea:	4b0a      	ldr	r3, [pc, #40]	@ (8002c14 <HAL_RCC_OscConfig+0x274>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bf0:	f7fe fb18 	bl	8001224 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf6:	e00f      	b.n	8002c18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bf8:	f7fe fb14 	bl	8001224 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d908      	bls.n	8002c18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e146      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
 8002c0a:	bf00      	nop
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	42420000 	.word	0x42420000
 8002c14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c18:	4b92      	ldr	r3, [pc, #584]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d1e9      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 80a6 	beq.w	8002d7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c32:	2300      	movs	r3, #0
 8002c34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c36:	4b8b      	ldr	r3, [pc, #556]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10d      	bne.n	8002c5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c42:	4b88      	ldr	r3, [pc, #544]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	4a87      	ldr	r2, [pc, #540]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c4c:	61d3      	str	r3, [r2, #28]
 8002c4e:	4b85      	ldr	r3, [pc, #532]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c56:	60bb      	str	r3, [r7, #8]
 8002c58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c5e:	4b82      	ldr	r3, [pc, #520]	@ (8002e68 <HAL_RCC_OscConfig+0x4c8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d118      	bne.n	8002c9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c6a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e68 <HAL_RCC_OscConfig+0x4c8>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a7e      	ldr	r2, [pc, #504]	@ (8002e68 <HAL_RCC_OscConfig+0x4c8>)
 8002c70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c76:	f7fe fad5 	bl	8001224 <HAL_GetTick>
 8002c7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c7e:	f7fe fad1 	bl	8001224 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b64      	cmp	r3, #100	@ 0x64
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e103      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c90:	4b75      	ldr	r3, [pc, #468]	@ (8002e68 <HAL_RCC_OscConfig+0x4c8>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0f0      	beq.n	8002c7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d106      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x312>
 8002ca4:	4b6f      	ldr	r3, [pc, #444]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	4a6e      	ldr	r2, [pc, #440]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002caa:	f043 0301 	orr.w	r3, r3, #1
 8002cae:	6213      	str	r3, [r2, #32]
 8002cb0:	e02d      	b.n	8002d0e <HAL_RCC_OscConfig+0x36e>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10c      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x334>
 8002cba:	4b6a      	ldr	r3, [pc, #424]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	4a69      	ldr	r2, [pc, #420]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002cc0:	f023 0301 	bic.w	r3, r3, #1
 8002cc4:	6213      	str	r3, [r2, #32]
 8002cc6:	4b67      	ldr	r3, [pc, #412]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	4a66      	ldr	r2, [pc, #408]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002ccc:	f023 0304 	bic.w	r3, r3, #4
 8002cd0:	6213      	str	r3, [r2, #32]
 8002cd2:	e01c      	b.n	8002d0e <HAL_RCC_OscConfig+0x36e>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	2b05      	cmp	r3, #5
 8002cda:	d10c      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x356>
 8002cdc:	4b61      	ldr	r3, [pc, #388]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4a60      	ldr	r2, [pc, #384]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002ce2:	f043 0304 	orr.w	r3, r3, #4
 8002ce6:	6213      	str	r3, [r2, #32]
 8002ce8:	4b5e      	ldr	r3, [pc, #376]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	4a5d      	ldr	r2, [pc, #372]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	6213      	str	r3, [r2, #32]
 8002cf4:	e00b      	b.n	8002d0e <HAL_RCC_OscConfig+0x36e>
 8002cf6:	4b5b      	ldr	r3, [pc, #364]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002cf8:	6a1b      	ldr	r3, [r3, #32]
 8002cfa:	4a5a      	ldr	r2, [pc, #360]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002cfc:	f023 0301 	bic.w	r3, r3, #1
 8002d00:	6213      	str	r3, [r2, #32]
 8002d02:	4b58      	ldr	r3, [pc, #352]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	4a57      	ldr	r2, [pc, #348]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002d08:	f023 0304 	bic.w	r3, r3, #4
 8002d0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d015      	beq.n	8002d42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d16:	f7fe fa85 	bl	8001224 <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d1c:	e00a      	b.n	8002d34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1e:	f7fe fa81 	bl	8001224 <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e0b1      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d34:	4b4b      	ldr	r3, [pc, #300]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002d36:	6a1b      	ldr	r3, [r3, #32]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0ee      	beq.n	8002d1e <HAL_RCC_OscConfig+0x37e>
 8002d40:	e014      	b.n	8002d6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d42:	f7fe fa6f 	bl	8001224 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d48:	e00a      	b.n	8002d60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d4a:	f7fe fa6b 	bl	8001224 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e09b      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d60:	4b40      	ldr	r3, [pc, #256]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1ee      	bne.n	8002d4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d105      	bne.n	8002d7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d72:	4b3c      	ldr	r3, [pc, #240]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	4a3b      	ldr	r2, [pc, #236]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002d78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f000 8087 	beq.w	8002e96 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d88:	4b36      	ldr	r3, [pc, #216]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 030c 	and.w	r3, r3, #12
 8002d90:	2b08      	cmp	r3, #8
 8002d92:	d061      	beq.n	8002e58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	69db      	ldr	r3, [r3, #28]
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d146      	bne.n	8002e2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d9c:	4b33      	ldr	r3, [pc, #204]	@ (8002e6c <HAL_RCC_OscConfig+0x4cc>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da2:	f7fe fa3f 	bl	8001224 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002daa:	f7fe fa3b 	bl	8001224 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e06d      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dbc:	4b29      	ldr	r3, [pc, #164]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1f0      	bne.n	8002daa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dd0:	d108      	bne.n	8002de4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002dd2:	4b24      	ldr	r3, [pc, #144]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	4921      	ldr	r1, [pc, #132]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002de0:	4313      	orrs	r3, r2
 8002de2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002de4:	4b1f      	ldr	r3, [pc, #124]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a19      	ldr	r1, [r3, #32]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df4:	430b      	orrs	r3, r1
 8002df6:	491b      	ldr	r1, [pc, #108]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e6c <HAL_RCC_OscConfig+0x4cc>)
 8002dfe:	2201      	movs	r2, #1
 8002e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e02:	f7fe fa0f 	bl	8001224 <HAL_GetTick>
 8002e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e08:	e008      	b.n	8002e1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e0a:	f7fe fa0b 	bl	8001224 <HAL_GetTick>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e03d      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e1c:	4b11      	ldr	r3, [pc, #68]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d0f0      	beq.n	8002e0a <HAL_RCC_OscConfig+0x46a>
 8002e28:	e035      	b.n	8002e96 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e2a:	4b10      	ldr	r3, [pc, #64]	@ (8002e6c <HAL_RCC_OscConfig+0x4cc>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e30:	f7fe f9f8 	bl	8001224 <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e38:	f7fe f9f4 	bl	8001224 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e026      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e4a:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <HAL_RCC_OscConfig+0x4c4>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1f0      	bne.n	8002e38 <HAL_RCC_OscConfig+0x498>
 8002e56:	e01e      	b.n	8002e96 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	69db      	ldr	r3, [r3, #28]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d107      	bne.n	8002e70 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e019      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
 8002e64:	40021000 	.word	0x40021000
 8002e68:	40007000 	.word	0x40007000
 8002e6c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e70:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea0 <HAL_RCC_OscConfig+0x500>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d106      	bne.n	8002e92 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d001      	beq.n	8002e96 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e000      	b.n	8002e98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3718      	adds	r7, #24
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40021000 	.word	0x40021000

08002ea4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e0d0      	b.n	800305a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb8:	4b6a      	ldr	r3, [pc, #424]	@ (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0307 	and.w	r3, r3, #7
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d910      	bls.n	8002ee8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ec6:	4b67      	ldr	r3, [pc, #412]	@ (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f023 0207 	bic.w	r2, r3, #7
 8002ece:	4965      	ldr	r1, [pc, #404]	@ (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ed6:	4b63      	ldr	r3, [pc, #396]	@ (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0307 	and.w	r3, r3, #7
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d001      	beq.n	8002ee8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e0b8      	b.n	800305a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d020      	beq.n	8002f36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0304 	and.w	r3, r3, #4
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d005      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f00:	4b59      	ldr	r3, [pc, #356]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	4a58      	ldr	r2, [pc, #352]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0308 	and.w	r3, r3, #8
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d005      	beq.n	8002f24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f18:	4b53      	ldr	r3, [pc, #332]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	4a52      	ldr	r2, [pc, #328]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f1e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002f22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f24:	4b50      	ldr	r3, [pc, #320]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	494d      	ldr	r1, [pc, #308]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d040      	beq.n	8002fc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d107      	bne.n	8002f5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4a:	4b47      	ldr	r3, [pc, #284]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d115      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e07f      	b.n	800305a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d107      	bne.n	8002f72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f62:	4b41      	ldr	r3, [pc, #260]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d109      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e073      	b.n	800305a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f72:	4b3d      	ldr	r3, [pc, #244]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e06b      	b.n	800305a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f82:	4b39      	ldr	r3, [pc, #228]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f023 0203 	bic.w	r2, r3, #3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	4936      	ldr	r1, [pc, #216]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f94:	f7fe f946 	bl	8001224 <HAL_GetTick>
 8002f98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f9a:	e00a      	b.n	8002fb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f9c:	f7fe f942 	bl	8001224 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e053      	b.n	800305a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb2:	4b2d      	ldr	r3, [pc, #180]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 020c 	and.w	r2, r3, #12
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d1eb      	bne.n	8002f9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fc4:	4b27      	ldr	r3, [pc, #156]	@ (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0307 	and.w	r3, r3, #7
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d210      	bcs.n	8002ff4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fd2:	4b24      	ldr	r3, [pc, #144]	@ (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f023 0207 	bic.w	r2, r3, #7
 8002fda:	4922      	ldr	r1, [pc, #136]	@ (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe2:	4b20      	ldr	r3, [pc, #128]	@ (8003064 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	683a      	ldr	r2, [r7, #0]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d001      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e032      	b.n	800305a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d008      	beq.n	8003012 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003000:	4b19      	ldr	r3, [pc, #100]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	4916      	ldr	r1, [pc, #88]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 800300e:	4313      	orrs	r3, r2
 8003010:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0308 	and.w	r3, r3, #8
 800301a:	2b00      	cmp	r3, #0
 800301c:	d009      	beq.n	8003032 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800301e:	4b12      	ldr	r3, [pc, #72]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	490e      	ldr	r1, [pc, #56]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 800302e:	4313      	orrs	r3, r2
 8003030:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003032:	f000 f821 	bl	8003078 <HAL_RCC_GetSysClockFreq>
 8003036:	4602      	mov	r2, r0
 8003038:	4b0b      	ldr	r3, [pc, #44]	@ (8003068 <HAL_RCC_ClockConfig+0x1c4>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	091b      	lsrs	r3, r3, #4
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	490a      	ldr	r1, [pc, #40]	@ (800306c <HAL_RCC_ClockConfig+0x1c8>)
 8003044:	5ccb      	ldrb	r3, [r1, r3]
 8003046:	fa22 f303 	lsr.w	r3, r2, r3
 800304a:	4a09      	ldr	r2, [pc, #36]	@ (8003070 <HAL_RCC_ClockConfig+0x1cc>)
 800304c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800304e:	4b09      	ldr	r3, [pc, #36]	@ (8003074 <HAL_RCC_ClockConfig+0x1d0>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4618      	mov	r0, r3
 8003054:	f7fe f8a4 	bl	80011a0 <HAL_InitTick>

  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40022000 	.word	0x40022000
 8003068:	40021000 	.word	0x40021000
 800306c:	080046c4 	.word	0x080046c4
 8003070:	20000008 	.word	0x20000008
 8003074:	2000000c 	.word	0x2000000c

08003078 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003078:	b480      	push	{r7}
 800307a:	b087      	sub	sp, #28
 800307c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800307e:	2300      	movs	r3, #0
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	2300      	movs	r3, #0
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	2300      	movs	r3, #0
 8003088:	617b      	str	r3, [r7, #20]
 800308a:	2300      	movs	r3, #0
 800308c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800308e:	2300      	movs	r3, #0
 8003090:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003092:	4b1e      	ldr	r3, [pc, #120]	@ (800310c <HAL_RCC_GetSysClockFreq+0x94>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f003 030c 	and.w	r3, r3, #12
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d002      	beq.n	80030a8 <HAL_RCC_GetSysClockFreq+0x30>
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d003      	beq.n	80030ae <HAL_RCC_GetSysClockFreq+0x36>
 80030a6:	e027      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030a8:	4b19      	ldr	r3, [pc, #100]	@ (8003110 <HAL_RCC_GetSysClockFreq+0x98>)
 80030aa:	613b      	str	r3, [r7, #16]
      break;
 80030ac:	e027      	b.n	80030fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	0c9b      	lsrs	r3, r3, #18
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	4a17      	ldr	r2, [pc, #92]	@ (8003114 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030b8:	5cd3      	ldrb	r3, [r2, r3]
 80030ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d010      	beq.n	80030e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030c6:	4b11      	ldr	r3, [pc, #68]	@ (800310c <HAL_RCC_GetSysClockFreq+0x94>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	0c5b      	lsrs	r3, r3, #17
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	4a11      	ldr	r2, [pc, #68]	@ (8003118 <HAL_RCC_GetSysClockFreq+0xa0>)
 80030d2:	5cd3      	ldrb	r3, [r2, r3]
 80030d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003110 <HAL_RCC_GetSysClockFreq+0x98>)
 80030da:	fb03 f202 	mul.w	r2, r3, r2
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e4:	617b      	str	r3, [r7, #20]
 80030e6:	e004      	b.n	80030f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a0c      	ldr	r2, [pc, #48]	@ (800311c <HAL_RCC_GetSysClockFreq+0xa4>)
 80030ec:	fb02 f303 	mul.w	r3, r2, r3
 80030f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	613b      	str	r3, [r7, #16]
      break;
 80030f6:	e002      	b.n	80030fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030f8:	4b05      	ldr	r3, [pc, #20]	@ (8003110 <HAL_RCC_GetSysClockFreq+0x98>)
 80030fa:	613b      	str	r3, [r7, #16]
      break;
 80030fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030fe:	693b      	ldr	r3, [r7, #16]
}
 8003100:	4618      	mov	r0, r3
 8003102:	371c      	adds	r7, #28
 8003104:	46bd      	mov	sp, r7
 8003106:	bc80      	pop	{r7}
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	40021000 	.word	0x40021000
 8003110:	007a1200 	.word	0x007a1200
 8003114:	080046dc 	.word	0x080046dc
 8003118:	080046ec 	.word	0x080046ec
 800311c:	003d0900 	.word	0x003d0900

08003120 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003124:	4b02      	ldr	r3, [pc, #8]	@ (8003130 <HAL_RCC_GetHCLKFreq+0x10>)
 8003126:	681b      	ldr	r3, [r3, #0]
}
 8003128:	4618      	mov	r0, r3
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr
 8003130:	20000008 	.word	0x20000008

08003134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003138:	f7ff fff2 	bl	8003120 <HAL_RCC_GetHCLKFreq>
 800313c:	4602      	mov	r2, r0
 800313e:	4b05      	ldr	r3, [pc, #20]	@ (8003154 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	0a1b      	lsrs	r3, r3, #8
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	4903      	ldr	r1, [pc, #12]	@ (8003158 <HAL_RCC_GetPCLK1Freq+0x24>)
 800314a:	5ccb      	ldrb	r3, [r1, r3]
 800314c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003150:	4618      	mov	r0, r3
 8003152:	bd80      	pop	{r7, pc}
 8003154:	40021000 	.word	0x40021000
 8003158:	080046d4 	.word	0x080046d4

0800315c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003160:	f7ff ffde 	bl	8003120 <HAL_RCC_GetHCLKFreq>
 8003164:	4602      	mov	r2, r0
 8003166:	4b05      	ldr	r3, [pc, #20]	@ (800317c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	0adb      	lsrs	r3, r3, #11
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	4903      	ldr	r1, [pc, #12]	@ (8003180 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003172:	5ccb      	ldrb	r3, [r1, r3]
 8003174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003178:	4618      	mov	r0, r3
 800317a:	bd80      	pop	{r7, pc}
 800317c:	40021000 	.word	0x40021000
 8003180:	080046d4 	.word	0x080046d4

08003184 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800318c:	4b0a      	ldr	r3, [pc, #40]	@ (80031b8 <RCC_Delay+0x34>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a0a      	ldr	r2, [pc, #40]	@ (80031bc <RCC_Delay+0x38>)
 8003192:	fba2 2303 	umull	r2, r3, r2, r3
 8003196:	0a5b      	lsrs	r3, r3, #9
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	fb02 f303 	mul.w	r3, r2, r3
 800319e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031a0:	bf00      	nop
  }
  while (Delay --);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1e5a      	subs	r2, r3, #1
 80031a6:	60fa      	str	r2, [r7, #12]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1f9      	bne.n	80031a0 <RCC_Delay+0x1c>
}
 80031ac:	bf00      	nop
 80031ae:	bf00      	nop
 80031b0:	3714      	adds	r7, #20
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr
 80031b8:	20000008 	.word	0x20000008
 80031bc:	10624dd3 	.word	0x10624dd3

080031c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e042      	b.n	8003258 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d106      	bne.n	80031ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7fd feca 	bl	8000f80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2224      	movs	r2, #36	@ 0x24
 80031f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68da      	ldr	r2, [r3, #12]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003202:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 fcd5 	bl	8003bb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	691a      	ldr	r2, [r3, #16]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003218:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	695a      	ldr	r2, [r3, #20]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003228:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68da      	ldr	r2, [r3, #12]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003238:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2220      	movs	r2, #32
 8003244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2220      	movs	r2, #32
 800324c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	4613      	mov	r3, r2
 800326c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b20      	cmp	r3, #32
 8003278:	d112      	bne.n	80032a0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d002      	beq.n	8003286 <HAL_UART_Receive_IT+0x26>
 8003280:	88fb      	ldrh	r3, [r7, #6]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e00b      	b.n	80032a2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003290:	88fb      	ldrh	r3, [r7, #6]
 8003292:	461a      	mov	r2, r3
 8003294:	68b9      	ldr	r1, [r7, #8]
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f000 fab7 	bl	800380a <UART_Start_Receive_IT>
 800329c:	4603      	mov	r3, r0
 800329e:	e000      	b.n	80032a2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80032a0:	2302      	movs	r3, #2
  }
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
	...

080032ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b0ba      	sub	sp, #232	@ 0xe8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80032d8:	2300      	movs	r3, #0
 80032da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80032de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032e2:	f003 030f 	and.w	r3, r3, #15
 80032e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80032ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d10f      	bne.n	8003312 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032f6:	f003 0320 	and.w	r3, r3, #32
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d009      	beq.n	8003312 <HAL_UART_IRQHandler+0x66>
 80032fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003302:	f003 0320 	and.w	r3, r3, #32
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fb93 	bl	8003a36 <UART_Receive_IT>
      return;
 8003310:	e25b      	b.n	80037ca <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003312:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 80de 	beq.w	80034d8 <HAL_UART_IRQHandler+0x22c>
 800331c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d106      	bne.n	8003336 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800332c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80d1 	beq.w	80034d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00b      	beq.n	800335a <HAL_UART_IRQHandler+0xae>
 8003342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003346:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800334a:	2b00      	cmp	r3, #0
 800334c:	d005      	beq.n	800335a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003352:	f043 0201 	orr.w	r2, r3, #1
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800335a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800335e:	f003 0304 	and.w	r3, r3, #4
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00b      	beq.n	800337e <HAL_UART_IRQHandler+0xd2>
 8003366:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d005      	beq.n	800337e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003376:	f043 0202 	orr.w	r2, r3, #2
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800337e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00b      	beq.n	80033a2 <HAL_UART_IRQHandler+0xf6>
 800338a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b00      	cmp	r3, #0
 8003394:	d005      	beq.n	80033a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339a:	f043 0204 	orr.w	r2, r3, #4
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80033a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033a6:	f003 0308 	and.w	r3, r3, #8
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d011      	beq.n	80033d2 <HAL_UART_IRQHandler+0x126>
 80033ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033b2:	f003 0320 	and.w	r3, r3, #32
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d105      	bne.n	80033c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80033ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d005      	beq.n	80033d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ca:	f043 0208 	orr.w	r2, r3, #8
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	f000 81f2 	beq.w	80037c0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033e0:	f003 0320 	and.w	r3, r3, #32
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d008      	beq.n	80033fa <HAL_UART_IRQHandler+0x14e>
 80033e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033ec:	f003 0320 	and.w	r3, r3, #32
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d002      	beq.n	80033fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 fb1e 	bl	8003a36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003404:	2b00      	cmp	r3, #0
 8003406:	bf14      	ite	ne
 8003408:	2301      	movne	r3, #1
 800340a:	2300      	moveq	r3, #0
 800340c:	b2db      	uxtb	r3, r3
 800340e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003416:	f003 0308 	and.w	r3, r3, #8
 800341a:	2b00      	cmp	r3, #0
 800341c:	d103      	bne.n	8003426 <HAL_UART_IRQHandler+0x17a>
 800341e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003422:	2b00      	cmp	r3, #0
 8003424:	d04f      	beq.n	80034c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 fa28 	bl	800387c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003436:	2b00      	cmp	r3, #0
 8003438:	d041      	beq.n	80034be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	3314      	adds	r3, #20
 8003440:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003444:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003448:	e853 3f00 	ldrex	r3, [r3]
 800344c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003450:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003454:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003458:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	3314      	adds	r3, #20
 8003462:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003466:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800346a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800346e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003472:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003476:	e841 2300 	strex	r3, r2, [r1]
 800347a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800347e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1d9      	bne.n	800343a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800348a:	2b00      	cmp	r3, #0
 800348c:	d013      	beq.n	80034b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003492:	4a7e      	ldr	r2, [pc, #504]	@ (800368c <HAL_UART_IRQHandler+0x3e0>)
 8003494:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800349a:	4618      	mov	r0, r3
 800349c:	f7fe f838 	bl	8001510 <HAL_DMA_Abort_IT>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d016      	beq.n	80034d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80034b0:	4610      	mov	r0, r2
 80034b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034b4:	e00e      	b.n	80034d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 f993 	bl	80037e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034bc:	e00a      	b.n	80034d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f98f 	bl	80037e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034c4:	e006      	b.n	80034d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 f98b 	bl	80037e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80034d2:	e175      	b.n	80037c0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034d4:	bf00      	nop
    return;
 80034d6:	e173      	b.n	80037c0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034dc:	2b01      	cmp	r3, #1
 80034de:	f040 814f 	bne.w	8003780 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80034e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034e6:	f003 0310 	and.w	r3, r3, #16
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 8148 	beq.w	8003780 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80034f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034f4:	f003 0310 	and.w	r3, r3, #16
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 8141 	beq.w	8003780 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80034fe:	2300      	movs	r3, #0
 8003500:	60bb      	str	r3, [r7, #8]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	60bb      	str	r3, [r7, #8]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	60bb      	str	r3, [r7, #8]
 8003512:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800351e:	2b00      	cmp	r3, #0
 8003520:	f000 80b6 	beq.w	8003690 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003530:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 8145 	beq.w	80037c4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800353e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003542:	429a      	cmp	r2, r3
 8003544:	f080 813e 	bcs.w	80037c4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800354e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	2b20      	cmp	r3, #32
 8003558:	f000 8088 	beq.w	800366c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	330c      	adds	r3, #12
 8003562:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003566:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800356a:	e853 3f00 	ldrex	r3, [r3]
 800356e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003572:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003576:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800357a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	330c      	adds	r3, #12
 8003584:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003588:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800358c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003590:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003594:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003598:	e841 2300 	strex	r3, r2, [r1]
 800359c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80035a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1d9      	bne.n	800355c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	3314      	adds	r3, #20
 80035ae:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035b2:	e853 3f00 	ldrex	r3, [r3]
 80035b6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80035b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035ba:	f023 0301 	bic.w	r3, r3, #1
 80035be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	3314      	adds	r3, #20
 80035c8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80035cc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80035d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80035d4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80035d8:	e841 2300 	strex	r3, r2, [r1]
 80035dc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80035de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1e1      	bne.n	80035a8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	3314      	adds	r3, #20
 80035ea:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035ee:	e853 3f00 	ldrex	r3, [r3]
 80035f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80035f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	3314      	adds	r3, #20
 8003604:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003608:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800360a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800360c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800360e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003610:	e841 2300 	strex	r3, r2, [r1]
 8003614:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003616:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1e3      	bne.n	80035e4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2220      	movs	r2, #32
 8003620:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	330c      	adds	r3, #12
 8003630:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003632:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003634:	e853 3f00 	ldrex	r3, [r3]
 8003638:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800363a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800363c:	f023 0310 	bic.w	r3, r3, #16
 8003640:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	330c      	adds	r3, #12
 800364a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800364e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003650:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003652:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003654:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003656:	e841 2300 	strex	r3, r2, [r1]
 800365a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800365c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1e3      	bne.n	800362a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003666:	4618      	mov	r0, r3
 8003668:	f7fd ff17 	bl	800149a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2202      	movs	r2, #2
 8003670:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800367a:	b29b      	uxth	r3, r3
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	b29b      	uxth	r3, r3
 8003680:	4619      	mov	r1, r3
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f8b6 	bl	80037f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003688:	e09c      	b.n	80037c4 <HAL_UART_IRQHandler+0x518>
 800368a:	bf00      	nop
 800368c:	08003941 	.word	0x08003941
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003698:	b29b      	uxth	r3, r3
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	f000 808e 	beq.w	80037c8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80036ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f000 8089 	beq.w	80037c8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	330c      	adds	r3, #12
 80036bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c0:	e853 3f00 	ldrex	r3, [r3]
 80036c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80036c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	330c      	adds	r3, #12
 80036d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80036da:	647a      	str	r2, [r7, #68]	@ 0x44
 80036dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80036e2:	e841 2300 	strex	r3, r2, [r1]
 80036e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80036e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1e3      	bne.n	80036b6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	3314      	adds	r3, #20
 80036f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f8:	e853 3f00 	ldrex	r3, [r3]
 80036fc:	623b      	str	r3, [r7, #32]
   return(result);
 80036fe:	6a3b      	ldr	r3, [r7, #32]
 8003700:	f023 0301 	bic.w	r3, r3, #1
 8003704:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	3314      	adds	r3, #20
 800370e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003712:	633a      	str	r2, [r7, #48]	@ 0x30
 8003714:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003716:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003718:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800371a:	e841 2300 	strex	r3, r2, [r1]
 800371e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1e3      	bne.n	80036ee <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2220      	movs	r2, #32
 800372a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	330c      	adds	r3, #12
 800373a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	e853 3f00 	ldrex	r3, [r3]
 8003742:	60fb      	str	r3, [r7, #12]
   return(result);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f023 0310 	bic.w	r3, r3, #16
 800374a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	330c      	adds	r3, #12
 8003754:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003758:	61fa      	str	r2, [r7, #28]
 800375a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800375c:	69b9      	ldr	r1, [r7, #24]
 800375e:	69fa      	ldr	r2, [r7, #28]
 8003760:	e841 2300 	strex	r3, r2, [r1]
 8003764:	617b      	str	r3, [r7, #20]
   return(result);
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1e3      	bne.n	8003734 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2202      	movs	r2, #2
 8003770:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003772:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003776:	4619      	mov	r1, r3
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 f83b 	bl	80037f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800377e:	e023      	b.n	80037c8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003788:	2b00      	cmp	r3, #0
 800378a:	d009      	beq.n	80037a0 <HAL_UART_IRQHandler+0x4f4>
 800378c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 f8e5 	bl	8003968 <UART_Transmit_IT>
    return;
 800379e:	e014      	b.n	80037ca <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80037a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00e      	beq.n	80037ca <HAL_UART_IRQHandler+0x51e>
 80037ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d008      	beq.n	80037ca <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f000 f924 	bl	8003a06 <UART_EndTransmit_IT>
    return;
 80037be:	e004      	b.n	80037ca <HAL_UART_IRQHandler+0x51e>
    return;
 80037c0:	bf00      	nop
 80037c2:	e002      	b.n	80037ca <HAL_UART_IRQHandler+0x51e>
      return;
 80037c4:	bf00      	nop
 80037c6:	e000      	b.n	80037ca <HAL_UART_IRQHandler+0x51e>
      return;
 80037c8:	bf00      	nop
  }
}
 80037ca:	37e8      	adds	r7, #232	@ 0xe8
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80037d8:	bf00      	nop
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	bc80      	pop	{r7}
 80037e0:	4770      	bx	lr

080037e2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80037e2:	b480      	push	{r7}
 80037e4:	b083      	sub	sp, #12
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bc80      	pop	{r7}
 80037f2:	4770      	bx	lr

080037f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	460b      	mov	r3, r1
 80037fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	bc80      	pop	{r7}
 8003808:	4770      	bx	lr

0800380a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800380a:	b480      	push	{r7}
 800380c:	b085      	sub	sp, #20
 800380e:	af00      	add	r7, sp, #0
 8003810:	60f8      	str	r0, [r7, #12]
 8003812:	60b9      	str	r1, [r7, #8]
 8003814:	4613      	mov	r3, r2
 8003816:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	68ba      	ldr	r2, [r7, #8]
 800381c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	88fa      	ldrh	r2, [r7, #6]
 8003822:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	88fa      	ldrh	r2, [r7, #6]
 8003828:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2222      	movs	r2, #34	@ 0x22
 8003834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d007      	beq.n	8003850 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800384e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695a      	ldr	r2, [r3, #20]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0201 	orr.w	r2, r2, #1
 800385e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68da      	ldr	r2, [r3, #12]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f042 0220 	orr.w	r2, r2, #32
 800386e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3714      	adds	r7, #20
 8003876:	46bd      	mov	sp, r7
 8003878:	bc80      	pop	{r7}
 800387a:	4770      	bx	lr

0800387c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800387c:	b480      	push	{r7}
 800387e:	b095      	sub	sp, #84	@ 0x54
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	330c      	adds	r3, #12
 800388a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800388e:	e853 3f00 	ldrex	r3, [r3]
 8003892:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003896:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800389a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	330c      	adds	r3, #12
 80038a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80038a4:	643a      	str	r2, [r7, #64]	@ 0x40
 80038a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038ac:	e841 2300 	strex	r3, r2, [r1]
 80038b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1e5      	bne.n	8003884 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	3314      	adds	r3, #20
 80038be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c0:	6a3b      	ldr	r3, [r7, #32]
 80038c2:	e853 3f00 	ldrex	r3, [r3]
 80038c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	f023 0301 	bic.w	r3, r3, #1
 80038ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	3314      	adds	r3, #20
 80038d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038e0:	e841 2300 	strex	r3, r2, [r1]
 80038e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1e5      	bne.n	80038b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d119      	bne.n	8003928 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	330c      	adds	r3, #12
 80038fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	e853 3f00 	ldrex	r3, [r3]
 8003902:	60bb      	str	r3, [r7, #8]
   return(result);
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	f023 0310 	bic.w	r3, r3, #16
 800390a:	647b      	str	r3, [r7, #68]	@ 0x44
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	330c      	adds	r3, #12
 8003912:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003914:	61ba      	str	r2, [r7, #24]
 8003916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003918:	6979      	ldr	r1, [r7, #20]
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	e841 2300 	strex	r3, r2, [r1]
 8003920:	613b      	str	r3, [r7, #16]
   return(result);
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1e5      	bne.n	80038f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2220      	movs	r2, #32
 800392c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003936:	bf00      	nop
 8003938:	3754      	adds	r7, #84	@ 0x54
 800393a:	46bd      	mov	sp, r7
 800393c:	bc80      	pop	{r7}
 800393e:	4770      	bx	lr

08003940 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f7ff ff41 	bl	80037e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003960:	bf00      	nop
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b21      	cmp	r3, #33	@ 0x21
 800397a:	d13e      	bne.n	80039fa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003984:	d114      	bne.n	80039b0 <UART_Transmit_IT+0x48>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d110      	bne.n	80039b0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	881b      	ldrh	r3, [r3, #0]
 8003998:	461a      	mov	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039a2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	1c9a      	adds	r2, r3, #2
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	621a      	str	r2, [r3, #32]
 80039ae:	e008      	b.n	80039c2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	1c59      	adds	r1, r3, #1
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6211      	str	r1, [r2, #32]
 80039ba:	781a      	ldrb	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	3b01      	subs	r3, #1
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	4619      	mov	r1, r3
 80039d0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10f      	bne.n	80039f6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68da      	ldr	r2, [r3, #12]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039e4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68da      	ldr	r2, [r3, #12]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039f4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80039f6:	2300      	movs	r3, #0
 80039f8:	e000      	b.n	80039fc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80039fa:	2302      	movs	r3, #2
  }
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr

08003a06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a06:	b580      	push	{r7, lr}
 8003a08:	b082      	sub	sp, #8
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68da      	ldr	r2, [r3, #12]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2220      	movs	r2, #32
 8003a22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7ff fed2 	bl	80037d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b08c      	sub	sp, #48	@ 0x30
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b22      	cmp	r3, #34	@ 0x22
 8003a48:	f040 80ae 	bne.w	8003ba8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a54:	d117      	bne.n	8003a86 <UART_Receive_IT+0x50>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d113      	bne.n	8003a86 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a66:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a78:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7e:	1c9a      	adds	r2, r3, #2
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a84:	e026      	b.n	8003ad4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a98:	d007      	beq.n	8003aaa <UART_Receive_IT+0x74>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d10a      	bne.n	8003ab8 <UART_Receive_IT+0x82>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d106      	bne.n	8003ab8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab4:	701a      	strb	r2, [r3, #0]
 8003ab6:	e008      	b.n	8003aca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ac8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ace:	1c5a      	adds	r2, r3, #1
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	3b01      	subs	r3, #1
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d15d      	bne.n	8003ba4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 0220 	bic.w	r2, r2, #32
 8003af6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	695a      	ldr	r2, [r3, #20]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f022 0201 	bic.w	r2, r2, #1
 8003b16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d135      	bne.n	8003b9a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	330c      	adds	r3, #12
 8003b3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	e853 3f00 	ldrex	r3, [r3]
 8003b42:	613b      	str	r3, [r7, #16]
   return(result);
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	f023 0310 	bic.w	r3, r3, #16
 8003b4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	330c      	adds	r3, #12
 8003b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b54:	623a      	str	r2, [r7, #32]
 8003b56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b58:	69f9      	ldr	r1, [r7, #28]
 8003b5a:	6a3a      	ldr	r2, [r7, #32]
 8003b5c:	e841 2300 	strex	r3, r2, [r1]
 8003b60:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1e5      	bne.n	8003b34 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0310 	and.w	r3, r3, #16
 8003b72:	2b10      	cmp	r3, #16
 8003b74:	d10a      	bne.n	8003b8c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b76:	2300      	movs	r3, #0
 8003b78:	60fb      	str	r3, [r7, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b90:	4619      	mov	r1, r3
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f7ff fe2e 	bl	80037f4 <HAL_UARTEx_RxEventCallback>
 8003b98:	e002      	b.n	8003ba0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7fc ff44 	bl	8000a28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	e002      	b.n	8003baa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	e000      	b.n	8003baa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003ba8:	2302      	movs	r3, #2
  }
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3730      	adds	r7, #48	@ 0x30
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
	...

08003bb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003bee:	f023 030c 	bic.w	r3, r3, #12
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	6812      	ldr	r2, [r2, #0]
 8003bf6:	68b9      	ldr	r1, [r7, #8]
 8003bf8:	430b      	orrs	r3, r1
 8003bfa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699a      	ldr	r2, [r3, #24]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	430a      	orrs	r2, r1
 8003c10:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a2c      	ldr	r2, [pc, #176]	@ (8003cc8 <UART_SetConfig+0x114>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d103      	bne.n	8003c24 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003c1c:	f7ff fa9e 	bl	800315c <HAL_RCC_GetPCLK2Freq>
 8003c20:	60f8      	str	r0, [r7, #12]
 8003c22:	e002      	b.n	8003c2a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c24:	f7ff fa86 	bl	8003134 <HAL_RCC_GetPCLK1Freq>
 8003c28:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	4413      	add	r3, r2
 8003c32:	009a      	lsls	r2, r3, #2
 8003c34:	441a      	add	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c40:	4a22      	ldr	r2, [pc, #136]	@ (8003ccc <UART_SetConfig+0x118>)
 8003c42:	fba2 2303 	umull	r2, r3, r2, r3
 8003c46:	095b      	lsrs	r3, r3, #5
 8003c48:	0119      	lsls	r1, r3, #4
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	4413      	add	r3, r2
 8003c52:	009a      	lsls	r2, r3, #2
 8003c54:	441a      	add	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c60:	4b1a      	ldr	r3, [pc, #104]	@ (8003ccc <UART_SetConfig+0x118>)
 8003c62:	fba3 0302 	umull	r0, r3, r3, r2
 8003c66:	095b      	lsrs	r3, r3, #5
 8003c68:	2064      	movs	r0, #100	@ 0x64
 8003c6a:	fb00 f303 	mul.w	r3, r0, r3
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	011b      	lsls	r3, r3, #4
 8003c72:	3332      	adds	r3, #50	@ 0x32
 8003c74:	4a15      	ldr	r2, [pc, #84]	@ (8003ccc <UART_SetConfig+0x118>)
 8003c76:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7a:	095b      	lsrs	r3, r3, #5
 8003c7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c80:	4419      	add	r1, r3
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	4613      	mov	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	4413      	add	r3, r2
 8003c8a:	009a      	lsls	r2, r3, #2
 8003c8c:	441a      	add	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c98:	4b0c      	ldr	r3, [pc, #48]	@ (8003ccc <UART_SetConfig+0x118>)
 8003c9a:	fba3 0302 	umull	r0, r3, r3, r2
 8003c9e:	095b      	lsrs	r3, r3, #5
 8003ca0:	2064      	movs	r0, #100	@ 0x64
 8003ca2:	fb00 f303 	mul.w	r3, r0, r3
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	3332      	adds	r3, #50	@ 0x32
 8003cac:	4a07      	ldr	r2, [pc, #28]	@ (8003ccc <UART_SetConfig+0x118>)
 8003cae:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb2:	095b      	lsrs	r3, r3, #5
 8003cb4:	f003 020f 	and.w	r2, r3, #15
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	440a      	add	r2, r1
 8003cbe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003cc0:	bf00      	nop
 8003cc2:	3710      	adds	r7, #16
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	40013800 	.word	0x40013800
 8003ccc:	51eb851f 	.word	0x51eb851f

08003cd0 <_vsiprintf_r>:
 8003cd0:	b500      	push	{lr}
 8003cd2:	b09b      	sub	sp, #108	@ 0x6c
 8003cd4:	9100      	str	r1, [sp, #0]
 8003cd6:	9104      	str	r1, [sp, #16]
 8003cd8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003cdc:	9105      	str	r1, [sp, #20]
 8003cde:	9102      	str	r1, [sp, #8]
 8003ce0:	4905      	ldr	r1, [pc, #20]	@ (8003cf8 <_vsiprintf_r+0x28>)
 8003ce2:	9103      	str	r1, [sp, #12]
 8003ce4:	4669      	mov	r1, sp
 8003ce6:	f000 f999 	bl	800401c <_svfiprintf_r>
 8003cea:	2200      	movs	r2, #0
 8003cec:	9b00      	ldr	r3, [sp, #0]
 8003cee:	701a      	strb	r2, [r3, #0]
 8003cf0:	b01b      	add	sp, #108	@ 0x6c
 8003cf2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003cf6:	bf00      	nop
 8003cf8:	ffff0208 	.word	0xffff0208

08003cfc <vsiprintf>:
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	460a      	mov	r2, r1
 8003d00:	4601      	mov	r1, r0
 8003d02:	4802      	ldr	r0, [pc, #8]	@ (8003d0c <vsiprintf+0x10>)
 8003d04:	6800      	ldr	r0, [r0, #0]
 8003d06:	f7ff bfe3 	b.w	8003cd0 <_vsiprintf_r>
 8003d0a:	bf00      	nop
 8003d0c:	20000014 	.word	0x20000014

08003d10 <memset>:
 8003d10:	4603      	mov	r3, r0
 8003d12:	4402      	add	r2, r0
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d100      	bne.n	8003d1a <memset+0xa>
 8003d18:	4770      	bx	lr
 8003d1a:	f803 1b01 	strb.w	r1, [r3], #1
 8003d1e:	e7f9      	b.n	8003d14 <memset+0x4>

08003d20 <__errno>:
 8003d20:	4b01      	ldr	r3, [pc, #4]	@ (8003d28 <__errno+0x8>)
 8003d22:	6818      	ldr	r0, [r3, #0]
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	20000014 	.word	0x20000014

08003d2c <__libc_init_array>:
 8003d2c:	b570      	push	{r4, r5, r6, lr}
 8003d2e:	2600      	movs	r6, #0
 8003d30:	4d0c      	ldr	r5, [pc, #48]	@ (8003d64 <__libc_init_array+0x38>)
 8003d32:	4c0d      	ldr	r4, [pc, #52]	@ (8003d68 <__libc_init_array+0x3c>)
 8003d34:	1b64      	subs	r4, r4, r5
 8003d36:	10a4      	asrs	r4, r4, #2
 8003d38:	42a6      	cmp	r6, r4
 8003d3a:	d109      	bne.n	8003d50 <__libc_init_array+0x24>
 8003d3c:	f000 fc78 	bl	8004630 <_init>
 8003d40:	2600      	movs	r6, #0
 8003d42:	4d0a      	ldr	r5, [pc, #40]	@ (8003d6c <__libc_init_array+0x40>)
 8003d44:	4c0a      	ldr	r4, [pc, #40]	@ (8003d70 <__libc_init_array+0x44>)
 8003d46:	1b64      	subs	r4, r4, r5
 8003d48:	10a4      	asrs	r4, r4, #2
 8003d4a:	42a6      	cmp	r6, r4
 8003d4c:	d105      	bne.n	8003d5a <__libc_init_array+0x2e>
 8003d4e:	bd70      	pop	{r4, r5, r6, pc}
 8003d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d54:	4798      	blx	r3
 8003d56:	3601      	adds	r6, #1
 8003d58:	e7ee      	b.n	8003d38 <__libc_init_array+0xc>
 8003d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d5e:	4798      	blx	r3
 8003d60:	3601      	adds	r6, #1
 8003d62:	e7f2      	b.n	8003d4a <__libc_init_array+0x1e>
 8003d64:	08004724 	.word	0x08004724
 8003d68:	08004724 	.word	0x08004724
 8003d6c:	08004724 	.word	0x08004724
 8003d70:	08004728 	.word	0x08004728

08003d74 <__retarget_lock_acquire_recursive>:
 8003d74:	4770      	bx	lr

08003d76 <__retarget_lock_release_recursive>:
 8003d76:	4770      	bx	lr

08003d78 <_free_r>:
 8003d78:	b538      	push	{r3, r4, r5, lr}
 8003d7a:	4605      	mov	r5, r0
 8003d7c:	2900      	cmp	r1, #0
 8003d7e:	d040      	beq.n	8003e02 <_free_r+0x8a>
 8003d80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d84:	1f0c      	subs	r4, r1, #4
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	bfb8      	it	lt
 8003d8a:	18e4      	addlt	r4, r4, r3
 8003d8c:	f000 f8de 	bl	8003f4c <__malloc_lock>
 8003d90:	4a1c      	ldr	r2, [pc, #112]	@ (8003e04 <_free_r+0x8c>)
 8003d92:	6813      	ldr	r3, [r2, #0]
 8003d94:	b933      	cbnz	r3, 8003da4 <_free_r+0x2c>
 8003d96:	6063      	str	r3, [r4, #4]
 8003d98:	6014      	str	r4, [r2, #0]
 8003d9a:	4628      	mov	r0, r5
 8003d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003da0:	f000 b8da 	b.w	8003f58 <__malloc_unlock>
 8003da4:	42a3      	cmp	r3, r4
 8003da6:	d908      	bls.n	8003dba <_free_r+0x42>
 8003da8:	6820      	ldr	r0, [r4, #0]
 8003daa:	1821      	adds	r1, r4, r0
 8003dac:	428b      	cmp	r3, r1
 8003dae:	bf01      	itttt	eq
 8003db0:	6819      	ldreq	r1, [r3, #0]
 8003db2:	685b      	ldreq	r3, [r3, #4]
 8003db4:	1809      	addeq	r1, r1, r0
 8003db6:	6021      	streq	r1, [r4, #0]
 8003db8:	e7ed      	b.n	8003d96 <_free_r+0x1e>
 8003dba:	461a      	mov	r2, r3
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	b10b      	cbz	r3, 8003dc4 <_free_r+0x4c>
 8003dc0:	42a3      	cmp	r3, r4
 8003dc2:	d9fa      	bls.n	8003dba <_free_r+0x42>
 8003dc4:	6811      	ldr	r1, [r2, #0]
 8003dc6:	1850      	adds	r0, r2, r1
 8003dc8:	42a0      	cmp	r0, r4
 8003dca:	d10b      	bne.n	8003de4 <_free_r+0x6c>
 8003dcc:	6820      	ldr	r0, [r4, #0]
 8003dce:	4401      	add	r1, r0
 8003dd0:	1850      	adds	r0, r2, r1
 8003dd2:	4283      	cmp	r3, r0
 8003dd4:	6011      	str	r1, [r2, #0]
 8003dd6:	d1e0      	bne.n	8003d9a <_free_r+0x22>
 8003dd8:	6818      	ldr	r0, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	4408      	add	r0, r1
 8003dde:	6010      	str	r0, [r2, #0]
 8003de0:	6053      	str	r3, [r2, #4]
 8003de2:	e7da      	b.n	8003d9a <_free_r+0x22>
 8003de4:	d902      	bls.n	8003dec <_free_r+0x74>
 8003de6:	230c      	movs	r3, #12
 8003de8:	602b      	str	r3, [r5, #0]
 8003dea:	e7d6      	b.n	8003d9a <_free_r+0x22>
 8003dec:	6820      	ldr	r0, [r4, #0]
 8003dee:	1821      	adds	r1, r4, r0
 8003df0:	428b      	cmp	r3, r1
 8003df2:	bf01      	itttt	eq
 8003df4:	6819      	ldreq	r1, [r3, #0]
 8003df6:	685b      	ldreq	r3, [r3, #4]
 8003df8:	1809      	addeq	r1, r1, r0
 8003dfa:	6021      	streq	r1, [r4, #0]
 8003dfc:	6063      	str	r3, [r4, #4]
 8003dfe:	6054      	str	r4, [r2, #4]
 8003e00:	e7cb      	b.n	8003d9a <_free_r+0x22>
 8003e02:	bd38      	pop	{r3, r4, r5, pc}
 8003e04:	2000039c 	.word	0x2000039c

08003e08 <sbrk_aligned>:
 8003e08:	b570      	push	{r4, r5, r6, lr}
 8003e0a:	4e0f      	ldr	r6, [pc, #60]	@ (8003e48 <sbrk_aligned+0x40>)
 8003e0c:	460c      	mov	r4, r1
 8003e0e:	6831      	ldr	r1, [r6, #0]
 8003e10:	4605      	mov	r5, r0
 8003e12:	b911      	cbnz	r1, 8003e1a <sbrk_aligned+0x12>
 8003e14:	f000 fbaa 	bl	800456c <_sbrk_r>
 8003e18:	6030      	str	r0, [r6, #0]
 8003e1a:	4621      	mov	r1, r4
 8003e1c:	4628      	mov	r0, r5
 8003e1e:	f000 fba5 	bl	800456c <_sbrk_r>
 8003e22:	1c43      	adds	r3, r0, #1
 8003e24:	d103      	bne.n	8003e2e <sbrk_aligned+0x26>
 8003e26:	f04f 34ff 	mov.w	r4, #4294967295
 8003e2a:	4620      	mov	r0, r4
 8003e2c:	bd70      	pop	{r4, r5, r6, pc}
 8003e2e:	1cc4      	adds	r4, r0, #3
 8003e30:	f024 0403 	bic.w	r4, r4, #3
 8003e34:	42a0      	cmp	r0, r4
 8003e36:	d0f8      	beq.n	8003e2a <sbrk_aligned+0x22>
 8003e38:	1a21      	subs	r1, r4, r0
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	f000 fb96 	bl	800456c <_sbrk_r>
 8003e40:	3001      	adds	r0, #1
 8003e42:	d1f2      	bne.n	8003e2a <sbrk_aligned+0x22>
 8003e44:	e7ef      	b.n	8003e26 <sbrk_aligned+0x1e>
 8003e46:	bf00      	nop
 8003e48:	20000398 	.word	0x20000398

08003e4c <_malloc_r>:
 8003e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e50:	1ccd      	adds	r5, r1, #3
 8003e52:	f025 0503 	bic.w	r5, r5, #3
 8003e56:	3508      	adds	r5, #8
 8003e58:	2d0c      	cmp	r5, #12
 8003e5a:	bf38      	it	cc
 8003e5c:	250c      	movcc	r5, #12
 8003e5e:	2d00      	cmp	r5, #0
 8003e60:	4606      	mov	r6, r0
 8003e62:	db01      	blt.n	8003e68 <_malloc_r+0x1c>
 8003e64:	42a9      	cmp	r1, r5
 8003e66:	d904      	bls.n	8003e72 <_malloc_r+0x26>
 8003e68:	230c      	movs	r3, #12
 8003e6a:	6033      	str	r3, [r6, #0]
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f48 <_malloc_r+0xfc>
 8003e76:	f000 f869 	bl	8003f4c <__malloc_lock>
 8003e7a:	f8d8 3000 	ldr.w	r3, [r8]
 8003e7e:	461c      	mov	r4, r3
 8003e80:	bb44      	cbnz	r4, 8003ed4 <_malloc_r+0x88>
 8003e82:	4629      	mov	r1, r5
 8003e84:	4630      	mov	r0, r6
 8003e86:	f7ff ffbf 	bl	8003e08 <sbrk_aligned>
 8003e8a:	1c43      	adds	r3, r0, #1
 8003e8c:	4604      	mov	r4, r0
 8003e8e:	d158      	bne.n	8003f42 <_malloc_r+0xf6>
 8003e90:	f8d8 4000 	ldr.w	r4, [r8]
 8003e94:	4627      	mov	r7, r4
 8003e96:	2f00      	cmp	r7, #0
 8003e98:	d143      	bne.n	8003f22 <_malloc_r+0xd6>
 8003e9a:	2c00      	cmp	r4, #0
 8003e9c:	d04b      	beq.n	8003f36 <_malloc_r+0xea>
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	4639      	mov	r1, r7
 8003ea2:	4630      	mov	r0, r6
 8003ea4:	eb04 0903 	add.w	r9, r4, r3
 8003ea8:	f000 fb60 	bl	800456c <_sbrk_r>
 8003eac:	4581      	cmp	r9, r0
 8003eae:	d142      	bne.n	8003f36 <_malloc_r+0xea>
 8003eb0:	6821      	ldr	r1, [r4, #0]
 8003eb2:	4630      	mov	r0, r6
 8003eb4:	1a6d      	subs	r5, r5, r1
 8003eb6:	4629      	mov	r1, r5
 8003eb8:	f7ff ffa6 	bl	8003e08 <sbrk_aligned>
 8003ebc:	3001      	adds	r0, #1
 8003ebe:	d03a      	beq.n	8003f36 <_malloc_r+0xea>
 8003ec0:	6823      	ldr	r3, [r4, #0]
 8003ec2:	442b      	add	r3, r5
 8003ec4:	6023      	str	r3, [r4, #0]
 8003ec6:	f8d8 3000 	ldr.w	r3, [r8]
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	bb62      	cbnz	r2, 8003f28 <_malloc_r+0xdc>
 8003ece:	f8c8 7000 	str.w	r7, [r8]
 8003ed2:	e00f      	b.n	8003ef4 <_malloc_r+0xa8>
 8003ed4:	6822      	ldr	r2, [r4, #0]
 8003ed6:	1b52      	subs	r2, r2, r5
 8003ed8:	d420      	bmi.n	8003f1c <_malloc_r+0xd0>
 8003eda:	2a0b      	cmp	r2, #11
 8003edc:	d917      	bls.n	8003f0e <_malloc_r+0xc2>
 8003ede:	1961      	adds	r1, r4, r5
 8003ee0:	42a3      	cmp	r3, r4
 8003ee2:	6025      	str	r5, [r4, #0]
 8003ee4:	bf18      	it	ne
 8003ee6:	6059      	strne	r1, [r3, #4]
 8003ee8:	6863      	ldr	r3, [r4, #4]
 8003eea:	bf08      	it	eq
 8003eec:	f8c8 1000 	streq.w	r1, [r8]
 8003ef0:	5162      	str	r2, [r4, r5]
 8003ef2:	604b      	str	r3, [r1, #4]
 8003ef4:	4630      	mov	r0, r6
 8003ef6:	f000 f82f 	bl	8003f58 <__malloc_unlock>
 8003efa:	f104 000b 	add.w	r0, r4, #11
 8003efe:	1d23      	adds	r3, r4, #4
 8003f00:	f020 0007 	bic.w	r0, r0, #7
 8003f04:	1ac2      	subs	r2, r0, r3
 8003f06:	bf1c      	itt	ne
 8003f08:	1a1b      	subne	r3, r3, r0
 8003f0a:	50a3      	strne	r3, [r4, r2]
 8003f0c:	e7af      	b.n	8003e6e <_malloc_r+0x22>
 8003f0e:	6862      	ldr	r2, [r4, #4]
 8003f10:	42a3      	cmp	r3, r4
 8003f12:	bf0c      	ite	eq
 8003f14:	f8c8 2000 	streq.w	r2, [r8]
 8003f18:	605a      	strne	r2, [r3, #4]
 8003f1a:	e7eb      	b.n	8003ef4 <_malloc_r+0xa8>
 8003f1c:	4623      	mov	r3, r4
 8003f1e:	6864      	ldr	r4, [r4, #4]
 8003f20:	e7ae      	b.n	8003e80 <_malloc_r+0x34>
 8003f22:	463c      	mov	r4, r7
 8003f24:	687f      	ldr	r7, [r7, #4]
 8003f26:	e7b6      	b.n	8003e96 <_malloc_r+0x4a>
 8003f28:	461a      	mov	r2, r3
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	42a3      	cmp	r3, r4
 8003f2e:	d1fb      	bne.n	8003f28 <_malloc_r+0xdc>
 8003f30:	2300      	movs	r3, #0
 8003f32:	6053      	str	r3, [r2, #4]
 8003f34:	e7de      	b.n	8003ef4 <_malloc_r+0xa8>
 8003f36:	230c      	movs	r3, #12
 8003f38:	4630      	mov	r0, r6
 8003f3a:	6033      	str	r3, [r6, #0]
 8003f3c:	f000 f80c 	bl	8003f58 <__malloc_unlock>
 8003f40:	e794      	b.n	8003e6c <_malloc_r+0x20>
 8003f42:	6005      	str	r5, [r0, #0]
 8003f44:	e7d6      	b.n	8003ef4 <_malloc_r+0xa8>
 8003f46:	bf00      	nop
 8003f48:	2000039c 	.word	0x2000039c

08003f4c <__malloc_lock>:
 8003f4c:	4801      	ldr	r0, [pc, #4]	@ (8003f54 <__malloc_lock+0x8>)
 8003f4e:	f7ff bf11 	b.w	8003d74 <__retarget_lock_acquire_recursive>
 8003f52:	bf00      	nop
 8003f54:	20000394 	.word	0x20000394

08003f58 <__malloc_unlock>:
 8003f58:	4801      	ldr	r0, [pc, #4]	@ (8003f60 <__malloc_unlock+0x8>)
 8003f5a:	f7ff bf0c 	b.w	8003d76 <__retarget_lock_release_recursive>
 8003f5e:	bf00      	nop
 8003f60:	20000394 	.word	0x20000394

08003f64 <__ssputs_r>:
 8003f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f68:	461f      	mov	r7, r3
 8003f6a:	688e      	ldr	r6, [r1, #8]
 8003f6c:	4682      	mov	sl, r0
 8003f6e:	42be      	cmp	r6, r7
 8003f70:	460c      	mov	r4, r1
 8003f72:	4690      	mov	r8, r2
 8003f74:	680b      	ldr	r3, [r1, #0]
 8003f76:	d82d      	bhi.n	8003fd4 <__ssputs_r+0x70>
 8003f78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003f7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003f80:	d026      	beq.n	8003fd0 <__ssputs_r+0x6c>
 8003f82:	6965      	ldr	r5, [r4, #20]
 8003f84:	6909      	ldr	r1, [r1, #16]
 8003f86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f8a:	eba3 0901 	sub.w	r9, r3, r1
 8003f8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f92:	1c7b      	adds	r3, r7, #1
 8003f94:	444b      	add	r3, r9
 8003f96:	106d      	asrs	r5, r5, #1
 8003f98:	429d      	cmp	r5, r3
 8003f9a:	bf38      	it	cc
 8003f9c:	461d      	movcc	r5, r3
 8003f9e:	0553      	lsls	r3, r2, #21
 8003fa0:	d527      	bpl.n	8003ff2 <__ssputs_r+0x8e>
 8003fa2:	4629      	mov	r1, r5
 8003fa4:	f7ff ff52 	bl	8003e4c <_malloc_r>
 8003fa8:	4606      	mov	r6, r0
 8003faa:	b360      	cbz	r0, 8004006 <__ssputs_r+0xa2>
 8003fac:	464a      	mov	r2, r9
 8003fae:	6921      	ldr	r1, [r4, #16]
 8003fb0:	f000 fafa 	bl	80045a8 <memcpy>
 8003fb4:	89a3      	ldrh	r3, [r4, #12]
 8003fb6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003fba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fbe:	81a3      	strh	r3, [r4, #12]
 8003fc0:	6126      	str	r6, [r4, #16]
 8003fc2:	444e      	add	r6, r9
 8003fc4:	6026      	str	r6, [r4, #0]
 8003fc6:	463e      	mov	r6, r7
 8003fc8:	6165      	str	r5, [r4, #20]
 8003fca:	eba5 0509 	sub.w	r5, r5, r9
 8003fce:	60a5      	str	r5, [r4, #8]
 8003fd0:	42be      	cmp	r6, r7
 8003fd2:	d900      	bls.n	8003fd6 <__ssputs_r+0x72>
 8003fd4:	463e      	mov	r6, r7
 8003fd6:	4632      	mov	r2, r6
 8003fd8:	4641      	mov	r1, r8
 8003fda:	6820      	ldr	r0, [r4, #0]
 8003fdc:	f000 faac 	bl	8004538 <memmove>
 8003fe0:	2000      	movs	r0, #0
 8003fe2:	68a3      	ldr	r3, [r4, #8]
 8003fe4:	1b9b      	subs	r3, r3, r6
 8003fe6:	60a3      	str	r3, [r4, #8]
 8003fe8:	6823      	ldr	r3, [r4, #0]
 8003fea:	4433      	add	r3, r6
 8003fec:	6023      	str	r3, [r4, #0]
 8003fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ff2:	462a      	mov	r2, r5
 8003ff4:	f000 fae6 	bl	80045c4 <_realloc_r>
 8003ff8:	4606      	mov	r6, r0
 8003ffa:	2800      	cmp	r0, #0
 8003ffc:	d1e0      	bne.n	8003fc0 <__ssputs_r+0x5c>
 8003ffe:	4650      	mov	r0, sl
 8004000:	6921      	ldr	r1, [r4, #16]
 8004002:	f7ff feb9 	bl	8003d78 <_free_r>
 8004006:	230c      	movs	r3, #12
 8004008:	f8ca 3000 	str.w	r3, [sl]
 800400c:	89a3      	ldrh	r3, [r4, #12]
 800400e:	f04f 30ff 	mov.w	r0, #4294967295
 8004012:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004016:	81a3      	strh	r3, [r4, #12]
 8004018:	e7e9      	b.n	8003fee <__ssputs_r+0x8a>
	...

0800401c <_svfiprintf_r>:
 800401c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004020:	4698      	mov	r8, r3
 8004022:	898b      	ldrh	r3, [r1, #12]
 8004024:	4607      	mov	r7, r0
 8004026:	061b      	lsls	r3, r3, #24
 8004028:	460d      	mov	r5, r1
 800402a:	4614      	mov	r4, r2
 800402c:	b09d      	sub	sp, #116	@ 0x74
 800402e:	d510      	bpl.n	8004052 <_svfiprintf_r+0x36>
 8004030:	690b      	ldr	r3, [r1, #16]
 8004032:	b973      	cbnz	r3, 8004052 <_svfiprintf_r+0x36>
 8004034:	2140      	movs	r1, #64	@ 0x40
 8004036:	f7ff ff09 	bl	8003e4c <_malloc_r>
 800403a:	6028      	str	r0, [r5, #0]
 800403c:	6128      	str	r0, [r5, #16]
 800403e:	b930      	cbnz	r0, 800404e <_svfiprintf_r+0x32>
 8004040:	230c      	movs	r3, #12
 8004042:	603b      	str	r3, [r7, #0]
 8004044:	f04f 30ff 	mov.w	r0, #4294967295
 8004048:	b01d      	add	sp, #116	@ 0x74
 800404a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800404e:	2340      	movs	r3, #64	@ 0x40
 8004050:	616b      	str	r3, [r5, #20]
 8004052:	2300      	movs	r3, #0
 8004054:	9309      	str	r3, [sp, #36]	@ 0x24
 8004056:	2320      	movs	r3, #32
 8004058:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800405c:	2330      	movs	r3, #48	@ 0x30
 800405e:	f04f 0901 	mov.w	r9, #1
 8004062:	f8cd 800c 	str.w	r8, [sp, #12]
 8004066:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004200 <_svfiprintf_r+0x1e4>
 800406a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800406e:	4623      	mov	r3, r4
 8004070:	469a      	mov	sl, r3
 8004072:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004076:	b10a      	cbz	r2, 800407c <_svfiprintf_r+0x60>
 8004078:	2a25      	cmp	r2, #37	@ 0x25
 800407a:	d1f9      	bne.n	8004070 <_svfiprintf_r+0x54>
 800407c:	ebba 0b04 	subs.w	fp, sl, r4
 8004080:	d00b      	beq.n	800409a <_svfiprintf_r+0x7e>
 8004082:	465b      	mov	r3, fp
 8004084:	4622      	mov	r2, r4
 8004086:	4629      	mov	r1, r5
 8004088:	4638      	mov	r0, r7
 800408a:	f7ff ff6b 	bl	8003f64 <__ssputs_r>
 800408e:	3001      	adds	r0, #1
 8004090:	f000 80a7 	beq.w	80041e2 <_svfiprintf_r+0x1c6>
 8004094:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004096:	445a      	add	r2, fp
 8004098:	9209      	str	r2, [sp, #36]	@ 0x24
 800409a:	f89a 3000 	ldrb.w	r3, [sl]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 809f 	beq.w	80041e2 <_svfiprintf_r+0x1c6>
 80040a4:	2300      	movs	r3, #0
 80040a6:	f04f 32ff 	mov.w	r2, #4294967295
 80040aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040ae:	f10a 0a01 	add.w	sl, sl, #1
 80040b2:	9304      	str	r3, [sp, #16]
 80040b4:	9307      	str	r3, [sp, #28]
 80040b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80040ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80040bc:	4654      	mov	r4, sl
 80040be:	2205      	movs	r2, #5
 80040c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040c4:	484e      	ldr	r0, [pc, #312]	@ (8004200 <_svfiprintf_r+0x1e4>)
 80040c6:	f000 fa61 	bl	800458c <memchr>
 80040ca:	9a04      	ldr	r2, [sp, #16]
 80040cc:	b9d8      	cbnz	r0, 8004106 <_svfiprintf_r+0xea>
 80040ce:	06d0      	lsls	r0, r2, #27
 80040d0:	bf44      	itt	mi
 80040d2:	2320      	movmi	r3, #32
 80040d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040d8:	0711      	lsls	r1, r2, #28
 80040da:	bf44      	itt	mi
 80040dc:	232b      	movmi	r3, #43	@ 0x2b
 80040de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040e2:	f89a 3000 	ldrb.w	r3, [sl]
 80040e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80040e8:	d015      	beq.n	8004116 <_svfiprintf_r+0xfa>
 80040ea:	4654      	mov	r4, sl
 80040ec:	2000      	movs	r0, #0
 80040ee:	f04f 0c0a 	mov.w	ip, #10
 80040f2:	9a07      	ldr	r2, [sp, #28]
 80040f4:	4621      	mov	r1, r4
 80040f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040fa:	3b30      	subs	r3, #48	@ 0x30
 80040fc:	2b09      	cmp	r3, #9
 80040fe:	d94b      	bls.n	8004198 <_svfiprintf_r+0x17c>
 8004100:	b1b0      	cbz	r0, 8004130 <_svfiprintf_r+0x114>
 8004102:	9207      	str	r2, [sp, #28]
 8004104:	e014      	b.n	8004130 <_svfiprintf_r+0x114>
 8004106:	eba0 0308 	sub.w	r3, r0, r8
 800410a:	fa09 f303 	lsl.w	r3, r9, r3
 800410e:	4313      	orrs	r3, r2
 8004110:	46a2      	mov	sl, r4
 8004112:	9304      	str	r3, [sp, #16]
 8004114:	e7d2      	b.n	80040bc <_svfiprintf_r+0xa0>
 8004116:	9b03      	ldr	r3, [sp, #12]
 8004118:	1d19      	adds	r1, r3, #4
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	9103      	str	r1, [sp, #12]
 800411e:	2b00      	cmp	r3, #0
 8004120:	bfbb      	ittet	lt
 8004122:	425b      	neglt	r3, r3
 8004124:	f042 0202 	orrlt.w	r2, r2, #2
 8004128:	9307      	strge	r3, [sp, #28]
 800412a:	9307      	strlt	r3, [sp, #28]
 800412c:	bfb8      	it	lt
 800412e:	9204      	strlt	r2, [sp, #16]
 8004130:	7823      	ldrb	r3, [r4, #0]
 8004132:	2b2e      	cmp	r3, #46	@ 0x2e
 8004134:	d10a      	bne.n	800414c <_svfiprintf_r+0x130>
 8004136:	7863      	ldrb	r3, [r4, #1]
 8004138:	2b2a      	cmp	r3, #42	@ 0x2a
 800413a:	d132      	bne.n	80041a2 <_svfiprintf_r+0x186>
 800413c:	9b03      	ldr	r3, [sp, #12]
 800413e:	3402      	adds	r4, #2
 8004140:	1d1a      	adds	r2, r3, #4
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	9203      	str	r2, [sp, #12]
 8004146:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800414a:	9305      	str	r3, [sp, #20]
 800414c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004204 <_svfiprintf_r+0x1e8>
 8004150:	2203      	movs	r2, #3
 8004152:	4650      	mov	r0, sl
 8004154:	7821      	ldrb	r1, [r4, #0]
 8004156:	f000 fa19 	bl	800458c <memchr>
 800415a:	b138      	cbz	r0, 800416c <_svfiprintf_r+0x150>
 800415c:	2240      	movs	r2, #64	@ 0x40
 800415e:	9b04      	ldr	r3, [sp, #16]
 8004160:	eba0 000a 	sub.w	r0, r0, sl
 8004164:	4082      	lsls	r2, r0
 8004166:	4313      	orrs	r3, r2
 8004168:	3401      	adds	r4, #1
 800416a:	9304      	str	r3, [sp, #16]
 800416c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004170:	2206      	movs	r2, #6
 8004172:	4825      	ldr	r0, [pc, #148]	@ (8004208 <_svfiprintf_r+0x1ec>)
 8004174:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004178:	f000 fa08 	bl	800458c <memchr>
 800417c:	2800      	cmp	r0, #0
 800417e:	d036      	beq.n	80041ee <_svfiprintf_r+0x1d2>
 8004180:	4b22      	ldr	r3, [pc, #136]	@ (800420c <_svfiprintf_r+0x1f0>)
 8004182:	bb1b      	cbnz	r3, 80041cc <_svfiprintf_r+0x1b0>
 8004184:	9b03      	ldr	r3, [sp, #12]
 8004186:	3307      	adds	r3, #7
 8004188:	f023 0307 	bic.w	r3, r3, #7
 800418c:	3308      	adds	r3, #8
 800418e:	9303      	str	r3, [sp, #12]
 8004190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004192:	4433      	add	r3, r6
 8004194:	9309      	str	r3, [sp, #36]	@ 0x24
 8004196:	e76a      	b.n	800406e <_svfiprintf_r+0x52>
 8004198:	460c      	mov	r4, r1
 800419a:	2001      	movs	r0, #1
 800419c:	fb0c 3202 	mla	r2, ip, r2, r3
 80041a0:	e7a8      	b.n	80040f4 <_svfiprintf_r+0xd8>
 80041a2:	2300      	movs	r3, #0
 80041a4:	f04f 0c0a 	mov.w	ip, #10
 80041a8:	4619      	mov	r1, r3
 80041aa:	3401      	adds	r4, #1
 80041ac:	9305      	str	r3, [sp, #20]
 80041ae:	4620      	mov	r0, r4
 80041b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041b4:	3a30      	subs	r2, #48	@ 0x30
 80041b6:	2a09      	cmp	r2, #9
 80041b8:	d903      	bls.n	80041c2 <_svfiprintf_r+0x1a6>
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d0c6      	beq.n	800414c <_svfiprintf_r+0x130>
 80041be:	9105      	str	r1, [sp, #20]
 80041c0:	e7c4      	b.n	800414c <_svfiprintf_r+0x130>
 80041c2:	4604      	mov	r4, r0
 80041c4:	2301      	movs	r3, #1
 80041c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80041ca:	e7f0      	b.n	80041ae <_svfiprintf_r+0x192>
 80041cc:	ab03      	add	r3, sp, #12
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	462a      	mov	r2, r5
 80041d2:	4638      	mov	r0, r7
 80041d4:	4b0e      	ldr	r3, [pc, #56]	@ (8004210 <_svfiprintf_r+0x1f4>)
 80041d6:	a904      	add	r1, sp, #16
 80041d8:	f3af 8000 	nop.w
 80041dc:	1c42      	adds	r2, r0, #1
 80041de:	4606      	mov	r6, r0
 80041e0:	d1d6      	bne.n	8004190 <_svfiprintf_r+0x174>
 80041e2:	89ab      	ldrh	r3, [r5, #12]
 80041e4:	065b      	lsls	r3, r3, #25
 80041e6:	f53f af2d 	bmi.w	8004044 <_svfiprintf_r+0x28>
 80041ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041ec:	e72c      	b.n	8004048 <_svfiprintf_r+0x2c>
 80041ee:	ab03      	add	r3, sp, #12
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	462a      	mov	r2, r5
 80041f4:	4638      	mov	r0, r7
 80041f6:	4b06      	ldr	r3, [pc, #24]	@ (8004210 <_svfiprintf_r+0x1f4>)
 80041f8:	a904      	add	r1, sp, #16
 80041fa:	f000 f87d 	bl	80042f8 <_printf_i>
 80041fe:	e7ed      	b.n	80041dc <_svfiprintf_r+0x1c0>
 8004200:	080046ee 	.word	0x080046ee
 8004204:	080046f4 	.word	0x080046f4
 8004208:	080046f8 	.word	0x080046f8
 800420c:	00000000 	.word	0x00000000
 8004210:	08003f65 	.word	0x08003f65

08004214 <_printf_common>:
 8004214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004218:	4616      	mov	r6, r2
 800421a:	4698      	mov	r8, r3
 800421c:	688a      	ldr	r2, [r1, #8]
 800421e:	690b      	ldr	r3, [r1, #16]
 8004220:	4607      	mov	r7, r0
 8004222:	4293      	cmp	r3, r2
 8004224:	bfb8      	it	lt
 8004226:	4613      	movlt	r3, r2
 8004228:	6033      	str	r3, [r6, #0]
 800422a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800422e:	460c      	mov	r4, r1
 8004230:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004234:	b10a      	cbz	r2, 800423a <_printf_common+0x26>
 8004236:	3301      	adds	r3, #1
 8004238:	6033      	str	r3, [r6, #0]
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	0699      	lsls	r1, r3, #26
 800423e:	bf42      	ittt	mi
 8004240:	6833      	ldrmi	r3, [r6, #0]
 8004242:	3302      	addmi	r3, #2
 8004244:	6033      	strmi	r3, [r6, #0]
 8004246:	6825      	ldr	r5, [r4, #0]
 8004248:	f015 0506 	ands.w	r5, r5, #6
 800424c:	d106      	bne.n	800425c <_printf_common+0x48>
 800424e:	f104 0a19 	add.w	sl, r4, #25
 8004252:	68e3      	ldr	r3, [r4, #12]
 8004254:	6832      	ldr	r2, [r6, #0]
 8004256:	1a9b      	subs	r3, r3, r2
 8004258:	42ab      	cmp	r3, r5
 800425a:	dc2b      	bgt.n	80042b4 <_printf_common+0xa0>
 800425c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004260:	6822      	ldr	r2, [r4, #0]
 8004262:	3b00      	subs	r3, #0
 8004264:	bf18      	it	ne
 8004266:	2301      	movne	r3, #1
 8004268:	0692      	lsls	r2, r2, #26
 800426a:	d430      	bmi.n	80042ce <_printf_common+0xba>
 800426c:	4641      	mov	r1, r8
 800426e:	4638      	mov	r0, r7
 8004270:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004274:	47c8      	blx	r9
 8004276:	3001      	adds	r0, #1
 8004278:	d023      	beq.n	80042c2 <_printf_common+0xae>
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	6922      	ldr	r2, [r4, #16]
 800427e:	f003 0306 	and.w	r3, r3, #6
 8004282:	2b04      	cmp	r3, #4
 8004284:	bf14      	ite	ne
 8004286:	2500      	movne	r5, #0
 8004288:	6833      	ldreq	r3, [r6, #0]
 800428a:	f04f 0600 	mov.w	r6, #0
 800428e:	bf08      	it	eq
 8004290:	68e5      	ldreq	r5, [r4, #12]
 8004292:	f104 041a 	add.w	r4, r4, #26
 8004296:	bf08      	it	eq
 8004298:	1aed      	subeq	r5, r5, r3
 800429a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800429e:	bf08      	it	eq
 80042a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042a4:	4293      	cmp	r3, r2
 80042a6:	bfc4      	itt	gt
 80042a8:	1a9b      	subgt	r3, r3, r2
 80042aa:	18ed      	addgt	r5, r5, r3
 80042ac:	42b5      	cmp	r5, r6
 80042ae:	d11a      	bne.n	80042e6 <_printf_common+0xd2>
 80042b0:	2000      	movs	r0, #0
 80042b2:	e008      	b.n	80042c6 <_printf_common+0xb2>
 80042b4:	2301      	movs	r3, #1
 80042b6:	4652      	mov	r2, sl
 80042b8:	4641      	mov	r1, r8
 80042ba:	4638      	mov	r0, r7
 80042bc:	47c8      	blx	r9
 80042be:	3001      	adds	r0, #1
 80042c0:	d103      	bne.n	80042ca <_printf_common+0xb6>
 80042c2:	f04f 30ff 	mov.w	r0, #4294967295
 80042c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ca:	3501      	adds	r5, #1
 80042cc:	e7c1      	b.n	8004252 <_printf_common+0x3e>
 80042ce:	2030      	movs	r0, #48	@ 0x30
 80042d0:	18e1      	adds	r1, r4, r3
 80042d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80042d6:	1c5a      	adds	r2, r3, #1
 80042d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80042dc:	4422      	add	r2, r4
 80042de:	3302      	adds	r3, #2
 80042e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80042e4:	e7c2      	b.n	800426c <_printf_common+0x58>
 80042e6:	2301      	movs	r3, #1
 80042e8:	4622      	mov	r2, r4
 80042ea:	4641      	mov	r1, r8
 80042ec:	4638      	mov	r0, r7
 80042ee:	47c8      	blx	r9
 80042f0:	3001      	adds	r0, #1
 80042f2:	d0e6      	beq.n	80042c2 <_printf_common+0xae>
 80042f4:	3601      	adds	r6, #1
 80042f6:	e7d9      	b.n	80042ac <_printf_common+0x98>

080042f8 <_printf_i>:
 80042f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042fc:	7e0f      	ldrb	r7, [r1, #24]
 80042fe:	4691      	mov	r9, r2
 8004300:	2f78      	cmp	r7, #120	@ 0x78
 8004302:	4680      	mov	r8, r0
 8004304:	460c      	mov	r4, r1
 8004306:	469a      	mov	sl, r3
 8004308:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800430a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800430e:	d807      	bhi.n	8004320 <_printf_i+0x28>
 8004310:	2f62      	cmp	r7, #98	@ 0x62
 8004312:	d80a      	bhi.n	800432a <_printf_i+0x32>
 8004314:	2f00      	cmp	r7, #0
 8004316:	f000 80d3 	beq.w	80044c0 <_printf_i+0x1c8>
 800431a:	2f58      	cmp	r7, #88	@ 0x58
 800431c:	f000 80ba 	beq.w	8004494 <_printf_i+0x19c>
 8004320:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004324:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004328:	e03a      	b.n	80043a0 <_printf_i+0xa8>
 800432a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800432e:	2b15      	cmp	r3, #21
 8004330:	d8f6      	bhi.n	8004320 <_printf_i+0x28>
 8004332:	a101      	add	r1, pc, #4	@ (adr r1, 8004338 <_printf_i+0x40>)
 8004334:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004338:	08004391 	.word	0x08004391
 800433c:	080043a5 	.word	0x080043a5
 8004340:	08004321 	.word	0x08004321
 8004344:	08004321 	.word	0x08004321
 8004348:	08004321 	.word	0x08004321
 800434c:	08004321 	.word	0x08004321
 8004350:	080043a5 	.word	0x080043a5
 8004354:	08004321 	.word	0x08004321
 8004358:	08004321 	.word	0x08004321
 800435c:	08004321 	.word	0x08004321
 8004360:	08004321 	.word	0x08004321
 8004364:	080044a7 	.word	0x080044a7
 8004368:	080043cf 	.word	0x080043cf
 800436c:	08004461 	.word	0x08004461
 8004370:	08004321 	.word	0x08004321
 8004374:	08004321 	.word	0x08004321
 8004378:	080044c9 	.word	0x080044c9
 800437c:	08004321 	.word	0x08004321
 8004380:	080043cf 	.word	0x080043cf
 8004384:	08004321 	.word	0x08004321
 8004388:	08004321 	.word	0x08004321
 800438c:	08004469 	.word	0x08004469
 8004390:	6833      	ldr	r3, [r6, #0]
 8004392:	1d1a      	adds	r2, r3, #4
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6032      	str	r2, [r6, #0]
 8004398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800439c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80043a0:	2301      	movs	r3, #1
 80043a2:	e09e      	b.n	80044e2 <_printf_i+0x1ea>
 80043a4:	6833      	ldr	r3, [r6, #0]
 80043a6:	6820      	ldr	r0, [r4, #0]
 80043a8:	1d19      	adds	r1, r3, #4
 80043aa:	6031      	str	r1, [r6, #0]
 80043ac:	0606      	lsls	r6, r0, #24
 80043ae:	d501      	bpl.n	80043b4 <_printf_i+0xbc>
 80043b0:	681d      	ldr	r5, [r3, #0]
 80043b2:	e003      	b.n	80043bc <_printf_i+0xc4>
 80043b4:	0645      	lsls	r5, r0, #25
 80043b6:	d5fb      	bpl.n	80043b0 <_printf_i+0xb8>
 80043b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80043bc:	2d00      	cmp	r5, #0
 80043be:	da03      	bge.n	80043c8 <_printf_i+0xd0>
 80043c0:	232d      	movs	r3, #45	@ 0x2d
 80043c2:	426d      	negs	r5, r5
 80043c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043c8:	230a      	movs	r3, #10
 80043ca:	4859      	ldr	r0, [pc, #356]	@ (8004530 <_printf_i+0x238>)
 80043cc:	e011      	b.n	80043f2 <_printf_i+0xfa>
 80043ce:	6821      	ldr	r1, [r4, #0]
 80043d0:	6833      	ldr	r3, [r6, #0]
 80043d2:	0608      	lsls	r0, r1, #24
 80043d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80043d8:	d402      	bmi.n	80043e0 <_printf_i+0xe8>
 80043da:	0649      	lsls	r1, r1, #25
 80043dc:	bf48      	it	mi
 80043de:	b2ad      	uxthmi	r5, r5
 80043e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80043e2:	6033      	str	r3, [r6, #0]
 80043e4:	bf14      	ite	ne
 80043e6:	230a      	movne	r3, #10
 80043e8:	2308      	moveq	r3, #8
 80043ea:	4851      	ldr	r0, [pc, #324]	@ (8004530 <_printf_i+0x238>)
 80043ec:	2100      	movs	r1, #0
 80043ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80043f2:	6866      	ldr	r6, [r4, #4]
 80043f4:	2e00      	cmp	r6, #0
 80043f6:	bfa8      	it	ge
 80043f8:	6821      	ldrge	r1, [r4, #0]
 80043fa:	60a6      	str	r6, [r4, #8]
 80043fc:	bfa4      	itt	ge
 80043fe:	f021 0104 	bicge.w	r1, r1, #4
 8004402:	6021      	strge	r1, [r4, #0]
 8004404:	b90d      	cbnz	r5, 800440a <_printf_i+0x112>
 8004406:	2e00      	cmp	r6, #0
 8004408:	d04b      	beq.n	80044a2 <_printf_i+0x1aa>
 800440a:	4616      	mov	r6, r2
 800440c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004410:	fb03 5711 	mls	r7, r3, r1, r5
 8004414:	5dc7      	ldrb	r7, [r0, r7]
 8004416:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800441a:	462f      	mov	r7, r5
 800441c:	42bb      	cmp	r3, r7
 800441e:	460d      	mov	r5, r1
 8004420:	d9f4      	bls.n	800440c <_printf_i+0x114>
 8004422:	2b08      	cmp	r3, #8
 8004424:	d10b      	bne.n	800443e <_printf_i+0x146>
 8004426:	6823      	ldr	r3, [r4, #0]
 8004428:	07df      	lsls	r7, r3, #31
 800442a:	d508      	bpl.n	800443e <_printf_i+0x146>
 800442c:	6923      	ldr	r3, [r4, #16]
 800442e:	6861      	ldr	r1, [r4, #4]
 8004430:	4299      	cmp	r1, r3
 8004432:	bfde      	ittt	le
 8004434:	2330      	movle	r3, #48	@ 0x30
 8004436:	f806 3c01 	strble.w	r3, [r6, #-1]
 800443a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800443e:	1b92      	subs	r2, r2, r6
 8004440:	6122      	str	r2, [r4, #16]
 8004442:	464b      	mov	r3, r9
 8004444:	4621      	mov	r1, r4
 8004446:	4640      	mov	r0, r8
 8004448:	f8cd a000 	str.w	sl, [sp]
 800444c:	aa03      	add	r2, sp, #12
 800444e:	f7ff fee1 	bl	8004214 <_printf_common>
 8004452:	3001      	adds	r0, #1
 8004454:	d14a      	bne.n	80044ec <_printf_i+0x1f4>
 8004456:	f04f 30ff 	mov.w	r0, #4294967295
 800445a:	b004      	add	sp, #16
 800445c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	f043 0320 	orr.w	r3, r3, #32
 8004466:	6023      	str	r3, [r4, #0]
 8004468:	2778      	movs	r7, #120	@ 0x78
 800446a:	4832      	ldr	r0, [pc, #200]	@ (8004534 <_printf_i+0x23c>)
 800446c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004470:	6823      	ldr	r3, [r4, #0]
 8004472:	6831      	ldr	r1, [r6, #0]
 8004474:	061f      	lsls	r7, r3, #24
 8004476:	f851 5b04 	ldr.w	r5, [r1], #4
 800447a:	d402      	bmi.n	8004482 <_printf_i+0x18a>
 800447c:	065f      	lsls	r7, r3, #25
 800447e:	bf48      	it	mi
 8004480:	b2ad      	uxthmi	r5, r5
 8004482:	6031      	str	r1, [r6, #0]
 8004484:	07d9      	lsls	r1, r3, #31
 8004486:	bf44      	itt	mi
 8004488:	f043 0320 	orrmi.w	r3, r3, #32
 800448c:	6023      	strmi	r3, [r4, #0]
 800448e:	b11d      	cbz	r5, 8004498 <_printf_i+0x1a0>
 8004490:	2310      	movs	r3, #16
 8004492:	e7ab      	b.n	80043ec <_printf_i+0xf4>
 8004494:	4826      	ldr	r0, [pc, #152]	@ (8004530 <_printf_i+0x238>)
 8004496:	e7e9      	b.n	800446c <_printf_i+0x174>
 8004498:	6823      	ldr	r3, [r4, #0]
 800449a:	f023 0320 	bic.w	r3, r3, #32
 800449e:	6023      	str	r3, [r4, #0]
 80044a0:	e7f6      	b.n	8004490 <_printf_i+0x198>
 80044a2:	4616      	mov	r6, r2
 80044a4:	e7bd      	b.n	8004422 <_printf_i+0x12a>
 80044a6:	6833      	ldr	r3, [r6, #0]
 80044a8:	6825      	ldr	r5, [r4, #0]
 80044aa:	1d18      	adds	r0, r3, #4
 80044ac:	6961      	ldr	r1, [r4, #20]
 80044ae:	6030      	str	r0, [r6, #0]
 80044b0:	062e      	lsls	r6, r5, #24
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	d501      	bpl.n	80044ba <_printf_i+0x1c2>
 80044b6:	6019      	str	r1, [r3, #0]
 80044b8:	e002      	b.n	80044c0 <_printf_i+0x1c8>
 80044ba:	0668      	lsls	r0, r5, #25
 80044bc:	d5fb      	bpl.n	80044b6 <_printf_i+0x1be>
 80044be:	8019      	strh	r1, [r3, #0]
 80044c0:	2300      	movs	r3, #0
 80044c2:	4616      	mov	r6, r2
 80044c4:	6123      	str	r3, [r4, #16]
 80044c6:	e7bc      	b.n	8004442 <_printf_i+0x14a>
 80044c8:	6833      	ldr	r3, [r6, #0]
 80044ca:	2100      	movs	r1, #0
 80044cc:	1d1a      	adds	r2, r3, #4
 80044ce:	6032      	str	r2, [r6, #0]
 80044d0:	681e      	ldr	r6, [r3, #0]
 80044d2:	6862      	ldr	r2, [r4, #4]
 80044d4:	4630      	mov	r0, r6
 80044d6:	f000 f859 	bl	800458c <memchr>
 80044da:	b108      	cbz	r0, 80044e0 <_printf_i+0x1e8>
 80044dc:	1b80      	subs	r0, r0, r6
 80044de:	6060      	str	r0, [r4, #4]
 80044e0:	6863      	ldr	r3, [r4, #4]
 80044e2:	6123      	str	r3, [r4, #16]
 80044e4:	2300      	movs	r3, #0
 80044e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044ea:	e7aa      	b.n	8004442 <_printf_i+0x14a>
 80044ec:	4632      	mov	r2, r6
 80044ee:	4649      	mov	r1, r9
 80044f0:	4640      	mov	r0, r8
 80044f2:	6923      	ldr	r3, [r4, #16]
 80044f4:	47d0      	blx	sl
 80044f6:	3001      	adds	r0, #1
 80044f8:	d0ad      	beq.n	8004456 <_printf_i+0x15e>
 80044fa:	6823      	ldr	r3, [r4, #0]
 80044fc:	079b      	lsls	r3, r3, #30
 80044fe:	d413      	bmi.n	8004528 <_printf_i+0x230>
 8004500:	68e0      	ldr	r0, [r4, #12]
 8004502:	9b03      	ldr	r3, [sp, #12]
 8004504:	4298      	cmp	r0, r3
 8004506:	bfb8      	it	lt
 8004508:	4618      	movlt	r0, r3
 800450a:	e7a6      	b.n	800445a <_printf_i+0x162>
 800450c:	2301      	movs	r3, #1
 800450e:	4632      	mov	r2, r6
 8004510:	4649      	mov	r1, r9
 8004512:	4640      	mov	r0, r8
 8004514:	47d0      	blx	sl
 8004516:	3001      	adds	r0, #1
 8004518:	d09d      	beq.n	8004456 <_printf_i+0x15e>
 800451a:	3501      	adds	r5, #1
 800451c:	68e3      	ldr	r3, [r4, #12]
 800451e:	9903      	ldr	r1, [sp, #12]
 8004520:	1a5b      	subs	r3, r3, r1
 8004522:	42ab      	cmp	r3, r5
 8004524:	dcf2      	bgt.n	800450c <_printf_i+0x214>
 8004526:	e7eb      	b.n	8004500 <_printf_i+0x208>
 8004528:	2500      	movs	r5, #0
 800452a:	f104 0619 	add.w	r6, r4, #25
 800452e:	e7f5      	b.n	800451c <_printf_i+0x224>
 8004530:	080046ff 	.word	0x080046ff
 8004534:	08004710 	.word	0x08004710

08004538 <memmove>:
 8004538:	4288      	cmp	r0, r1
 800453a:	b510      	push	{r4, lr}
 800453c:	eb01 0402 	add.w	r4, r1, r2
 8004540:	d902      	bls.n	8004548 <memmove+0x10>
 8004542:	4284      	cmp	r4, r0
 8004544:	4623      	mov	r3, r4
 8004546:	d807      	bhi.n	8004558 <memmove+0x20>
 8004548:	1e43      	subs	r3, r0, #1
 800454a:	42a1      	cmp	r1, r4
 800454c:	d008      	beq.n	8004560 <memmove+0x28>
 800454e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004552:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004556:	e7f8      	b.n	800454a <memmove+0x12>
 8004558:	4601      	mov	r1, r0
 800455a:	4402      	add	r2, r0
 800455c:	428a      	cmp	r2, r1
 800455e:	d100      	bne.n	8004562 <memmove+0x2a>
 8004560:	bd10      	pop	{r4, pc}
 8004562:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004566:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800456a:	e7f7      	b.n	800455c <memmove+0x24>

0800456c <_sbrk_r>:
 800456c:	b538      	push	{r3, r4, r5, lr}
 800456e:	2300      	movs	r3, #0
 8004570:	4d05      	ldr	r5, [pc, #20]	@ (8004588 <_sbrk_r+0x1c>)
 8004572:	4604      	mov	r4, r0
 8004574:	4608      	mov	r0, r1
 8004576:	602b      	str	r3, [r5, #0]
 8004578:	f7fc fd9a 	bl	80010b0 <_sbrk>
 800457c:	1c43      	adds	r3, r0, #1
 800457e:	d102      	bne.n	8004586 <_sbrk_r+0x1a>
 8004580:	682b      	ldr	r3, [r5, #0]
 8004582:	b103      	cbz	r3, 8004586 <_sbrk_r+0x1a>
 8004584:	6023      	str	r3, [r4, #0]
 8004586:	bd38      	pop	{r3, r4, r5, pc}
 8004588:	20000390 	.word	0x20000390

0800458c <memchr>:
 800458c:	4603      	mov	r3, r0
 800458e:	b510      	push	{r4, lr}
 8004590:	b2c9      	uxtb	r1, r1
 8004592:	4402      	add	r2, r0
 8004594:	4293      	cmp	r3, r2
 8004596:	4618      	mov	r0, r3
 8004598:	d101      	bne.n	800459e <memchr+0x12>
 800459a:	2000      	movs	r0, #0
 800459c:	e003      	b.n	80045a6 <memchr+0x1a>
 800459e:	7804      	ldrb	r4, [r0, #0]
 80045a0:	3301      	adds	r3, #1
 80045a2:	428c      	cmp	r4, r1
 80045a4:	d1f6      	bne.n	8004594 <memchr+0x8>
 80045a6:	bd10      	pop	{r4, pc}

080045a8 <memcpy>:
 80045a8:	440a      	add	r2, r1
 80045aa:	4291      	cmp	r1, r2
 80045ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80045b0:	d100      	bne.n	80045b4 <memcpy+0xc>
 80045b2:	4770      	bx	lr
 80045b4:	b510      	push	{r4, lr}
 80045b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045ba:	4291      	cmp	r1, r2
 80045bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045c0:	d1f9      	bne.n	80045b6 <memcpy+0xe>
 80045c2:	bd10      	pop	{r4, pc}

080045c4 <_realloc_r>:
 80045c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045c8:	4680      	mov	r8, r0
 80045ca:	4615      	mov	r5, r2
 80045cc:	460c      	mov	r4, r1
 80045ce:	b921      	cbnz	r1, 80045da <_realloc_r+0x16>
 80045d0:	4611      	mov	r1, r2
 80045d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045d6:	f7ff bc39 	b.w	8003e4c <_malloc_r>
 80045da:	b92a      	cbnz	r2, 80045e8 <_realloc_r+0x24>
 80045dc:	f7ff fbcc 	bl	8003d78 <_free_r>
 80045e0:	2400      	movs	r4, #0
 80045e2:	4620      	mov	r0, r4
 80045e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045e8:	f000 f81a 	bl	8004620 <_malloc_usable_size_r>
 80045ec:	4285      	cmp	r5, r0
 80045ee:	4606      	mov	r6, r0
 80045f0:	d802      	bhi.n	80045f8 <_realloc_r+0x34>
 80045f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80045f6:	d8f4      	bhi.n	80045e2 <_realloc_r+0x1e>
 80045f8:	4629      	mov	r1, r5
 80045fa:	4640      	mov	r0, r8
 80045fc:	f7ff fc26 	bl	8003e4c <_malloc_r>
 8004600:	4607      	mov	r7, r0
 8004602:	2800      	cmp	r0, #0
 8004604:	d0ec      	beq.n	80045e0 <_realloc_r+0x1c>
 8004606:	42b5      	cmp	r5, r6
 8004608:	462a      	mov	r2, r5
 800460a:	4621      	mov	r1, r4
 800460c:	bf28      	it	cs
 800460e:	4632      	movcs	r2, r6
 8004610:	f7ff ffca 	bl	80045a8 <memcpy>
 8004614:	4621      	mov	r1, r4
 8004616:	4640      	mov	r0, r8
 8004618:	f7ff fbae 	bl	8003d78 <_free_r>
 800461c:	463c      	mov	r4, r7
 800461e:	e7e0      	b.n	80045e2 <_realloc_r+0x1e>

08004620 <_malloc_usable_size_r>:
 8004620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004624:	1f18      	subs	r0, r3, #4
 8004626:	2b00      	cmp	r3, #0
 8004628:	bfbc      	itt	lt
 800462a:	580b      	ldrlt	r3, [r1, r0]
 800462c:	18c0      	addlt	r0, r0, r3
 800462e:	4770      	bx	lr

08004630 <_init>:
 8004630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004632:	bf00      	nop
 8004634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004636:	bc08      	pop	{r3}
 8004638:	469e      	mov	lr, r3
 800463a:	4770      	bx	lr

0800463c <_fini>:
 800463c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800463e:	bf00      	nop
 8004640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004642:	bc08      	pop	{r3}
 8004644:	469e      	mov	lr, r3
 8004646:	4770      	bx	lr
