#pragma once

#include "dma.h"
#include "esai.h"
#include "esaiclock.h"
#include "essi.h"
#include "gpio.h"
#include "hdi08.h"
#include "opcodetypes.h"
#include "timers.h"
#include "types.h"
#include "staticArray.h"

namespace dsp56k
{
	class Disassembler;

	enum class PeripheralType
	{
		PeripheralsNop,
		Peripherals56303,
		Peripherals56362,
		Peripherals56367
	};

	enum XIO
	{
		XIO_Reserved_High_First		= 0xffff80,							// 24 bit mode - SC bit clear
		XIO_Reserved_High_First_16	= XIO_Reserved_High_First & 0xffff,	// 16 bit mode - SC bit set

		XIO_Reserved_High_Last		= 0xffffff,

		// DMA
		XIO_DCR5				= 0xffffd8,	// DMA 5 Control Register
		XIO_DCO5,							// DMA 5 Counter
		XIO_DDR5,							// DMA 5 Destination Address Register
		XIO_DSR5,							// DMA 5 Source Address Register

		XIO_DCR4,							// DMA 4 Control Register
		XIO_DCO4,							// DMA 4 Counter
		XIO_DDR4,							// DMA 4 Destination Address Register
		XIO_DSR4,							// DMA 4 Source Address Register

		XIO_DCR3,							// DMA 3 Control Register
		XIO_DCO3,							// DMA 3 Counter
		XIO_DDR3,							// DMA 3 Destination Address Register
		XIO_DSR3,							// DMA 3 Source Address Register

		XIO_DCR2,							// DMA 2 Control Register
		XIO_DCO2,							// DMA 2 Counter
		XIO_DDR2,							// DMA 2 Destination Address Register
		XIO_DSR2,							// DMA 2 Source Address Register

		XIO_DCR1,							// DMA 1 Control Register
		XIO_DCO1,							// DMA 1 Counter
		XIO_DDR1,							// DMA 1 Destination Address Register
		XIO_DSR1,							// DMA 1 Source Address Register

		XIO_DCR0,							// DMA 0 Control Register
		XIO_DCO0,							// DMA 0 Counter
		XIO_DDR0,							// DMA 0 Destination Address Register
		XIO_DSR0,							// DMA 0 Source Address Register

		XIO_DOR3,							// DMA Offset Register 3
		XIO_DOR2,							// DMA Offset Register 2 
		XIO_DOR1,							// DMA Offset Register 1
		XIO_DOR0,							// DMA Offset Register 0

		XIO_DSTR,							// DMA Status Register

		XIO_IDR,							// ID Register

		XIO_AAR3,							// Address Attribute Register 3
		XIO_AAR2,							// Address Attribute Register 2
		XIO_AAR1,							// Address Attribute Register 1
		XIO_AAR0,							// Address Attribute Register 0

		XIO_DCR,							// DRAM Control Register
		XIO_BCR,							// Bus Control Register
		XIO_OGDB,							// OnCE GDB Register

		XIO_PCTL,							// PLL Control Register

		XIO_IPRP,							// Interrupt Priority Register Peripheral
		XIO_IPRC = XIO_Reserved_High_Last	// Interrupt Priority Register Core
	};

	class IPeripherals
	{
	public:
		static constexpr uint32_t MaxDelayCycles = 16384;

		explicit IPeripherals(const PeripheralType _t) : m_type(_t)
		{
		}
		virtual ~IPeripherals() = default;

		virtual void setDSP(DSP* _dsp)
		{
			m_dsp = _dsp;
		}

		DSP& getDSP() const		{ return *m_dsp; }
		bool hasDSP() const		{ return m_dsp != nullptr; }

		virtual TWord read(TWord _addr, Instruction _inst) = 0;
		virtual const TWord* readAsPtr(TWord _addr, Instruction _inst) = 0;
		virtual void write(TWord _addr, TWord _value) = 0;
		virtual void reset() = 0;
		virtual void setSymbols(Disassembler& _disasm) const = 0;
		virtual void terminate() = 0;

		void setDelayCycles(uint32_t _delayCycles);

		void resetDelayCycles(const uint64_t _instructionCount, const uint32_t _delayCycles) noexcept
		{
			m_delayCycles = _delayCycles;
			m_targetClock = _instructionCount + _delayCycles;
		}

		uint32_t getDelayCycles() const { return m_delayCycles; }
		auto getTargetClock() const { return m_targetClock; }

		auto getType() const { return m_type; }

	private:
		DSP* m_dsp = nullptr;
		uint32_t m_delayCycles = 0;
		uint64_t m_targetClock = 0;
		PeripheralType m_type;
	};

	class PeripheralsNop final : public IPeripherals
	{
	public:
		PeripheralsNop() : IPeripherals(PeripheralType::PeripheralsNop) {}
		uint32_t exec() { return MaxDelayCycles; }

	private:
		TWord read(TWord _addr, Instruction _inst) override { return 0; }
		const TWord* readAsPtr(TWord _addr, Instruction _inst) override { return nullptr; }
		void write(TWord _addr, TWord _value) override {}
		void reset() override {}
		void setSymbols(Disassembler& _disasm) const override {}
		void terminate() override {}
	};

	class Peripherals56303 final : public IPeripherals
	{
		// _____________________________________________________________________________
		// members
		//
		StaticArray<TWord,XIO_Reserved_High_Last - XIO_Reserved_High_First + 1>	m_mem;

		// _____________________________________________________________________________
		// implementation
		//
	public:
		Peripherals56303();
		
		TWord read(TWord _addr, Instruction _inst) override;
		const TWord* readAsPtr(TWord _addr, Instruction _inst) override;
		void write(TWord _addr, TWord _val) override;

		uint32_t exec();
		void reset() override;

		void setDSP(DSP* _dsp) override
		{
			IPeripherals::setDSP(_dsp);

			m_timers.setDSP(_dsp);
			m_essiClock.setDSP(_dsp);
			m_essi0.setDSP(_dsp);
			m_essi1.setDSP(_dsp);
		}

		Dma& getDMA()					{ return m_dma; }
		auto& getEssiClock()			{ return m_essiClock; }
		Essi& getEssi0()				{ return m_essi0; }
		Essi& getEssi1()				{ return m_essi1; }
		HDI08& getHI08()				{ return m_hi08; }
		const Timers& getTimers() const	{ return m_timers; }

		void setSymbols(Disassembler& _disasm) const override;

		void terminate() override;

	private:
		Dma m_dma;
		EssiClock m_essiClock;
		Essi m_essi0;
		Essi m_essi1;
		HDI08 m_hi08;
		Timers m_timers;
	};

	class Peripherals56367;

	class Peripherals56362 final : public IPeripherals
	{
		// _____________________________________________________________________________
		// members
		//
		StaticArray<TWord,XIO_Reserved_High_Last - XIO_Reserved_High_First + 1>	m_mem;

		// _____________________________________________________________________________
		// implementation
		//
	public:
		Peripherals56362(Peripherals56367* _peripherals56367 = nullptr);
		
		TWord read(TWord _addr, Instruction _inst) override;
		const TWord* readAsPtr(TWord _addr, Instruction _inst) override;
		void write(TWord _addr, TWord _val) override;

		uint32_t exec();
		void reset() override;

		EsaiClock& getEsaiClock()		{ return m_esaiClock; }
		Esai& getEsai()					{ return m_esai; }
		HDI08& getHDI08()				{ return m_hdi08; }
		Dma& getDMA()					{ return m_dma; }
		EsaiPortC& getPortC()			{ return m_portC; }
		const Timers& getTimers() const	{ return m_timers; }

		void setSymbols(Disassembler& _disasm) const override;

		void terminate() override;

		void disableTimers(const bool _disable)
		{
			m_disableTimers = _disable;
		}

		void setDSP(DSP* _dsp) override;

	private:
		Dma m_dma;
		EsaiClock m_esaiClock;
		Esai m_esai;
		HDI08 m_hdi08;
		Timers m_timers;
		EsaiPortC m_portC;
		bool m_disableTimers;
	};

	class Peripherals56367 final : public IPeripherals
	{
	public:
		Peripherals56367();

		TWord read(TWord _addr, Instruction _inst) override;
		const TWord* readAsPtr(TWord _addr, Instruction _inst) override { return nullptr; }
		void write(TWord _addr, TWord _val) override;

		uint32_t exec() const { return MaxDelayCycles; }

		void reset() override {}

		Esai& getEsai() { return m_esai; }

		void setSymbols(Disassembler& _disasm) const override;

		void terminate() override;

		void setDSP(DSP* _dsp) override
		{
			IPeripherals::setDSP(_dsp);
			m_esai.setDSP(_dsp);
		}

	private:
		std::array<TWord, XIO_Reserved_High_Last - XIO_Reserved_High_First + 1> m_mem;
		Esai m_esai;
	};
}
