INFO:sim:172 - Generating IP...
Resolving generics for 'SystemClock75MHz'...
Applying external generics to 'SystemClock75MHz'...
Delivering associated files for 'SystemClock75MHz'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'SystemClock75MHz'...
Delivered 3 files into directory
E:/ECE433/ECE433/Lab7/ipcore_dir/tmp/_cg/SystemClock75MHz
Delivered 1 file into directory
E:/ECE433/ECE433/Lab7/ipcore_dir/tmp/_cg/SystemClock75MHz
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
E:\ISE\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'SystemClock75MHz'...
Generating ISE project...
XCO file found: SystemClock75MHz.xco
XMDF file found: SystemClock75MHz_xmdf.tcl
Adding E:/ECE433/ECE433/Lab7/ipcore_dir/tmp/_cg/SystemClock75MHz.asy -view all
-origin_type imported
Adding E:/ECE433/ECE433/Lab7/ipcore_dir/tmp/_cg/SystemClock75MHz.ucf -view all
-origin_type created
Adding E:/ECE433/ECE433/Lab7/ipcore_dir/tmp/_cg/SystemClock75MHz.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/ECE433/ECE433/Lab7/ipcore_dir/tmp/_cg/SystemClock75MHz.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/ECE433/ECE433/Lab7/ipcore_dir/tmp/_cg/SystemClock75MHz.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SystemClock75MHz"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'SystemClock75MHz'.
