Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/ip/qsys_top/emif_hps.ip --synthesis=VERILOG --output-directory=/home/bhimsenp/Projects/posit-fpga/FPGA/soc/arria10/ip/qsys_top/emif_hps --family="Arria 10" --part=10AS066N3F40E2SG
Info: emif_hps.altera_emif_a10_hps_inst: Debug features for HPS are currently not supported.
Info: emif_hps.altera_emif_a10_hps_inst.arch: Placement of address/command pins must follow "DDR4 Scheme 4: Component/UDIMM/RDIMM".
Info: emif_hps.altera_emif_a10_hps_inst.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: emif_hps.altera_emif_a10_hps_inst.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1333.3299999999999, 1066.6600000000001, 800.0
Info: emif_hps.altera_emif_a10_hps_inst.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: emif_hps: "Transforming system: emif_hps"
Info: emif_hps: "Naming system components in system: emif_hps"
Info: emif_hps: "Processing generation queue"
Info: emif_hps: "Generating: emif_hps"
Info: emif_hps: "Generating: emif_hps_altera_emif_a10_hps_181_kuq2fbi"
Info: emif_hps: "Generating: emif_hps_altera_emif_arch_nf_181_tktjhcq"
Info: emif_hps: Done "emif_hps" with 3 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
