Release 13.4 - netgen O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: netgen -filter
/media/sujit/Windows/Users/sujit/Projects/minor/vga/iseconfig/filter.filter
-intstyle ise -ar Structure -tm vga_test -w -dir netgen/synthesis -ofmt vhdl
-sim vga_test.ngc vga_test_synthesis.vhd  

Reading design 'vga_test.ngc' ...
Flattening design ...
Processing design ... 
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist
'/media/sujit/Windows/Users/sujit/Projects/minor/vga/netgen/synthesis/vga_test_s
ynthesis.vhd' ...
INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx UNISIM
   simulation primitives and has to be used with UNISIM library for correct
   compilation and simulation. 
Number of warnings: 0
Number of info messages: 1
Total memory usage is 313136 kilobytes
