// Seed: 616173521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1) begin
    id_4 <= 1'd0;
    id_1 += 1;
    id_4 <= id_3;
    wait (1);
    id_4 <= id_3 - id_2;
  end
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output tri0 id_2,
    input wand id_3,
    output wire id_4
    , id_22,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    output supply0 id_8,
    input uwire id_9,
    input wire id_10,
    input wor id_11,
    input supply1 id_12,
    input wor id_13,
    output tri1 id_14,
    output tri1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input tri0 id_18,
    input wand id_19,
    input tri0 id_20
);
  reg id_23;
  assign id_8 = 1;
  wire id_24;
  always @(id_17 or !1) begin
    assign id_8 = id_23;
  end
  wire id_25;
  module_0(
      id_22, id_22, id_23, id_23
  );
endmodule
