<stg><name>memcachedPipeline_bobj</name>


<trans_list>

<trans id="305" from="1" to="2">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="4">
<![CDATA[
:7  %hashState_load = load i4* @hashState, align 1

]]></node>
<StgValue><ssdm name="hashState_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="64">
<![CDATA[
:8  %length_load = load i64* @length_r, align 8

]]></node>
<StgValue><ssdm name="length_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0">
<![CDATA[
:12  switch i4 %hashState_load, label %._crit_edge [
    i4 0, label %1
    i4 1, label %4
    i4 2, label %6
    i4 3, label %7
    i4 4, label %8
    i4 5, label %9
    i4 6, label %26
    i4 7, label %27
    i4 -8, label %28
    i4 -7, label %29
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="hashState_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  store i4 0, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="hashState_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  store i4 -7, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  store i4 -8, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  store i4 7, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_222 = icmp eq i64 %length_load, 0

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_222, label %10, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="32">
<![CDATA[
:0  %tmp_60 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i96P(i96* @resizedKey_V_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_60, label %12, label %._crit_edge457

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0">
<![CDATA[
:0  switch i64 %length_load, label %._crit_edge458 [
    i64 12, label %13
    i64 11, label %14
    i64 10, label %15
    i64 9, label %16
    i64 8, label %17
    i64 7, label %18
    i64 6, label %19
    i64 5, label %20
    i64 4, label %21
    i64 3, label %22
    i64 2, label %23
    i64 1, label %24
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_89 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_89"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="96">
<![CDATA[
:1  %tmp_383 = trunc i96 %tmp_V_89 to i8

]]></node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_88 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_88"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="16" op_0_bw="96">
<![CDATA[
:1  %tmp_382 = trunc i96 %tmp_V_88 to i16

]]></node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_87 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_87"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="24" op_0_bw="96">
<![CDATA[
:1  %tmp_381 = trunc i96 %tmp_V_87 to i24

]]></node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_86 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_86"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_380 = trunc i96 %tmp_V_86 to i32

]]></node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_85 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_85"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_379 = trunc i96 %tmp_V_85 to i32

]]></node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %temp_5_cast = call i8 @_ssdm_op_PartSelect.i8.i96.i32.i32(i96 %tmp_V_85, i32 32, i32 39)

]]></node>
<StgValue><ssdm name="temp_5_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_84 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_84"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_378 = trunc i96 %tmp_V_84 to i32

]]></node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="16" op_0_bw="16" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %temp_4_cast = call i16 @_ssdm_op_PartSelect.i16.i96.i32.i32(i96 %tmp_V_84, i32 32, i32 47)

]]></node>
<StgValue><ssdm name="temp_4_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_83 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_83"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_377 = trunc i96 %tmp_V_83 to i32

]]></node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="24" op_0_bw="24" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %temp_3_cast = call i24 @_ssdm_op_PartSelect.i24.i96.i32.i32(i96 %tmp_V_83, i32 32, i32 55)

]]></node>
<StgValue><ssdm name="temp_3_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_82 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_82"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_376 = trunc i96 %tmp_V_82 to i32

]]></node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_19 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V_82, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_81 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_81"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_375 = trunc i96 %tmp_V_81 to i32

]]></node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_18 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V_81, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="8" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %temp_2_cast = call i8 @_ssdm_op_PartSelect.i8.i96.i32.i32(i96 %tmp_V_81, i32 64, i32 71)

]]></node>
<StgValue><ssdm name="temp_2_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_80 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_80"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_374 = trunc i96 %tmp_V_80 to i32

]]></node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_17 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V_80, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="16" op_0_bw="16" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %temp_1_cast = call i16 @_ssdm_op_PartSelect.i16.i96.i32.i32(i96 %tmp_V_80, i32 64, i32 79)

]]></node>
<StgValue><ssdm name="temp_1_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_79 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_79"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_373 = trunc i96 %tmp_V_79 to i32

]]></node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_16 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V_79, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="24" op_0_bw="24" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %temp_cast = call i24 @_ssdm_op_PartSelect.i24.i96.i32.i32(i96 %tmp_V_79, i32 64, i32 87)

]]></node>
<StgValue><ssdm name="temp_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_78 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_78"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_372 = trunc i96 %tmp_V_78 to i32

]]></node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_14 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V_78, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %p_Result_15 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V_78, i32 64, i32 95)

]]></node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge458:0  store i4 6, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  store i4 0, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_220 = add i64 -12, %length_load

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  store i64 %tmp_220, i64* @length_r, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_221 = icmp ugt i64 %tmp_220, 12

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:11  %storemerge_cast_cast_cast = select i1 %tmp_221, i4 1, i4 5

]]></node>
<StgValue><ssdm name="storemerge_cast_cast_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  store i4 %storemerge_cast_cast_cast, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  store i4 4, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  store i4 3, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="32">
<![CDATA[
:0  %tmp_58 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i96P(i96* @resizedKey_V_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_58, label %5, label %._crit_edge456

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:0  %tmp_V_77 = call i96 @_ssdm_op_Read.ap_fifo.volatile.i96P(i96* @resizedKey_V_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_V_77"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="96">
<![CDATA[
:1  %tmp_368 = trunc i96 %tmp_V_77 to i32

]]></node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V_77, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_Result_13 = call i32 @_ssdm_op_PartSelect.i32.i96.i32.i32(i96 %tmp_V_77, i32 64, i32 95)

]]></node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:16  store i4 2, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge456:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* @resizedKeyLength_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %2, label %._crit_edge454

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_59 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P(i32* @resizedInitValue_V, i32 1) nounwind

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_59, label %3, label %._crit_edge454

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_370 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @resizedKeyLength_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_258 = zext i32 %tmp_370 to i64

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  store i64 %tmp_258, i64* @length_r, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_384 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @resizedInitValue_V) nounwind

]]></node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp1 = add i32 %tmp_370, -559038737

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_259 = add i32 %tmp_384, %tmp1

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_260 = icmp ugt i32 %tmp_370, 12

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:10  %storemerge35_cast_cast_cast = select i1 %tmp_260, i4 1, i4 5

]]></node>
<StgValue><ssdm name="storemerge35_cast_cast_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  store i4 %storemerge35_cast_cast_cast, i4* @hashState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge454:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* @resizedInitValue_V, [8 x i8]* @str1730, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1731, [1 x i8]* @str1731, [8 x i8]* @str1730)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i32* @resizedKeyLength_V, [8 x i8]* @str1726, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1727, [1 x i8]* @str1727, [8 x i8]* @str1726)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i96* @resizedKey_V_V, [8 x i8]* @str1722, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1723, [1 x i8]* @str1723, [8 x i8]* @str1722)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32* @hash2cc_V_V, [8 x i8]* @str1610, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1611, [1 x i8]* @str1611, [8 x i8]* @str1610)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 10, [1 x i8]* @p_str308) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str308) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1309, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str308, [1 x i8]* @p_str308) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_V_64 = load i32* @c, align 4

]]></node>
<StgValue><ssdm name="tmp_V_64"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32">
<![CDATA[
:10  %b_load = load i32* @b, align 4

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32">
<![CDATA[
:11  %a_load = load i32* @a, align 4

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="hashState_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_247 = xor i32 %tmp_V_64, %b_load

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="hashState_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="32">
<![CDATA[
:1  %tmp_367 = trunc i32 %b_load to i8

]]></node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="hashState_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_248 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %b_load, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="hashState_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:3  %tmp_249 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %tmp_367, i24 %tmp_248)

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="hashState_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_V = sub i32 %tmp_247, %tmp_249

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="hashState_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_V, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="hashState_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @hash2cc_V_V, i32 %tmp_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_239 = xor i32 %a_load, %tmp_V_64

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="28" op_0_bw="32">
<![CDATA[
:1  %tmp_365 = trunc i32 %tmp_V_64 to i28

]]></node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_240 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_V_64, i32 28, i32 31)

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:3  %tmp_241 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_365, i4 %tmp_240)

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_242 = sub i32 %tmp_239, %tmp_241

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_242, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_243 = xor i32 %b_load, %tmp_242

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="18" op_0_bw="32">
<![CDATA[
:7  %tmp_366 = trunc i32 %tmp_242 to i18

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_244 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp_242, i32 18, i32 31)

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
:9  %tmp_245 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_366, i14 %tmp_244)

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_246 = sub i32 %tmp_243, %tmp_245

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="hashState_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  store i32 %tmp_246, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_231 = xor i32 %b_load, %a_load

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="7" op_0_bw="32">
<![CDATA[
:1  %tmp_363 = trunc i32 %a_load to i7

]]></node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_232 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %a_load, i32 7, i32 31)

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:3  %tmp_233 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %tmp_363, i25 %tmp_232)

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_234 = sub i32 %tmp_231, %tmp_233

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_234, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_235 = xor i32 %tmp_V_64, %tmp_234

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="16" op_0_bw="32">
<![CDATA[
:7  %tmp_364 = trunc i32 %tmp_234 to i16

]]></node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_236 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_234, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:9  %tmp_237 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_364, i16 %tmp_236)

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_238 = sub i32 %tmp_235, %tmp_237

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="hashState_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  store i32 %tmp_238, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_223 = xor i32 %tmp_V_64, %b_load

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="18" op_0_bw="32">
<![CDATA[
:1  %tmp_361 = trunc i32 %b_load to i18

]]></node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_224 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %b_load, i32 18, i32 31)

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
:3  %tmp_225 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %tmp_361, i14 %tmp_224)

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_226 = sub i32 %tmp_223, %tmp_225

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_226, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_227 = xor i32 %a_load, %tmp_226

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="21" op_0_bw="32">
<![CDATA[
:7  %tmp_362 = trunc i32 %tmp_226 to i21

]]></node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %tmp_228 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %tmp_226, i32 21, i32 31)

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
:9  %tmp_229 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 %tmp_362, i11 %tmp_228)

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_230 = sub i32 %tmp_227, %tmp_229

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="hashState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  store i32 %tmp_230, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="8">
<![CDATA[
:2  %tmp_393_cast = zext i8 %tmp_383 to i32

]]></node>
<StgValue><ssdm name="tmp_393_cast"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_284 = add i32 %tmp_393_cast, %a_load

]]></node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_284, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="16">
<![CDATA[
:2  %tmp_391_cast = zext i16 %tmp_382 to i32

]]></node>
<StgValue><ssdm name="tmp_391_cast"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_283 = add i32 %tmp_391_cast, %a_load

]]></node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_283, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="24">
<![CDATA[
:2  %tmp_389_cast = zext i24 %tmp_381 to i32

]]></node>
<StgValue><ssdm name="tmp_389_cast"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_282 = add i32 %tmp_389_cast, %a_load

]]></node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_282, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_281 = add i32 %tmp_380, %a_load

]]></node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_281, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_279 = add i32 %tmp_379, %a_load

]]></node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_279, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="8">
<![CDATA[
:5  %tmp_386_cast = zext i8 %temp_5_cast to i32

]]></node>
<StgValue><ssdm name="tmp_386_cast"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_280 = add i32 %tmp_386_cast, %b_load

]]></node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_280, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_277 = add i32 %tmp_378, %a_load

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_277, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="16">
<![CDATA[
:5  %tmp_383_cast = zext i16 %temp_4_cast to i32

]]></node>
<StgValue><ssdm name="tmp_383_cast"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_278 = add i32 %tmp_383_cast, %b_load

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_278, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_275 = add i32 %tmp_377, %a_load

]]></node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_275, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="24">
<![CDATA[
:5  %tmp_380_cast = zext i24 %temp_3_cast to i32

]]></node>
<StgValue><ssdm name="tmp_380_cast"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_276 = add i32 %tmp_380_cast, %b_load

]]></node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_276, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="7"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_273 = add i32 %tmp_376, %a_load

]]></node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_273, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_274 = add i32 %p_Result_19, %b_load

]]></node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_274, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="8"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_270 = add i32 %tmp_375, %a_load

]]></node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_270, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_271 = add i32 %p_Result_18, %b_load

]]></node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_271, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="8">
<![CDATA[
:8  %tmp_375_cast = zext i8 %temp_2_cast to i32

]]></node>
<StgValue><ssdm name="tmp_375_cast"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_272 = add i32 %tmp_375_cast, %tmp_V_64

]]></node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %tmp_272, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="9"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_267 = add i32 %tmp_374, %a_load

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_267, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_268 = add i32 %p_Result_17, %b_load

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_268, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="16">
<![CDATA[
:8  %tmp_371_cast = zext i16 %temp_1_cast to i32

]]></node>
<StgValue><ssdm name="tmp_371_cast"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_269 = add i32 %tmp_371_cast, %tmp_V_64

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %tmp_269, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="10"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_264 = add i32 %tmp_373, %a_load

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_264, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_265 = add i32 %p_Result_16, %b_load

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_265, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="24">
<![CDATA[
:8  %tmp_367_cast = zext i24 %temp_cast to i32

]]></node>
<StgValue><ssdm name="tmp_367_cast"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_266 = add i32 %tmp_367_cast, %tmp_V_64

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %tmp_266, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="11"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_261 = add i32 %tmp_372, %a_load

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_261, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_262 = add i32 %p_Result_14, %b_load

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_262, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_263 = add i32 %p_Result_15, %tmp_V_64

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %tmp_263, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
<literal name="length_load" val="12"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge458

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge458:1  br label %._crit_edge457

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge457:0  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @hash2cc_V_V, i32 %tmp_V_64) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="hashState_load" val="5"/>
<literal name="tmp_222" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_215 = sub i32 %tmp_V_64, %b_load

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="28" op_0_bw="32">
<![CDATA[
:1  %tmp_360 = trunc i32 %b_load to i28

]]></node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_216 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %b_load, i32 28, i32 31)

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:3  %tmp_217 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_360, i4 %tmp_216)

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_218 = xor i32 %tmp_215, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_218, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_219 = add i32 %b_load, %a_load

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="hashState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_219, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_205 = sub i32 %a_load, %tmp_V_64

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="16" op_0_bw="32">
<![CDATA[
:1  %tmp_358 = trunc i32 %tmp_V_64 to i16

]]></node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_206 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_V_64, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %tmp_207 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_358, i16 %tmp_206)

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_208 = xor i32 %tmp_205, %tmp_207

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_209 = add i32 %b_load, %tmp_V_64

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_209, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_210 = sub i32 %b_load, %tmp_208

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="13" op_0_bw="32">
<![CDATA[
:8  %tmp_359 = trunc i32 %tmp_208 to i13

]]></node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_211 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %tmp_208, i32 13, i32 31)

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
:10  %tmp_212 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %tmp_359, i19 %tmp_211)

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_213 = xor i32 %tmp_212, %tmp_210

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  store i32 %tmp_213, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_214 = add i32 %tmp_208, %tmp_209

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="hashState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store i32 %tmp_214, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = sub i32 %b_load, %a_load

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="26" op_0_bw="32">
<![CDATA[
:1  %tmp_356 = trunc i32 %a_load to i26

]]></node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_196 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %a_load, i32 26, i32 31)

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
:3  %tmp_197 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_356, i6 %tmp_196)

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_198 = xor i32 %tmp_s, %tmp_197

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_199 = add i32 %tmp_V_64, %a_load

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_199, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_200 = sub i32 %tmp_V_64, %tmp_198

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="24" op_0_bw="32">
<![CDATA[
:8  %tmp_357 = trunc i32 %tmp_198 to i24

]]></node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_201 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_198, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:10  %tmp_202 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_357, i8 %tmp_201)

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_203 = xor i32 %tmp_202, %tmp_200

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  store i32 %tmp_203, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_204 = add i32 %tmp_198, %tmp_199

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="hashState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  store i32 %tmp_204, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_250 = add i32 %b_load, %p_Result_s

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_250, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_251 = add i32 %tmp_V_64, %p_Result_13

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_252 = add i32 %a_load, %tmp_368

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_253 = sub i32 %tmp_252, %tmp_251

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="28" op_0_bw="32">
<![CDATA[
:9  %tmp_369 = trunc i32 %tmp_251 to i28

]]></node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_254 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_251, i32 28, i32 31)

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:11  %tmp_255 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_369, i4 %tmp_254)

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_256 = xor i32 %tmp_255, %tmp_253

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  store i32 %tmp_256, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_257 = add i32 %tmp_251, %tmp_250

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  store i32 %tmp_257, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="hashState_load" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge456

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_259, i32* @c, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_259, i32* @b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %tmp_259, i32* @a, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="hashState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge454

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
