

================================================================
== Vivado HLS Report for 'cholesky_inverse_top_2'
================================================================
* Date:           Wed Aug  8 19:07:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        csynth
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    30.588|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  151|  339|  151|  339|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_cholesky_alt4_fu_28         |cholesky_alt4         |   29|  137|   29|  137|   none  |
        |grp_back_substitute_alt_fu_36   |back_substitute_alt   |   51|  131|   51|  131|   none  |
        |grp_matrix_multiply_alt2_fu_42  |matrix_multiply_alt2  |   66|   66|   66|   66|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     27|    2655|    4873|    -|
|Memory           |        2|      -|      64|       8|    -|
|Multiplexer      |        -|      -|       -|     155|    -|
|Register         |        -|      -|       9|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|     27|    2728|    5036|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |grp_back_substitute_alt_fu_36   |back_substitute_alt   |        0|      5|  1005|  1980|
    |grp_cholesky_alt4_fu_28         |cholesky_alt4         |        0|     17|  1237|  2233|
    |grp_matrix_multiply_alt2_fu_42  |matrix_multiply_alt2  |        0|      5|   413|   660|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |        0|     27|  2655|  4873|
    +--------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+----------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+----+----+------+-----+------+-------------+
    |U_U      |cholesky_inverse_mb6  |        0|  64|   8|    16|   32|     1|          512|
    |U_inv_U  |cholesky_inverse_ncg  |        2|   0|   0|    16|   32|     1|          512|
    +---------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                      |        2|  64|   8|    32|   64|     2|         1024|
    +---------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |U_address0      |  15|          3|    4|         12|
    |U_ce0           |  15|          3|    1|          3|
    |U_inv_address0  |  15|          3|    4|         12|
    |U_inv_address1  |  15|          3|    4|         12|
    |U_inv_ce0       |  15|          3|    1|          3|
    |U_inv_ce1       |  15|          3|    1|          3|
    |U_inv_we0       |   9|          2|    1|          2|
    |U_inv_we1       |   9|          2|    1|          2|
    |U_we0           |   9|          2|    1|          2|
    |ap_NS_fsm       |  38|          7|    1|          7|
    +----------------+----+-----------+-----+-----------+
    |Total           | 155|         31|   19|         58|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  6|   0|    6|          0|
    |grp_back_substitute_alt_fu_36_ap_start_reg   |  1|   0|    1|          0|
    |grp_cholesky_alt4_fu_28_ap_start_reg         |  1|   0|    1|          0|
    |grp_matrix_multiply_alt2_fu_42_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  9|   0|    9|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cholesky_inverse_top.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cholesky_inverse_top.2 | return value |
|A_address0         | out |    4|  ap_memory |            A           |     array    |
|A_ce0              | out |    1|  ap_memory |            A           |     array    |
|A_q0               |  in |   32|  ap_memory |            A           |     array    |
|InverseA_address0  | out |    4|  ap_memory |        InverseA        |     array    |
|InverseA_ce0       | out |    1|  ap_memory |        InverseA        |     array    |
|InverseA_we0       | out |    1|  ap_memory |        InverseA        |     array    |
|InverseA_d0        | out |   32|  ap_memory |        InverseA        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

