// D Flip-Flop in Verilog
module d_flipflop (
    input D,        // Data input
    input clk,      // Clock input
    output reg Q    // Output
);
    always @(posedge clk) begin
        Q <= D; // On rising edge of clock, store D in Q
    end
endmodule
