// Seed: 1039757571
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  initial begin
    id_1 = 1 == 1;
  end
  assign id_2 = 1;
  id_4(
      .id_0(id_1), .id_1(1), .id_2(), .id_3("")
  );
  supply1 id_5 = 1;
  genvar id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input wor id_3,
    output wor id_4,
    input uwire id_5,
    output uwire id_6,
    output tri id_7,
    output supply0 id_8,
    input tri id_9,
    input tri id_10,
    input supply1 id_11,
    output wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16
);
  wire id_18;
  wand id_19;
  module_0(
      id_19, id_19
  );
  assign id_19 = 1;
endmodule
