AArch64 WWC+addr+dmb
{
uint64_t x;
0:X1 = x;
1:X4 = x;
2:X3 = x;
uint64_t y;
1:X3 = y;
2:X2 = y;
}
 P0           | P1              | P2           ;
 MOV X0, #2   | LDR X0, [X4]    | LDR X0, [X2] ;
 STR X0, [X1] | EOR X1,X0,X0    | DMB SY       ;
              | MOV X2, #1      | MOV X1, #1   ;
              | STR X2, [X1,X3] | STR X1, [X3] ;

exists
(x=2 /\ 1:X0=2 /\ 2:X0=1)
