0.7
2020.2
Oct 19 2021
03:16:22
C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Chirp_modulator.v,1644109675,verilog,,C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v,,Chirp_modulator,,,,,,,,
C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v,1644109311,verilog,,C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Test_modulator.v,,Cordic,,,,,,,,
C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Test_cordic.v,1644067314,verilog,,,,Test_cordic,,,,,,,,
C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Test_modulator.v,1644090338,verilog,,,,Test_modulator,,,,,,,,
