

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Aug  8 11:45:48 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        Matrix_Multiplication
* Solution:       Parallel_Inputs (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s75-fgga676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.932 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    4|      -|      -|    -|
|Expression       |        -|    -|      -|      -|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    4|      0|      0|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     33|    -|
|Register         |        -|    -|    101|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    8|    101|     33|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      180|  140|  96000|  48000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    5|     ~0|     ~0|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_3_1_U1  |mul_8ns_8ns_16_3_1  |        0|   1|  0|   0|    0|
    |mul_8ns_8ns_16_3_1_U2  |mul_8ns_8ns_16_3_1  |        0|   1|  0|   0|    0|
    |mul_8ns_8ns_16_3_1_U3  |mul_8ns_8ns_16_3_1  |        0|   1|  0|   0|    0|
    |mul_8ns_8ns_16_3_1_U4  |mul_8ns_8ns_16_3_1  |        0|   1|  0|   0|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   4|  0|   0|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_16_4_1_U5  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U6  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U7  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U8  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |mul_ln60_1_reg_290    |  16|   0|   16|          0|
    |mul_ln60_3_reg_295    |  16|   0|   16|          0|
    |mul_ln60_5_reg_300    |  16|   0|   16|          0|
    |mul_ln60_7_reg_305    |  16|   0|   16|          0|
    |tmp_1_reg_244         |   8|   0|    8|          0|
    |tmp_3_reg_255         |   8|   0|    8|          0|
    |trunc_ln60_1_reg_227  |   8|   0|    8|          0|
    |trunc_ln60_reg_222    |   8|   0|    8|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 101|   0|  101|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a           |   in|   32|     ap_none|             a|       pointer|
|b           |   in|   32|     ap_none|             b|       pointer|
|res         |  out|   64|      ap_vld|           res|       pointer|
|res_ap_vld  |  out|    1|      ap_vld|           res|       pointer|
+------------+-----+-----+------------+--------------+--------------+

