<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::PPC Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1PPC.html">PPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">llvm::PPC Namespace Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Define some predicates that are used for node matching.  
<a href="namespacellvm_1_1PPC.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aa53de88164b98be6cd073da9543c0450"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450">Fixups</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d">fixup_ppc_br24</a> = FirstTargetFixupKind
, <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a7529efd48ae862b862618c78039c6876">fixup_ppc_br24_notoc</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f">fixup_ppc_brcond14</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9">fixup_ppc_br24abs</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda">fixup_ppc_brcond14abs</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd">fixup_ppc_half16</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57">fixup_ppc_half16ds</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a1379c8f82d3710fa8ea6c986230cf6b3">fixup_ppc_pcrel34</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450af5b83e08ebd4d2d64ffaa1cad54eb3ba">fixup_ppc_imm34</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2">fixup_ppc_nofixup</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aa14de08bc8d45995199ed5b534e91b2a">fixup_ppc_half16dq</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e">LastTargetFixupKind</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26">NumTargetFixupKinds</a> = LastTargetFixupKind - FirstTargetFixupKind
<br />
 }</td></tr>
<tr class="separator:aa53de88164b98be6cd073da9543c0450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14028f7fe73a11dabc6583510cc0a355"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PRED_LT</a> = (0 &lt;&lt; 5) | 12
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PRED_LE</a> = (1 &lt;&lt; 5) | 4
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PRED_EQ</a> = (2 &lt;&lt; 5) | 12
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PRED_GE</a> = (0 &lt;&lt; 5) | 4
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PRED_GT</a> = (1 &lt;&lt; 5) | 12
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">PRED_NE</a> = (2 &lt;&lt; 5) | 4
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6">PRED_UN</a> = (3 &lt;&lt; 5) | 12
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9">PRED_NU</a> = (3 &lt;&lt; 5) | 4
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e">PRED_LT_MINUS</a> = (0 &lt;&lt; 5) | 14
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a">PRED_LE_MINUS</a> = (1 &lt;&lt; 5) | 6
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39">PRED_EQ_MINUS</a> = (2 &lt;&lt; 5) | 14
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a">PRED_GE_MINUS</a> = (0 &lt;&lt; 5) | 6
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042">PRED_GT_MINUS</a> = (1 &lt;&lt; 5) | 14
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e">PRED_NE_MINUS</a> = (2 &lt;&lt; 5) | 6
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19">PRED_UN_MINUS</a> = (3 &lt;&lt; 5) | 14
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9">PRED_NU_MINUS</a> = (3 &lt;&lt; 5) | 6
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39">PRED_LT_PLUS</a> = (0 &lt;&lt; 5) | 15
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923">PRED_LE_PLUS</a> = (1 &lt;&lt; 5) | 7
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6">PRED_EQ_PLUS</a> = (2 &lt;&lt; 5) | 15
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa">PRED_GE_PLUS</a> = (0 &lt;&lt; 5) | 7
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680">PRED_GT_PLUS</a> = (1 &lt;&lt; 5) | 15
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc">PRED_NE_PLUS</a> = (2 &lt;&lt; 5) | 7
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0">PRED_UN_PLUS</a> = (3 &lt;&lt; 5) | 15
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2">PRED_NU_PLUS</a> = (3 &lt;&lt; 5) | 7
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355adb5e703d16f88714345db07c7853a84a">PRED_SPE</a> = PRED_GT
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PRED_BIT_SET</a> = 1024
, <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PRED_BIT_UNSET</a> = 1025
<br />
 }</td></tr>
<tr class="memdesc:a14028f7fe73a11dabc6583510cc0a355"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate - These are "(BI &lt;&lt; 5) | BO" for various predicates.  <a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">More...</a><br /></td></tr>
<tr class="separator:a14028f7fe73a11dabc6583510cc0a355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8144d2e1978b3e3a226233c0b93b92f4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4">BranchHintBit</a> { <a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4ac7dfdcda0d275c86f35bf9ad77cd8cb0">BR_NO_HINT</a> = 0x0
, <a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4a23b3b31d33f39cc6e7ed25eb61fe1991">BR_NONTAKEN_HINT</a> = 0x2
, <a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4af4e0cd42db406ff2bf838a277e07dcf7">BR_TAKEN_HINT</a> = 0x3
, <a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4a5df95ff204e7992373cbe6b8ab6b1e79">BR_HINT_MASK</a> = 0X3
 }</td></tr>
<tr class="separator:a8144d2e1978b3e3a226233c0b93b92f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd78226dbbe3ffe081cffb3c9e76d80"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80">MemOpFlags</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a2352da11a2bf61ae32dd447ab28ef2d7">MOF_None</a> = 0
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80aa0e9765faa99e16f3f77891096e1a4c0">MOF_SExt</a> = 1
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a34a67c2b0e58a27b547fc3f6edab50fa">MOF_ZExt</a> = 1 &lt;&lt; 1
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a5888d77039ff78746d9ea8e4e218dfda">MOF_NoExt</a> = 1 &lt;&lt; 2
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a39dce6c6e9c3f0bca83f48faf02267a3">MOF_NotAddNorCst</a> = 1 &lt;&lt; 5
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a3d549266ccdcd583d15c88dfaa9e7e4a">MOF_RPlusSImm16</a> = 1 &lt;&lt; 6
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad559259939478cfc1e6b96bffd48e984">MOF_RPlusLo</a> = 1 &lt;&lt; 7
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a9da404662425b672e194e163961479a3">MOF_RPlusSImm16Mult4</a> = 1 &lt;&lt; 8
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a24a8014075c447b950e6ae5b5dec8587">MOF_RPlusSImm16Mult16</a> = 1 &lt;&lt; 9
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a9b668ad2bc8ce251393fad3ee3243948">MOF_RPlusSImm34</a> = 1 &lt;&lt; 10
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a8ab07220ca2843f4957418b71b270feb">MOF_RPlusR</a> = 1 &lt;&lt; 11
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a85dc8483654345136c685a2ea5e1289c">MOF_PCRel</a> = 1 &lt;&lt; 12
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad344a01b52e5179abac75ab1b8dd1206">MOF_AddrIsSImm32</a> = 1 &lt;&lt; 13
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a96449374a0e05655d2d6629086c3987f">MOF_SubWordInt</a> = 1 &lt;&lt; 15
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ae2be36186859286206cbd97dc615c8e8">MOF_WordInt</a> = 1 &lt;&lt; 16
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a77745d9235db1594c3fc34ccfda3a328">MOF_DoubleWordInt</a> = 1 &lt;&lt; 17
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a211da1f8a39e74696bc1ed77a6e4ae53">MOF_ScalarFloat</a> = 1 &lt;&lt; 18
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a65a49a9801dc3ddde68d360e5ccacc26">MOF_Vector</a> = 1 &lt;&lt; 19
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a69d80889b6dd8adc73d19c115248c4bf">MOF_Vector256</a> = 1 &lt;&lt; 20
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a7242650bdadf1b93569ad54074062ea1">MOF_SubtargetBeforeP9</a> = 1 &lt;&lt; 22
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80ad3634a8cd9f1aea8b0195b90947a03dd">MOF_SubtargetP9</a> = 1 &lt;&lt; 23
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80a0693f1a70645b32307928b28df4ed5c9">MOF_SubtargetP10</a> = 1 &lt;&lt; 24
, <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80afbbf2421c7a07379ce4e1b2c5d819e28">MOF_SubtargetSPE</a> = 1 &lt;&lt; 25
<br />
 }</td></tr>
<tr class="separator:abdd78226dbbe3ffe081cffb3c9e76d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6965a3973aa13b20ebaee31424136dcd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcd">AddrMode</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda319ec6c4a7dda0fbaf3b177aa1dd57a5">AM_None</a>
, <a class="el" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda14463e6ffd7cc9fd0b93c79fe4856931">AM_DForm</a>
, <a class="el" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdafbe45acde65a4870e22102ab63f4643c">AM_DSForm</a>
, <a class="el" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda40a73e5d0d8196bfe33b2866c06d870d">AM_DQForm</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcda5615f105433d37ceb5557243c2ff09cb">AM_PrefixDForm</a>
, <a class="el" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdaaac3056a5c906602555ed94a3636077c">AM_XForm</a>
, <a class="el" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcdab748f1b6c866a08f2b1e5a2216e8e73d">AM_PCRel</a>
<br />
 }</td></tr>
<tr class="separator:a6965a3973aa13b20ebaee31424136dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66fe82297fe18a21a055afb81e82040"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040abf20d995fb8903fac5baf09797e6ed80">DIR_NONE</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040aba3e2f71e6bcfa95d8ef5836ba47f02f">DIR_32</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a7b91cd4044a62473da3166dd0d2b2ddc">DIR_440</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040afdebe93c0e18a5453835f8df1c13e5e4">DIR_601</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a62ee0718349ae36cd1a8ed500abcd878">DIR_602</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a3962994d8e938b9593218caf575ef6bd">DIR_603</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a6cdba3048334fa40e8f46956ffeab0c3">DIR_7400</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040aa77883b2e65039199cd95b624cab29b2">DIR_750</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a56adb1ba4082b00854c8401847ade1a9">DIR_970</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040ab81d0aba13bef5a963bb14709390283e">DIR_A2</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040aa3892c789487c6e4d64043ae996717ee">DIR_E500</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a00d4f7d7f8d110db90749f417fceff3a">DIR_E500mc</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040ac4e6bb06de05f2620850b3fc53a0433e">DIR_E5500</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a80679195ad86168a8664a9ee102ce948">DIR_PWR3</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a1a9618f9addb07ce52555fa524ccf39d">DIR_PWR4</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a690b5c342106c270b005123adec2d7e6">DIR_PWR5</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a40aa4eed5523516b6f4be5d29307b5cc">DIR_PWR5X</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040aa2b626cb4809ee8a3b3da9d475eabe05">DIR_PWR6</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a664d0abca2c75f8a6f8ce2dcc21cd676">DIR_PWR6X</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a0c8a5dd168df904e8c29520a47502a61">DIR_PWR7</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040aa3de856d909c5b0166919bf6e4bd1a3d">DIR_PWR8</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a0a03bfd83c00f4d1edab975b7bfe7f36">DIR_PWR9</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a1a5dee2be7c154497739282b30ab123c">DIR_PWR10</a>
, <a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040ac1fc2f6d654da4e5a6a601e19d423846">DIR_PWR_FUTURE</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa66fe82297fe18a21a055afb81e82040a00917bbd257bd4ee796f398e9c563a11">DIR_64</a>
<br />
 }</td></tr>
<tr class="separator:aa66fe82297fe18a21a055afb81e82040"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2ddf0f8e0c9ad93a6c3a893df96ef599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2ddf0f8e0c9ad93a6c3a893df96ef599">stripRegisterPrefix</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *<a class="el" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>)</td></tr>
<tr class="memdesc:a2ddf0f8e0c9ad93a6c3a893df96ef599"><td class="mdescLeft">&#160;</td><td class="mdescRight">stripRegisterPrefix - This method strips the character prefix from a register name so that only the number is left.  <br /></td></tr>
<tr class="separator:a2ddf0f8e0c9ad93a6c3a893df96ef599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad88de25fc56e9402b64e705bc84143b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ad88de25fc56e9402b64e705bc84143b2">getRegNumForOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="el" href="namespacellvm.html#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> OpNo)</td></tr>
<tr class="memdesc:ad88de25fc56e9402b64e705bc84143b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegNumForOperand - some operands use different numbering schemes for the same registers.  <br /></td></tr>
<tr class="separator:ad88de25fc56e9402b64e705bc84143b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7a469d7d5e4183e2b84d15072786cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#acc7a469d7d5e4183e2b84d15072786cf">isVFRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:acc7a469d7d5e4183e2b84d15072786cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5436d12d95e36064db97636d22f20988"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a5436d12d95e36064db97636d22f20988">isVRRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a5436d12d95e36064db97636d22f20988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430fc7aab545fd5d88076b455542dce3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a430fc7aab545fd5d88076b455542dce3">InvertPredicate</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="memdesc:a430fc7aab545fd5d88076b455542dce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=.  <br /></td></tr>
<tr class="separator:a430fc7aab545fd5d88076b455542dce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0126350f85e64bcbddb8454a888b0b69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a0126350f85e64bcbddb8454a888b0b69">getSwappedPredicate</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="memdesc:a0126350f85e64bcbddb8454a888b0b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assume the condition register is set by <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI(a,b)</a>, return the predicate if we modify the instructions such that condition register is set by <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI(b,a)</a>.  <br /></td></tr>
<tr class="separator:a0126350f85e64bcbddb8454a888b0b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2624042e885fc1d665e8fc01a0ab390b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">getPredicateCondition</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="memdesc:a2624042e885fc1d665e8fc01a0ab390b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the condition without hint bits.  <br /></td></tr>
<tr class="separator:a2624042e885fc1d665e8fc01a0ab390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7348f565ebb68dc08979b2808300c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a5f7348f565ebb68dc08979b2808300c5">getPredicateHint</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="memdesc:a5f7348f565ebb68dc08979b2808300c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the hint bits of the predicate.  <br /></td></tr>
<tr class="separator:a5f7348f565ebb68dc08979b2808300c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c2294c9ecba721df7f29aaf05157d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">getPredicate</a> (<a class="el" href="classunsigned.html">unsigned</a> Condition, <a class="el" href="classunsigned.html">unsigned</a> Hint)</td></tr>
<tr class="memdesc:a40c2294c9ecba721df7f29aaf05157d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return predicate consisting of specified condition and hint bits.  <br /></td></tr>
<tr class="separator:a40c2294c9ecba721df7f29aaf05157d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2108c96efd9d9e1b89dd25b89a23ed1a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">getNonRecordFormOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a>)</td></tr>
<tr class="separator:a2108c96efd9d9e1b89dd25b89a23ed1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee91c58b3a130d49788e05c85b12dce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">isVPKUHUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aee91c58b3a130d49788e05c85b12dce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction.  <br /></td></tr>
<tr class="separator:aee91c58b3a130d49788e05c85b12dce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f806005e684e4cbd25d76849ee1775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">isVPKUWUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae9f806005e684e4cbd25d76849ee1775"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction.  <br /></td></tr>
<tr class="separator:ae9f806005e684e4cbd25d76849ee1775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b885afb337e155a5f9e5257081de8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">isVPKUDUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a43b885afb337e155a5f9e5257081de8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction.  <br /></td></tr>
<tr class="separator:a43b885afb337e155a5f9e5257081de8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27448838ea5635fa836a68c3aa97b29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">isVMRGLShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> UnitSize, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab27448838ea5635fa836a68c3aa97b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the specified unit size (1,2 or 4 bytes).  <br /></td></tr>
<tr class="separator:ab27448838ea5635fa836a68c3aa97b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f48ceee4d4e7b13efb21c415b8fc330"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">isVMRGHShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> UnitSize, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3f48ceee4d4e7b13efb21c415b8fc330"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the specified unit size (1,2 or 4 bytes).  <br /></td></tr>
<tr class="separator:a3f48ceee4d4e7b13efb21c415b8fc330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abe83e8c9d9553cfc708a024c204807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a5abe83e8c9d9553cfc708a024c204807">isVMRGEOShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classbool.html">bool</a> CheckEven, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5abe83e8c9d9553cfc708a024c204807"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instruction  <br /></td></tr>
<tr class="separator:a5abe83e8c9d9553cfc708a024c204807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96447619c3b90a88e75aed44d332114c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a96447619c3b90a88e75aed44d332114c">isXXSLDWIShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShiftElts, <a class="el" href="classbool.html">bool</a> &amp;Swap, <a class="el" href="classbool.html">bool</a> IsLE)</td></tr>
<tr class="memdesc:a96447619c3b90a88e75aed44d332114c"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction.  <br /></td></tr>
<tr class="separator:a96447619c3b90a88e75aed44d332114c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc23d2b734425aad94289c4dc5df21f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a8bc23d2b734425aad94289c4dc5df21f">isXXBRHShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a8bc23d2b734425aad94289c4dc5df21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction.  <br /></td></tr>
<tr class="separator:a8bc23d2b734425aad94289c4dc5df21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c93b88a2a89e226d5312299a4e1790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a88c93b88a2a89e226d5312299a4e1790">isXXBRWShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a88c93b88a2a89e226d5312299a4e1790"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction.  <br /></td></tr>
<tr class="separator:a88c93b88a2a89e226d5312299a4e1790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a25cc9341eead72b29eb9646e631244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2a25cc9341eead72b29eb9646e631244">isXXBRDShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2a25cc9341eead72b29eb9646e631244"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction.  <br /></td></tr>
<tr class="separator:a2a25cc9341eead72b29eb9646e631244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e40fdad18c650272628e91ecadce173"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a6e40fdad18c650272628e91ecadce173">isXXBRQShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a6e40fdad18c650272628e91ecadce173"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction.  <br /></td></tr>
<tr class="separator:a6e40fdad18c650272628e91ecadce173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bbd98a4e85245f40c2ef2ea6f14e7c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a8bbd98a4e85245f40c2ef2ea6f14e7c6">isXXPERMDIShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShiftElts, <a class="el" href="classbool.html">bool</a> &amp;Swap, <a class="el" href="classbool.html">bool</a> IsLE)</td></tr>
<tr class="memdesc:a8bbd98a4e85245f40c2ef2ea6f14e7c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction.  <br /></td></tr>
<tr class="separator:a8bbd98a4e85245f40c2ef2ea6f14e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45ea0323da7012ed4e0f58aef3619bb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">isVSLDOIShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa45ea0323da7012ed4e0f58aef3619bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1.  <br /></td></tr>
<tr class="separator:aa45ea0323da7012ed4e0f58aef3619bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf912033ee385662cb4e40bd06206b67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize)</td></tr>
<tr class="memdesc:adf912033ee385662cb4e40bd06206b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW.  <br /></td></tr>
<tr class="separator:adf912033ee385662cb4e40bd06206b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2d86096213925077b7a8b248745e34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#acb2d86096213925077b7a8b248745e34">isXXINSERTWMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShiftElts, <a class="el" href="classunsigned.html">unsigned</a> &amp;InsertAtByte, <a class="el" href="classbool.html">bool</a> &amp;Swap, <a class="el" href="classbool.html">bool</a> IsLE)</td></tr>
<tr class="memdesc:acb2d86096213925077b7a8b248745e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by the XXINSERTW instruction introduced in ISA 3.0.  <br /></td></tr>
<tr class="separator:acb2d86096213925077b7a8b248745e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d85169d871f169e06ab00673048741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a93d85169d871f169e06ab00673048741">getSplatIdxForPPCMnemonics</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a93d85169d871f169e06ab00673048741"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSplatIdxForPPCMnemonics - Return the splat index as a value that is appropriate for <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> mnemonics (which have a big endian bias - namely elements are counted from the left of the vector register).  <br /></td></tr>
<tr class="separator:a93d85169d871f169e06ab00673048741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a14301103c8d97e52ed0ca117ea6b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">get_VSPLTI_elt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ByteSize, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1a14301103c8d97e52ed0ca117ea6b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] instruction of the specified element size, return the constant being splatted.  <br /></td></tr>
<tr class="separator:a1a14301103c8d97e52ed0ca117ea6b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd7fb94f62f409bc4faf2a20e0904eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a> (<a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo)</td></tr>
<tr class="separator:a2cd7fb94f62f409bc4faf2a20e0904eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1545caeeda8de7bd87be034c59b2b9fe"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a1545caeeda8de7bd87be034c59b2b9fe">getAltVSXFMAOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a1545caeeda8de7bd87be034c59b2b9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Define some predicates that are used for node matching. </p>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="aa66fe82297fe18a21a055afb81e82040" name="aa66fe82297fe18a21a055afb81e82040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa66fe82297fe18a21a055afb81e82040">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040abf20d995fb8903fac5baf09797e6ed80" name="aa66fe82297fe18a21a055afb81e82040abf20d995fb8903fac5baf09797e6ed80"></a>DIR_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040aba3e2f71e6bcfa95d8ef5836ba47f02f" name="aa66fe82297fe18a21a055afb81e82040aba3e2f71e6bcfa95d8ef5836ba47f02f"></a>DIR_32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a7b91cd4044a62473da3166dd0d2b2ddc" name="aa66fe82297fe18a21a055afb81e82040a7b91cd4044a62473da3166dd0d2b2ddc"></a>DIR_440&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040afdebe93c0e18a5453835f8df1c13e5e4" name="aa66fe82297fe18a21a055afb81e82040afdebe93c0e18a5453835f8df1c13e5e4"></a>DIR_601&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a62ee0718349ae36cd1a8ed500abcd878" name="aa66fe82297fe18a21a055afb81e82040a62ee0718349ae36cd1a8ed500abcd878"></a>DIR_602&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a3962994d8e938b9593218caf575ef6bd" name="aa66fe82297fe18a21a055afb81e82040a3962994d8e938b9593218caf575ef6bd"></a>DIR_603&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a6cdba3048334fa40e8f46956ffeab0c3" name="aa66fe82297fe18a21a055afb81e82040a6cdba3048334fa40e8f46956ffeab0c3"></a>DIR_7400&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040aa77883b2e65039199cd95b624cab29b2" name="aa66fe82297fe18a21a055afb81e82040aa77883b2e65039199cd95b624cab29b2"></a>DIR_750&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a56adb1ba4082b00854c8401847ade1a9" name="aa66fe82297fe18a21a055afb81e82040a56adb1ba4082b00854c8401847ade1a9"></a>DIR_970&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040ab81d0aba13bef5a963bb14709390283e" name="aa66fe82297fe18a21a055afb81e82040ab81d0aba13bef5a963bb14709390283e"></a>DIR_A2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040aa3892c789487c6e4d64043ae996717ee" name="aa66fe82297fe18a21a055afb81e82040aa3892c789487c6e4d64043ae996717ee"></a>DIR_E500&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a00d4f7d7f8d110db90749f417fceff3a" name="aa66fe82297fe18a21a055afb81e82040a00d4f7d7f8d110db90749f417fceff3a"></a>DIR_E500mc&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040ac4e6bb06de05f2620850b3fc53a0433e" name="aa66fe82297fe18a21a055afb81e82040ac4e6bb06de05f2620850b3fc53a0433e"></a>DIR_E5500&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a80679195ad86168a8664a9ee102ce948" name="aa66fe82297fe18a21a055afb81e82040a80679195ad86168a8664a9ee102ce948"></a>DIR_PWR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a1a9618f9addb07ce52555fa524ccf39d" name="aa66fe82297fe18a21a055afb81e82040a1a9618f9addb07ce52555fa524ccf39d"></a>DIR_PWR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a690b5c342106c270b005123adec2d7e6" name="aa66fe82297fe18a21a055afb81e82040a690b5c342106c270b005123adec2d7e6"></a>DIR_PWR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a40aa4eed5523516b6f4be5d29307b5cc" name="aa66fe82297fe18a21a055afb81e82040a40aa4eed5523516b6f4be5d29307b5cc"></a>DIR_PWR5X&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040aa2b626cb4809ee8a3b3da9d475eabe05" name="aa66fe82297fe18a21a055afb81e82040aa2b626cb4809ee8a3b3da9d475eabe05"></a>DIR_PWR6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a664d0abca2c75f8a6f8ce2dcc21cd676" name="aa66fe82297fe18a21a055afb81e82040a664d0abca2c75f8a6f8ce2dcc21cd676"></a>DIR_PWR6X&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a0c8a5dd168df904e8c29520a47502a61" name="aa66fe82297fe18a21a055afb81e82040a0c8a5dd168df904e8c29520a47502a61"></a>DIR_PWR7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040aa3de856d909c5b0166919bf6e4bd1a3d" name="aa66fe82297fe18a21a055afb81e82040aa3de856d909c5b0166919bf6e4bd1a3d"></a>DIR_PWR8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a0a03bfd83c00f4d1edab975b7bfe7f36" name="aa66fe82297fe18a21a055afb81e82040a0a03bfd83c00f4d1edab975b7bfe7f36"></a>DIR_PWR9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a1a5dee2be7c154497739282b30ab123c" name="aa66fe82297fe18a21a055afb81e82040a1a5dee2be7c154497739282b30ab123c"></a>DIR_PWR10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040ac1fc2f6d654da4e5a6a601e19d423846" name="aa66fe82297fe18a21a055afb81e82040ac1fc2f6d654da4e5a6a601e19d423846"></a>DIR_PWR_FUTURE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa66fe82297fe18a21a055afb81e82040a00917bbd257bd4ee796f398e9c563a11" name="aa66fe82297fe18a21a055afb81e82040a00917bbd257bd4ee796f398e9c563a11"></a>DIR_64&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCSubtarget_8h_source.html#l00040">40</a> of file <a class="el" href="PPCSubtarget_8h_source.html">PPCSubtarget.h</a>.</p>

</div>
</div>
<a id="a6965a3973aa13b20ebaee31424136dcd" name="a6965a3973aa13b20ebaee31424136dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6965a3973aa13b20ebaee31424136dcd">&#9670;&#160;</a></span>AddrMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#a6965a3973aa13b20ebaee31424136dcd">llvm::PPC::AddrMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6965a3973aa13b20ebaee31424136dcda319ec6c4a7dda0fbaf3b177aa1dd57a5" name="a6965a3973aa13b20ebaee31424136dcda319ec6c4a7dda0fbaf3b177aa1dd57a5"></a>AM_None&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6965a3973aa13b20ebaee31424136dcda14463e6ffd7cc9fd0b93c79fe4856931" name="a6965a3973aa13b20ebaee31424136dcda14463e6ffd7cc9fd0b93c79fe4856931"></a>AM_DForm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6965a3973aa13b20ebaee31424136dcdafbe45acde65a4870e22102ab63f4643c" name="a6965a3973aa13b20ebaee31424136dcdafbe45acde65a4870e22102ab63f4643c"></a>AM_DSForm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6965a3973aa13b20ebaee31424136dcda40a73e5d0d8196bfe33b2866c06d870d" name="a6965a3973aa13b20ebaee31424136dcda40a73e5d0d8196bfe33b2866c06d870d"></a>AM_DQForm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6965a3973aa13b20ebaee31424136dcda5615f105433d37ceb5557243c2ff09cb" name="a6965a3973aa13b20ebaee31424136dcda5615f105433d37ceb5557243c2ff09cb"></a>AM_PrefixDForm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6965a3973aa13b20ebaee31424136dcdaaac3056a5c906602555ed94a3636077c" name="a6965a3973aa13b20ebaee31424136dcdaaac3056a5c906602555ed94a3636077c"></a>AM_XForm&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6965a3973aa13b20ebaee31424136dcdab748f1b6c866a08f2b1e5a2216e8e73d" name="a6965a3973aa13b20ebaee31424136dcdab748f1b6c866a08f2b1e5a2216e8e73d"></a>AM_PCRel&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00724">724</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

</div>
</div>
<a id="a8144d2e1978b3e3a226233c0b93b92f4" name="a8144d2e1978b3e3a226233c0b93b92f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8144d2e1978b3e3a226233c0b93b92f4">&#9670;&#160;</a></span>BranchHintBit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4">llvm::PPC::BranchHintBit</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a8144d2e1978b3e3a226233c0b93b92f4ac7dfdcda0d275c86f35bf9ad77cd8cb0" name="a8144d2e1978b3e3a226233c0b93b92f4ac7dfdcda0d275c86f35bf9ad77cd8cb0"></a>BR_NO_HINT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8144d2e1978b3e3a226233c0b93b92f4a23b3b31d33f39cc6e7ed25eb61fe1991" name="a8144d2e1978b3e3a226233c0b93b92f4a23b3b31d33f39cc6e7ed25eb61fe1991"></a>BR_NONTAKEN_HINT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8144d2e1978b3e3a226233c0b93b92f4af4e0cd42db406ff2bf838a277e07dcf7" name="a8144d2e1978b3e3a226233c0b93b92f4af4e0cd42db406ff2bf838a277e07dcf7"></a>BR_TAKEN_HINT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8144d2e1978b3e3a226233c0b93b92f4a5df95ff204e7992373cbe6b8ab6b1e79" name="a8144d2e1978b3e3a226233c0b93b92f4a5df95ff204e7992373cbe6b8ab6b1e79"></a>BR_HINT_MASK&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00062">62</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

</div>
</div>
<a id="aa53de88164b98be6cd073da9543c0450" name="aa53de88164b98be6cd073da9543c0450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53de88164b98be6cd073da9543c0450">&#9670;&#160;</a></span>Fixups</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450">llvm::PPC::Fixups</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d" name="aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d"></a>fixup_ppc_br24&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a7529efd48ae862b862618c78039c6876" name="aa53de88164b98be6cd073da9543c0450a7529efd48ae862b862618c78039c6876"></a>fixup_ppc_br24_notoc&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f" name="aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f"></a>fixup_ppc_brcond14&#160;</td><td class="fielddoc"><p>14-bit PC relative relocation for conditional branches. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9" name="aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9"></a>fixup_ppc_br24abs&#160;</td><td class="fielddoc"><p>24-bit absolute relocation for direct branches like 'ba' and 'bla'. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda" name="aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda"></a>fixup_ppc_brcond14abs&#160;</td><td class="fielddoc"><p>14-bit absolute relocation for conditional branches. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd" name="aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd"></a>fixup_ppc_half16&#160;</td><td class="fielddoc"><p>A 16-bit fixup corresponding to lo16(_foo) or ha16(_foo) for instrs like 'li' or 'addis'. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57" name="aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57"></a>fixup_ppc_half16ds&#160;</td><td class="fielddoc"><p>A 14-bit fixup corresponding to lo16(_foo) with implied 2 zero bits for instrs like 'std'. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a1379c8f82d3710fa8ea6c986230cf6b3" name="aa53de88164b98be6cd073da9543c0450a1379c8f82d3710fa8ea6c986230cf6b3"></a>fixup_ppc_pcrel34&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450af5b83e08ebd4d2d64ffaa1cad54eb3ba" name="aa53de88164b98be6cd073da9543c0450af5b83e08ebd4d2d64ffaa1cad54eb3ba"></a>fixup_ppc_imm34&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2" name="aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2"></a>fixup_ppc_nofixup&#160;</td><td class="fielddoc"><p>Not a true fixup, but ties a symbol to a call to __tls_get_addr for the TLS general and local dynamic models, or inserts the thread-pointer register number. </p>
<p>It can also be used to tie the ref symbol to prevent it from being garbage collected on AIX. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450aa14de08bc8d45995199ed5b534e91b2a" name="aa53de88164b98be6cd073da9543c0450aa14de08bc8d45995199ed5b534e91b2a"></a>fixup_ppc_half16dq&#160;</td><td class="fielddoc"><p>A 16-bit fixup corresponding to lo16(_foo) with implied 3 zero bits for instrs like 'lxv'. </p>
<p>Produces the same relocation as fixup_ppc_half16ds. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e" name="aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e"></a>LastTargetFixupKind&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26" name="aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26"></a>NumTargetFixupKinds&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCFixupKinds_8h_source.html#l00018">18</a> of file <a class="el" href="PPCFixupKinds_8h_source.html">PPCFixupKinds.h</a>.</p>

</div>
</div>
<a id="abdd78226dbbe3ffe081cffb3c9e76d80" name="abdd78226dbbe3ffe081cffb3c9e76d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd78226dbbe3ffe081cffb3c9e76d80">&#9670;&#160;</a></span>MemOpFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#abdd78226dbbe3ffe081cffb3c9e76d80">llvm::PPC::MemOpFlags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a2352da11a2bf61ae32dd447ab28ef2d7" name="abdd78226dbbe3ffe081cffb3c9e76d80a2352da11a2bf61ae32dd447ab28ef2d7"></a>MOF_None&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80aa0e9765faa99e16f3f77891096e1a4c0" name="abdd78226dbbe3ffe081cffb3c9e76d80aa0e9765faa99e16f3f77891096e1a4c0"></a>MOF_SExt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a34a67c2b0e58a27b547fc3f6edab50fa" name="abdd78226dbbe3ffe081cffb3c9e76d80a34a67c2b0e58a27b547fc3f6edab50fa"></a>MOF_ZExt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a5888d77039ff78746d9ea8e4e218dfda" name="abdd78226dbbe3ffe081cffb3c9e76d80a5888d77039ff78746d9ea8e4e218dfda"></a>MOF_NoExt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a39dce6c6e9c3f0bca83f48faf02267a3" name="abdd78226dbbe3ffe081cffb3c9e76d80a39dce6c6e9c3f0bca83f48faf02267a3"></a>MOF_NotAddNorCst&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a3d549266ccdcd583d15c88dfaa9e7e4a" name="abdd78226dbbe3ffe081cffb3c9e76d80a3d549266ccdcd583d15c88dfaa9e7e4a"></a>MOF_RPlusSImm16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80ad559259939478cfc1e6b96bffd48e984" name="abdd78226dbbe3ffe081cffb3c9e76d80ad559259939478cfc1e6b96bffd48e984"></a>MOF_RPlusLo&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a9da404662425b672e194e163961479a3" name="abdd78226dbbe3ffe081cffb3c9e76d80a9da404662425b672e194e163961479a3"></a>MOF_RPlusSImm16Mult4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a24a8014075c447b950e6ae5b5dec8587" name="abdd78226dbbe3ffe081cffb3c9e76d80a24a8014075c447b950e6ae5b5dec8587"></a>MOF_RPlusSImm16Mult16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a9b668ad2bc8ce251393fad3ee3243948" name="abdd78226dbbe3ffe081cffb3c9e76d80a9b668ad2bc8ce251393fad3ee3243948"></a>MOF_RPlusSImm34&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a8ab07220ca2843f4957418b71b270feb" name="abdd78226dbbe3ffe081cffb3c9e76d80a8ab07220ca2843f4957418b71b270feb"></a>MOF_RPlusR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a85dc8483654345136c685a2ea5e1289c" name="abdd78226dbbe3ffe081cffb3c9e76d80a85dc8483654345136c685a2ea5e1289c"></a>MOF_PCRel&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80ad344a01b52e5179abac75ab1b8dd1206" name="abdd78226dbbe3ffe081cffb3c9e76d80ad344a01b52e5179abac75ab1b8dd1206"></a>MOF_AddrIsSImm32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a96449374a0e05655d2d6629086c3987f" name="abdd78226dbbe3ffe081cffb3c9e76d80a96449374a0e05655d2d6629086c3987f"></a>MOF_SubWordInt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80ae2be36186859286206cbd97dc615c8e8" name="abdd78226dbbe3ffe081cffb3c9e76d80ae2be36186859286206cbd97dc615c8e8"></a>MOF_WordInt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a77745d9235db1594c3fc34ccfda3a328" name="abdd78226dbbe3ffe081cffb3c9e76d80a77745d9235db1594c3fc34ccfda3a328"></a>MOF_DoubleWordInt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a211da1f8a39e74696bc1ed77a6e4ae53" name="abdd78226dbbe3ffe081cffb3c9e76d80a211da1f8a39e74696bc1ed77a6e4ae53"></a>MOF_ScalarFloat&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a65a49a9801dc3ddde68d360e5ccacc26" name="abdd78226dbbe3ffe081cffb3c9e76d80a65a49a9801dc3ddde68d360e5ccacc26"></a>MOF_Vector&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a69d80889b6dd8adc73d19c115248c4bf" name="abdd78226dbbe3ffe081cffb3c9e76d80a69d80889b6dd8adc73d19c115248c4bf"></a>MOF_Vector256&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a7242650bdadf1b93569ad54074062ea1" name="abdd78226dbbe3ffe081cffb3c9e76d80a7242650bdadf1b93569ad54074062ea1"></a>MOF_SubtargetBeforeP9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80ad3634a8cd9f1aea8b0195b90947a03dd" name="abdd78226dbbe3ffe081cffb3c9e76d80ad3634a8cd9f1aea8b0195b90947a03dd"></a>MOF_SubtargetP9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80a0693f1a70645b32307928b28df4ed5c9" name="abdd78226dbbe3ffe081cffb3c9e76d80a0693f1a70645b32307928b28df4ed5c9"></a>MOF_SubtargetP10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abdd78226dbbe3ffe081cffb3c9e76d80afbbf2421c7a07379ce4e1b2c5d819e28" name="abdd78226dbbe3ffe081cffb3c9e76d80afbbf2421c7a07379ce4e1b2c5d819e28"></a>MOF_SubtargetSPE&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00689">689</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

</div>
</div>
<a id="a14028f7fe73a11dabc6583510cc0a355" name="a14028f7fe73a11dabc6583510cc0a355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14028f7fe73a11dabc6583510cc0a355">&#9670;&#160;</a></span>Predicate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">llvm::PPC::Predicate</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Predicate - These are "(BI &lt;&lt; 5) | BO" for various predicates. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91" name="a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91"></a>PRED_LT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593" name="a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593"></a>PRED_LE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3" name="a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3"></a>PRED_EQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095" name="a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095"></a>PRED_GE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817" name="a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817"></a>PRED_GT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462" name="a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462"></a>PRED_NE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6" name="a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6"></a>PRED_UN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9" name="a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9"></a>PRED_NU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e" name="a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e"></a>PRED_LT_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a" name="a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a"></a>PRED_LE_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39" name="a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39"></a>PRED_EQ_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a" name="a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a"></a>PRED_GE_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042" name="a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042"></a>PRED_GT_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e" name="a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e"></a>PRED_NE_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19" name="a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19"></a>PRED_UN_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9" name="a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9"></a>PRED_NU_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39" name="a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39"></a>PRED_LT_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923" name="a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923"></a>PRED_LE_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6" name="a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6"></a>PRED_EQ_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa" name="a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa"></a>PRED_GE_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680" name="a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680"></a>PRED_GT_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc" name="a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc"></a>PRED_NE_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0" name="a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0"></a>PRED_UN_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2" name="a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2"></a>PRED_NU_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355adb5e703d16f88714345db07c7853a84a" name="a14028f7fe73a11dabc6583510cc0a355adb5e703d16f88714345db07c7853a84a"></a>PRED_SPE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6" name="a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6"></a>PRED_BIT_SET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67" name="a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67"></a>PRED_BIT_UNSET&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00026">26</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a2cd7fb94f62f409bc4faf2a20e0904eb" name="a2cd7fb94f62f409bc4faf2a20e0904eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd7fb94f62f409bc4faf2a20e0904eb">&#9670;&#160;</a></span>createFastISel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> * llvm::PPC::createFastISel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>FuncInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *&#160;</td>
          <td class="paramname"><em>LibInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCFastISel_8cpp_source.html#l02466">2466</a> of file <a class="el" href="PPCFastISel_8cpp_source.html">PPCFastISel.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00185">llvm::PPCSubtarget::isPPC64()</a>, and <a class="el" href="FunctionLoweringInfo_8h_source.html#l00060">llvm::FunctionLoweringInfo::MF</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l17409">llvm::PPCTargetLowering::createFastISel()</a>.</p>

</div>
</div>
<a id="a1a14301103c8d97e52ed0ca117ea6b65" name="a1a14301103c8d97e52ed0ca117ea6b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a14301103c8d97e52ed0ca117ea6b65">&#9670;&#160;</a></span>get_VSPLTI_elt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> llvm::PPC::get_VSPLTI_elt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ByteSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] instruction of the specified element size, return the constant being splatted. </p>
<p>The ByteSize field indicates the number of bytes of each element [124] -&gt; [bhw]. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02526">2526</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01654">llvm::SDNode::getAsZExtVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="LowerMatrixIntrinsics_8cpp_source.html#l00114">isSplat()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MathExtras_8h_source.html#l00436">llvm::SignExtend32()</a>.</p>

</div>
</div>
<a id="a1545caeeda8de7bd87be034c59b2b9fe" name="a1545caeeda8de7bd87be034c59b2b9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1545caeeda8de7bd87be034c59b2b9fe">&#9670;&#160;</a></span>getAltVSXFMAOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::PPC::getAltVSXFMAOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01200">llvm::PPCInstrInfo::findCommutedOpIndices()</a>.</p>

</div>
</div>
<a id="a2108c96efd9d9e1b89dd25b89a23ed1a" name="a2108c96efd9d9e1b89dd25b89a23ed1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2108c96efd9d9e1b89dd25b89a23ed1a">&#9670;&#160;</a></span>getNonRecordFormOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::PPC::getNonRecordFormOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">getNonRecordFormOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">getNonRecordFormOpcode()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l02361">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a40c2294c9ecba721df7f29aaf05157d8" name="a40c2294c9ecba721df7f29aaf05157d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c2294c9ecba721df7f29aaf05157d8">&#9670;&#160;</a></span>getPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> llvm::PPC::getPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Condition</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Hint</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return predicate consisting of specified condition and hint bits. </p>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00087">87</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

<p class="reference">References <a class="el" href="PPCPredicates_8h_source.html#l00066">BR_HINT_MASK</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02361">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a2624042e885fc1d665e8fc01a0ab390b" name="a2624042e885fc1d665e8fc01a0ab390b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2624042e885fc1d665e8fc01a0ab390b">&#9670;&#160;</a></span>getPredicateCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::PPC::getPredicateCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the condition without hint bits. </p>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00077">77</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02361">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a5f7348f565ebb68dc08979b2808300c5" name="a5f7348f565ebb68dc08979b2808300c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7348f565ebb68dc08979b2808300c5">&#9670;&#160;</a></span>getPredicateHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::PPC::getPredicateHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the hint bits of the predicate. </p>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00082">82</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

<p class="reference">References <a class="el" href="PPCPredicates_8h_source.html#l00066">BR_HINT_MASK</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02361">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="ad88de25fc56e9402b64e705bc84143b2" name="ad88de25fc56e9402b64e705bc84143b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad88de25fc56e9402b64e705bc84143b2">&#9670;&#160;</a></span>getRegNumForOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::PPC::getRegNumForOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getRegNumForOperand - some operands use different numbering schemes for the same registers. </p>
<p>For example, a VSX instruction may have any of vs0-vs63 allocated whereas an Altivec instruction could only have vs32-vs63 allocated (numbered as v0-v31). This function returns the actual register number needed for the opcode/operand number combination. The operand number argument will be useful when we need to extend this to instructions that use both Altivec and VSX numbering (for different operands). </p>

<p class="definition">Definition at line <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00120">120</a> of file <a class="el" href="PPCMCTargetDesc_8cpp_source.html">PPCMCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCMCTargetDesc_8h_source.html#l00288">isVFRegister()</a>, and <a class="el" href="PPCMCTargetDesc_8h_source.html#l00292">isVRRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00483">llvm::PPCMCCodeEmitter::getMachineOpValue()</a>, and <a class="el" href="PPCInstPrinter_8cpp_source.html#l00647">llvm::PPCInstPrinter::printOperand()</a>.</p>

</div>
</div>
<a id="a93d85169d871f169e06ab00673048741" name="a93d85169d871f169e06ab00673048741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d85169d871f169e06ab00673048741">&#9670;&#160;</a></span>getSplatIdxForPPCMnemonics()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::PPC::getSplatIdxForPPCMnemonics </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getSplatIdxForPPCMnemonics - Return the splat index as a value that is appropriate for <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> mnemonics (which have a big endian bias - namely elements are counted from the left of the vector register). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02506">2506</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01572">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l02204">isSplatShuffleMask()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a0126350f85e64bcbddb8454a888b0b69" name="a0126350f85e64bcbddb8454a888b0b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0126350f85e64bcbddb8454a888b0b69">&#9670;&#160;</a></span>getSwappedPredicate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> llvm::PPC::getSwappedPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Assume the condition register is set by <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI(a,b)</a>, return the predicate if we modify the instructions such that condition register is set by <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI(b,a)</a>. </p>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8cpp_source.html#l00051">51</a> of file <a class="el" href="PPCPredicates_8cpp_source.html">PPCPredicates.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="PPCPredicates_8h_source.html#l00057">PRED_BIT_SET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00058">PRED_BIT_UNSET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00037">PRED_EQ_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00045">PRED_EQ_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00030">PRED_GE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00038">PRED_GE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00046">PRED_GE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00031">PRED_GT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00039">PRED_GT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00047">PRED_GT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00028">PRED_LE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00036">PRED_LE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00044">PRED_LE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00027">PRED_LT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00035">PRED_LT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00043">PRED_LT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00032">PRED_NE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00040">PRED_NE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00048">PRED_NE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00034">PRED_NU</a>, <a class="el" href="PPCPredicates_8h_source.html#l00042">PRED_NU_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00050">PRED_NU_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00033">PRED_UN</a>, <a class="el" href="PPCPredicates_8h_source.html#l00041">PRED_UN_MINUS</a>, and <a class="el" href="PPCPredicates_8h_source.html#l00049">PRED_UN_PLUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02361">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a430fc7aab545fd5d88076b455542dce3" name="a430fc7aab545fd5d88076b455542dce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430fc7aab545fd5d88076b455542dce3">&#9670;&#160;</a></span>InvertPredicate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> llvm::PPC::InvertPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=. </p>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8cpp_source.html#l00017">17</a> of file <a class="el" href="PPCPredicates_8cpp_source.html">PPCPredicates.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="PPCPredicates_8h_source.html#l00057">PRED_BIT_SET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00058">PRED_BIT_UNSET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00037">PRED_EQ_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00045">PRED_EQ_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00030">PRED_GE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00038">PRED_GE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00046">PRED_GE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00031">PRED_GT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00039">PRED_GT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00047">PRED_GT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00028">PRED_LE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00036">PRED_LE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00044">PRED_LE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00027">PRED_LT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00035">PRED_LT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00043">PRED_LT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00032">PRED_NE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00040">PRED_NE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00048">PRED_NE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00034">PRED_NU</a>, <a class="el" href="PPCPredicates_8h_source.html#l00042">PRED_NU_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00050">PRED_NU_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00033">PRED_UN</a>, <a class="el" href="PPCPredicates_8h_source.html#l00041">PRED_UN_MINUS</a>, and <a class="el" href="PPCPredicates_8h_source.html#l00049">PRED_UN_PLUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02019">llvm::PPCInstrInfo::reverseBranchCondition()</a>.</p>

</div>
</div>
<a id="adf912033ee385662cb4e40bd06206b67" name="adf912033ee385662cb4e40bd06206b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf912033ee385662cb4e40bd06206b67">&#9670;&#160;</a></span>isSplatShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isSplatShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW. </p>
<p>isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to one of the splat operations (VSPLTB/VSPLTH/VSPLTW/XXSPLTW/LXVDSX/etc.). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02204">2204</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l02506">getSplatIdxForPPCMnemonics()</a>.</p>

</div>
</div>
<a id="acc7a469d7d5e4183e2b84d15072786cf" name="acc7a469d7d5e4183e2b84d15072786cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7a469d7d5e4183e2b84d15072786cf">&#9670;&#160;</a></span>isVFRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::PPC::isVFRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCMCTargetDesc_8h_source.html#l00288">288</a> of file <a class="el" href="PPCMCTargetDesc_8h_source.html">PPCMCTargetDesc.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03677">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00120">getRegNumForOperand()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l03589">llvm::PPCInstrInfo::isImmInstrEligibleForFolding()</a>.</p>

</div>
</div>
<a id="a5abe83e8c9d9553cfc708a024c204807" name="a5abe83e8c9d9553cfc708a024c204807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5abe83e8c9d9553cfc708a024c204807">&#9670;&#160;</a></span>isVMRGEOShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVMRGEOShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>CheckEven</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instruction </p>
<p>Determine if the specified shuffle mask is suitable for the vmrgew or vmrgow instructions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">N</td><td>The shuffle vector SD <a class="el" href="classNode.html">Node</a> to analyze </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">CheckEven</td><td><a class="el" href="namespacellvm_1_1Check.html">Check</a> for an even merge (true) or an odd merge (false) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ShuffleKind</td><td>Identify the type of merge:<ul>
<li>0 = big-endian merge with two different inputs;</li>
<li>1 = either-endian merge with two identical inputs;</li>
<li>2 = little-endian merge with two different inputs (inputs are swapped for little-endian merges). </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">DAG</td><td>The current <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff this shuffle mask </dd></dl>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02131">2131</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01992">isVMerge()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a3f48ceee4d4e7b13efb21c415b8fc330" name="a3f48ceee4d4e7b13efb21c415b8fc330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f48ceee4d4e7b13efb21c415b8fc330">&#9670;&#160;</a></span>isVMRGHShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVMRGHShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UnitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the specified unit size (1,2 or 4 bytes). </p>
<p>isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VMRGH* instruction with the specified unit size (1,2 or 4 bytes).</p>
<p>The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02041">2041</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01992">isVMerge()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="ab27448838ea5635fa836a68c3aa97b29" name="ab27448838ea5635fa836a68c3aa97b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27448838ea5635fa836a68c3aa97b29">&#9670;&#160;</a></span>isVMRGLShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVMRGLShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UnitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the specified unit size (1,2 or 4 bytes). </p>
<p>isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VMRGL* instruction with the specified unit size (1,2 or 4 bytes).</p>
<p>The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02016">2016</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01992">isVMerge()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a43b885afb337e155a5f9e5257081de8b" name="a43b885afb337e155a5f9e5257081de8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b885afb337e155a5f9e5257081de8b">&#9670;&#160;</a></span>isVPKUDUMShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVPKUDUMShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction. </p>
<p>isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction, AND the VPKUDUM instruction exists for the current subtarget.</p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01949">1949</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00433">isConstantOrUndef()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="aee91c58b3a130d49788e05c85b12dce4" name="aee91c58b3a130d49788e05c85b12dce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee91c58b3a130d49788e05c85b12dce4">&#9670;&#160;</a></span>isVPKUHUMShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVPKUHUMShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction. </p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01881">1881</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00433">isConstantOrUndef()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="ae9f806005e684e4cbd25d76849ee1775" name="ae9f806005e684e4cbd25d76849ee1775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9f806005e684e4cbd25d76849ee1775">&#9670;&#160;</a></span>isVPKUWUMShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVPKUWUMShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction. </p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01912">1912</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00433">isConstantOrUndef()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a5436d12d95e36064db97636d22f20988" name="a5436d12d95e36064db97636d22f20988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5436d12d95e36064db97636d22f20988">&#9670;&#160;</a></span>isVRRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> llvm::PPC::isVRRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCMCTargetDesc_8h_source.html#l00292">292</a> of file <a class="el" href="PPCMCTargetDesc_8h_source.html">PPCMCTargetDesc.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01874">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00120">getRegNumForOperand()</a>.</p>

</div>
</div>
<a id="aa45ea0323da7012ed4e0f58aef3619bb" name="aa45ea0323da7012ed4e0f58aef3619bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45ea0323da7012ed4e0f58aef3619bb">&#9670;&#160;</a></span>isVSLDOIShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::PPC::isVSLDOIShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1. </p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02160">2160</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01572">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00433">isConstantOrUndef()</a>, <a class="el" href="DataLayout_8h_source.html#l00238">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a2a25cc9341eead72b29eb9646e631244" name="a2a25cc9341eead72b29eb9646e631244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a25cc9341eead72b29eb9646e631244">&#9670;&#160;</a></span>isXXBRDShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXBRDShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02434">2434</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l02413">isXXBRShuffleMaskHelper()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a8bc23d2b734425aad94289c4dc5df21f" name="a8bc23d2b734425aad94289c4dc5df21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc23d2b734425aad94289c4dc5df21f">&#9670;&#160;</a></span>isXXBRHShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXBRHShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02426">2426</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l02413">isXXBRShuffleMaskHelper()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a6e40fdad18c650272628e91ecadce173" name="a6e40fdad18c650272628e91ecadce173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e40fdad18c650272628e91ecadce173">&#9670;&#160;</a></span>isXXBRQShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXBRQShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02438">2438</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l02413">isXXBRShuffleMaskHelper()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a88c93b88a2a89e226d5312299a4e1790" name="a88c93b88a2a89e226d5312299a4e1790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c93b88a2a89e226d5312299a4e1790">&#9670;&#160;</a></span>isXXBRWShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXBRWShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02430">2430</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l02413">isXXBRShuffleMaskHelper()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="acb2d86096213925077b7a8b248745e34" name="acb2d86096213925077b7a8b248745e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2d86096213925077b7a8b248745e34">&#9670;&#160;</a></span>isXXINSERTWMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXINSERTWMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShiftElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertAtByte</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Swap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLE</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by the XXINSERTW instruction introduced in ISA 3.0. </p>
<p>This is essentially any shuffle of v4f32/v4i32 vectors that just inserts one element from one vector into the other. This function will also set a couple of output parameters for how much the source vector needs to be shifted and what byte number needs to be specified for the instruction to put the element in the desired location of the target vector. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02276">2276</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l02249">isNByteElemShuffleMask()</a>, <a class="el" href="VE_8h_source.html#l00375">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a8bbd98a4e85245f40c2ef2ea6f14e7c6" name="a8bbd98a4e85245f40c2ef2ea6f14e7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bbd98a4e85245f40c2ef2ea6f14e7c6">&#9670;&#160;</a></span>isXXPERMDIShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXPERMDIShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>DM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Swap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLE</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction. </p>
<p>Can node <code>N</code> be lowered to an XXPERMDI instruction? If so, set <code>Swap</code> if the inputs to the instruction should be swapped and set <code>DM</code> to the value for the immediate.</p>
<p>Specifically, set <code>Swap</code> to true only if <code>N</code> can be lowered to XXPERMDI AND element 0 of the result comes from the first input (LE) or second input (BE). Set <code>DM</code> to the calculated result (0-3) only if <code>N</code> can be lowered. </p><dl class="section return"><dt>Returns</dt><dd>true iff the given mask of shuffle node <code>N</code> is a XXPERMDI shuffle mask. </dd></dl>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02450">2450</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debugify_8cpp.html#abbb93ba85eff4d25fd4c3919fddd779c">DM</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l02249">isNByteElemShuffleMask()</a>, <a class="el" href="VE_8h_source.html#l00375">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a96447619c3b90a88e75aed44d332114c" name="a96447619c3b90a88e75aed44d332114c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96447619c3b90a88e75aed44d332114c">&#9670;&#160;</a></span>isXXSLDWIShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXSLDWIShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShiftElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Swap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLE</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02351">2351</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l02249">isNByteElemShuffleMask()</a>, <a class="el" href="VE_8h_source.html#l00375">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a2ddf0f8e0c9ad93a6c3a893df96ef599" name="a2ddf0f8e0c9ad93a6c3a893df96ef599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddf0f8e0c9ad93a6c3a893df96ef599">&#9670;&#160;</a></span>stripRegisterPrefix()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * llvm::PPC::stripRegisterPrefix </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td>
          <td class="paramname"><em>RegName</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>stripRegisterPrefix - This method strips the character prefix from a register name so that only the number is left. </p>
<p>Used by for linux asm. </p>

<p class="definition">Definition at line <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00062">62</a> of file <a class="el" href="PPCMCTargetDesc_8cpp_source.html">PPCMCTargetDesc.cpp</a>.</p>

<p class="reference">References <a class="el" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstPrinter_8cpp_source.html#l00647">llvm::PPCInstPrinter::printOperand()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 18:10:29 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
