###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID ece.nitdgp.ac.in)
#  Generated on:      Fri Dec 12 16:01:02 2025
#  Design:            source
#  Command:           report_timing > timing_cts.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   result[7]       (^) checked with  leading edge of 'clk'
Beginpoint: result_reg[7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   5.000
= Required Time                 4.000
- Arrival Time                 34.638
= Slack Time                  -30.638
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------+ 
     |   Instance    |     Arc     |  Cell  |  Delay | Arrival | Required | 
     |               |             |        |        |  Time   |   Time   | 
     |---------------+-------------+--------+--------+---------+----------| 
     | result_reg[7] | CP ^        |        |        |   0.000 |  -30.638 | 
     | result_reg[7] | CP ^ -> Q ^ | dfnrq1 | 34.379 |  34.379 |    3.740 | 
     |               | result[7] ^ |        |  0.260 |  34.638 |    4.000 | 
     +--------------------------------------------------------------------+ 

