// Seed: 2088864661
module module_0 (
    output wire  id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  tri   id_5,
    input  tri0  id_6,
    input  tri   id_7,
    output tri1  id_8,
    input  tri   id_9,
    output wire  id_10,
    input  uwire id_11,
    output wor   id_12,
    input  wor   id_13,
    output tri   id_14,
    output uwire id_15
);
  tri0 id_17;
  assign id_17 = id_9;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    input wand id_7,
    input supply0 id_8,
    output wire id_9,
    input wor id_10,
    input supply1 id_11,
    output tri1 id_12,
    output wor id_13,
    input wire id_14,
    input tri id_15,
    input wand id_16,
    input wire id_17
);
  supply1 id_19 = id_8 ? 1'b0 : 1;
  module_0(
      id_9,
      id_10,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4,
      id_14,
      id_9,
      id_3,
      id_9,
      id_17,
      id_13,
      id_6,
      id_12,
      id_9
  );
  wire id_20, id_21, id_22, id_23, id_24, id_25, id_26;
endmodule
