irq_set_chip_and_handler	,	F_15
parent	,	V_20
irq_linear_revmap	,	F_30
irq_set_chained_handler	,	F_18
__iomem	,	T_3
bcm2836_armctrl_of_init	,	F_21
hwirq	,	V_3
writel_relaxed	,	F_2
irq_set_probe	,	F_16
armctrl_translate_shortcut	,	F_25
HWIRQ_BANK	,	F_4
bank	,	V_39
u32	,	T_1
enable	,	V_6
intspec	,	V_10
irq_desc	,	V_51
irq_domain	,	V_7
SHORTCUT1_MASK	,	V_45
irq_domain_add_linear	,	F_12
pt_regs	,	V_49
handle_domain_irq	,	F_28
irq_create_mapping	,	F_13
"%s: unable to get parent interrupt.\n"	,	L_3
panic	,	F_11
node	,	V_19
bcm2835_armctrl_of_init	,	F_20
ffs	,	F_24
full_name	,	V_26
readl_relaxed	,	F_23
out_type	,	V_13
BANK1_HWIRQ	,	V_47
domain	,	V_27
armctrl_ops	,	V_28
irq_of_parse_and_map	,	F_17
reg_disable	,	V_32
generic_handle_irq	,	F_29
armctrl_mask_irq	,	F_1
parent_irq	,	V_36
get_next_armctrl_hwirq	,	F_26
irq_data	,	V_1
out_hwirq	,	V_12
desc	,	V_52
bcm2835_handle_irq	,	V_38
__exception_irq_entry	,	T_4
BUG_ON	,	F_14
pending	,	V_29
SHORTCUT2_MASK	,	V_46
IRQ_TYPE_NONE	,	V_18
shortcuts	,	V_41
armctrl_unmask_irq	,	F_5
intsize	,	V_11
handle_level_irq	,	V_35
device_node	,	V_8
ctrlr	,	V_9
"%s: unable to map IC registers\n"	,	L_1
NR_IRQS_BANK0	,	V_17
BUG	,	F_27
"%s: unable to create IRQ domain\n"	,	L_2
reg_pending	,	V_30
BANK0_HWIRQ_MASK	,	V_44
bank_irqs	,	V_33
reg_enable	,	V_31
SHORTCUT_SHIFT	,	V_42
b	,	V_24
armctrl_chip	,	V_34
set_handle_irq	,	F_19
stat	,	V_40
is_2836	,	V_21
d	,	V_2
intc	,	V_4
bcm2836_chained_handle_irq	,	V_37
WARN_ON	,	F_7
irq	,	V_23
i	,	V_25
regs	,	V_50
NR_BANKS	,	V_15
EINVAL	,	V_14
MAKE_HWIRQ	,	F_8
BANK2_HWIRQ	,	V_48
BANK0_VALID_MASK	,	V_43
armctrl_of_init	,	F_9
disable	,	V_5
__init	,	T_2
of_iomap	,	F_10
IRQS_PER_BANK	,	V_16
HWIRQ_BIT	,	F_3
armctrl_xlate	,	F_6
base	,	V_22
armctrl_translate_bank	,	F_22
