reg__1: 
logic__69: 
datapath: 
reg__20: 
logic__77: 
case__81: 
logic__49: 
case__48: 
datapath__5: 
case__55: 
logic__76: 
case__70: 
reg__11: 
keep__4: 
case: 
case__21: 
datapath__12: 
counter: 
muxpart__23: 
uart_transmitter: 
reg__26: 
case__53: 
keep: 
reg__21: 
case__13: 
case__63: 
case__71: 
reg__17: 
keep__1: 
uart_generator_clock: 
case__85: 
datapath__4: 
muxpart__26: 
datapath__7: 
case__88: 
uart_fifo: 
case__54: 
reg__23: 
case__42: 
logic__55: 
datapath__6: 
case__45: 
case__52: 
logic__116: 
muxpart__17: 
case__78: 
case__75: 
case__1: 
logic__72: 
top: 
cotroller: 
logic__53: 
case__66: 
reg__31: 
case__62: 
reg__13: 
case__46: 
keep__3: 
reg__28: 
reg__8: 
datapath__13: 
push_data: 
reg: 
keep__5: 
case__68: 
reg__24: 
case__40: 
case__43: 
logic__51: 
case__83: 
case__74: 
case__87: 
case__76: 
datapath__2: 
case__56: 
case__12: 
reg__25: 
case__93: 
case__77: 
case__67: 
case__41: 
muxpart: 
case__94: 
div: 
reg__7: 
case__50: 
case__18: 
datapath__3: 
logic__19: 
case__82: 
case__89: 
datapath__9: 
logic__117: 
reg__30: 
case__47: 
logic__82: 
datapath__11: 
logic__121: 
logic__71: 
non_stop_ETC: 
datapath__10: 
case__19: 
reg__29: 
case__72: 
logic__115: 
case__44: 
reg__19: 
reg__4: 
case__79: 
muxpart__16: 
case__91: 
case__65: 
logic__81: 
reg__3: 
datapath__8: 
counter__1: 
case__39: 
reg__22: 
reg__9: 
case__17: 
case__90: 
case__84: 
keep__2: 
logic__78: 
case__96: 
muxpart__24: 
logic__22: 
case__92: 
logic__83: 
case__73: 
muxpart__22: 
logic__74: 
datapath__14: 
datapath__1: 
reg__12: 
reg__10: 
case__51: 
case__80: 
case__11: 
reg__2: 
logic__79: 
logic__80: 
reg__16: 
reg__27: 
design_1_top_0_0: 
muxpart__25: 
case__69: 
reg__33: 
case__86: 
reg__18: 
logic__114: 
case__22: 
case__97: 
case__95: 
reg__32: 
