|RISC_CPU
clk => d_ff:ProgramCounter.CLK
clk => d_ff:StackPointer.CLK
clk => memory:Instruction_Memory.clk
clk => if_id_buffer:Fetch_Decode_Buffer.clk
clk => decode_stage:decode_stage_inst.clk
clk => id_ex_buffer:Decode_Execute_Buffer.clk
clk => execute_stage:execute_stage_inst.clk
clk => ex_mem1_buffer:ex_mem1_buffer_inst.clk
clk => mem1_mem2_buffer:mem1_mem2_buffer_inst.clk
clk => memory2_stage:memory2_stage_inst.clk
clk => mem2_wb_buffer:mem2_wb_buffer_inst.clk
reset => d_ff:ProgramCounter.RST
reset => d_ff:StackPointer.RST
reset => if_id_buffer:Fetch_Decode_Buffer.rst
reset => decode_stage:decode_stage_inst.reset
reset => id_ex_buffer:Decode_Execute_Buffer.rst
reset => execute_stage:execute_stage_inst.reset
reset => ex_mem1_buffer:ex_mem1_buffer_inst.rst
reset => mem1_mem2_buffer:mem1_mem2_buffer_inst.rst
reset => mem2_wb_buffer:mem2_wb_buffer_inst.rst
in_port[0] => memory2_stage:memory2_stage_inst.Input_value[0]
in_port[1] => memory2_stage:memory2_stage_inst.Input_value[1]
in_port[2] => memory2_stage:memory2_stage_inst.Input_value[2]
in_port[3] => memory2_stage:memory2_stage_inst.Input_value[3]
in_port[4] => memory2_stage:memory2_stage_inst.Input_value[4]
in_port[5] => memory2_stage:memory2_stage_inst.Input_value[5]
in_port[6] => memory2_stage:memory2_stage_inst.Input_value[6]
in_port[7] => memory2_stage:memory2_stage_inst.Input_value[7]
in_port[8] => memory2_stage:memory2_stage_inst.Input_value[8]
in_port[9] => memory2_stage:memory2_stage_inst.Input_value[9]
in_port[10] => memory2_stage:memory2_stage_inst.Input_value[10]
in_port[11] => memory2_stage:memory2_stage_inst.Input_value[11]
in_port[12] => memory2_stage:memory2_stage_inst.Input_value[12]
in_port[13] => memory2_stage:memory2_stage_inst.Input_value[13]
in_port[14] => memory2_stage:memory2_stage_inst.Input_value[14]
in_port[15] => memory2_stage:memory2_stage_inst.Input_value[15]
out_port[0] <= output_port:output_port_inst.out_value[0]
out_port[1] <= output_port:output_port_inst.out_value[1]
out_port[2] <= output_port:output_port_inst.out_value[2]
out_port[3] <= output_port:output_port_inst.out_value[3]
out_port[4] <= output_port:output_port_inst.out_value[4]
out_port[5] <= output_port:output_port_inst.out_value[5]
out_port[6] <= output_port:output_port_inst.out_value[6]
out_port[7] <= output_port:output_port_inst.out_value[7]
out_port[8] <= output_port:output_port_inst.out_value[8]
out_port[9] <= output_port:output_port_inst.out_value[9]
out_port[10] <= output_port:output_port_inst.out_value[10]
out_port[11] <= output_port:output_port_inst.out_value[11]
out_port[12] <= output_port:output_port_inst.out_value[12]
out_port[13] <= output_port:output_port_inst.out_value[13]
out_port[14] <= output_port:output_port_inst.out_value[14]
out_port[15] <= output_port:output_port_inst.out_value[15]
INPUT_PORT_VALUE[0] <= memory2_stage:memory2_stage_inst.Input_port_value[0]
INPUT_PORT_VALUE[1] <= memory2_stage:memory2_stage_inst.Input_port_value[1]
INPUT_PORT_VALUE[2] <= memory2_stage:memory2_stage_inst.Input_port_value[2]
INPUT_PORT_VALUE[3] <= memory2_stage:memory2_stage_inst.Input_port_value[3]
INPUT_PORT_VALUE[4] <= memory2_stage:memory2_stage_inst.Input_port_value[4]
INPUT_PORT_VALUE[5] <= memory2_stage:memory2_stage_inst.Input_port_value[5]
INPUT_PORT_VALUE[6] <= memory2_stage:memory2_stage_inst.Input_port_value[6]
INPUT_PORT_VALUE[7] <= memory2_stage:memory2_stage_inst.Input_port_value[7]
INPUT_PORT_VALUE[8] <= memory2_stage:memory2_stage_inst.Input_port_value[8]
INPUT_PORT_VALUE[9] <= memory2_stage:memory2_stage_inst.Input_port_value[9]
INPUT_PORT_VALUE[10] <= memory2_stage:memory2_stage_inst.Input_port_value[10]
INPUT_PORT_VALUE[11] <= memory2_stage:memory2_stage_inst.Input_port_value[11]
INPUT_PORT_VALUE[12] <= memory2_stage:memory2_stage_inst.Input_port_value[12]
INPUT_PORT_VALUE[13] <= memory2_stage:memory2_stage_inst.Input_port_value[13]
INPUT_PORT_VALUE[14] <= memory2_stage:memory2_stage_inst.Input_port_value[14]
INPUT_PORT_VALUE[15] <= memory2_stage:memory2_stage_inst.Input_port_value[15]


|RISC_CPU|D_FF:ProgramCounter
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|D_FF:StackPointer
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Memory:Instruction_Memory
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
write_enable => ram~42.DATAIN
write_enable => ram.WE
WriteData[0] => ram~9.DATAIN
WriteData[0] => ram~41.DATAIN
WriteData[0] => ram.DATAIN
WriteData[0] => ram.WADDR
WriteData[1] => ram~8.DATAIN
WriteData[1] => ram~40.DATAIN
WriteData[1] => ram.DATAIN1
WriteData[1] => ram.WADDR1
WriteData[2] => ram~7.DATAIN
WriteData[2] => ram~39.DATAIN
WriteData[2] => ram.DATAIN2
WriteData[2] => ram.WADDR2
WriteData[3] => ram~6.DATAIN
WriteData[3] => ram~38.DATAIN
WriteData[3] => ram.DATAIN3
WriteData[3] => ram.WADDR3
WriteData[4] => ram~5.DATAIN
WriteData[4] => ram~37.DATAIN
WriteData[4] => ram.DATAIN4
WriteData[4] => ram.WADDR4
WriteData[5] => ram~4.DATAIN
WriteData[5] => ram~36.DATAIN
WriteData[5] => ram.DATAIN5
WriteData[5] => ram.WADDR5
WriteData[6] => ram~3.DATAIN
WriteData[6] => ram~35.DATAIN
WriteData[6] => ram.DATAIN6
WriteData[6] => ram.WADDR6
WriteData[7] => ram~2.DATAIN
WriteData[7] => ram~34.DATAIN
WriteData[7] => ram.DATAIN7
WriteData[7] => ram.WADDR7
WriteData[8] => ram~1.DATAIN
WriteData[8] => ram~33.DATAIN
WriteData[8] => ram.DATAIN8
WriteData[8] => ram.WADDR8
WriteData[9] => ram~0.DATAIN
WriteData[9] => ram~32.DATAIN
WriteData[9] => ram.DATAIN9
WriteData[9] => ram.WADDR9
WriteData[10] => ram~31.DATAIN
WriteData[10] => ram.DATAIN10
WriteData[11] => ram~30.DATAIN
WriteData[11] => ram.DATAIN11
WriteData[12] => ram~29.DATAIN
WriteData[12] => ram.DATAIN12
WriteData[13] => ram~28.DATAIN
WriteData[13] => ram.DATAIN13
WriteData[14] => ram~27.DATAIN
WriteData[14] => ram.DATAIN14
WriteData[15] => ram~26.DATAIN
WriteData[15] => ram.DATAIN15
WriteData[16] => ram~25.DATAIN
WriteData[16] => ram.DATAIN16
WriteData[17] => ram~24.DATAIN
WriteData[17] => ram.DATAIN17
WriteData[18] => ram~23.DATAIN
WriteData[18] => ram.DATAIN18
WriteData[19] => ram~22.DATAIN
WriteData[19] => ram.DATAIN19
WriteData[20] => ram~21.DATAIN
WriteData[20] => ram.DATAIN20
WriteData[21] => ram~20.DATAIN
WriteData[21] => ram.DATAIN21
WriteData[22] => ram~19.DATAIN
WriteData[22] => ram.DATAIN22
WriteData[23] => ram~18.DATAIN
WriteData[23] => ram.DATAIN23
WriteData[24] => ram~17.DATAIN
WriteData[24] => ram.DATAIN24
WriteData[25] => ram~16.DATAIN
WriteData[25] => ram.DATAIN25
WriteData[26] => ram~15.DATAIN
WriteData[26] => ram.DATAIN26
WriteData[27] => ram~14.DATAIN
WriteData[27] => ram.DATAIN27
WriteData[28] => ram~13.DATAIN
WriteData[28] => ram.DATAIN28
WriteData[29] => ram~12.DATAIN
WriteData[29] => ram.DATAIN29
WriteData[30] => ram~11.DATAIN
WriteData[30] => ram.DATAIN30
WriteData[31] => ram~10.DATAIN
WriteData[31] => ram.DATAIN31
ReadData[0] <= ram.DATAOUT
ReadData[1] <= ram.DATAOUT1
ReadData[2] <= ram.DATAOUT2
ReadData[3] <= ram.DATAOUT3
ReadData[4] <= ram.DATAOUT4
ReadData[5] <= ram.DATAOUT5
ReadData[6] <= ram.DATAOUT6
ReadData[7] <= ram.DATAOUT7
ReadData[8] <= ram.DATAOUT8
ReadData[9] <= ram.DATAOUT9
ReadData[10] <= ram.DATAOUT10
ReadData[11] <= ram.DATAOUT11
ReadData[12] <= ram.DATAOUT12
ReadData[13] <= ram.DATAOUT13
ReadData[14] <= ram.DATAOUT14
ReadData[15] <= ram.DATAOUT15
ReadData[16] <= ram.DATAOUT16
ReadData[17] <= ram.DATAOUT17
ReadData[18] <= ram.DATAOUT18
ReadData[19] <= ram.DATAOUT19
ReadData[20] <= ram.DATAOUT20
ReadData[21] <= ram.DATAOUT21
ReadData[22] <= ram.DATAOUT22
ReadData[23] <= ram.DATAOUT23
ReadData[24] <= ram.DATAOUT24
ReadData[25] <= ram.DATAOUT25
ReadData[26] <= ram.DATAOUT26
ReadData[27] <= ram.DATAOUT27
ReadData[28] <= ram.DATAOUT28
ReadData[29] <= ram.DATAOUT29
ReadData[30] <= ram.DATAOUT30
ReadData[31] <= ram.DATAOUT31
ReadAddr[0] => ram.RADDR
ReadAddr[1] => ram.RADDR1
ReadAddr[2] => ram.RADDR2
ReadAddr[3] => ram.RADDR3
ReadAddr[4] => ram.RADDR4
ReadAddr[5] => ram.RADDR5
ReadAddr[6] => ram.RADDR6
ReadAddr[7] => ram.RADDR7
ReadAddr[8] => ram.RADDR8
ReadAddr[9] => ram.RADDR9


|RISC_CPU|IF_ID_Buffer:Fetch_Decode_Buffer
clk => D_FF:IF_ID_FF.CLK
clk => D_FF:IF_ID_FF_PC.CLK
enable => D_FF:IF_ID_FF.EN
enable => D_FF:IF_ID_FF_PC.EN
rst => D_FF:IF_ID_FF.RST
rst => D_FF:IF_ID_FF_PC.RST
Instruction[0] => D_FF:IF_ID_FF.D[0]
Instruction[1] => D_FF:IF_ID_FF.D[1]
Instruction[2] => D_FF:IF_ID_FF.D[2]
Instruction[3] => D_FF:IF_ID_FF.D[3]
Instruction[4] => D_FF:IF_ID_FF.D[4]
Instruction[5] => D_FF:IF_ID_FF.D[5]
Instruction[6] => D_FF:IF_ID_FF.D[6]
Instruction[7] => D_FF:IF_ID_FF.D[7]
Instruction[8] => D_FF:IF_ID_FF.D[8]
Instruction[9] => D_FF:IF_ID_FF.D[9]
Instruction[10] => D_FF:IF_ID_FF.D[10]
Instruction[11] => D_FF:IF_ID_FF.D[11]
Instruction[12] => D_FF:IF_ID_FF.D[12]
Instruction[13] => D_FF:IF_ID_FF.D[13]
Instruction[14] => D_FF:IF_ID_FF.D[14]
Instruction[15] => D_FF:IF_ID_FF.D[15]
Instruction[16] => D_FF:IF_ID_FF.D[16]
Instruction[17] => D_FF:IF_ID_FF.D[17]
Instruction[18] => D_FF:IF_ID_FF.D[18]
Instruction[19] => D_FF:IF_ID_FF.D[19]
Instruction[20] => D_FF:IF_ID_FF.D[20]
Instruction[21] => D_FF:IF_ID_FF.D[21]
Instruction[22] => D_FF:IF_ID_FF.D[22]
Instruction[23] => D_FF:IF_ID_FF.D[23]
Instruction[24] => D_FF:IF_ID_FF.D[24]
Instruction[25] => D_FF:IF_ID_FF.D[25]
Instruction[26] => D_FF:IF_ID_FF.D[26]
Instruction[27] => D_FF:IF_ID_FF.D[27]
Instruction[28] => D_FF:IF_ID_FF.D[28]
Instruction[29] => D_FF:IF_ID_FF.D[29]
Instruction[30] => D_FF:IF_ID_FF.D[30]
Instruction[31] => D_FF:IF_ID_FF.D[31]
PC[0] => D_FF:IF_ID_FF_PC.D[0]
PC[1] => D_FF:IF_ID_FF_PC.D[1]
PC[2] => D_FF:IF_ID_FF_PC.D[2]
PC[3] => D_FF:IF_ID_FF_PC.D[3]
PC[4] => D_FF:IF_ID_FF_PC.D[4]
PC[5] => D_FF:IF_ID_FF_PC.D[5]
PC[6] => D_FF:IF_ID_FF_PC.D[6]
PC[7] => D_FF:IF_ID_FF_PC.D[7]
PC[8] => D_FF:IF_ID_FF_PC.D[8]
PC[9] => D_FF:IF_ID_FF_PC.D[9]
PC[10] => D_FF:IF_ID_FF_PC.D[10]
PC[11] => D_FF:IF_ID_FF_PC.D[11]
PC[12] => D_FF:IF_ID_FF_PC.D[12]
PC[13] => D_FF:IF_ID_FF_PC.D[13]
PC[14] => D_FF:IF_ID_FF_PC.D[14]
PC[15] => D_FF:IF_ID_FF_PC.D[15]
IF_PC[0] <= D_FF:IF_ID_FF_PC.Q[0]
IF_PC[1] <= D_FF:IF_ID_FF_PC.Q[1]
IF_PC[2] <= D_FF:IF_ID_FF_PC.Q[2]
IF_PC[3] <= D_FF:IF_ID_FF_PC.Q[3]
IF_PC[4] <= D_FF:IF_ID_FF_PC.Q[4]
IF_PC[5] <= D_FF:IF_ID_FF_PC.Q[5]
IF_PC[6] <= D_FF:IF_ID_FF_PC.Q[6]
IF_PC[7] <= D_FF:IF_ID_FF_PC.Q[7]
IF_PC[8] <= D_FF:IF_ID_FF_PC.Q[8]
IF_PC[9] <= D_FF:IF_ID_FF_PC.Q[9]
IF_PC[10] <= D_FF:IF_ID_FF_PC.Q[10]
IF_PC[11] <= D_FF:IF_ID_FF_PC.Q[11]
IF_PC[12] <= D_FF:IF_ID_FF_PC.Q[12]
IF_PC[13] <= D_FF:IF_ID_FF_PC.Q[13]
IF_PC[14] <= D_FF:IF_ID_FF_PC.Q[14]
IF_PC[15] <= D_FF:IF_ID_FF_PC.Q[15]
IF_Instruction[0] <= D_FF:IF_ID_FF.Q[0]
IF_Instruction[1] <= D_FF:IF_ID_FF.Q[1]
IF_Instruction[2] <= D_FF:IF_ID_FF.Q[2]
IF_Instruction[3] <= D_FF:IF_ID_FF.Q[3]
IF_Instruction[4] <= D_FF:IF_ID_FF.Q[4]
IF_Instruction[5] <= D_FF:IF_ID_FF.Q[5]
IF_Instruction[6] <= D_FF:IF_ID_FF.Q[6]
IF_Instruction[7] <= D_FF:IF_ID_FF.Q[7]
IF_Instruction[8] <= D_FF:IF_ID_FF.Q[8]
IF_Instruction[9] <= D_FF:IF_ID_FF.Q[9]
IF_Instruction[10] <= D_FF:IF_ID_FF.Q[10]
IF_Instruction[11] <= D_FF:IF_ID_FF.Q[11]
IF_Instruction[12] <= D_FF:IF_ID_FF.Q[12]
IF_Instruction[13] <= D_FF:IF_ID_FF.Q[13]
IF_Instruction[14] <= D_FF:IF_ID_FF.Q[14]
IF_Instruction[15] <= D_FF:IF_ID_FF.Q[15]
IF_Instruction[16] <= D_FF:IF_ID_FF.Q[16]
IF_Instruction[17] <= D_FF:IF_ID_FF.Q[17]
IF_Instruction[18] <= D_FF:IF_ID_FF.Q[18]
IF_Instruction[19] <= D_FF:IF_ID_FF.Q[19]
IF_Instruction[20] <= D_FF:IF_ID_FF.Q[20]
IF_Instruction[21] <= D_FF:IF_ID_FF.Q[21]
IF_Instruction[22] <= D_FF:IF_ID_FF.Q[22]
IF_Instruction[23] <= D_FF:IF_ID_FF.Q[23]
IF_Instruction[24] <= D_FF:IF_ID_FF.Q[24]
IF_Instruction[25] <= D_FF:IF_ID_FF.Q[25]
IF_Instruction[26] <= D_FF:IF_ID_FF.Q[26]
IF_Instruction[27] <= D_FF:IF_ID_FF.Q[27]
IF_Instruction[28] <= D_FF:IF_ID_FF.Q[28]
IF_Instruction[29] <= D_FF:IF_ID_FF.Q[29]
IF_Instruction[30] <= D_FF:IF_ID_FF.Q[30]
IF_Instruction[31] <= D_FF:IF_ID_FF.Q[31]
IF_Instruction_Opcode[0] <= D_FF:IF_ID_FF.Q[26]
IF_Instruction_Opcode[1] <= D_FF:IF_ID_FF.Q[27]
IF_Instruction_Opcode[2] <= D_FF:IF_ID_FF.Q[28]
IF_Instruction_Opcode[3] <= D_FF:IF_ID_FF.Q[29]
IF_Instruction_Opcode[4] <= D_FF:IF_ID_FF.Q[30]
IF_Instruction_Opcode[5] <= D_FF:IF_ID_FF.Q[31]
IF_Instruction_ReadAddr1[0] <= D_FF:IF_ID_FF.Q[23]
IF_Instruction_ReadAddr1[1] <= D_FF:IF_ID_FF.Q[24]
IF_Instruction_ReadAddr1[2] <= D_FF:IF_ID_FF.Q[25]
IF_Instruction_ReadAddr2[0] <= D_FF:IF_ID_FF.Q[20]
IF_Instruction_ReadAddr2[1] <= D_FF:IF_ID_FF.Q[21]
IF_Instruction_ReadAddr2[2] <= D_FF:IF_ID_FF.Q[22]
IF_Instruction_WriteAddr[0] <= D_FF:IF_ID_FF.Q[17]
IF_Instruction_WriteAddr[1] <= D_FF:IF_ID_FF.Q[18]
IF_Instruction_WriteAddr[2] <= D_FF:IF_ID_FF.Q[19]
IF_Instruction_ImmediateVal[0] <= D_FF:IF_ID_FF.Q[0]
IF_Instruction_ImmediateVal[1] <= D_FF:IF_ID_FF.Q[1]
IF_Instruction_ImmediateVal[2] <= D_FF:IF_ID_FF.Q[2]
IF_Instruction_ImmediateVal[3] <= D_FF:IF_ID_FF.Q[3]
IF_Instruction_ImmediateVal[4] <= D_FF:IF_ID_FF.Q[4]
IF_Instruction_ImmediateVal[5] <= D_FF:IF_ID_FF.Q[5]
IF_Instruction_ImmediateVal[6] <= D_FF:IF_ID_FF.Q[6]
IF_Instruction_ImmediateVal[7] <= D_FF:IF_ID_FF.Q[7]
IF_Instruction_ImmediateVal[8] <= D_FF:IF_ID_FF.Q[8]
IF_Instruction_ImmediateVal[9] <= D_FF:IF_ID_FF.Q[9]
IF_Instruction_ImmediateVal[10] <= D_FF:IF_ID_FF.Q[10]
IF_Instruction_ImmediateVal[11] <= D_FF:IF_ID_FF.Q[11]
IF_Instruction_ImmediateVal[12] <= D_FF:IF_ID_FF.Q[12]
IF_Instruction_ImmediateVal[13] <= D_FF:IF_ID_FF.Q[13]
IF_Instruction_ImmediateVal[14] <= D_FF:IF_ID_FF.Q[14]
IF_Instruction_ImmediateVal[15] <= D_FF:IF_ID_FF.Q[15]


|RISC_CPU|IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
CLK => Q[16]~reg0.CLK
CLK => Q[17]~reg0.CLK
CLK => Q[18]~reg0.CLK
CLK => Q[19]~reg0.CLK
CLK => Q[20]~reg0.CLK
CLK => Q[21]~reg0.CLK
CLK => Q[22]~reg0.CLK
CLK => Q[23]~reg0.CLK
CLK => Q[24]~reg0.CLK
CLK => Q[25]~reg0.CLK
CLK => Q[26]~reg0.CLK
CLK => Q[27]~reg0.CLK
CLK => Q[28]~reg0.CLK
CLK => Q[29]~reg0.CLK
CLK => Q[30]~reg0.CLK
CLK => Q[31]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
RST => Q[16]~reg0.ACLR
RST => Q[17]~reg0.ACLR
RST => Q[18]~reg0.ACLR
RST => Q[19]~reg0.ACLR
RST => Q[20]~reg0.ACLR
RST => Q[21]~reg0.ACLR
RST => Q[22]~reg0.ACLR
RST => Q[23]~reg0.ACLR
RST => Q[24]~reg0.ACLR
RST => Q[25]~reg0.ACLR
RST => Q[26]~reg0.ACLR
RST => Q[27]~reg0.ACLR
RST => Q[28]~reg0.ACLR
RST => Q[29]~reg0.ACLR
RST => Q[30]~reg0.ACLR
RST => Q[31]~reg0.ACLR
EN => Q[31]~reg0.ENA
EN => Q[30]~reg0.ENA
EN => Q[29]~reg0.ENA
EN => Q[28]~reg0.ENA
EN => Q[27]~reg0.ENA
EN => Q[26]~reg0.ENA
EN => Q[25]~reg0.ENA
EN => Q[24]~reg0.ENA
EN => Q[23]~reg0.ENA
EN => Q[22]~reg0.ENA
EN => Q[21]~reg0.ENA
EN => Q[20]~reg0.ENA
EN => Q[19]~reg0.ENA
EN => Q[18]~reg0.ENA
EN => Q[17]~reg0.ENA
EN => Q[16]~reg0.ENA
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|IF_ID_Buffer:Fetch_Decode_Buffer|D_FF:IF_ID_FF_PC
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Decode_Stage:decode_stage_inst
clk => registerfile:RegFile.CLK
reset => registerfile:RegFile.RST
IF_ID_Instruction[0] => controlunit:ControlUnit.Instruction[0]
IF_ID_Instruction[1] => controlunit:ControlUnit.Instruction[1]
IF_ID_Instruction[2] => controlunit:ControlUnit.Instruction[2]
IF_ID_Instruction[3] => controlunit:ControlUnit.Instruction[3]
IF_ID_Instruction[4] => controlunit:ControlUnit.Instruction[4]
IF_ID_Instruction[5] => controlunit:ControlUnit.Instruction[5]
IF_ID_Instruction[6] => controlunit:ControlUnit.Instruction[6]
IF_ID_Instruction[7] => controlunit:ControlUnit.Instruction[7]
IF_ID_Instruction[8] => controlunit:ControlUnit.Instruction[8]
IF_ID_Instruction[9] => controlunit:ControlUnit.Instruction[9]
IF_ID_Instruction[10] => controlunit:ControlUnit.Instruction[10]
IF_ID_Instruction[11] => controlunit:ControlUnit.Instruction[11]
IF_ID_Instruction[12] => controlunit:ControlUnit.Instruction[12]
IF_ID_Instruction[13] => controlunit:ControlUnit.Instruction[13]
IF_ID_Instruction[14] => controlunit:ControlUnit.Instruction[14]
IF_ID_Instruction[15] => controlunit:ControlUnit.Instruction[15]
IF_ID_Instruction[16] => controlunit:ControlUnit.Instruction[16]
IF_ID_Instruction[17] => controlunit:ControlUnit.Instruction[17]
IF_ID_Instruction[18] => controlunit:ControlUnit.Instruction[18]
IF_ID_Instruction[19] => controlunit:ControlUnit.Instruction[19]
IF_ID_Instruction[20] => controlunit:ControlUnit.Instruction[20]
IF_ID_Instruction[21] => controlunit:ControlUnit.Instruction[21]
IF_ID_Instruction[22] => controlunit:ControlUnit.Instruction[22]
IF_ID_Instruction[23] => controlunit:ControlUnit.Instruction[23]
IF_ID_Instruction[24] => controlunit:ControlUnit.Instruction[24]
IF_ID_Instruction[25] => controlunit:ControlUnit.Instruction[25]
IF_ID_Instruction[26] => controlunit:ControlUnit.Instruction[26]
IF_ID_Instruction[27] => controlunit:ControlUnit.Instruction[27]
IF_ID_Instruction[28] => controlunit:ControlUnit.Instruction[28]
IF_ID_Instruction[29] => controlunit:ControlUnit.Instruction[29]
IF_ID_Instruction[30] => controlunit:ControlUnit.Instruction[30]
IF_ID_Instruction[31] => controlunit:ControlUnit.Instruction[31]
IF_ID_ReadAddr1[0] => registerfile:RegFile.READ_ADDR_1[0]
IF_ID_ReadAddr1[1] => registerfile:RegFile.READ_ADDR_1[1]
IF_ID_ReadAddr1[2] => registerfile:RegFile.READ_ADDR_1[2]
IF_ID_ReadAddr2[0] => registerfile:RegFile.READ_ADDR_2[0]
IF_ID_ReadAddr2[1] => registerfile:RegFile.READ_ADDR_2[1]
IF_ID_ReadAddr2[2] => registerfile:RegFile.READ_ADDR_2[2]
MEM2_WB_RegisterFile_WriteData[0] => registerfile:RegFile.WRITE_PORT[0]
MEM2_WB_RegisterFile_WriteData[1] => registerfile:RegFile.WRITE_PORT[1]
MEM2_WB_RegisterFile_WriteData[2] => registerfile:RegFile.WRITE_PORT[2]
MEM2_WB_RegisterFile_WriteData[3] => registerfile:RegFile.WRITE_PORT[3]
MEM2_WB_RegisterFile_WriteData[4] => registerfile:RegFile.WRITE_PORT[4]
MEM2_WB_RegisterFile_WriteData[5] => registerfile:RegFile.WRITE_PORT[5]
MEM2_WB_RegisterFile_WriteData[6] => registerfile:RegFile.WRITE_PORT[6]
MEM2_WB_RegisterFile_WriteData[7] => registerfile:RegFile.WRITE_PORT[7]
MEM2_WB_RegisterFile_WriteData[8] => registerfile:RegFile.WRITE_PORT[8]
MEM2_WB_RegisterFile_WriteData[9] => registerfile:RegFile.WRITE_PORT[9]
MEM2_WB_RegisterFile_WriteData[10] => registerfile:RegFile.WRITE_PORT[10]
MEM2_WB_RegisterFile_WriteData[11] => registerfile:RegFile.WRITE_PORT[11]
MEM2_WB_RegisterFile_WriteData[12] => registerfile:RegFile.WRITE_PORT[12]
MEM2_WB_RegisterFile_WriteData[13] => registerfile:RegFile.WRITE_PORT[13]
MEM2_WB_RegisterFile_WriteData[14] => registerfile:RegFile.WRITE_PORT[14]
MEM2_WB_RegisterFile_WriteData[15] => registerfile:RegFile.WRITE_PORT[15]
MEM2_WB_RegisterFile_WriteAddr[0] => registerfile:RegFile.WRITE_ADDR[0]
MEM2_WB_RegisterFile_WriteAddr[1] => registerfile:RegFile.WRITE_ADDR[1]
MEM2_WB_RegisterFile_WriteAddr[2] => registerfile:RegFile.WRITE_ADDR[2]
SP_CurrentValue[0] => updatespcircuit:updatespcircuit_inst.SP[0]
SP_CurrentValue[1] => updatespcircuit:updatespcircuit_inst.SP[1]
SP_CurrentValue[2] => updatespcircuit:updatespcircuit_inst.SP[2]
SP_CurrentValue[3] => updatespcircuit:updatespcircuit_inst.SP[3]
SP_CurrentValue[4] => updatespcircuit:updatespcircuit_inst.SP[4]
SP_CurrentValue[5] => updatespcircuit:updatespcircuit_inst.SP[5]
SP_CurrentValue[6] => updatespcircuit:updatespcircuit_inst.SP[6]
SP_CurrentValue[7] => updatespcircuit:updatespcircuit_inst.SP[7]
SP_CurrentValue[8] => updatespcircuit:updatespcircuit_inst.SP[8]
SP_CurrentValue[9] => updatespcircuit:updatespcircuit_inst.SP[9]
SP_CurrentValue[10] => updatespcircuit:updatespcircuit_inst.SP[10]
SP_CurrentValue[11] => updatespcircuit:updatespcircuit_inst.SP[11]
SP_CurrentValue[12] => updatespcircuit:updatespcircuit_inst.SP[12]
SP_CurrentValue[13] => updatespcircuit:updatespcircuit_inst.SP[13]
SP_CurrentValue[14] => updatespcircuit:updatespcircuit_inst.SP[14]
SP_CurrentValue[15] => updatespcircuit:updatespcircuit_inst.SP[15]
IF_ID_ControlSignals[0] <= controlunit:ControlUnit.SIG_MemRead
IF_ID_ControlSignals[1] <= controlunit:ControlUnit.SIG_MemWrite
IF_ID_ControlSignals[2] <= controlunit:ControlUnit.SIG_ALUsrc
IF_ID_ControlSignals[3] <= controlunit:ControlUnit.SIG_MemToReg
IF_ID_ControlSignals[4] <= controlunit:ControlUnit.SIG_Branch
IF_ID_ControlSignals[5] <= controlunit:ControlUnit.SIG_Jump
IF_ID_ControlSignals[6] <= controlunit:ControlUnit.SIG_RegDst
IF_ID_ControlSignals[7] <= controlunit:ControlUnit.SIG_RegWrite
IF_ID_ControlSignals[8] <= controlunit:ControlUnit.SIG_PortEN
IF_ID_ControlSignals[9] <= controlunit:ControlUnit.SIG_FlagEN
IF_ID_ControlSignals[10] <= controlunit:ControlUnit.SIG_ALUop[0]
IF_ID_ControlSignals[11] <= controlunit:ControlUnit.SIG_ALUop[1]
IF_ID_ControlSignals[12] <= controlunit:ControlUnit.SIG_ALUop[2]
RegFile_ReadData1[0] <= registerfile:RegFile.READ_PORT_1[0]
RegFile_ReadData1[1] <= registerfile:RegFile.READ_PORT_1[1]
RegFile_ReadData1[2] <= registerfile:RegFile.READ_PORT_1[2]
RegFile_ReadData1[3] <= registerfile:RegFile.READ_PORT_1[3]
RegFile_ReadData1[4] <= registerfile:RegFile.READ_PORT_1[4]
RegFile_ReadData1[5] <= registerfile:RegFile.READ_PORT_1[5]
RegFile_ReadData1[6] <= registerfile:RegFile.READ_PORT_1[6]
RegFile_ReadData1[7] <= registerfile:RegFile.READ_PORT_1[7]
RegFile_ReadData1[8] <= registerfile:RegFile.READ_PORT_1[8]
RegFile_ReadData1[9] <= registerfile:RegFile.READ_PORT_1[9]
RegFile_ReadData1[10] <= registerfile:RegFile.READ_PORT_1[10]
RegFile_ReadData1[11] <= registerfile:RegFile.READ_PORT_1[11]
RegFile_ReadData1[12] <= registerfile:RegFile.READ_PORT_1[12]
RegFile_ReadData1[13] <= registerfile:RegFile.READ_PORT_1[13]
RegFile_ReadData1[14] <= registerfile:RegFile.READ_PORT_1[14]
RegFile_ReadData1[15] <= registerfile:RegFile.READ_PORT_1[15]
RegFile_ReadData2[0] <= registerfile:RegFile.READ_PORT_2[0]
RegFile_ReadData2[1] <= registerfile:RegFile.READ_PORT_2[1]
RegFile_ReadData2[2] <= registerfile:RegFile.READ_PORT_2[2]
RegFile_ReadData2[3] <= registerfile:RegFile.READ_PORT_2[3]
RegFile_ReadData2[4] <= registerfile:RegFile.READ_PORT_2[4]
RegFile_ReadData2[5] <= registerfile:RegFile.READ_PORT_2[5]
RegFile_ReadData2[6] <= registerfile:RegFile.READ_PORT_2[6]
RegFile_ReadData2[7] <= registerfile:RegFile.READ_PORT_2[7]
RegFile_ReadData2[8] <= registerfile:RegFile.READ_PORT_2[8]
RegFile_ReadData2[9] <= registerfile:RegFile.READ_PORT_2[9]
RegFile_ReadData2[10] <= registerfile:RegFile.READ_PORT_2[10]
RegFile_ReadData2[11] <= registerfile:RegFile.READ_PORT_2[11]
RegFile_ReadData2[12] <= registerfile:RegFile.READ_PORT_2[12]
RegFile_ReadData2[13] <= registerfile:RegFile.READ_PORT_2[13]
RegFile_ReadData2[14] <= registerfile:RegFile.READ_PORT_2[14]
RegFile_ReadData2[15] <= registerfile:RegFile.READ_PORT_2[15]
SP_UpdatedValue[0] <= updatespcircuit:updatespcircuit_inst.SP_Modified[0]
SP_UpdatedValue[1] <= updatespcircuit:updatespcircuit_inst.SP_Modified[1]
SP_UpdatedValue[2] <= updatespcircuit:updatespcircuit_inst.SP_Modified[2]
SP_UpdatedValue[3] <= updatespcircuit:updatespcircuit_inst.SP_Modified[3]
SP_UpdatedValue[4] <= updatespcircuit:updatespcircuit_inst.SP_Modified[4]
SP_UpdatedValue[5] <= updatespcircuit:updatespcircuit_inst.SP_Modified[5]
SP_UpdatedValue[6] <= updatespcircuit:updatespcircuit_inst.SP_Modified[6]
SP_UpdatedValue[7] <= updatespcircuit:updatespcircuit_inst.SP_Modified[7]
SP_UpdatedValue[8] <= updatespcircuit:updatespcircuit_inst.SP_Modified[8]
SP_UpdatedValue[9] <= updatespcircuit:updatespcircuit_inst.SP_Modified[9]
SP_UpdatedValue[10] <= updatespcircuit:updatespcircuit_inst.SP_Modified[10]
SP_UpdatedValue[11] <= updatespcircuit:updatespcircuit_inst.SP_Modified[11]
SP_UpdatedValue[12] <= updatespcircuit:updatespcircuit_inst.SP_Modified[12]
SP_UpdatedValue[13] <= updatespcircuit:updatespcircuit_inst.SP_Modified[13]
SP_UpdatedValue[14] <= updatespcircuit:updatespcircuit_inst.SP_Modified[14]
SP_UpdatedValue[15] <= updatespcircuit:updatespcircuit_inst.SP_Modified[15]


|RISC_CPU|Decode_Stage:decode_stage_inst|ControlUnit:ControlUnit
Instruction[0] => ~NO_FANOUT~
Instruction[1] => ~NO_FANOUT~
Instruction[2] => ~NO_FANOUT~
Instruction[3] => ~NO_FANOUT~
Instruction[4] => ~NO_FANOUT~
Instruction[5] => ~NO_FANOUT~
Instruction[6] => ~NO_FANOUT~
Instruction[7] => ~NO_FANOUT~
Instruction[8] => ~NO_FANOUT~
Instruction[9] => ~NO_FANOUT~
Instruction[10] => ~NO_FANOUT~
Instruction[11] => ~NO_FANOUT~
Instruction[12] => ~NO_FANOUT~
Instruction[13] => ~NO_FANOUT~
Instruction[14] => SIG_ALUop.DATAB
Instruction[15] => SIG_ALUop.DATAB
Instruction[16] => SIG_ALUop.DATAB
Instruction[17] => ~NO_FANOUT~
Instruction[18] => ~NO_FANOUT~
Instruction[19] => ~NO_FANOUT~
Instruction[20] => ~NO_FANOUT~
Instruction[21] => ~NO_FANOUT~
Instruction[22] => ~NO_FANOUT~
Instruction[23] => ~NO_FANOUT~
Instruction[24] => ~NO_FANOUT~
Instruction[25] => ~NO_FANOUT~
Instruction[26] => SIG_ALUsrc.DATAB
Instruction[26] => SIG_PortEN.DATAA
Instruction[26] => SIG_FlagEN.DATAA
Instruction[27] => SIG_FlagEN.DATAB
Instruction[27] => SIG_MemWrite.DATAA
Instruction[27] => SIG_ALUsrc.DATAA
Instruction[27] => SIG_MemWrite.DATAA
Instruction[27] => Equal1.IN1
Instruction[28] => SIG_FlagEN.OUTPUTSELECT
Instruction[28] => SIG_MemWrite.OUTPUTSELECT
Instruction[28] => SIG_PortEN.DATAB
Instruction[28] => SIG_MemRead.DATAA
Instruction[28] => SIG_ALUop.DATAB
Instruction[28] => Equal1.IN0
Instruction[29] => SIG_Jump.DATAB
Instruction[29] => SIG_RegWrite.DATAB
Instruction[29] => SIG_ALUop.DATAB
Instruction[29] => SIG_FlagEN.DATAB
Instruction[29] => SIG_MemRead.OUTPUTSELECT
Instruction[29] => SIG_MemWrite.OUTPUTSELECT
Instruction[29] => SIG_FlagEN.OUTPUTSELECT
Instruction[29] => SIG_ALUop.OUTPUTSELECT
Instruction[29] => SIG_Branch.DATAB
Instruction[29] => SIG_ALUsrc.OUTPUTSELECT
Instruction[29] => SIG_PortEN.OUTPUTSELECT
Instruction[29] => SIG_FlagEN.OUTPUTSELECT
Instruction[29] => SIG_MemWrite.OUTPUTSELECT
Instruction[30] => Equal0.IN1
Instruction[30] => Equal2.IN1
Instruction[30] => Equal3.IN0
Instruction[31] => Equal0.IN0
Instruction[31] => Equal2.IN0
Instruction[31] => Equal3.IN1
SIG_MemRead <= SIG_MemRead.DB_MAX_OUTPUT_PORT_TYPE
SIG_MemWrite <= SIG_MemWrite.DB_MAX_OUTPUT_PORT_TYPE
SIG_ALUsrc <= SIG_ALUsrc.DB_MAX_OUTPUT_PORT_TYPE
SIG_ALUop[0] <= SIG_ALUop.DB_MAX_OUTPUT_PORT_TYPE
SIG_ALUop[1] <= SIG_ALUop.DB_MAX_OUTPUT_PORT_TYPE
SIG_ALUop[2] <= SIG_ALUop.DB_MAX_OUTPUT_PORT_TYPE
SIG_MemToReg <= SIG_MemToReg.DB_MAX_OUTPUT_PORT_TYPE
SIG_Branch <= SIG_Branch.DB_MAX_OUTPUT_PORT_TYPE
SIG_Jump <= SIG_Jump.DB_MAX_OUTPUT_PORT_TYPE
SIG_RegDst <= SIG_RegDst.DB_MAX_OUTPUT_PORT_TYPE
SIG_RegWrite <= SIG_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
SIG_PortEN <= SIG_PortEN.DB_MAX_OUTPUT_PORT_TYPE
SIG_FlagEN <= SIG_FlagEN.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Decode_Stage:decode_stage_inst|RegisterFile:RegFile
CLK => Regs[7][0].CLK
CLK => Regs[7][1].CLK
CLK => Regs[7][2].CLK
CLK => Regs[7][3].CLK
CLK => Regs[7][4].CLK
CLK => Regs[7][5].CLK
CLK => Regs[7][6].CLK
CLK => Regs[7][7].CLK
CLK => Regs[7][8].CLK
CLK => Regs[7][9].CLK
CLK => Regs[7][10].CLK
CLK => Regs[7][11].CLK
CLK => Regs[7][12].CLK
CLK => Regs[7][13].CLK
CLK => Regs[7][14].CLK
CLK => Regs[7][15].CLK
CLK => Regs[6][0].CLK
CLK => Regs[6][1].CLK
CLK => Regs[6][2].CLK
CLK => Regs[6][3].CLK
CLK => Regs[6][4].CLK
CLK => Regs[6][5].CLK
CLK => Regs[6][6].CLK
CLK => Regs[6][7].CLK
CLK => Regs[6][8].CLK
CLK => Regs[6][9].CLK
CLK => Regs[6][10].CLK
CLK => Regs[6][11].CLK
CLK => Regs[6][12].CLK
CLK => Regs[6][13].CLK
CLK => Regs[6][14].CLK
CLK => Regs[6][15].CLK
CLK => Regs[5][0].CLK
CLK => Regs[5][1].CLK
CLK => Regs[5][2].CLK
CLK => Regs[5][3].CLK
CLK => Regs[5][4].CLK
CLK => Regs[5][5].CLK
CLK => Regs[5][6].CLK
CLK => Regs[5][7].CLK
CLK => Regs[5][8].CLK
CLK => Regs[5][9].CLK
CLK => Regs[5][10].CLK
CLK => Regs[5][11].CLK
CLK => Regs[5][12].CLK
CLK => Regs[5][13].CLK
CLK => Regs[5][14].CLK
CLK => Regs[5][15].CLK
CLK => Regs[4][0].CLK
CLK => Regs[4][1].CLK
CLK => Regs[4][2].CLK
CLK => Regs[4][3].CLK
CLK => Regs[4][4].CLK
CLK => Regs[4][5].CLK
CLK => Regs[4][6].CLK
CLK => Regs[4][7].CLK
CLK => Regs[4][8].CLK
CLK => Regs[4][9].CLK
CLK => Regs[4][10].CLK
CLK => Regs[4][11].CLK
CLK => Regs[4][12].CLK
CLK => Regs[4][13].CLK
CLK => Regs[4][14].CLK
CLK => Regs[4][15].CLK
CLK => Regs[3][0].CLK
CLK => Regs[3][1].CLK
CLK => Regs[3][2].CLK
CLK => Regs[3][3].CLK
CLK => Regs[3][4].CLK
CLK => Regs[3][5].CLK
CLK => Regs[3][6].CLK
CLK => Regs[3][7].CLK
CLK => Regs[3][8].CLK
CLK => Regs[3][9].CLK
CLK => Regs[3][10].CLK
CLK => Regs[3][11].CLK
CLK => Regs[3][12].CLK
CLK => Regs[3][13].CLK
CLK => Regs[3][14].CLK
CLK => Regs[3][15].CLK
CLK => Regs[2][0].CLK
CLK => Regs[2][1].CLK
CLK => Regs[2][2].CLK
CLK => Regs[2][3].CLK
CLK => Regs[2][4].CLK
CLK => Regs[2][5].CLK
CLK => Regs[2][6].CLK
CLK => Regs[2][7].CLK
CLK => Regs[2][8].CLK
CLK => Regs[2][9].CLK
CLK => Regs[2][10].CLK
CLK => Regs[2][11].CLK
CLK => Regs[2][12].CLK
CLK => Regs[2][13].CLK
CLK => Regs[2][14].CLK
CLK => Regs[2][15].CLK
CLK => Regs[1][0].CLK
CLK => Regs[1][1].CLK
CLK => Regs[1][2].CLK
CLK => Regs[1][3].CLK
CLK => Regs[1][4].CLK
CLK => Regs[1][5].CLK
CLK => Regs[1][6].CLK
CLK => Regs[1][7].CLK
CLK => Regs[1][8].CLK
CLK => Regs[1][9].CLK
CLK => Regs[1][10].CLK
CLK => Regs[1][11].CLK
CLK => Regs[1][12].CLK
CLK => Regs[1][13].CLK
CLK => Regs[1][14].CLK
CLK => Regs[1][15].CLK
CLK => Regs[0][0].CLK
CLK => Regs[0][1].CLK
CLK => Regs[0][2].CLK
CLK => Regs[0][3].CLK
CLK => Regs[0][4].CLK
CLK => Regs[0][5].CLK
CLK => Regs[0][6].CLK
CLK => Regs[0][7].CLK
CLK => Regs[0][8].CLK
CLK => Regs[0][9].CLK
CLK => Regs[0][10].CLK
CLK => Regs[0][11].CLK
CLK => Regs[0][12].CLK
CLK => Regs[0][13].CLK
CLK => Regs[0][14].CLK
CLK => Regs[0][15].CLK
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
WR_ENABLE => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
RST => Regs.OUTPUTSELECT
WRITE_PORT[0] => Regs.DATAB
WRITE_PORT[0] => Regs.DATAB
WRITE_PORT[0] => Regs.DATAB
WRITE_PORT[0] => Regs.DATAB
WRITE_PORT[0] => Regs.DATAB
WRITE_PORT[0] => Regs.DATAB
WRITE_PORT[0] => Regs.DATAB
WRITE_PORT[0] => Regs.DATAB
WRITE_PORT[1] => Regs.DATAB
WRITE_PORT[1] => Regs.DATAB
WRITE_PORT[1] => Regs.DATAB
WRITE_PORT[1] => Regs.DATAB
WRITE_PORT[1] => Regs.DATAB
WRITE_PORT[1] => Regs.DATAB
WRITE_PORT[1] => Regs.DATAB
WRITE_PORT[1] => Regs.DATAB
WRITE_PORT[2] => Regs.DATAB
WRITE_PORT[2] => Regs.DATAB
WRITE_PORT[2] => Regs.DATAB
WRITE_PORT[2] => Regs.DATAB
WRITE_PORT[2] => Regs.DATAB
WRITE_PORT[2] => Regs.DATAB
WRITE_PORT[2] => Regs.DATAB
WRITE_PORT[2] => Regs.DATAB
WRITE_PORT[3] => Regs.DATAB
WRITE_PORT[3] => Regs.DATAB
WRITE_PORT[3] => Regs.DATAB
WRITE_PORT[3] => Regs.DATAB
WRITE_PORT[3] => Regs.DATAB
WRITE_PORT[3] => Regs.DATAB
WRITE_PORT[3] => Regs.DATAB
WRITE_PORT[3] => Regs.DATAB
WRITE_PORT[4] => Regs.DATAB
WRITE_PORT[4] => Regs.DATAB
WRITE_PORT[4] => Regs.DATAB
WRITE_PORT[4] => Regs.DATAB
WRITE_PORT[4] => Regs.DATAB
WRITE_PORT[4] => Regs.DATAB
WRITE_PORT[4] => Regs.DATAB
WRITE_PORT[4] => Regs.DATAB
WRITE_PORT[5] => Regs.DATAB
WRITE_PORT[5] => Regs.DATAB
WRITE_PORT[5] => Regs.DATAB
WRITE_PORT[5] => Regs.DATAB
WRITE_PORT[5] => Regs.DATAB
WRITE_PORT[5] => Regs.DATAB
WRITE_PORT[5] => Regs.DATAB
WRITE_PORT[5] => Regs.DATAB
WRITE_PORT[6] => Regs.DATAB
WRITE_PORT[6] => Regs.DATAB
WRITE_PORT[6] => Regs.DATAB
WRITE_PORT[6] => Regs.DATAB
WRITE_PORT[6] => Regs.DATAB
WRITE_PORT[6] => Regs.DATAB
WRITE_PORT[6] => Regs.DATAB
WRITE_PORT[6] => Regs.DATAB
WRITE_PORT[7] => Regs.DATAB
WRITE_PORT[7] => Regs.DATAB
WRITE_PORT[7] => Regs.DATAB
WRITE_PORT[7] => Regs.DATAB
WRITE_PORT[7] => Regs.DATAB
WRITE_PORT[7] => Regs.DATAB
WRITE_PORT[7] => Regs.DATAB
WRITE_PORT[7] => Regs.DATAB
WRITE_PORT[8] => Regs.DATAB
WRITE_PORT[8] => Regs.DATAB
WRITE_PORT[8] => Regs.DATAB
WRITE_PORT[8] => Regs.DATAB
WRITE_PORT[8] => Regs.DATAB
WRITE_PORT[8] => Regs.DATAB
WRITE_PORT[8] => Regs.DATAB
WRITE_PORT[8] => Regs.DATAB
WRITE_PORT[9] => Regs.DATAB
WRITE_PORT[9] => Regs.DATAB
WRITE_PORT[9] => Regs.DATAB
WRITE_PORT[9] => Regs.DATAB
WRITE_PORT[9] => Regs.DATAB
WRITE_PORT[9] => Regs.DATAB
WRITE_PORT[9] => Regs.DATAB
WRITE_PORT[9] => Regs.DATAB
WRITE_PORT[10] => Regs.DATAB
WRITE_PORT[10] => Regs.DATAB
WRITE_PORT[10] => Regs.DATAB
WRITE_PORT[10] => Regs.DATAB
WRITE_PORT[10] => Regs.DATAB
WRITE_PORT[10] => Regs.DATAB
WRITE_PORT[10] => Regs.DATAB
WRITE_PORT[10] => Regs.DATAB
WRITE_PORT[11] => Regs.DATAB
WRITE_PORT[11] => Regs.DATAB
WRITE_PORT[11] => Regs.DATAB
WRITE_PORT[11] => Regs.DATAB
WRITE_PORT[11] => Regs.DATAB
WRITE_PORT[11] => Regs.DATAB
WRITE_PORT[11] => Regs.DATAB
WRITE_PORT[11] => Regs.DATAB
WRITE_PORT[12] => Regs.DATAB
WRITE_PORT[12] => Regs.DATAB
WRITE_PORT[12] => Regs.DATAB
WRITE_PORT[12] => Regs.DATAB
WRITE_PORT[12] => Regs.DATAB
WRITE_PORT[12] => Regs.DATAB
WRITE_PORT[12] => Regs.DATAB
WRITE_PORT[12] => Regs.DATAB
WRITE_PORT[13] => Regs.DATAB
WRITE_PORT[13] => Regs.DATAB
WRITE_PORT[13] => Regs.DATAB
WRITE_PORT[13] => Regs.DATAB
WRITE_PORT[13] => Regs.DATAB
WRITE_PORT[13] => Regs.DATAB
WRITE_PORT[13] => Regs.DATAB
WRITE_PORT[13] => Regs.DATAB
WRITE_PORT[14] => Regs.DATAB
WRITE_PORT[14] => Regs.DATAB
WRITE_PORT[14] => Regs.DATAB
WRITE_PORT[14] => Regs.DATAB
WRITE_PORT[14] => Regs.DATAB
WRITE_PORT[14] => Regs.DATAB
WRITE_PORT[14] => Regs.DATAB
WRITE_PORT[14] => Regs.DATAB
WRITE_PORT[15] => Regs.DATAB
WRITE_PORT[15] => Regs.DATAB
WRITE_PORT[15] => Regs.DATAB
WRITE_PORT[15] => Regs.DATAB
WRITE_PORT[15] => Regs.DATAB
WRITE_PORT[15] => Regs.DATAB
WRITE_PORT[15] => Regs.DATAB
WRITE_PORT[15] => Regs.DATAB
WRITE_ADDR[0] => Decoder0.IN2
WRITE_ADDR[1] => Decoder0.IN1
WRITE_ADDR[2] => Decoder0.IN0
READ_ADDR_1[0] => Mux0.IN2
READ_ADDR_1[0] => Mux1.IN2
READ_ADDR_1[0] => Mux2.IN2
READ_ADDR_1[0] => Mux3.IN2
READ_ADDR_1[0] => Mux4.IN2
READ_ADDR_1[0] => Mux5.IN2
READ_ADDR_1[0] => Mux6.IN2
READ_ADDR_1[0] => Mux7.IN2
READ_ADDR_1[0] => Mux8.IN2
READ_ADDR_1[0] => Mux9.IN2
READ_ADDR_1[0] => Mux10.IN2
READ_ADDR_1[0] => Mux11.IN2
READ_ADDR_1[0] => Mux12.IN2
READ_ADDR_1[0] => Mux13.IN2
READ_ADDR_1[0] => Mux14.IN2
READ_ADDR_1[0] => Mux15.IN2
READ_ADDR_1[1] => Mux0.IN1
READ_ADDR_1[1] => Mux1.IN1
READ_ADDR_1[1] => Mux2.IN1
READ_ADDR_1[1] => Mux3.IN1
READ_ADDR_1[1] => Mux4.IN1
READ_ADDR_1[1] => Mux5.IN1
READ_ADDR_1[1] => Mux6.IN1
READ_ADDR_1[1] => Mux7.IN1
READ_ADDR_1[1] => Mux8.IN1
READ_ADDR_1[1] => Mux9.IN1
READ_ADDR_1[1] => Mux10.IN1
READ_ADDR_1[1] => Mux11.IN1
READ_ADDR_1[1] => Mux12.IN1
READ_ADDR_1[1] => Mux13.IN1
READ_ADDR_1[1] => Mux14.IN1
READ_ADDR_1[1] => Mux15.IN1
READ_ADDR_1[2] => Mux0.IN0
READ_ADDR_1[2] => Mux1.IN0
READ_ADDR_1[2] => Mux2.IN0
READ_ADDR_1[2] => Mux3.IN0
READ_ADDR_1[2] => Mux4.IN0
READ_ADDR_1[2] => Mux5.IN0
READ_ADDR_1[2] => Mux6.IN0
READ_ADDR_1[2] => Mux7.IN0
READ_ADDR_1[2] => Mux8.IN0
READ_ADDR_1[2] => Mux9.IN0
READ_ADDR_1[2] => Mux10.IN0
READ_ADDR_1[2] => Mux11.IN0
READ_ADDR_1[2] => Mux12.IN0
READ_ADDR_1[2] => Mux13.IN0
READ_ADDR_1[2] => Mux14.IN0
READ_ADDR_1[2] => Mux15.IN0
READ_PORT_1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
READ_ADDR_2[0] => Mux16.IN2
READ_ADDR_2[0] => Mux17.IN2
READ_ADDR_2[0] => Mux18.IN2
READ_ADDR_2[0] => Mux19.IN2
READ_ADDR_2[0] => Mux20.IN2
READ_ADDR_2[0] => Mux21.IN2
READ_ADDR_2[0] => Mux22.IN2
READ_ADDR_2[0] => Mux23.IN2
READ_ADDR_2[0] => Mux24.IN2
READ_ADDR_2[0] => Mux25.IN2
READ_ADDR_2[0] => Mux26.IN2
READ_ADDR_2[0] => Mux27.IN2
READ_ADDR_2[0] => Mux28.IN2
READ_ADDR_2[0] => Mux29.IN2
READ_ADDR_2[0] => Mux30.IN2
READ_ADDR_2[0] => Mux31.IN2
READ_ADDR_2[1] => Mux16.IN1
READ_ADDR_2[1] => Mux17.IN1
READ_ADDR_2[1] => Mux18.IN1
READ_ADDR_2[1] => Mux19.IN1
READ_ADDR_2[1] => Mux20.IN1
READ_ADDR_2[1] => Mux21.IN1
READ_ADDR_2[1] => Mux22.IN1
READ_ADDR_2[1] => Mux23.IN1
READ_ADDR_2[1] => Mux24.IN1
READ_ADDR_2[1] => Mux25.IN1
READ_ADDR_2[1] => Mux26.IN1
READ_ADDR_2[1] => Mux27.IN1
READ_ADDR_2[1] => Mux28.IN1
READ_ADDR_2[1] => Mux29.IN1
READ_ADDR_2[1] => Mux30.IN1
READ_ADDR_2[1] => Mux31.IN1
READ_ADDR_2[2] => Mux16.IN0
READ_ADDR_2[2] => Mux17.IN0
READ_ADDR_2[2] => Mux18.IN0
READ_ADDR_2[2] => Mux19.IN0
READ_ADDR_2[2] => Mux20.IN0
READ_ADDR_2[2] => Mux21.IN0
READ_ADDR_2[2] => Mux22.IN0
READ_ADDR_2[2] => Mux23.IN0
READ_ADDR_2[2] => Mux24.IN0
READ_ADDR_2[2] => Mux25.IN0
READ_ADDR_2[2] => Mux26.IN0
READ_ADDR_2[2] => Mux27.IN0
READ_ADDR_2[2] => Mux28.IN0
READ_ADDR_2[2] => Mux29.IN0
READ_ADDR_2[2] => Mux30.IN0
READ_ADDR_2[2] => Mux31.IN0
READ_PORT_2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
READ_PORT_2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Decode_Stage:decode_stage_inst|UpdateSpCircuit:updatespcircuit_inst
SP[0] => SP_Modified.DATAA
SP[1] => Add0.IN30
SP[1] => Add1.IN30
SP[1] => SP_Modified.DATAA
SP[2] => Add0.IN29
SP[2] => Add1.IN29
SP[2] => SP_Modified.DATAA
SP[3] => Add0.IN28
SP[3] => Add1.IN28
SP[3] => SP_Modified.DATAA
SP[4] => Add0.IN27
SP[4] => Add1.IN27
SP[4] => SP_Modified.DATAA
SP[5] => Add0.IN26
SP[5] => Add1.IN26
SP[5] => SP_Modified.DATAA
SP[6] => Add0.IN25
SP[6] => Add1.IN25
SP[6] => SP_Modified.DATAA
SP[7] => Add0.IN24
SP[7] => Add1.IN24
SP[7] => SP_Modified.DATAA
SP[8] => Add0.IN23
SP[8] => Add1.IN23
SP[8] => SP_Modified.DATAA
SP[9] => Add0.IN22
SP[9] => Add1.IN22
SP[9] => SP_Modified.DATAA
SP[10] => Add0.IN21
SP[10] => Add1.IN21
SP[10] => SP_Modified.DATAA
SP[11] => Add0.IN20
SP[11] => Add1.IN20
SP[11] => SP_Modified.DATAA
SP[12] => Add0.IN19
SP[12] => Add1.IN19
SP[12] => SP_Modified.DATAA
SP[13] => Add0.IN18
SP[13] => Add1.IN18
SP[13] => SP_Modified.DATAA
SP[14] => Add0.IN17
SP[14] => Add1.IN17
SP[14] => SP_Modified.DATAA
SP[15] => Add0.IN16
SP[15] => Add1.IN16
SP[15] => SP_Modified.DATAA
SIG_MemRead => process_0.IN0
SIG_MemRead => process_0.IN0
SIG_MemWrite => process_0.IN1
SIG_MemWrite => process_0.IN1
SIG_ALUsrc => process_0.IN1
SIG_ALUsrc => process_0.IN1
SIG_Branch => process_0.IN0
SIG_Jump => process_0.IN1
SP_Modified[0] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[1] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[2] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[3] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[4] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[5] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[6] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[7] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[8] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[9] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[10] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[11] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[12] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[13] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[14] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE
SP_Modified[15] <= SP_Modified.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|ID_EX_Buffer:Decode_Execute_Buffer
clk => D_FF:ID_EX_FF_ControlUnitOutput.CLK
clk => D_FF:ID_EX_FF_RegisterFile_ReadData1.CLK
clk => D_FF:ID_EX_FF_RegisterFile_ReadData2.CLK
clk => D_FF:ID_EX_FF_WriteAddr.CLK
clk => D_FF:ID_EX_FF_ReadAddr2.CLK
clk => D_FF:ID_EX_FF_ImmediateVal.CLK
clk => D_FF:ID_EX_FF_PC.CLK
clk => D_FF:ID_EX_FF_SP.CLK
enable => D_FF:ID_EX_FF_ControlUnitOutput.EN
enable => D_FF:ID_EX_FF_RegisterFile_ReadData1.EN
enable => D_FF:ID_EX_FF_RegisterFile_ReadData2.EN
enable => D_FF:ID_EX_FF_WriteAddr.EN
enable => D_FF:ID_EX_FF_ReadAddr2.EN
enable => D_FF:ID_EX_FF_ImmediateVal.EN
enable => D_FF:ID_EX_FF_PC.EN
enable => D_FF:ID_EX_FF_SP.EN
rst => D_FF:ID_EX_FF_ControlUnitOutput.RST
rst => D_FF:ID_EX_FF_RegisterFile_ReadData1.RST
rst => D_FF:ID_EX_FF_RegisterFile_ReadData2.RST
rst => D_FF:ID_EX_FF_WriteAddr.RST
rst => D_FF:ID_EX_FF_ReadAddr2.RST
rst => D_FF:ID_EX_FF_ImmediateVal.RST
rst => D_FF:ID_EX_FF_PC.RST
rst => D_FF:ID_EX_FF_SP.RST
ControlUnitOutput[0] => D_FF:ID_EX_FF_ControlUnitOutput.D[0]
ControlUnitOutput[1] => D_FF:ID_EX_FF_ControlUnitOutput.D[1]
ControlUnitOutput[2] => D_FF:ID_EX_FF_ControlUnitOutput.D[2]
ControlUnitOutput[3] => D_FF:ID_EX_FF_ControlUnitOutput.D[3]
ControlUnitOutput[4] => D_FF:ID_EX_FF_ControlUnitOutput.D[4]
ControlUnitOutput[5] => D_FF:ID_EX_FF_ControlUnitOutput.D[5]
ControlUnitOutput[6] => D_FF:ID_EX_FF_ControlUnitOutput.D[6]
ControlUnitOutput[7] => D_FF:ID_EX_FF_ControlUnitOutput.D[7]
ControlUnitOutput[8] => D_FF:ID_EX_FF_ControlUnitOutput.D[8]
ControlUnitOutput[9] => D_FF:ID_EX_FF_ControlUnitOutput.D[9]
ControlUnitOutput[10] => D_FF:ID_EX_FF_ControlUnitOutput.D[10]
ControlUnitOutput[11] => D_FF:ID_EX_FF_ControlUnitOutput.D[11]
ControlUnitOutput[12] => D_FF:ID_EX_FF_ControlUnitOutput.D[12]
RegisterFile_ReadData1[0] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[0]
RegisterFile_ReadData1[1] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[1]
RegisterFile_ReadData1[2] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[2]
RegisterFile_ReadData1[3] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[3]
RegisterFile_ReadData1[4] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[4]
RegisterFile_ReadData1[5] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[5]
RegisterFile_ReadData1[6] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[6]
RegisterFile_ReadData1[7] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[7]
RegisterFile_ReadData1[8] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[8]
RegisterFile_ReadData1[9] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[9]
RegisterFile_ReadData1[10] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[10]
RegisterFile_ReadData1[11] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[11]
RegisterFile_ReadData1[12] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[12]
RegisterFile_ReadData1[13] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[13]
RegisterFile_ReadData1[14] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[14]
RegisterFile_ReadData1[15] => D_FF:ID_EX_FF_RegisterFile_ReadData1.D[15]
RegisterFile_ReadData2[0] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[0]
RegisterFile_ReadData2[1] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[1]
RegisterFile_ReadData2[2] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[2]
RegisterFile_ReadData2[3] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[3]
RegisterFile_ReadData2[4] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[4]
RegisterFile_ReadData2[5] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[5]
RegisterFile_ReadData2[6] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[6]
RegisterFile_ReadData2[7] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[7]
RegisterFile_ReadData2[8] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[8]
RegisterFile_ReadData2[9] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[9]
RegisterFile_ReadData2[10] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[10]
RegisterFile_ReadData2[11] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[11]
RegisterFile_ReadData2[12] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[12]
RegisterFile_ReadData2[13] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[13]
RegisterFile_ReadData2[14] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[14]
RegisterFile_ReadData2[15] => D_FF:ID_EX_FF_RegisterFile_ReadData2.D[15]
WriteAddr[0] => D_FF:ID_EX_FF_WriteAddr.D[0]
WriteAddr[1] => D_FF:ID_EX_FF_WriteAddr.D[1]
WriteAddr[2] => D_FF:ID_EX_FF_WriteAddr.D[2]
ReadAddr2[0] => D_FF:ID_EX_FF_ReadAddr2.D[0]
ReadAddr2[1] => D_FF:ID_EX_FF_ReadAddr2.D[1]
ReadAddr2[2] => D_FF:ID_EX_FF_ReadAddr2.D[2]
ImmediateVal[0] => D_FF:ID_EX_FF_ImmediateVal.D[0]
ImmediateVal[1] => D_FF:ID_EX_FF_ImmediateVal.D[1]
ImmediateVal[2] => D_FF:ID_EX_FF_ImmediateVal.D[2]
ImmediateVal[3] => D_FF:ID_EX_FF_ImmediateVal.D[3]
ImmediateVal[4] => D_FF:ID_EX_FF_ImmediateVal.D[4]
ImmediateVal[5] => D_FF:ID_EX_FF_ImmediateVal.D[5]
ImmediateVal[6] => D_FF:ID_EX_FF_ImmediateVal.D[6]
ImmediateVal[7] => D_FF:ID_EX_FF_ImmediateVal.D[7]
ImmediateVal[8] => D_FF:ID_EX_FF_ImmediateVal.D[8]
ImmediateVal[9] => D_FF:ID_EX_FF_ImmediateVal.D[9]
ImmediateVal[10] => D_FF:ID_EX_FF_ImmediateVal.D[10]
ImmediateVal[11] => D_FF:ID_EX_FF_ImmediateVal.D[11]
ImmediateVal[12] => D_FF:ID_EX_FF_ImmediateVal.D[12]
ImmediateVal[13] => D_FF:ID_EX_FF_ImmediateVal.D[13]
ImmediateVal[14] => D_FF:ID_EX_FF_ImmediateVal.D[14]
ImmediateVal[15] => D_FF:ID_EX_FF_ImmediateVal.D[15]
PC[0] => D_FF:ID_EX_FF_PC.D[0]
PC[1] => D_FF:ID_EX_FF_PC.D[1]
PC[2] => D_FF:ID_EX_FF_PC.D[2]
PC[3] => D_FF:ID_EX_FF_PC.D[3]
PC[4] => D_FF:ID_EX_FF_PC.D[4]
PC[5] => D_FF:ID_EX_FF_PC.D[5]
PC[6] => D_FF:ID_EX_FF_PC.D[6]
PC[7] => D_FF:ID_EX_FF_PC.D[7]
PC[8] => D_FF:ID_EX_FF_PC.D[8]
PC[9] => D_FF:ID_EX_FF_PC.D[9]
PC[10] => D_FF:ID_EX_FF_PC.D[10]
PC[11] => D_FF:ID_EX_FF_PC.D[11]
PC[12] => D_FF:ID_EX_FF_PC.D[12]
PC[13] => D_FF:ID_EX_FF_PC.D[13]
PC[14] => D_FF:ID_EX_FF_PC.D[14]
PC[15] => D_FF:ID_EX_FF_PC.D[15]
SP[0] => D_FF:ID_EX_FF_SP.D[0]
SP[1] => D_FF:ID_EX_FF_SP.D[1]
SP[2] => D_FF:ID_EX_FF_SP.D[2]
SP[3] => D_FF:ID_EX_FF_SP.D[3]
SP[4] => D_FF:ID_EX_FF_SP.D[4]
SP[5] => D_FF:ID_EX_FF_SP.D[5]
SP[6] => D_FF:ID_EX_FF_SP.D[6]
SP[7] => D_FF:ID_EX_FF_SP.D[7]
SP[8] => D_FF:ID_EX_FF_SP.D[8]
SP[9] => D_FF:ID_EX_FF_SP.D[9]
SP[10] => D_FF:ID_EX_FF_SP.D[10]
SP[11] => D_FF:ID_EX_FF_SP.D[11]
SP[12] => D_FF:ID_EX_FF_SP.D[12]
SP[13] => D_FF:ID_EX_FF_SP.D[13]
SP[14] => D_FF:ID_EX_FF_SP.D[14]
SP[15] => D_FF:ID_EX_FF_SP.D[15]
ID_ControlUnitOutput[0] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[0]
ID_ControlUnitOutput[1] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[1]
ID_ControlUnitOutput[2] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[2]
ID_ControlUnitOutput[3] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[3]
ID_ControlUnitOutput[4] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[4]
ID_ControlUnitOutput[5] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[5]
ID_ControlUnitOutput[6] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[6]
ID_ControlUnitOutput[7] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[7]
ID_ControlUnitOutput[8] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[8]
ID_ControlUnitOutput[9] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[9]
ID_ControlUnitOutput[10] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[10]
ID_ControlUnitOutput[11] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[11]
ID_ControlUnitOutput[12] <= D_FF:ID_EX_FF_ControlUnitOutput.Q[12]
ID_RegisterFile_ReadData1[0] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[0]
ID_RegisterFile_ReadData1[1] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[1]
ID_RegisterFile_ReadData1[2] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[2]
ID_RegisterFile_ReadData1[3] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[3]
ID_RegisterFile_ReadData1[4] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[4]
ID_RegisterFile_ReadData1[5] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[5]
ID_RegisterFile_ReadData1[6] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[6]
ID_RegisterFile_ReadData1[7] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[7]
ID_RegisterFile_ReadData1[8] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[8]
ID_RegisterFile_ReadData1[9] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[9]
ID_RegisterFile_ReadData1[10] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[10]
ID_RegisterFile_ReadData1[11] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[11]
ID_RegisterFile_ReadData1[12] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[12]
ID_RegisterFile_ReadData1[13] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[13]
ID_RegisterFile_ReadData1[14] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[14]
ID_RegisterFile_ReadData1[15] <= D_FF:ID_EX_FF_RegisterFile_ReadData1.Q[15]
ID_RegisterFile_ReadData2[0] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[0]
ID_RegisterFile_ReadData2[1] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[1]
ID_RegisterFile_ReadData2[2] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[2]
ID_RegisterFile_ReadData2[3] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[3]
ID_RegisterFile_ReadData2[4] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[4]
ID_RegisterFile_ReadData2[5] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[5]
ID_RegisterFile_ReadData2[6] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[6]
ID_RegisterFile_ReadData2[7] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[7]
ID_RegisterFile_ReadData2[8] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[8]
ID_RegisterFile_ReadData2[9] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[9]
ID_RegisterFile_ReadData2[10] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[10]
ID_RegisterFile_ReadData2[11] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[11]
ID_RegisterFile_ReadData2[12] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[12]
ID_RegisterFile_ReadData2[13] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[13]
ID_RegisterFile_ReadData2[14] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[14]
ID_RegisterFile_ReadData2[15] <= D_FF:ID_EX_FF_RegisterFile_ReadData2.Q[15]
ID_WriteAddr[0] <= D_FF:ID_EX_FF_WriteAddr.Q[0]
ID_WriteAddr[1] <= D_FF:ID_EX_FF_WriteAddr.Q[1]
ID_WriteAddr[2] <= D_FF:ID_EX_FF_WriteAddr.Q[2]
ID_ReadAddr2[0] <= D_FF:ID_EX_FF_ReadAddr2.Q[0]
ID_ReadAddr2[1] <= D_FF:ID_EX_FF_ReadAddr2.Q[1]
ID_ReadAddr2[2] <= D_FF:ID_EX_FF_ReadAddr2.Q[2]
ID_ImmediateVal[0] <= D_FF:ID_EX_FF_ImmediateVal.Q[0]
ID_ImmediateVal[1] <= D_FF:ID_EX_FF_ImmediateVal.Q[1]
ID_ImmediateVal[2] <= D_FF:ID_EX_FF_ImmediateVal.Q[2]
ID_ImmediateVal[3] <= D_FF:ID_EX_FF_ImmediateVal.Q[3]
ID_ImmediateVal[4] <= D_FF:ID_EX_FF_ImmediateVal.Q[4]
ID_ImmediateVal[5] <= D_FF:ID_EX_FF_ImmediateVal.Q[5]
ID_ImmediateVal[6] <= D_FF:ID_EX_FF_ImmediateVal.Q[6]
ID_ImmediateVal[7] <= D_FF:ID_EX_FF_ImmediateVal.Q[7]
ID_ImmediateVal[8] <= D_FF:ID_EX_FF_ImmediateVal.Q[8]
ID_ImmediateVal[9] <= D_FF:ID_EX_FF_ImmediateVal.Q[9]
ID_ImmediateVal[10] <= D_FF:ID_EX_FF_ImmediateVal.Q[10]
ID_ImmediateVal[11] <= D_FF:ID_EX_FF_ImmediateVal.Q[11]
ID_ImmediateVal[12] <= D_FF:ID_EX_FF_ImmediateVal.Q[12]
ID_ImmediateVal[13] <= D_FF:ID_EX_FF_ImmediateVal.Q[13]
ID_ImmediateVal[14] <= D_FF:ID_EX_FF_ImmediateVal.Q[14]
ID_ImmediateVal[15] <= D_FF:ID_EX_FF_ImmediateVal.Q[15]
ID_PC[0] <= D_FF:ID_EX_FF_PC.Q[0]
ID_PC[1] <= D_FF:ID_EX_FF_PC.Q[1]
ID_PC[2] <= D_FF:ID_EX_FF_PC.Q[2]
ID_PC[3] <= D_FF:ID_EX_FF_PC.Q[3]
ID_PC[4] <= D_FF:ID_EX_FF_PC.Q[4]
ID_PC[5] <= D_FF:ID_EX_FF_PC.Q[5]
ID_PC[6] <= D_FF:ID_EX_FF_PC.Q[6]
ID_PC[7] <= D_FF:ID_EX_FF_PC.Q[7]
ID_PC[8] <= D_FF:ID_EX_FF_PC.Q[8]
ID_PC[9] <= D_FF:ID_EX_FF_PC.Q[9]
ID_PC[10] <= D_FF:ID_EX_FF_PC.Q[10]
ID_PC[11] <= D_FF:ID_EX_FF_PC.Q[11]
ID_PC[12] <= D_FF:ID_EX_FF_PC.Q[12]
ID_PC[13] <= D_FF:ID_EX_FF_PC.Q[13]
ID_PC[14] <= D_FF:ID_EX_FF_PC.Q[14]
ID_PC[15] <= D_FF:ID_EX_FF_PC.Q[15]
ID_SP[0] <= D_FF:ID_EX_FF_SP.Q[0]
ID_SP[1] <= D_FF:ID_EX_FF_SP.Q[1]
ID_SP[2] <= D_FF:ID_EX_FF_SP.Q[2]
ID_SP[3] <= D_FF:ID_EX_FF_SP.Q[3]
ID_SP[4] <= D_FF:ID_EX_FF_SP.Q[4]
ID_SP[5] <= D_FF:ID_EX_FF_SP.Q[5]
ID_SP[6] <= D_FF:ID_EX_FF_SP.Q[6]
ID_SP[7] <= D_FF:ID_EX_FF_SP.Q[7]
ID_SP[8] <= D_FF:ID_EX_FF_SP.Q[8]
ID_SP[9] <= D_FF:ID_EX_FF_SP.Q[9]
ID_SP[10] <= D_FF:ID_EX_FF_SP.Q[10]
ID_SP[11] <= D_FF:ID_EX_FF_SP.Q[11]
ID_SP[12] <= D_FF:ID_EX_FF_SP.Q[12]
ID_SP[13] <= D_FF:ID_EX_FF_SP.Q[13]
ID_SP[14] <= D_FF:ID_EX_FF_SP.Q[14]
ID_SP[15] <= D_FF:ID_EX_FF_SP.Q[15]


|RISC_CPU|ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ControlUnitOutput
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData1
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_RegisterFile_ReadData2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_WriteAddr
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ReadAddr2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_ImmediateVal
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_PC
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|ID_EX_Buffer:Decode_Execute_Buffer|D_FF:ID_EX_FF_SP
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Execute_Stage:execute_stage_inst
clk => d_ff:FlagRegister.CLK
reset => d_ff:FlagRegister.RST
ID_EX_ControlSignals[0] => updateflagregister:updateflagregister_inst.memRead
ID_EX_ControlSignals[1] => ~NO_FANOUT~
ID_EX_ControlSignals[2] => mux:MUX_ALU_OP2.sel
ID_EX_ControlSignals[2] => updateflagregister:updateflagregister_inst.aluSrc
ID_EX_ControlSignals[3] => ~NO_FANOUT~
ID_EX_ControlSignals[4] => ~NO_FANOUT~
ID_EX_ControlSignals[5] => updateflagregister:updateflagregister_inst.jump
ID_EX_ControlSignals[6] => ~NO_FANOUT~
ID_EX_ControlSignals[7] => ~NO_FANOUT~
ID_EX_ControlSignals[8] => decoder_sel.IN0
ID_EX_ControlSignals[8] => updateflagregister:updateflagregister_inst.portEN
ID_EX_ControlSignals[9] => d_ff:FlagRegister.EN
ID_EX_ControlSignals[9] => updateflagregister:updateflagregister_inst.flagEN
ID_EX_ControlSignals[9] => decoder_sel.IN1
ID_EX_ControlSignals[10] => updateflagregister:updateflagregister_inst.aluOp[0]
ID_EX_ControlSignals[10] => alu:ALU.Opcode[0]
ID_EX_ControlSignals[11] => updateflagregister:updateflagregister_inst.aluOp[1]
ID_EX_ControlSignals[11] => alu:ALU.Opcode[1]
ID_EX_ControlSignals[12] => updateflagregister:updateflagregister_inst.aluOp[2]
ID_EX_ControlSignals[12] => alu:ALU.Opcode[2]
ID_EX_RegisterFile_ReadData1[0] => decoder_1x2:DECODER_ALU_OP1.input[0]
ID_EX_RegisterFile_ReadData1[1] => decoder_1x2:DECODER_ALU_OP1.input[1]
ID_EX_RegisterFile_ReadData1[2] => decoder_1x2:DECODER_ALU_OP1.input[2]
ID_EX_RegisterFile_ReadData1[3] => decoder_1x2:DECODER_ALU_OP1.input[3]
ID_EX_RegisterFile_ReadData1[4] => decoder_1x2:DECODER_ALU_OP1.input[4]
ID_EX_RegisterFile_ReadData1[5] => decoder_1x2:DECODER_ALU_OP1.input[5]
ID_EX_RegisterFile_ReadData1[6] => decoder_1x2:DECODER_ALU_OP1.input[6]
ID_EX_RegisterFile_ReadData1[7] => decoder_1x2:DECODER_ALU_OP1.input[7]
ID_EX_RegisterFile_ReadData1[8] => decoder_1x2:DECODER_ALU_OP1.input[8]
ID_EX_RegisterFile_ReadData1[9] => decoder_1x2:DECODER_ALU_OP1.input[9]
ID_EX_RegisterFile_ReadData1[10] => decoder_1x2:DECODER_ALU_OP1.input[10]
ID_EX_RegisterFile_ReadData1[11] => decoder_1x2:DECODER_ALU_OP1.input[11]
ID_EX_RegisterFile_ReadData1[12] => decoder_1x2:DECODER_ALU_OP1.input[12]
ID_EX_RegisterFile_ReadData1[13] => decoder_1x2:DECODER_ALU_OP1.input[13]
ID_EX_RegisterFile_ReadData1[14] => decoder_1x2:DECODER_ALU_OP1.input[14]
ID_EX_RegisterFile_ReadData1[15] => decoder_1x2:DECODER_ALU_OP1.input[15]
ID_EX_RegisterFile_ReadData2[0] => mux:MUX_ALU_OP2.in0[0]
ID_EX_RegisterFile_ReadData2[1] => mux:MUX_ALU_OP2.in0[1]
ID_EX_RegisterFile_ReadData2[2] => mux:MUX_ALU_OP2.in0[2]
ID_EX_RegisterFile_ReadData2[3] => mux:MUX_ALU_OP2.in0[3]
ID_EX_RegisterFile_ReadData2[4] => mux:MUX_ALU_OP2.in0[4]
ID_EX_RegisterFile_ReadData2[5] => mux:MUX_ALU_OP2.in0[5]
ID_EX_RegisterFile_ReadData2[6] => mux:MUX_ALU_OP2.in0[6]
ID_EX_RegisterFile_ReadData2[7] => mux:MUX_ALU_OP2.in0[7]
ID_EX_RegisterFile_ReadData2[8] => mux:MUX_ALU_OP2.in0[8]
ID_EX_RegisterFile_ReadData2[9] => mux:MUX_ALU_OP2.in0[9]
ID_EX_RegisterFile_ReadData2[10] => mux:MUX_ALU_OP2.in0[10]
ID_EX_RegisterFile_ReadData2[11] => mux:MUX_ALU_OP2.in0[11]
ID_EX_RegisterFile_ReadData2[12] => mux:MUX_ALU_OP2.in0[12]
ID_EX_RegisterFile_ReadData2[13] => mux:MUX_ALU_OP2.in0[13]
ID_EX_RegisterFile_ReadData2[14] => mux:MUX_ALU_OP2.in0[14]
ID_EX_RegisterFile_ReadData2[15] => mux:MUX_ALU_OP2.in0[15]
ID_EX_RegisterFile_ImmediateVal[0] => mux:MUX_ALU_OP2.in1[0]
ID_EX_RegisterFile_ImmediateVal[1] => mux:MUX_ALU_OP2.in1[1]
ID_EX_RegisterFile_ImmediateVal[2] => mux:MUX_ALU_OP2.in1[2]
ID_EX_RegisterFile_ImmediateVal[3] => mux:MUX_ALU_OP2.in1[3]
ID_EX_RegisterFile_ImmediateVal[4] => mux:MUX_ALU_OP2.in1[4]
ID_EX_RegisterFile_ImmediateVal[5] => mux:MUX_ALU_OP2.in1[5]
ID_EX_RegisterFile_ImmediateVal[6] => mux:MUX_ALU_OP2.in1[6]
ID_EX_RegisterFile_ImmediateVal[7] => mux:MUX_ALU_OP2.in1[7]
ID_EX_RegisterFile_ImmediateVal[8] => mux:MUX_ALU_OP2.in1[8]
ID_EX_RegisterFile_ImmediateVal[9] => mux:MUX_ALU_OP2.in1[9]
ID_EX_RegisterFile_ImmediateVal[10] => mux:MUX_ALU_OP2.in1[10]
ID_EX_RegisterFile_ImmediateVal[11] => mux:MUX_ALU_OP2.in1[11]
ID_EX_RegisterFile_ImmediateVal[12] => mux:MUX_ALU_OP2.in1[12]
ID_EX_RegisterFile_ImmediateVal[13] => mux:MUX_ALU_OP2.in1[13]
ID_EX_RegisterFile_ImmediateVal[14] => mux:MUX_ALU_OP2.in1[14]
ID_EX_RegisterFile_ImmediateVal[15] => mux:MUX_ALU_OP2.in1[15]
flagRegisterUpdateCircuit_dataMem[0] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[1] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[2] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[3] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[4] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[5] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[6] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[7] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[8] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[9] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[10] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[11] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[12] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[13] => updateflagregister:updateflagregister_inst.dataMem[0]
flagRegisterUpdateCircuit_dataMem[14] => updateflagregister:updateflagregister_inst.dataMem[1]
flagRegisterUpdateCircuit_dataMem[15] => updateflagregister:updateflagregister_inst.dataMem[2]
flagRegisterUpdateCircuit_dataMem[16] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[17] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[18] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[19] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[20] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[21] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[22] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[23] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[24] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[25] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[26] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[27] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[28] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[29] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[30] => ~NO_FANOUT~
flagRegisterUpdateCircuit_dataMem[31] => ~NO_FANOUT~
OUTPUT_PORT_VALUE[0] <= decoder_1x2:DECODER_ALU_OP1.output_b[0]
OUTPUT_PORT_VALUE[1] <= decoder_1x2:DECODER_ALU_OP1.output_b[1]
OUTPUT_PORT_VALUE[2] <= decoder_1x2:DECODER_ALU_OP1.output_b[2]
OUTPUT_PORT_VALUE[3] <= decoder_1x2:DECODER_ALU_OP1.output_b[3]
OUTPUT_PORT_VALUE[4] <= decoder_1x2:DECODER_ALU_OP1.output_b[4]
OUTPUT_PORT_VALUE[5] <= decoder_1x2:DECODER_ALU_OP1.output_b[5]
OUTPUT_PORT_VALUE[6] <= decoder_1x2:DECODER_ALU_OP1.output_b[6]
OUTPUT_PORT_VALUE[7] <= decoder_1x2:DECODER_ALU_OP1.output_b[7]
OUTPUT_PORT_VALUE[8] <= decoder_1x2:DECODER_ALU_OP1.output_b[8]
OUTPUT_PORT_VALUE[9] <= decoder_1x2:DECODER_ALU_OP1.output_b[9]
OUTPUT_PORT_VALUE[10] <= decoder_1x2:DECODER_ALU_OP1.output_b[10]
OUTPUT_PORT_VALUE[11] <= decoder_1x2:DECODER_ALU_OP1.output_b[11]
OUTPUT_PORT_VALUE[12] <= decoder_1x2:DECODER_ALU_OP1.output_b[12]
OUTPUT_PORT_VALUE[13] <= decoder_1x2:DECODER_ALU_OP1.output_b[13]
OUTPUT_PORT_VALUE[14] <= decoder_1x2:DECODER_ALU_OP1.output_b[14]
OUTPUT_PORT_VALUE[15] <= decoder_1x2:DECODER_ALU_OP1.output_b[15]
ALU_Result[0] <= alu:ALU.Output[0]
ALU_Result[1] <= alu:ALU.Output[1]
ALU_Result[2] <= alu:ALU.Output[2]
ALU_Result[3] <= alu:ALU.Output[3]
ALU_Result[4] <= alu:ALU.Output[4]
ALU_Result[5] <= alu:ALU.Output[5]
ALU_Result[6] <= alu:ALU.Output[6]
ALU_Result[7] <= alu:ALU.Output[7]
ALU_Result[8] <= alu:ALU.Output[8]
ALU_Result[9] <= alu:ALU.Output[9]
ALU_Result[10] <= alu:ALU.Output[10]
ALU_Result[11] <= alu:ALU.Output[11]
ALU_Result[12] <= alu:ALU.Output[12]
ALU_Result[13] <= alu:ALU.Output[13]
ALU_Result[14] <= alu:ALU.Output[14]
ALU_Result[15] <= alu:ALU.Output[15]
FlagRegisterValue[0] <= d_ff:FlagRegister.Q[0]
FlagRegisterValue[1] <= d_ff:FlagRegister.Q[1]
FlagRegisterValue[2] <= d_ff:FlagRegister.Q[2]


|RISC_CPU|Execute_Stage:execute_stage_inst|Decoder_1x2:DECODER_ALU_OP1
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
input[0] => output_a.DATAB
input[0] => output_b.DATAA
input[1] => output_a.DATAB
input[1] => output_b.DATAA
input[2] => output_a.DATAB
input[2] => output_b.DATAA
input[3] => output_a.DATAB
input[3] => output_b.DATAA
input[4] => output_a.DATAB
input[4] => output_b.DATAA
input[5] => output_a.DATAB
input[5] => output_b.DATAA
input[6] => output_a.DATAB
input[6] => output_b.DATAA
input[7] => output_a.DATAB
input[7] => output_b.DATAA
input[8] => output_a.DATAB
input[8] => output_b.DATAA
input[9] => output_a.DATAB
input[9] => output_b.DATAA
input[10] => output_a.DATAB
input[10] => output_b.DATAA
input[11] => output_a.DATAB
input[11] => output_b.DATAA
input[12] => output_a.DATAB
input[12] => output_b.DATAA
input[13] => output_a.DATAB
input[13] => output_b.DATAA
input[14] => output_a.DATAB
input[14] => output_b.DATAA
input[15] => output_a.DATAB
input[15] => output_b.DATAA
output_a[0] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[1] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[2] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[3] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[4] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[5] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[6] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[7] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[8] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[9] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[10] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[11] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[12] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[13] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[14] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[15] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_b[0] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[1] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[2] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[3] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[4] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[5] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[6] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[7] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[8] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[9] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[10] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[11] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[12] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[13] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[14] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[15] <= output_b.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Execute_Stage:execute_stage_inst|MUX:MUX_ALU_OP2
in0[0] => out1.DATAB
in0[1] => out1.DATAB
in0[2] => out1.DATAB
in0[3] => out1.DATAB
in0[4] => out1.DATAB
in0[5] => out1.DATAB
in0[6] => out1.DATAB
in0[7] => out1.DATAB
in0[8] => out1.DATAB
in0[9] => out1.DATAB
in0[10] => out1.DATAB
in0[11] => out1.DATAB
in0[12] => out1.DATAB
in0[13] => out1.DATAB
in0[14] => out1.DATAB
in0[15] => out1.DATAB
in1[0] => out1.DATAA
in1[1] => out1.DATAA
in1[2] => out1.DATAA
in1[3] => out1.DATAA
in1[4] => out1.DATAA
in1[5] => out1.DATAA
in1[6] => out1.DATAA
in1[7] => out1.DATAA
in1[8] => out1.DATAA
in1[9] => out1.DATAA
in1[10] => out1.DATAA
in1[11] => out1.DATAA
in1[12] => out1.DATAA
in1[13] => out1.DATAA
in1[14] => out1.DATAA
in1[15] => out1.DATAA
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
out1[0] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[11] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[12] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[13] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[14] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[15] <= out1.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Execute_Stage:execute_stage_inst|D_FF:FlagRegister
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Execute_Stage:execute_stage_inst|UpdateFlagRegister:updateflagregister_inst
flagEN => process_0.IN0
aluSrc => outFlags.DATAB
portEN => process_0.IN1
jump => process_0.IN0
memRead => process_0.IN1
aluOp[0] => process_0.IN0
aluOp[1] => process_0.IN1
aluOp[2] => process_0.IN1
aluCarry => outFlags.DATAA
aluNeg => outFlags.DATAA
aluZero => outFlags.DATAA
dataMem[0] => outFlags.DATAB
dataMem[1] => outFlags.DATAB
dataMem[2] => outFlags.DATAB
carryOld => outFlags.DATAB
outFlags[0] <= outFlags.DB_MAX_OUTPUT_PORT_TYPE
outFlags[1] <= outFlags.DB_MAX_OUTPUT_PORT_TYPE
outFlags[2] <= outFlags.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Execute_Stage:execute_stage_inst|ALU:ALU
Opcode[0] => Equal0.IN2
Opcode[0] => Equal1.IN2
Opcode[0] => Equal2.IN1
Opcode[0] => Equal3.IN2
Opcode[0] => Equal4.IN0
Opcode[0] => Equal5.IN2
Opcode[0] => Equal6.IN1
Opcode[0] => Equal7.IN2
Opcode[1] => Equal0.IN1
Opcode[1] => Equal1.IN1
Opcode[1] => Equal2.IN0
Opcode[1] => Equal3.IN0
Opcode[1] => Equal4.IN2
Opcode[1] => Equal5.IN1
Opcode[1] => Equal6.IN2
Opcode[1] => Equal7.IN1
Opcode[2] => Equal0.IN0
Opcode[2] => Equal1.IN0
Opcode[2] => Equal2.IN2
Opcode[2] => Equal3.IN1
Opcode[2] => Equal4.IN1
Opcode[2] => Equal5.IN0
Opcode[2] => Equal6.IN0
Opcode[2] => Equal7.IN0
Operand_1[0] => Add0.IN32
Operand_1[0] => Add1.IN16
Operand_1[0] => Add2.IN32
Operand_1[0] => Add3.IN32
Operand_1[0] => Output.IN0
Operand_1[0] => Output.IN0
Operand_1[0] => Output.DATAB
Operand_1[0] => Output.DATAB
Operand_1[1] => Add0.IN31
Operand_1[1] => Add1.IN15
Operand_1[1] => Add2.IN31
Operand_1[1] => Add3.IN31
Operand_1[1] => Output.IN0
Operand_1[1] => Output.IN0
Operand_1[1] => Output.DATAB
Operand_1[1] => Output.DATAB
Operand_1[2] => Add0.IN30
Operand_1[2] => Add1.IN14
Operand_1[2] => Add2.IN30
Operand_1[2] => Add3.IN30
Operand_1[2] => Output.IN0
Operand_1[2] => Output.IN0
Operand_1[2] => Output.DATAB
Operand_1[2] => Output.DATAB
Operand_1[3] => Add0.IN29
Operand_1[3] => Add1.IN13
Operand_1[3] => Add2.IN29
Operand_1[3] => Add3.IN29
Operand_1[3] => Output.IN0
Operand_1[3] => Output.IN0
Operand_1[3] => Output.DATAB
Operand_1[3] => Output.DATAB
Operand_1[4] => Add0.IN28
Operand_1[4] => Add1.IN12
Operand_1[4] => Add2.IN28
Operand_1[4] => Add3.IN28
Operand_1[4] => Output.IN0
Operand_1[4] => Output.IN0
Operand_1[4] => Output.DATAB
Operand_1[4] => Output.DATAB
Operand_1[5] => Add0.IN27
Operand_1[5] => Add1.IN11
Operand_1[5] => Add2.IN27
Operand_1[5] => Add3.IN27
Operand_1[5] => Output.IN0
Operand_1[5] => Output.IN0
Operand_1[5] => Output.DATAB
Operand_1[5] => Output.DATAB
Operand_1[6] => Add0.IN26
Operand_1[6] => Add1.IN10
Operand_1[6] => Add2.IN26
Operand_1[6] => Add3.IN26
Operand_1[6] => Output.IN0
Operand_1[6] => Output.IN0
Operand_1[6] => Output.DATAB
Operand_1[6] => Output.DATAB
Operand_1[7] => Add0.IN25
Operand_1[7] => Add1.IN9
Operand_1[7] => Add2.IN25
Operand_1[7] => Add3.IN25
Operand_1[7] => Output.IN0
Operand_1[7] => Output.IN0
Operand_1[7] => Output.DATAB
Operand_1[7] => Output.DATAB
Operand_1[8] => Add0.IN24
Operand_1[8] => Add1.IN8
Operand_1[8] => Add2.IN24
Operand_1[8] => Add3.IN24
Operand_1[8] => Output.IN0
Operand_1[8] => Output.IN0
Operand_1[8] => Output.DATAB
Operand_1[8] => Output.DATAB
Operand_1[9] => Add0.IN23
Operand_1[9] => Add1.IN7
Operand_1[9] => Add2.IN23
Operand_1[9] => Add3.IN23
Operand_1[9] => Output.IN0
Operand_1[9] => Output.IN0
Operand_1[9] => Output.DATAB
Operand_1[9] => Output.DATAB
Operand_1[10] => Add0.IN22
Operand_1[10] => Add1.IN6
Operand_1[10] => Add2.IN22
Operand_1[10] => Add3.IN22
Operand_1[10] => Output.IN0
Operand_1[10] => Output.IN0
Operand_1[10] => Output.DATAB
Operand_1[10] => Output.DATAB
Operand_1[11] => Add0.IN21
Operand_1[11] => Add1.IN5
Operand_1[11] => Add2.IN21
Operand_1[11] => Add3.IN21
Operand_1[11] => Output.IN0
Operand_1[11] => Output.IN0
Operand_1[11] => Output.DATAB
Operand_1[11] => Output.DATAB
Operand_1[12] => Add0.IN20
Operand_1[12] => Add1.IN4
Operand_1[12] => Add2.IN20
Operand_1[12] => Add3.IN20
Operand_1[12] => Output.IN0
Operand_1[12] => Output.IN0
Operand_1[12] => Output.DATAB
Operand_1[12] => Output.DATAB
Operand_1[13] => Add0.IN19
Operand_1[13] => Add1.IN3
Operand_1[13] => Add2.IN19
Operand_1[13] => Add3.IN19
Operand_1[13] => Output.IN0
Operand_1[13] => Output.IN0
Operand_1[13] => Output.DATAB
Operand_1[13] => Output.DATAB
Operand_1[14] => Add0.IN18
Operand_1[14] => Add1.IN2
Operand_1[14] => Add2.IN18
Operand_1[14] => Add3.IN18
Operand_1[14] => Output.IN0
Operand_1[14] => Output.IN0
Operand_1[14] => Output.DATAB
Operand_1[14] => Output.DATAB
Operand_1[15] => Add0.IN17
Operand_1[15] => Add1.IN1
Operand_1[15] => Add2.IN17
Operand_1[15] => Add3.IN17
Operand_1[15] => Output.IN0
Operand_1[15] => Output.IN0
Operand_1[15] => Output.DATAB
Operand_1[15] => Add0.IN33
Operand_1[15] => Add1.IN33
Operand_1[15] => Add2.IN36
Operand_1[15] => Output.DATAB
Operand_1[15] => Add3.IN35
Operand_2[0] => Add1.IN32
Operand_2[0] => Output.IN1
Operand_2[0] => Output.IN1
Operand_2[0] => Add2.IN16
Operand_2[1] => Add1.IN31
Operand_2[1] => Output.IN1
Operand_2[1] => Output.IN1
Operand_2[1] => Add2.IN15
Operand_2[2] => Add1.IN30
Operand_2[2] => Output.IN1
Operand_2[2] => Output.IN1
Operand_2[2] => Add2.IN14
Operand_2[3] => Add1.IN29
Operand_2[3] => Output.IN1
Operand_2[3] => Output.IN1
Operand_2[3] => Add2.IN13
Operand_2[4] => Add1.IN28
Operand_2[4] => Output.IN1
Operand_2[4] => Output.IN1
Operand_2[4] => Add2.IN12
Operand_2[5] => Add1.IN27
Operand_2[5] => Output.IN1
Operand_2[5] => Output.IN1
Operand_2[5] => Add2.IN11
Operand_2[6] => Add1.IN26
Operand_2[6] => Output.IN1
Operand_2[6] => Output.IN1
Operand_2[6] => Add2.IN10
Operand_2[7] => Add1.IN25
Operand_2[7] => Output.IN1
Operand_2[7] => Output.IN1
Operand_2[7] => Add2.IN9
Operand_2[8] => Add1.IN24
Operand_2[8] => Output.IN1
Operand_2[8] => Output.IN1
Operand_2[8] => Add2.IN8
Operand_2[9] => Add1.IN23
Operand_2[9] => Output.IN1
Operand_2[9] => Output.IN1
Operand_2[9] => Add2.IN7
Operand_2[10] => Add1.IN22
Operand_2[10] => Output.IN1
Operand_2[10] => Output.IN1
Operand_2[10] => Add2.IN6
Operand_2[11] => Add1.IN21
Operand_2[11] => Output.IN1
Operand_2[11] => Output.IN1
Operand_2[11] => Add2.IN5
Operand_2[12] => Add1.IN20
Operand_2[12] => Output.IN1
Operand_2[12] => Output.IN1
Operand_2[12] => Add2.IN4
Operand_2[13] => Add1.IN19
Operand_2[13] => Output.IN1
Operand_2[13] => Output.IN1
Operand_2[13] => Add2.IN3
Operand_2[14] => Add1.IN18
Operand_2[14] => Output.IN1
Operand_2[14] => Output.IN1
Operand_2[14] => Add2.IN2
Operand_2[15] => Add1.IN17
Operand_2[15] => Output.IN1
Operand_2[15] => Output.IN1
Operand_2[15] => Add1.IN34
Operand_2[15] => Add2.IN1
Operand_2[15] => Add2.IN35
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Output.DB_MAX_OUTPUT_PORT_TYPE
CARRY <= CARRY.DB_MAX_OUTPUT_PORT_TYPE
ZERO <= ZERO.DB_MAX_OUTPUT_PORT_TYPE
NEGATIVE <= NEGATIVE.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst
clk => D_FF:EX_MEM1_FF_ControlUnitOutput.CLK
clk => D_FF:EX_MEM1_FF_FlagRegister.CLK
clk => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.CLK
clk => D_FF:EX_MEM1_FF_WriteAddr.CLK
clk => D_FF:EX_MEM1_FF_ReadAddr2.CLK
clk => D_FF:EX_MEM1_FF_ImmediateVal.CLK
clk => D_FF:EX_MEM1_ALU_RESULT.CLK
clk => D_FF:EX_MEM1_FF_PC.CLK
clk => D_FF:EX_MEM1_FF_SP.CLK
clk => D_FF:EX_MEM1_FF_PORTOUT.CLK
enable => D_FF:EX_MEM1_FF_ControlUnitOutput.EN
enable => D_FF:EX_MEM1_FF_FlagRegister.EN
enable => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.EN
enable => D_FF:EX_MEM1_FF_WriteAddr.EN
enable => D_FF:EX_MEM1_FF_ReadAddr2.EN
enable => D_FF:EX_MEM1_FF_ImmediateVal.EN
enable => D_FF:EX_MEM1_ALU_RESULT.EN
enable => D_FF:EX_MEM1_FF_PC.EN
enable => D_FF:EX_MEM1_FF_SP.EN
enable => D_FF:EX_MEM1_FF_PORTOUT.EN
rst => D_FF:EX_MEM1_FF_ControlUnitOutput.RST
rst => D_FF:EX_MEM1_FF_FlagRegister.RST
rst => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.RST
rst => D_FF:EX_MEM1_FF_WriteAddr.RST
rst => D_FF:EX_MEM1_FF_ReadAddr2.RST
rst => D_FF:EX_MEM1_FF_ImmediateVal.RST
rst => D_FF:EX_MEM1_ALU_RESULT.RST
rst => D_FF:EX_MEM1_FF_PC.RST
rst => D_FF:EX_MEM1_FF_SP.RST
rst => D_FF:EX_MEM1_FF_PORTOUT.RST
ControlUnitOutput[0] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[0]
ControlUnitOutput[1] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[1]
ControlUnitOutput[2] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[2]
ControlUnitOutput[3] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[3]
ControlUnitOutput[4] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[4]
ControlUnitOutput[5] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[5]
ControlUnitOutput[6] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[6]
ControlUnitOutput[7] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[7]
ControlUnitOutput[8] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[8]
ControlUnitOutput[9] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[9]
ControlUnitOutput[10] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[10]
ControlUnitOutput[11] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[11]
ControlUnitOutput[12] => D_FF:EX_MEM1_FF_ControlUnitOutput.D[12]
FlagRegister[0] => D_FF:EX_MEM1_FF_FlagRegister.D[0]
FlagRegister[1] => D_FF:EX_MEM1_FF_FlagRegister.D[1]
FlagRegister[2] => D_FF:EX_MEM1_FF_FlagRegister.D[2]
RegisterFile_ReadData2[0] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[0]
RegisterFile_ReadData2[1] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[1]
RegisterFile_ReadData2[2] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[2]
RegisterFile_ReadData2[3] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[3]
RegisterFile_ReadData2[4] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[4]
RegisterFile_ReadData2[5] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[5]
RegisterFile_ReadData2[6] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[6]
RegisterFile_ReadData2[7] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[7]
RegisterFile_ReadData2[8] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[8]
RegisterFile_ReadData2[9] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[9]
RegisterFile_ReadData2[10] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[10]
RegisterFile_ReadData2[11] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[11]
RegisterFile_ReadData2[12] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[12]
RegisterFile_ReadData2[13] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[13]
RegisterFile_ReadData2[14] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[14]
RegisterFile_ReadData2[15] => D_FF:EX_MEM1_FF_RegisterFile_ReadData2.D[15]
WriteAddr[0] => D_FF:EX_MEM1_FF_WriteAddr.D[0]
WriteAddr[1] => D_FF:EX_MEM1_FF_WriteAddr.D[1]
WriteAddr[2] => D_FF:EX_MEM1_FF_WriteAddr.D[2]
ReadAddr2[0] => D_FF:EX_MEM1_FF_ReadAddr2.D[0]
ReadAddr2[1] => D_FF:EX_MEM1_FF_ReadAddr2.D[1]
ReadAddr2[2] => D_FF:EX_MEM1_FF_ReadAddr2.D[2]
ImmediateVal[0] => D_FF:EX_MEM1_FF_ImmediateVal.D[0]
ImmediateVal[1] => D_FF:EX_MEM1_FF_ImmediateVal.D[1]
ImmediateVal[2] => D_FF:EX_MEM1_FF_ImmediateVal.D[2]
ImmediateVal[3] => D_FF:EX_MEM1_FF_ImmediateVal.D[3]
ImmediateVal[4] => D_FF:EX_MEM1_FF_ImmediateVal.D[4]
ImmediateVal[5] => D_FF:EX_MEM1_FF_ImmediateVal.D[5]
ImmediateVal[6] => D_FF:EX_MEM1_FF_ImmediateVal.D[6]
ImmediateVal[7] => D_FF:EX_MEM1_FF_ImmediateVal.D[7]
ImmediateVal[8] => D_FF:EX_MEM1_FF_ImmediateVal.D[8]
ImmediateVal[9] => D_FF:EX_MEM1_FF_ImmediateVal.D[9]
ImmediateVal[10] => D_FF:EX_MEM1_FF_ImmediateVal.D[10]
ImmediateVal[11] => D_FF:EX_MEM1_FF_ImmediateVal.D[11]
ImmediateVal[12] => D_FF:EX_MEM1_FF_ImmediateVal.D[12]
ImmediateVal[13] => D_FF:EX_MEM1_FF_ImmediateVal.D[13]
ImmediateVal[14] => D_FF:EX_MEM1_FF_ImmediateVal.D[14]
ImmediateVal[15] => D_FF:EX_MEM1_FF_ImmediateVal.D[15]
ALU_Result[0] => D_FF:EX_MEM1_ALU_RESULT.D[0]
ALU_Result[1] => D_FF:EX_MEM1_ALU_RESULT.D[1]
ALU_Result[2] => D_FF:EX_MEM1_ALU_RESULT.D[2]
ALU_Result[3] => D_FF:EX_MEM1_ALU_RESULT.D[3]
ALU_Result[4] => D_FF:EX_MEM1_ALU_RESULT.D[4]
ALU_Result[5] => D_FF:EX_MEM1_ALU_RESULT.D[5]
ALU_Result[6] => D_FF:EX_MEM1_ALU_RESULT.D[6]
ALU_Result[7] => D_FF:EX_MEM1_ALU_RESULT.D[7]
ALU_Result[8] => D_FF:EX_MEM1_ALU_RESULT.D[8]
ALU_Result[9] => D_FF:EX_MEM1_ALU_RESULT.D[9]
ALU_Result[10] => D_FF:EX_MEM1_ALU_RESULT.D[10]
ALU_Result[11] => D_FF:EX_MEM1_ALU_RESULT.D[11]
ALU_Result[12] => D_FF:EX_MEM1_ALU_RESULT.D[12]
ALU_Result[13] => D_FF:EX_MEM1_ALU_RESULT.D[13]
ALU_Result[14] => D_FF:EX_MEM1_ALU_RESULT.D[14]
ALU_Result[15] => D_FF:EX_MEM1_ALU_RESULT.D[15]
PC[0] => D_FF:EX_MEM1_FF_PC.D[0]
PC[1] => D_FF:EX_MEM1_FF_PC.D[1]
PC[2] => D_FF:EX_MEM1_FF_PC.D[2]
PC[3] => D_FF:EX_MEM1_FF_PC.D[3]
PC[4] => D_FF:EX_MEM1_FF_PC.D[4]
PC[5] => D_FF:EX_MEM1_FF_PC.D[5]
PC[6] => D_FF:EX_MEM1_FF_PC.D[6]
PC[7] => D_FF:EX_MEM1_FF_PC.D[7]
PC[8] => D_FF:EX_MEM1_FF_PC.D[8]
PC[9] => D_FF:EX_MEM1_FF_PC.D[9]
PC[10] => D_FF:EX_MEM1_FF_PC.D[10]
PC[11] => D_FF:EX_MEM1_FF_PC.D[11]
PC[12] => D_FF:EX_MEM1_FF_PC.D[12]
PC[13] => D_FF:EX_MEM1_FF_PC.D[13]
PC[14] => D_FF:EX_MEM1_FF_PC.D[14]
PC[15] => D_FF:EX_MEM1_FF_PC.D[15]
SP[0] => D_FF:EX_MEM1_FF_SP.D[0]
SP[1] => D_FF:EX_MEM1_FF_SP.D[1]
SP[2] => D_FF:EX_MEM1_FF_SP.D[2]
SP[3] => D_FF:EX_MEM1_FF_SP.D[3]
SP[4] => D_FF:EX_MEM1_FF_SP.D[4]
SP[5] => D_FF:EX_MEM1_FF_SP.D[5]
SP[6] => D_FF:EX_MEM1_FF_SP.D[6]
SP[7] => D_FF:EX_MEM1_FF_SP.D[7]
SP[8] => D_FF:EX_MEM1_FF_SP.D[8]
SP[9] => D_FF:EX_MEM1_FF_SP.D[9]
SP[10] => D_FF:EX_MEM1_FF_SP.D[10]
SP[11] => D_FF:EX_MEM1_FF_SP.D[11]
SP[12] => D_FF:EX_MEM1_FF_SP.D[12]
SP[13] => D_FF:EX_MEM1_FF_SP.D[13]
SP[14] => D_FF:EX_MEM1_FF_SP.D[14]
SP[15] => D_FF:EX_MEM1_FF_SP.D[15]
PORTOUT[0] => D_FF:EX_MEM1_FF_PORTOUT.D[0]
PORTOUT[1] => D_FF:EX_MEM1_FF_PORTOUT.D[1]
PORTOUT[2] => D_FF:EX_MEM1_FF_PORTOUT.D[2]
PORTOUT[3] => D_FF:EX_MEM1_FF_PORTOUT.D[3]
PORTOUT[4] => D_FF:EX_MEM1_FF_PORTOUT.D[4]
PORTOUT[5] => D_FF:EX_MEM1_FF_PORTOUT.D[5]
PORTOUT[6] => D_FF:EX_MEM1_FF_PORTOUT.D[6]
PORTOUT[7] => D_FF:EX_MEM1_FF_PORTOUT.D[7]
PORTOUT[8] => D_FF:EX_MEM1_FF_PORTOUT.D[8]
PORTOUT[9] => D_FF:EX_MEM1_FF_PORTOUT.D[9]
PORTOUT[10] => D_FF:EX_MEM1_FF_PORTOUT.D[10]
PORTOUT[11] => D_FF:EX_MEM1_FF_PORTOUT.D[11]
PORTOUT[12] => D_FF:EX_MEM1_FF_PORTOUT.D[12]
PORTOUT[13] => D_FF:EX_MEM1_FF_PORTOUT.D[13]
PORTOUT[14] => D_FF:EX_MEM1_FF_PORTOUT.D[14]
PORTOUT[15] => D_FF:EX_MEM1_FF_PORTOUT.D[15]
EX_ControlUnitOutput[0] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[0]
EX_ControlUnitOutput[1] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[1]
EX_ControlUnitOutput[2] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[2]
EX_ControlUnitOutput[3] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[3]
EX_ControlUnitOutput[4] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[4]
EX_ControlUnitOutput[5] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[5]
EX_ControlUnitOutput[6] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[6]
EX_ControlUnitOutput[7] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[7]
EX_ControlUnitOutput[8] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[8]
EX_ControlUnitOutput[9] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[9]
EX_ControlUnitOutput[10] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[10]
EX_ControlUnitOutput[11] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[11]
EX_ControlUnitOutput[12] <= D_FF:EX_MEM1_FF_ControlUnitOutput.Q[12]
EX_FlagRegister[0] <= D_FF:EX_MEM1_FF_FlagRegister.Q[0]
EX_FlagRegister[1] <= D_FF:EX_MEM1_FF_FlagRegister.Q[1]
EX_FlagRegister[2] <= D_FF:EX_MEM1_FF_FlagRegister.Q[2]
EX_RegisterFile_ReadData2[0] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[0]
EX_RegisterFile_ReadData2[1] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[1]
EX_RegisterFile_ReadData2[2] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[2]
EX_RegisterFile_ReadData2[3] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[3]
EX_RegisterFile_ReadData2[4] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[4]
EX_RegisterFile_ReadData2[5] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[5]
EX_RegisterFile_ReadData2[6] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[6]
EX_RegisterFile_ReadData2[7] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[7]
EX_RegisterFile_ReadData2[8] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[8]
EX_RegisterFile_ReadData2[9] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[9]
EX_RegisterFile_ReadData2[10] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[10]
EX_RegisterFile_ReadData2[11] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[11]
EX_RegisterFile_ReadData2[12] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[12]
EX_RegisterFile_ReadData2[13] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[13]
EX_RegisterFile_ReadData2[14] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[14]
EX_RegisterFile_ReadData2[15] <= D_FF:EX_MEM1_FF_RegisterFile_ReadData2.Q[15]
EX_WriteAddr[0] <= D_FF:EX_MEM1_FF_WriteAddr.Q[0]
EX_WriteAddr[1] <= D_FF:EX_MEM1_FF_WriteAddr.Q[1]
EX_WriteAddr[2] <= D_FF:EX_MEM1_FF_WriteAddr.Q[2]
EX_ReadAddr2[0] <= D_FF:EX_MEM1_FF_ReadAddr2.Q[0]
EX_ReadAddr2[1] <= D_FF:EX_MEM1_FF_ReadAddr2.Q[1]
EX_ReadAddr2[2] <= D_FF:EX_MEM1_FF_ReadAddr2.Q[2]
EX_ImmediateVal[0] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[0]
EX_ImmediateVal[1] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[1]
EX_ImmediateVal[2] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[2]
EX_ImmediateVal[3] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[3]
EX_ImmediateVal[4] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[4]
EX_ImmediateVal[5] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[5]
EX_ImmediateVal[6] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[6]
EX_ImmediateVal[7] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[7]
EX_ImmediateVal[8] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[8]
EX_ImmediateVal[9] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[9]
EX_ImmediateVal[10] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[10]
EX_ImmediateVal[11] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[11]
EX_ImmediateVal[12] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[12]
EX_ImmediateVal[13] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[13]
EX_ImmediateVal[14] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[14]
EX_ImmediateVal[15] <= D_FF:EX_MEM1_FF_ImmediateVal.Q[15]
EX_ALU_Result[0] <= D_FF:EX_MEM1_ALU_RESULT.Q[0]
EX_ALU_Result[1] <= D_FF:EX_MEM1_ALU_RESULT.Q[1]
EX_ALU_Result[2] <= D_FF:EX_MEM1_ALU_RESULT.Q[2]
EX_ALU_Result[3] <= D_FF:EX_MEM1_ALU_RESULT.Q[3]
EX_ALU_Result[4] <= D_FF:EX_MEM1_ALU_RESULT.Q[4]
EX_ALU_Result[5] <= D_FF:EX_MEM1_ALU_RESULT.Q[5]
EX_ALU_Result[6] <= D_FF:EX_MEM1_ALU_RESULT.Q[6]
EX_ALU_Result[7] <= D_FF:EX_MEM1_ALU_RESULT.Q[7]
EX_ALU_Result[8] <= D_FF:EX_MEM1_ALU_RESULT.Q[8]
EX_ALU_Result[9] <= D_FF:EX_MEM1_ALU_RESULT.Q[9]
EX_ALU_Result[10] <= D_FF:EX_MEM1_ALU_RESULT.Q[10]
EX_ALU_Result[11] <= D_FF:EX_MEM1_ALU_RESULT.Q[11]
EX_ALU_Result[12] <= D_FF:EX_MEM1_ALU_RESULT.Q[12]
EX_ALU_Result[13] <= D_FF:EX_MEM1_ALU_RESULT.Q[13]
EX_ALU_Result[14] <= D_FF:EX_MEM1_ALU_RESULT.Q[14]
EX_ALU_Result[15] <= D_FF:EX_MEM1_ALU_RESULT.Q[15]
EX_PC[0] <= D_FF:EX_MEM1_FF_PC.Q[0]
EX_PC[1] <= D_FF:EX_MEM1_FF_PC.Q[1]
EX_PC[2] <= D_FF:EX_MEM1_FF_PC.Q[2]
EX_PC[3] <= D_FF:EX_MEM1_FF_PC.Q[3]
EX_PC[4] <= D_FF:EX_MEM1_FF_PC.Q[4]
EX_PC[5] <= D_FF:EX_MEM1_FF_PC.Q[5]
EX_PC[6] <= D_FF:EX_MEM1_FF_PC.Q[6]
EX_PC[7] <= D_FF:EX_MEM1_FF_PC.Q[7]
EX_PC[8] <= D_FF:EX_MEM1_FF_PC.Q[8]
EX_PC[9] <= D_FF:EX_MEM1_FF_PC.Q[9]
EX_PC[10] <= D_FF:EX_MEM1_FF_PC.Q[10]
EX_PC[11] <= D_FF:EX_MEM1_FF_PC.Q[11]
EX_PC[12] <= D_FF:EX_MEM1_FF_PC.Q[12]
EX_PC[13] <= D_FF:EX_MEM1_FF_PC.Q[13]
EX_PC[14] <= D_FF:EX_MEM1_FF_PC.Q[14]
EX_PC[15] <= D_FF:EX_MEM1_FF_PC.Q[15]
EX_SP[0] <= D_FF:EX_MEM1_FF_SP.Q[0]
EX_SP[1] <= D_FF:EX_MEM1_FF_SP.Q[1]
EX_SP[2] <= D_FF:EX_MEM1_FF_SP.Q[2]
EX_SP[3] <= D_FF:EX_MEM1_FF_SP.Q[3]
EX_SP[4] <= D_FF:EX_MEM1_FF_SP.Q[4]
EX_SP[5] <= D_FF:EX_MEM1_FF_SP.Q[5]
EX_SP[6] <= D_FF:EX_MEM1_FF_SP.Q[6]
EX_SP[7] <= D_FF:EX_MEM1_FF_SP.Q[7]
EX_SP[8] <= D_FF:EX_MEM1_FF_SP.Q[8]
EX_SP[9] <= D_FF:EX_MEM1_FF_SP.Q[9]
EX_SP[10] <= D_FF:EX_MEM1_FF_SP.Q[10]
EX_SP[11] <= D_FF:EX_MEM1_FF_SP.Q[11]
EX_SP[12] <= D_FF:EX_MEM1_FF_SP.Q[12]
EX_SP[13] <= D_FF:EX_MEM1_FF_SP.Q[13]
EX_SP[14] <= D_FF:EX_MEM1_FF_SP.Q[14]
EX_SP[15] <= D_FF:EX_MEM1_FF_SP.Q[15]
EX_PORTOUT[0] <= D_FF:EX_MEM1_FF_PORTOUT.Q[0]
EX_PORTOUT[1] <= D_FF:EX_MEM1_FF_PORTOUT.Q[1]
EX_PORTOUT[2] <= D_FF:EX_MEM1_FF_PORTOUT.Q[2]
EX_PORTOUT[3] <= D_FF:EX_MEM1_FF_PORTOUT.Q[3]
EX_PORTOUT[4] <= D_FF:EX_MEM1_FF_PORTOUT.Q[4]
EX_PORTOUT[5] <= D_FF:EX_MEM1_FF_PORTOUT.Q[5]
EX_PORTOUT[6] <= D_FF:EX_MEM1_FF_PORTOUT.Q[6]
EX_PORTOUT[7] <= D_FF:EX_MEM1_FF_PORTOUT.Q[7]
EX_PORTOUT[8] <= D_FF:EX_MEM1_FF_PORTOUT.Q[8]
EX_PORTOUT[9] <= D_FF:EX_MEM1_FF_PORTOUT.Q[9]
EX_PORTOUT[10] <= D_FF:EX_MEM1_FF_PORTOUT.Q[10]
EX_PORTOUT[11] <= D_FF:EX_MEM1_FF_PORTOUT.Q[11]
EX_PORTOUT[12] <= D_FF:EX_MEM1_FF_PORTOUT.Q[12]
EX_PORTOUT[13] <= D_FF:EX_MEM1_FF_PORTOUT.Q[13]
EX_PORTOUT[14] <= D_FF:EX_MEM1_FF_PORTOUT.Q[14]
EX_PORTOUT[15] <= D_FF:EX_MEM1_FF_PORTOUT.Q[15]


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ControlUnitOutput
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_FlagRegister
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_RegisterFile_ReadData2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_WriteAddr
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ReadAddr2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_ImmediateVal
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_ALU_RESULT
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PC
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_SP
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|EX_MEM1_Buffer:ex_mem1_buffer_inst|D_FF:EX_MEM1_FF_PORTOUT
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Memory1_Stage:memory1_stage_inst
jump => mux:Data_Memory_WriteData_MUX.sel
alu_src => mux:Data_Memory_ReadAddr_MUX.sel
StackPointer[0] => mux:Data_Memory_ReadAddr_MUX.in0[0]
StackPointer[1] => mux:Data_Memory_ReadAddr_MUX.in0[1]
StackPointer[2] => mux:Data_Memory_ReadAddr_MUX.in0[2]
StackPointer[3] => mux:Data_Memory_ReadAddr_MUX.in0[3]
StackPointer[4] => mux:Data_Memory_ReadAddr_MUX.in0[4]
StackPointer[5] => mux:Data_Memory_ReadAddr_MUX.in0[5]
StackPointer[6] => mux:Data_Memory_ReadAddr_MUX.in0[6]
StackPointer[7] => mux:Data_Memory_ReadAddr_MUX.in0[7]
StackPointer[8] => mux:Data_Memory_ReadAddr_MUX.in0[8]
StackPointer[9] => mux:Data_Memory_ReadAddr_MUX.in0[9]
StackPointer[10] => mux:Data_Memory_ReadAddr_MUX.in0[10]
StackPointer[11] => mux:Data_Memory_ReadAddr_MUX.in0[11]
StackPointer[12] => mux:Data_Memory_ReadAddr_MUX.in0[12]
StackPointer[13] => mux:Data_Memory_ReadAddr_MUX.in0[13]
StackPointer[14] => mux:Data_Memory_ReadAddr_MUX.in0[14]
StackPointer[15] => mux:Data_Memory_ReadAddr_MUX.in0[15]
ALU_Result[0] => mux:Data_Memory_ReadAddr_MUX.in1[0]
ALU_Result[1] => mux:Data_Memory_ReadAddr_MUX.in1[1]
ALU_Result[2] => mux:Data_Memory_ReadAddr_MUX.in1[2]
ALU_Result[3] => mux:Data_Memory_ReadAddr_MUX.in1[3]
ALU_Result[4] => mux:Data_Memory_ReadAddr_MUX.in1[4]
ALU_Result[5] => mux:Data_Memory_ReadAddr_MUX.in1[5]
ALU_Result[6] => mux:Data_Memory_ReadAddr_MUX.in1[6]
ALU_Result[7] => mux:Data_Memory_ReadAddr_MUX.in1[7]
ALU_Result[8] => mux:Data_Memory_ReadAddr_MUX.in1[8]
ALU_Result[9] => mux:Data_Memory_ReadAddr_MUX.in1[9]
ALU_Result[10] => mux:Data_Memory_ReadAddr_MUX.in1[10]
ALU_Result[11] => mux:Data_Memory_ReadAddr_MUX.in1[11]
ALU_Result[12] => mux:Data_Memory_ReadAddr_MUX.in1[12]
ALU_Result[13] => mux:Data_Memory_ReadAddr_MUX.in1[13]
ALU_Result[14] => mux:Data_Memory_ReadAddr_MUX.in1[14]
ALU_Result[15] => mux:Data_Memory_ReadAddr_MUX.in1[15]
Decode_Execute_Out_PC[0] => mux:Data_Memory_WriteData_MUX.in1[16]
Decode_Execute_Out_PC[1] => mux:Data_Memory_WriteData_MUX.in1[17]
Decode_Execute_Out_PC[2] => mux:Data_Memory_WriteData_MUX.in1[18]
Decode_Execute_Out_PC[3] => mux:Data_Memory_WriteData_MUX.in1[19]
Decode_Execute_Out_PC[4] => mux:Data_Memory_WriteData_MUX.in1[20]
Decode_Execute_Out_PC[5] => mux:Data_Memory_WriteData_MUX.in1[21]
Decode_Execute_Out_PC[6] => mux:Data_Memory_WriteData_MUX.in1[22]
Decode_Execute_Out_PC[7] => mux:Data_Memory_WriteData_MUX.in1[23]
Decode_Execute_Out_PC[8] => mux:Data_Memory_WriteData_MUX.in1[24]
Decode_Execute_Out_PC[9] => mux:Data_Memory_WriteData_MUX.in1[25]
Decode_Execute_Out_PC[10] => mux:Data_Memory_WriteData_MUX.in1[26]
Decode_Execute_Out_PC[11] => mux:Data_Memory_WriteData_MUX.in1[27]
Decode_Execute_Out_PC[12] => mux:Data_Memory_WriteData_MUX.in1[28]
Decode_Execute_Out_PC[13] => mux:Data_Memory_WriteData_MUX.in1[29]
Decode_Execute_Out_PC[14] => mux:Data_Memory_WriteData_MUX.in1[30]
Decode_Execute_Out_PC[15] => mux:Data_Memory_WriteData_MUX.in1[31]
Execute_Mem1_Out_FlagRegister[0] => mux:Data_Memory_WriteData_MUX.in1[13]
Execute_Mem1_Out_FlagRegister[1] => mux:Data_Memory_WriteData_MUX.in1[14]
Execute_Mem1_Out_FlagRegister[2] => mux:Data_Memory_WriteData_MUX.in1[15]
ReadData2[0] => mux:Data_Memory_WriteData_MUX.in0[0]
ReadData2[1] => mux:Data_Memory_WriteData_MUX.in0[1]
ReadData2[2] => mux:Data_Memory_WriteData_MUX.in0[2]
ReadData2[3] => mux:Data_Memory_WriteData_MUX.in0[3]
ReadData2[4] => mux:Data_Memory_WriteData_MUX.in0[4]
ReadData2[5] => mux:Data_Memory_WriteData_MUX.in0[5]
ReadData2[6] => mux:Data_Memory_WriteData_MUX.in0[6]
ReadData2[7] => mux:Data_Memory_WriteData_MUX.in0[7]
ReadData2[8] => mux:Data_Memory_WriteData_MUX.in0[8]
ReadData2[9] => mux:Data_Memory_WriteData_MUX.in0[9]
ReadData2[10] => mux:Data_Memory_WriteData_MUX.in0[10]
ReadData2[11] => mux:Data_Memory_WriteData_MUX.in0[11]
ReadData2[12] => mux:Data_Memory_WriteData_MUX.in0[12]
ReadData2[13] => mux:Data_Memory_WriteData_MUX.in0[13]
ReadData2[14] => mux:Data_Memory_WriteData_MUX.in0[14]
ReadData2[15] => mux:Data_Memory_WriteData_MUX.in0[15]
DataMemory_WriteData[0] <= mux:Data_Memory_WriteData_MUX.out1[0]
DataMemory_WriteData[1] <= mux:Data_Memory_WriteData_MUX.out1[1]
DataMemory_WriteData[2] <= mux:Data_Memory_WriteData_MUX.out1[2]
DataMemory_WriteData[3] <= mux:Data_Memory_WriteData_MUX.out1[3]
DataMemory_WriteData[4] <= mux:Data_Memory_WriteData_MUX.out1[4]
DataMemory_WriteData[5] <= mux:Data_Memory_WriteData_MUX.out1[5]
DataMemory_WriteData[6] <= mux:Data_Memory_WriteData_MUX.out1[6]
DataMemory_WriteData[7] <= mux:Data_Memory_WriteData_MUX.out1[7]
DataMemory_WriteData[8] <= mux:Data_Memory_WriteData_MUX.out1[8]
DataMemory_WriteData[9] <= mux:Data_Memory_WriteData_MUX.out1[9]
DataMemory_WriteData[10] <= mux:Data_Memory_WriteData_MUX.out1[10]
DataMemory_WriteData[11] <= mux:Data_Memory_WriteData_MUX.out1[11]
DataMemory_WriteData[12] <= mux:Data_Memory_WriteData_MUX.out1[12]
DataMemory_WriteData[13] <= mux:Data_Memory_WriteData_MUX.out1[13]
DataMemory_WriteData[14] <= mux:Data_Memory_WriteData_MUX.out1[14]
DataMemory_WriteData[15] <= mux:Data_Memory_WriteData_MUX.out1[15]
DataMemory_WriteData[16] <= mux:Data_Memory_WriteData_MUX.out1[16]
DataMemory_WriteData[17] <= mux:Data_Memory_WriteData_MUX.out1[17]
DataMemory_WriteData[18] <= mux:Data_Memory_WriteData_MUX.out1[18]
DataMemory_WriteData[19] <= mux:Data_Memory_WriteData_MUX.out1[19]
DataMemory_WriteData[20] <= mux:Data_Memory_WriteData_MUX.out1[20]
DataMemory_WriteData[21] <= mux:Data_Memory_WriteData_MUX.out1[21]
DataMemory_WriteData[22] <= mux:Data_Memory_WriteData_MUX.out1[22]
DataMemory_WriteData[23] <= mux:Data_Memory_WriteData_MUX.out1[23]
DataMemory_WriteData[24] <= mux:Data_Memory_WriteData_MUX.out1[24]
DataMemory_WriteData[25] <= mux:Data_Memory_WriteData_MUX.out1[25]
DataMemory_WriteData[26] <= mux:Data_Memory_WriteData_MUX.out1[26]
DataMemory_WriteData[27] <= mux:Data_Memory_WriteData_MUX.out1[27]
DataMemory_WriteData[28] <= mux:Data_Memory_WriteData_MUX.out1[28]
DataMemory_WriteData[29] <= mux:Data_Memory_WriteData_MUX.out1[29]
DataMemory_WriteData[30] <= mux:Data_Memory_WriteData_MUX.out1[30]
DataMemory_WriteData[31] <= mux:Data_Memory_WriteData_MUX.out1[31]
DataMemory_ReadAddr[0] <= mux:Data_Memory_ReadAddr_MUX.out1[0]
DataMemory_ReadAddr[1] <= mux:Data_Memory_ReadAddr_MUX.out1[1]
DataMemory_ReadAddr[2] <= mux:Data_Memory_ReadAddr_MUX.out1[2]
DataMemory_ReadAddr[3] <= mux:Data_Memory_ReadAddr_MUX.out1[3]
DataMemory_ReadAddr[4] <= mux:Data_Memory_ReadAddr_MUX.out1[4]
DataMemory_ReadAddr[5] <= mux:Data_Memory_ReadAddr_MUX.out1[5]
DataMemory_ReadAddr[6] <= mux:Data_Memory_ReadAddr_MUX.out1[6]
DataMemory_ReadAddr[7] <= mux:Data_Memory_ReadAddr_MUX.out1[7]
DataMemory_ReadAddr[8] <= mux:Data_Memory_ReadAddr_MUX.out1[8]
DataMemory_ReadAddr[9] <= mux:Data_Memory_ReadAddr_MUX.out1[9]
DataMemory_ReadAddr[10] <= mux:Data_Memory_ReadAddr_MUX.out1[10]
DataMemory_ReadAddr[11] <= mux:Data_Memory_ReadAddr_MUX.out1[11]
DataMemory_ReadAddr[12] <= mux:Data_Memory_ReadAddr_MUX.out1[12]
DataMemory_ReadAddr[13] <= mux:Data_Memory_ReadAddr_MUX.out1[13]
DataMemory_ReadAddr[14] <= mux:Data_Memory_ReadAddr_MUX.out1[14]
DataMemory_ReadAddr[15] <= mux:Data_Memory_ReadAddr_MUX.out1[15]


|RISC_CPU|Memory1_Stage:memory1_stage_inst|MUX:Data_Memory_ReadAddr_MUX
in0[0] => out1.DATAB
in0[1] => out1.DATAB
in0[2] => out1.DATAB
in0[3] => out1.DATAB
in0[4] => out1.DATAB
in0[5] => out1.DATAB
in0[6] => out1.DATAB
in0[7] => out1.DATAB
in0[8] => out1.DATAB
in0[9] => out1.DATAB
in0[10] => out1.DATAB
in0[11] => out1.DATAB
in0[12] => out1.DATAB
in0[13] => out1.DATAB
in0[14] => out1.DATAB
in0[15] => out1.DATAB
in1[0] => out1.DATAA
in1[1] => out1.DATAA
in1[2] => out1.DATAA
in1[3] => out1.DATAA
in1[4] => out1.DATAA
in1[5] => out1.DATAA
in1[6] => out1.DATAA
in1[7] => out1.DATAA
in1[8] => out1.DATAA
in1[9] => out1.DATAA
in1[10] => out1.DATAA
in1[11] => out1.DATAA
in1[12] => out1.DATAA
in1[13] => out1.DATAA
in1[14] => out1.DATAA
in1[15] => out1.DATAA
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
out1[0] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[11] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[12] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[13] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[14] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[15] <= out1.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Memory1_Stage:memory1_stage_inst|MUX:Data_Memory_WriteData_MUX
in0[0] => out1.DATAB
in0[1] => out1.DATAB
in0[2] => out1.DATAB
in0[3] => out1.DATAB
in0[4] => out1.DATAB
in0[5] => out1.DATAB
in0[6] => out1.DATAB
in0[7] => out1.DATAB
in0[8] => out1.DATAB
in0[9] => out1.DATAB
in0[10] => out1.DATAB
in0[11] => out1.DATAB
in0[12] => out1.DATAB
in0[13] => out1.DATAB
in0[14] => out1.DATAB
in0[15] => out1.DATAB
in0[16] => out1.DATAB
in0[17] => out1.DATAB
in0[18] => out1.DATAB
in0[19] => out1.DATAB
in0[20] => out1.DATAB
in0[21] => out1.DATAB
in0[22] => out1.DATAB
in0[23] => out1.DATAB
in0[24] => out1.DATAB
in0[25] => out1.DATAB
in0[26] => out1.DATAB
in0[27] => out1.DATAB
in0[28] => out1.DATAB
in0[29] => out1.DATAB
in0[30] => out1.DATAB
in0[31] => out1.DATAB
in1[0] => out1.DATAA
in1[1] => out1.DATAA
in1[2] => out1.DATAA
in1[3] => out1.DATAA
in1[4] => out1.DATAA
in1[5] => out1.DATAA
in1[6] => out1.DATAA
in1[7] => out1.DATAA
in1[8] => out1.DATAA
in1[9] => out1.DATAA
in1[10] => out1.DATAA
in1[11] => out1.DATAA
in1[12] => out1.DATAA
in1[13] => out1.DATAA
in1[14] => out1.DATAA
in1[15] => out1.DATAA
in1[16] => out1.DATAA
in1[17] => out1.DATAA
in1[18] => out1.DATAA
in1[19] => out1.DATAA
in1[20] => out1.DATAA
in1[21] => out1.DATAA
in1[22] => out1.DATAA
in1[23] => out1.DATAA
in1[24] => out1.DATAA
in1[25] => out1.DATAA
in1[26] => out1.DATAA
in1[27] => out1.DATAA
in1[28] => out1.DATAA
in1[29] => out1.DATAA
in1[30] => out1.DATAA
in1[31] => out1.DATAA
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
out1[0] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[11] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[12] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[13] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[14] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[15] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[16] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[17] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[18] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[19] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[20] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[21] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[22] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[23] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[24] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[25] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[26] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[27] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[28] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[29] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[30] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[31] <= out1.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM1_MEM2_Buffer:mem1_mem2_buffer_inst
clk => D_FF:MEM1_MEM2_FF_ControlUnitOutput.CLK
clk => D_FF:MEM1_MEM2_FF_FlagRegister.CLK
clk => D_FF:MEM1_MEM2_FF_WriteAddr.CLK
clk => D_FF:MEM1_MEM2_FF_ReadAddr2.CLK
clk => D_FF:MEM1_MEM2_FF_ImmediateVal.CLK
clk => D_FF:MEM1_MEM2_ALU_RESULT.CLK
clk => D_FF:MEM1_MEM2_FF_PC.CLK
clk => D_FF:MEM1_MEM2_FF_PORTOUT.CLK
enable => D_FF:MEM1_MEM2_FF_ControlUnitOutput.EN
enable => D_FF:MEM1_MEM2_FF_FlagRegister.EN
enable => D_FF:MEM1_MEM2_FF_WriteAddr.EN
enable => D_FF:MEM1_MEM2_FF_ReadAddr2.EN
enable => D_FF:MEM1_MEM2_FF_ImmediateVal.EN
enable => D_FF:MEM1_MEM2_ALU_RESULT.EN
enable => D_FF:MEM1_MEM2_FF_PC.EN
enable => D_FF:MEM1_MEM2_FF_PORTOUT.EN
rst => D_FF:MEM1_MEM2_FF_ControlUnitOutput.RST
rst => D_FF:MEM1_MEM2_FF_FlagRegister.RST
rst => D_FF:MEM1_MEM2_FF_WriteAddr.RST
rst => D_FF:MEM1_MEM2_FF_ReadAddr2.RST
rst => D_FF:MEM1_MEM2_FF_ImmediateVal.RST
rst => D_FF:MEM1_MEM2_ALU_RESULT.RST
rst => D_FF:MEM1_MEM2_FF_PC.RST
rst => D_FF:MEM1_MEM2_FF_PORTOUT.RST
ControlUnitOutput[0] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[0]
ControlUnitOutput[1] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[1]
ControlUnitOutput[2] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[2]
ControlUnitOutput[3] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[3]
ControlUnitOutput[4] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[4]
ControlUnitOutput[5] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[5]
ControlUnitOutput[6] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[6]
ControlUnitOutput[7] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[7]
ControlUnitOutput[8] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[8]
ControlUnitOutput[9] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[9]
ControlUnitOutput[10] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[10]
ControlUnitOutput[11] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[11]
ControlUnitOutput[12] => D_FF:MEM1_MEM2_FF_ControlUnitOutput.D[12]
FlagRegister[0] => D_FF:MEM1_MEM2_FF_FlagRegister.D[0]
FlagRegister[1] => D_FF:MEM1_MEM2_FF_FlagRegister.D[1]
FlagRegister[2] => D_FF:MEM1_MEM2_FF_FlagRegister.D[2]
WriteAddr[0] => D_FF:MEM1_MEM2_FF_WriteAddr.D[0]
WriteAddr[1] => D_FF:MEM1_MEM2_FF_WriteAddr.D[1]
WriteAddr[2] => D_FF:MEM1_MEM2_FF_WriteAddr.D[2]
ReadAddr2[0] => D_FF:MEM1_MEM2_FF_ReadAddr2.D[0]
ReadAddr2[1] => D_FF:MEM1_MEM2_FF_ReadAddr2.D[1]
ReadAddr2[2] => D_FF:MEM1_MEM2_FF_ReadAddr2.D[2]
ImmediateVal[0] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[0]
ImmediateVal[1] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[1]
ImmediateVal[2] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[2]
ImmediateVal[3] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[3]
ImmediateVal[4] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[4]
ImmediateVal[5] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[5]
ImmediateVal[6] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[6]
ImmediateVal[7] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[7]
ImmediateVal[8] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[8]
ImmediateVal[9] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[9]
ImmediateVal[10] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[10]
ImmediateVal[11] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[11]
ImmediateVal[12] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[12]
ImmediateVal[13] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[13]
ImmediateVal[14] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[14]
ImmediateVal[15] => D_FF:MEM1_MEM2_FF_ImmediateVal.D[15]
ALU_Result[0] => D_FF:MEM1_MEM2_ALU_RESULT.D[0]
ALU_Result[1] => D_FF:MEM1_MEM2_ALU_RESULT.D[1]
ALU_Result[2] => D_FF:MEM1_MEM2_ALU_RESULT.D[2]
ALU_Result[3] => D_FF:MEM1_MEM2_ALU_RESULT.D[3]
ALU_Result[4] => D_FF:MEM1_MEM2_ALU_RESULT.D[4]
ALU_Result[5] => D_FF:MEM1_MEM2_ALU_RESULT.D[5]
ALU_Result[6] => D_FF:MEM1_MEM2_ALU_RESULT.D[6]
ALU_Result[7] => D_FF:MEM1_MEM2_ALU_RESULT.D[7]
ALU_Result[8] => D_FF:MEM1_MEM2_ALU_RESULT.D[8]
ALU_Result[9] => D_FF:MEM1_MEM2_ALU_RESULT.D[9]
ALU_Result[10] => D_FF:MEM1_MEM2_ALU_RESULT.D[10]
ALU_Result[11] => D_FF:MEM1_MEM2_ALU_RESULT.D[11]
ALU_Result[12] => D_FF:MEM1_MEM2_ALU_RESULT.D[12]
ALU_Result[13] => D_FF:MEM1_MEM2_ALU_RESULT.D[13]
ALU_Result[14] => D_FF:MEM1_MEM2_ALU_RESULT.D[14]
ALU_Result[15] => D_FF:MEM1_MEM2_ALU_RESULT.D[15]
PC[0] => D_FF:MEM1_MEM2_FF_PC.D[0]
PC[1] => D_FF:MEM1_MEM2_FF_PC.D[1]
PC[2] => D_FF:MEM1_MEM2_FF_PC.D[2]
PC[3] => D_FF:MEM1_MEM2_FF_PC.D[3]
PC[4] => D_FF:MEM1_MEM2_FF_PC.D[4]
PC[5] => D_FF:MEM1_MEM2_FF_PC.D[5]
PC[6] => D_FF:MEM1_MEM2_FF_PC.D[6]
PC[7] => D_FF:MEM1_MEM2_FF_PC.D[7]
PC[8] => D_FF:MEM1_MEM2_FF_PC.D[8]
PC[9] => D_FF:MEM1_MEM2_FF_PC.D[9]
PC[10] => D_FF:MEM1_MEM2_FF_PC.D[10]
PC[11] => D_FF:MEM1_MEM2_FF_PC.D[11]
PC[12] => D_FF:MEM1_MEM2_FF_PC.D[12]
PC[13] => D_FF:MEM1_MEM2_FF_PC.D[13]
PC[14] => D_FF:MEM1_MEM2_FF_PC.D[14]
PC[15] => D_FF:MEM1_MEM2_FF_PC.D[15]
PORTOUT[0] => D_FF:MEM1_MEM2_FF_PORTOUT.D[0]
PORTOUT[1] => D_FF:MEM1_MEM2_FF_PORTOUT.D[1]
PORTOUT[2] => D_FF:MEM1_MEM2_FF_PORTOUT.D[2]
PORTOUT[3] => D_FF:MEM1_MEM2_FF_PORTOUT.D[3]
PORTOUT[4] => D_FF:MEM1_MEM2_FF_PORTOUT.D[4]
PORTOUT[5] => D_FF:MEM1_MEM2_FF_PORTOUT.D[5]
PORTOUT[6] => D_FF:MEM1_MEM2_FF_PORTOUT.D[6]
PORTOUT[7] => D_FF:MEM1_MEM2_FF_PORTOUT.D[7]
PORTOUT[8] => D_FF:MEM1_MEM2_FF_PORTOUT.D[8]
PORTOUT[9] => D_FF:MEM1_MEM2_FF_PORTOUT.D[9]
PORTOUT[10] => D_FF:MEM1_MEM2_FF_PORTOUT.D[10]
PORTOUT[11] => D_FF:MEM1_MEM2_FF_PORTOUT.D[11]
PORTOUT[12] => D_FF:MEM1_MEM2_FF_PORTOUT.D[12]
PORTOUT[13] => D_FF:MEM1_MEM2_FF_PORTOUT.D[13]
PORTOUT[14] => D_FF:MEM1_MEM2_FF_PORTOUT.D[14]
PORTOUT[15] => D_FF:MEM1_MEM2_FF_PORTOUT.D[15]
MEM1_ControlUnitOutput[0] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[0]
MEM1_ControlUnitOutput[1] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[1]
MEM1_ControlUnitOutput[2] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[2]
MEM1_ControlUnitOutput[3] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[3]
MEM1_ControlUnitOutput[4] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[4]
MEM1_ControlUnitOutput[5] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[5]
MEM1_ControlUnitOutput[6] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[6]
MEM1_ControlUnitOutput[7] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[7]
MEM1_ControlUnitOutput[8] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[8]
MEM1_ControlUnitOutput[9] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[9]
MEM1_ControlUnitOutput[10] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[10]
MEM1_ControlUnitOutput[11] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[11]
MEM1_ControlUnitOutput[12] <= D_FF:MEM1_MEM2_FF_ControlUnitOutput.Q[12]
MEM1_FlagRegister[0] <= D_FF:MEM1_MEM2_FF_FlagRegister.Q[0]
MEM1_FlagRegister[1] <= D_FF:MEM1_MEM2_FF_FlagRegister.Q[1]
MEM1_FlagRegister[2] <= D_FF:MEM1_MEM2_FF_FlagRegister.Q[2]
MEM1_WriteAddr[0] <= D_FF:MEM1_MEM2_FF_WriteAddr.Q[0]
MEM1_WriteAddr[1] <= D_FF:MEM1_MEM2_FF_WriteAddr.Q[1]
MEM1_WriteAddr[2] <= D_FF:MEM1_MEM2_FF_WriteAddr.Q[2]
MEM1_ReadAddr2[0] <= D_FF:MEM1_MEM2_FF_ReadAddr2.Q[0]
MEM1_ReadAddr2[1] <= D_FF:MEM1_MEM2_FF_ReadAddr2.Q[1]
MEM1_ReadAddr2[2] <= D_FF:MEM1_MEM2_FF_ReadAddr2.Q[2]
MEM1_ImmediateVal[0] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[0]
MEM1_ImmediateVal[1] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[1]
MEM1_ImmediateVal[2] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[2]
MEM1_ImmediateVal[3] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[3]
MEM1_ImmediateVal[4] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[4]
MEM1_ImmediateVal[5] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[5]
MEM1_ImmediateVal[6] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[6]
MEM1_ImmediateVal[7] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[7]
MEM1_ImmediateVal[8] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[8]
MEM1_ImmediateVal[9] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[9]
MEM1_ImmediateVal[10] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[10]
MEM1_ImmediateVal[11] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[11]
MEM1_ImmediateVal[12] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[12]
MEM1_ImmediateVal[13] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[13]
MEM1_ImmediateVal[14] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[14]
MEM1_ImmediateVal[15] <= D_FF:MEM1_MEM2_FF_ImmediateVal.Q[15]
MEM1_ALU_Result[0] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[0]
MEM1_ALU_Result[1] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[1]
MEM1_ALU_Result[2] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[2]
MEM1_ALU_Result[3] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[3]
MEM1_ALU_Result[4] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[4]
MEM1_ALU_Result[5] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[5]
MEM1_ALU_Result[6] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[6]
MEM1_ALU_Result[7] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[7]
MEM1_ALU_Result[8] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[8]
MEM1_ALU_Result[9] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[9]
MEM1_ALU_Result[10] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[10]
MEM1_ALU_Result[11] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[11]
MEM1_ALU_Result[12] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[12]
MEM1_ALU_Result[13] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[13]
MEM1_ALU_Result[14] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[14]
MEM1_ALU_Result[15] <= D_FF:MEM1_MEM2_ALU_RESULT.Q[15]
MEM1_PC[0] <= D_FF:MEM1_MEM2_FF_PC.Q[0]
MEM1_PC[1] <= D_FF:MEM1_MEM2_FF_PC.Q[1]
MEM1_PC[2] <= D_FF:MEM1_MEM2_FF_PC.Q[2]
MEM1_PC[3] <= D_FF:MEM1_MEM2_FF_PC.Q[3]
MEM1_PC[4] <= D_FF:MEM1_MEM2_FF_PC.Q[4]
MEM1_PC[5] <= D_FF:MEM1_MEM2_FF_PC.Q[5]
MEM1_PC[6] <= D_FF:MEM1_MEM2_FF_PC.Q[6]
MEM1_PC[7] <= D_FF:MEM1_MEM2_FF_PC.Q[7]
MEM1_PC[8] <= D_FF:MEM1_MEM2_FF_PC.Q[8]
MEM1_PC[9] <= D_FF:MEM1_MEM2_FF_PC.Q[9]
MEM1_PC[10] <= D_FF:MEM1_MEM2_FF_PC.Q[10]
MEM1_PC[11] <= D_FF:MEM1_MEM2_FF_PC.Q[11]
MEM1_PC[12] <= D_FF:MEM1_MEM2_FF_PC.Q[12]
MEM1_PC[13] <= D_FF:MEM1_MEM2_FF_PC.Q[13]
MEM1_PC[14] <= D_FF:MEM1_MEM2_FF_PC.Q[14]
MEM1_PC[15] <= D_FF:MEM1_MEM2_FF_PC.Q[15]
MEM1_PORTOUT[0] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[0]
MEM1_PORTOUT[1] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[1]
MEM1_PORTOUT[2] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[2]
MEM1_PORTOUT[3] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[3]
MEM1_PORTOUT[4] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[4]
MEM1_PORTOUT[5] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[5]
MEM1_PORTOUT[6] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[6]
MEM1_PORTOUT[7] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[7]
MEM1_PORTOUT[8] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[8]
MEM1_PORTOUT[9] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[9]
MEM1_PORTOUT[10] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[10]
MEM1_PORTOUT[11] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[11]
MEM1_PORTOUT[12] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[12]
MEM1_PORTOUT[13] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[13]
MEM1_PORTOUT[14] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[14]
MEM1_PORTOUT[15] <= D_FF:MEM1_MEM2_FF_PORTOUT.Q[15]


|RISC_CPU|MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ControlUnitOutput
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_FlagRegister
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_WriteAddr
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ReadAddr2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_ImmediateVal
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_ALU_RESULT
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PC
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM1_MEM2_Buffer:mem1_mem2_buffer_inst|D_FF:MEM1_MEM2_FF_PORTOUT
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Memory2_Stage:memory2_stage_inst
clk => memory:Data_Memory.clk
DataMemory_ReadAddr[0] => memory:Data_Memory.ReadAddr[0]
DataMemory_ReadAddr[1] => memory:Data_Memory.ReadAddr[1]
DataMemory_ReadAddr[2] => memory:Data_Memory.ReadAddr[2]
DataMemory_ReadAddr[3] => memory:Data_Memory.ReadAddr[3]
DataMemory_ReadAddr[4] => memory:Data_Memory.ReadAddr[4]
DataMemory_ReadAddr[5] => memory:Data_Memory.ReadAddr[5]
DataMemory_ReadAddr[6] => memory:Data_Memory.ReadAddr[6]
DataMemory_ReadAddr[7] => memory:Data_Memory.ReadAddr[7]
DataMemory_ReadAddr[8] => memory:Data_Memory.ReadAddr[8]
DataMemory_ReadAddr[9] => memory:Data_Memory.ReadAddr[9]
DataMemory_ReadAddr[10] => ~NO_FANOUT~
DataMemory_ReadAddr[11] => ~NO_FANOUT~
DataMemory_ReadAddr[12] => ~NO_FANOUT~
DataMemory_ReadAddr[13] => ~NO_FANOUT~
DataMemory_ReadAddr[14] => ~NO_FANOUT~
DataMemory_ReadAddr[15] => ~NO_FANOUT~
WriteData[0] => memory:Data_Memory.WriteData[0]
WriteData[1] => memory:Data_Memory.WriteData[1]
WriteData[2] => memory:Data_Memory.WriteData[2]
WriteData[3] => memory:Data_Memory.WriteData[3]
WriteData[4] => memory:Data_Memory.WriteData[4]
WriteData[5] => memory:Data_Memory.WriteData[5]
WriteData[6] => memory:Data_Memory.WriteData[6]
WriteData[7] => memory:Data_Memory.WriteData[7]
WriteData[8] => memory:Data_Memory.WriteData[8]
WriteData[9] => memory:Data_Memory.WriteData[9]
WriteData[10] => memory:Data_Memory.WriteData[10]
WriteData[11] => memory:Data_Memory.WriteData[11]
WriteData[12] => memory:Data_Memory.WriteData[12]
WriteData[13] => memory:Data_Memory.WriteData[13]
WriteData[14] => memory:Data_Memory.WriteData[14]
WriteData[15] => memory:Data_Memory.WriteData[15]
WriteData[16] => memory:Data_Memory.WriteData[16]
WriteData[17] => memory:Data_Memory.WriteData[17]
WriteData[18] => memory:Data_Memory.WriteData[18]
WriteData[19] => memory:Data_Memory.WriteData[19]
WriteData[20] => memory:Data_Memory.WriteData[20]
WriteData[21] => memory:Data_Memory.WriteData[21]
WriteData[22] => memory:Data_Memory.WriteData[22]
WriteData[23] => memory:Data_Memory.WriteData[23]
WriteData[24] => memory:Data_Memory.WriteData[24]
WriteData[25] => memory:Data_Memory.WriteData[25]
WriteData[26] => memory:Data_Memory.WriteData[26]
WriteData[27] => memory:Data_Memory.WriteData[27]
WriteData[28] => memory:Data_Memory.WriteData[28]
WriteData[29] => memory:Data_Memory.WriteData[29]
WriteData[30] => memory:Data_Memory.WriteData[30]
WriteData[31] => memory:Data_Memory.WriteData[31]
Write_enable => memory:Data_Memory.write_enable
SIG_MemRead => comb.IN0
SIG_MemRead => updatepccircuit:UpdateProgramCounter.SIG_MemRead
SIG_MemToReg => comb.IN0
SIG_MemToReg => mux:After_memory_mux_2x1.sel
SIG_Branch => updatepccircuit:UpdateProgramCounter.SIG_Branch
SIG_Jump => comb.IN1
SIG_Jump => updatepccircuit:UpdateProgramCounter.SIG_Jump
SIG_ALUop[0] => updatepccircuit:UpdateProgramCounter.SIG_AluOP0
SIG_ALUop[1] => ~NO_FANOUT~
SIG_ALUop[2] => ~NO_FANOUT~
Zero_flag => updatepccircuit:UpdateProgramCounter.Zero_flag
Carry_flag => updatepccircuit:UpdateProgramCounter.Carry_flag
Flag_en => comb.IN1
Flag_en => updatepccircuit:UpdateProgramCounter.Flag_en
Port_en => mux_4x1:MUX_4x1.sel[1]
SIG_RegDst => mux:Write_back_address_mux_2x1.sel
PC[0] => updatepccircuit:UpdateProgramCounter.PC[0]
PC[1] => updatepccircuit:UpdateProgramCounter.PC[1]
PC[2] => updatepccircuit:UpdateProgramCounter.PC[2]
PC[3] => updatepccircuit:UpdateProgramCounter.PC[3]
PC[4] => updatepccircuit:UpdateProgramCounter.PC[4]
PC[5] => updatepccircuit:UpdateProgramCounter.PC[5]
PC[6] => updatepccircuit:UpdateProgramCounter.PC[6]
PC[7] => updatepccircuit:UpdateProgramCounter.PC[7]
PC[8] => updatepccircuit:UpdateProgramCounter.PC[8]
PC[9] => updatepccircuit:UpdateProgramCounter.PC[9]
PC[10] => updatepccircuit:UpdateProgramCounter.PC[10]
PC[11] => updatepccircuit:UpdateProgramCounter.PC[11]
PC[12] => updatepccircuit:UpdateProgramCounter.PC[12]
PC[13] => updatepccircuit:UpdateProgramCounter.PC[13]
PC[14] => updatepccircuit:UpdateProgramCounter.PC[14]
PC[15] => updatepccircuit:UpdateProgramCounter.PC[15]
Input_value[0] => input_port:input_port_inst.in_value[0]
Input_value[1] => input_port:input_port_inst.in_value[1]
Input_value[2] => input_port:input_port_inst.in_value[2]
Input_value[3] => input_port:input_port_inst.in_value[3]
Input_value[4] => input_port:input_port_inst.in_value[4]
Input_value[5] => input_port:input_port_inst.in_value[5]
Input_value[6] => input_port:input_port_inst.in_value[6]
Input_value[7] => input_port:input_port_inst.in_value[7]
Input_value[8] => input_port:input_port_inst.in_value[8]
Input_value[9] => input_port:input_port_inst.in_value[9]
Input_value[10] => input_port:input_port_inst.in_value[10]
Input_value[11] => input_port:input_port_inst.in_value[11]
Input_value[12] => input_port:input_port_inst.in_value[12]
Input_value[13] => input_port:input_port_inst.in_value[13]
Input_value[14] => input_port:input_port_inst.in_value[14]
Input_value[15] => input_port:input_port_inst.in_value[15]
Input_enable => input_port:input_port_inst.enable
Immediate_value[0] => mux_4x1:MUX_4x1.in0[0]
Immediate_value[1] => mux_4x1:MUX_4x1.in0[1]
Immediate_value[2] => mux_4x1:MUX_4x1.in0[2]
Immediate_value[3] => mux_4x1:MUX_4x1.in0[3]
Immediate_value[4] => mux_4x1:MUX_4x1.in0[4]
Immediate_value[5] => mux_4x1:MUX_4x1.in0[5]
Immediate_value[6] => mux_4x1:MUX_4x1.in0[6]
Immediate_value[7] => mux_4x1:MUX_4x1.in0[7]
Immediate_value[8] => mux_4x1:MUX_4x1.in0[8]
Immediate_value[9] => mux_4x1:MUX_4x1.in0[9]
Immediate_value[10] => mux_4x1:MUX_4x1.in0[10]
Immediate_value[11] => mux_4x1:MUX_4x1.in0[11]
Immediate_value[12] => mux_4x1:MUX_4x1.in0[12]
Immediate_value[13] => mux_4x1:MUX_4x1.in0[13]
Immediate_value[14] => mux_4x1:MUX_4x1.in0[14]
Immediate_value[15] => mux_4x1:MUX_4x1.in0[15]
ALU_Result[0] => mux:After_memory_mux_2x1.in1[0]
ALU_Result[1] => mux:After_memory_mux_2x1.in1[1]
ALU_Result[2] => mux:After_memory_mux_2x1.in1[2]
ALU_Result[3] => mux:After_memory_mux_2x1.in1[3]
ALU_Result[4] => mux:After_memory_mux_2x1.in1[4]
ALU_Result[5] => mux:After_memory_mux_2x1.in1[5]
ALU_Result[6] => mux:After_memory_mux_2x1.in1[6]
ALU_Result[7] => mux:After_memory_mux_2x1.in1[7]
ALU_Result[8] => mux:After_memory_mux_2x1.in1[8]
ALU_Result[9] => mux:After_memory_mux_2x1.in1[9]
ALU_Result[10] => mux:After_memory_mux_2x1.in1[10]
ALU_Result[11] => mux:After_memory_mux_2x1.in1[11]
ALU_Result[12] => mux:After_memory_mux_2x1.in1[12]
ALU_Result[13] => mux:After_memory_mux_2x1.in1[13]
ALU_Result[14] => mux:After_memory_mux_2x1.in1[14]
ALU_Result[15] => mux:After_memory_mux_2x1.in1[15]
Write_back_address_mux_2x1_in0[0] => mux:Write_back_address_mux_2x1.in0[0]
Write_back_address_mux_2x1_in0[1] => mux:Write_back_address_mux_2x1.in0[1]
Write_back_address_mux_2x1_in0[2] => mux:Write_back_address_mux_2x1.in0[2]
Write_back_address_mux_2x1_in1[0] => mux:Write_back_address_mux_2x1.in1[0]
Write_back_address_mux_2x1_in1[1] => mux:Write_back_address_mux_2x1.in1[1]
Write_back_address_mux_2x1_in1[2] => mux:Write_back_address_mux_2x1.in1[2]
PC_out[0] <= updatepccircuit:UpdateProgramCounter.PC_out[0]
PC_out[1] <= updatepccircuit:UpdateProgramCounter.PC_out[1]
PC_out[2] <= updatepccircuit:UpdateProgramCounter.PC_out[2]
PC_out[3] <= updatepccircuit:UpdateProgramCounter.PC_out[3]
PC_out[4] <= updatepccircuit:UpdateProgramCounter.PC_out[4]
PC_out[5] <= updatepccircuit:UpdateProgramCounter.PC_out[5]
PC_out[6] <= updatepccircuit:UpdateProgramCounter.PC_out[6]
PC_out[7] <= updatepccircuit:UpdateProgramCounter.PC_out[7]
PC_out[8] <= updatepccircuit:UpdateProgramCounter.PC_out[8]
PC_out[9] <= updatepccircuit:UpdateProgramCounter.PC_out[9]
PC_out[10] <= updatepccircuit:UpdateProgramCounter.PC_out[10]
PC_out[11] <= updatepccircuit:UpdateProgramCounter.PC_out[11]
PC_out[12] <= updatepccircuit:UpdateProgramCounter.PC_out[12]
PC_out[13] <= updatepccircuit:UpdateProgramCounter.PC_out[13]
PC_out[14] <= updatepccircuit:UpdateProgramCounter.PC_out[14]
PC_out[15] <= updatepccircuit:UpdateProgramCounter.PC_out[15]
PC_Mux_out[0] <= decoder_1x2:Decoder.output_a[0]
PC_Mux_out[1] <= decoder_1x2:Decoder.output_a[1]
PC_Mux_out[2] <= decoder_1x2:Decoder.output_a[2]
PC_Mux_out[3] <= decoder_1x2:Decoder.output_a[3]
PC_Mux_out[4] <= decoder_1x2:Decoder.output_a[4]
PC_Mux_out[5] <= decoder_1x2:Decoder.output_a[5]
PC_Mux_out[6] <= decoder_1x2:Decoder.output_a[6]
PC_Mux_out[7] <= decoder_1x2:Decoder.output_a[7]
PC_Mux_out[8] <= decoder_1x2:Decoder.output_a[8]
PC_Mux_out[9] <= decoder_1x2:Decoder.output_a[9]
PC_Mux_out[10] <= decoder_1x2:Decoder.output_a[10]
PC_Mux_out[11] <= decoder_1x2:Decoder.output_a[11]
PC_Mux_out[12] <= decoder_1x2:Decoder.output_a[12]
PC_Mux_out[13] <= decoder_1x2:Decoder.output_a[13]
PC_Mux_out[14] <= decoder_1x2:Decoder.output_a[14]
PC_Mux_out[15] <= decoder_1x2:Decoder.output_a[15]
PC_Mux_out[16] <= decoder_1x2:Decoder.output_a[16]
PC_Mux_out[17] <= decoder_1x2:Decoder.output_a[17]
PC_Mux_out[18] <= decoder_1x2:Decoder.output_a[18]
PC_Mux_out[19] <= decoder_1x2:Decoder.output_a[19]
PC_Mux_out[20] <= decoder_1x2:Decoder.output_a[20]
PC_Mux_out[21] <= decoder_1x2:Decoder.output_a[21]
PC_Mux_out[22] <= decoder_1x2:Decoder.output_a[22]
PC_Mux_out[23] <= decoder_1x2:Decoder.output_a[23]
PC_Mux_out[24] <= decoder_1x2:Decoder.output_a[24]
PC_Mux_out[25] <= decoder_1x2:Decoder.output_a[25]
PC_Mux_out[26] <= decoder_1x2:Decoder.output_a[26]
PC_Mux_out[27] <= decoder_1x2:Decoder.output_a[27]
PC_Mux_out[28] <= decoder_1x2:Decoder.output_a[28]
PC_Mux_out[29] <= decoder_1x2:Decoder.output_a[29]
PC_Mux_out[30] <= decoder_1x2:Decoder.output_a[30]
PC_Mux_out[31] <= decoder_1x2:Decoder.output_a[31]
Write_data_RDST[0] <= mux_4x1:MUX_4x1.out1[0]
Write_data_RDST[1] <= mux_4x1:MUX_4x1.out1[1]
Write_data_RDST[2] <= mux_4x1:MUX_4x1.out1[2]
Write_data_RDST[3] <= mux_4x1:MUX_4x1.out1[3]
Write_data_RDST[4] <= mux_4x1:MUX_4x1.out1[4]
Write_data_RDST[5] <= mux_4x1:MUX_4x1.out1[5]
Write_data_RDST[6] <= mux_4x1:MUX_4x1.out1[6]
Write_data_RDST[7] <= mux_4x1:MUX_4x1.out1[7]
Write_data_RDST[8] <= mux_4x1:MUX_4x1.out1[8]
Write_data_RDST[9] <= mux_4x1:MUX_4x1.out1[9]
Write_data_RDST[10] <= mux_4x1:MUX_4x1.out1[10]
Write_data_RDST[11] <= mux_4x1:MUX_4x1.out1[11]
Write_data_RDST[12] <= mux_4x1:MUX_4x1.out1[12]
Write_data_RDST[13] <= mux_4x1:MUX_4x1.out1[13]
Write_data_RDST[14] <= mux_4x1:MUX_4x1.out1[14]
Write_data_RDST[15] <= mux_4x1:MUX_4x1.out1[15]
Write_back_address_mux_2x1_out[0] <= mux:Write_back_address_mux_2x1.out1[0]
Write_back_address_mux_2x1_out[1] <= mux:Write_back_address_mux_2x1.out1[1]
Write_back_address_mux_2x1_out[2] <= mux:Write_back_address_mux_2x1.out1[2]
Input_port_value[0] <= input_port:input_port_inst.port_value[0]
Input_port_value[1] <= input_port:input_port_inst.port_value[1]
Input_port_value[2] <= input_port:input_port_inst.port_value[2]
Input_port_value[3] <= input_port:input_port_inst.port_value[3]
Input_port_value[4] <= input_port:input_port_inst.port_value[4]
Input_port_value[5] <= input_port:input_port_inst.port_value[5]
Input_port_value[6] <= input_port:input_port_inst.port_value[6]
Input_port_value[7] <= input_port:input_port_inst.port_value[7]
Input_port_value[8] <= input_port:input_port_inst.port_value[8]
Input_port_value[9] <= input_port:input_port_inst.port_value[9]
Input_port_value[10] <= input_port:input_port_inst.port_value[10]
Input_port_value[11] <= input_port:input_port_inst.port_value[11]
Input_port_value[12] <= input_port:input_port_inst.port_value[12]
Input_port_value[13] <= input_port:input_port_inst.port_value[13]
Input_port_value[14] <= input_port:input_port_inst.port_value[14]
Input_port_value[15] <= input_port:input_port_inst.port_value[15]


|RISC_CPU|Memory2_Stage:memory2_stage_inst|updatePCcircuit:UpdateProgramCounter
rdst[0] => PC_out.DATAB
rdst[0] => PC_out.DATAA
rdst[1] => PC_out.DATAB
rdst[1] => PC_out.DATAA
rdst[2] => PC_out.DATAB
rdst[2] => PC_out.DATAA
rdst[3] => PC_out.DATAB
rdst[3] => PC_out.DATAA
rdst[4] => PC_out.DATAB
rdst[4] => PC_out.DATAA
rdst[5] => PC_out.DATAB
rdst[5] => PC_out.DATAA
rdst[6] => PC_out.DATAB
rdst[6] => PC_out.DATAA
rdst[7] => PC_out.DATAB
rdst[7] => PC_out.DATAA
rdst[8] => PC_out.DATAB
rdst[8] => PC_out.DATAA
rdst[9] => PC_out.DATAB
rdst[9] => PC_out.DATAA
rdst[10] => PC_out.DATAB
rdst[10] => PC_out.DATAA
rdst[11] => PC_out.DATAB
rdst[11] => PC_out.DATAA
rdst[12] => PC_out.DATAB
rdst[12] => PC_out.DATAA
rdst[13] => PC_out.DATAB
rdst[13] => PC_out.DATAA
rdst[14] => PC_out.DATAB
rdst[14] => PC_out.DATAA
rdst[15] => PC_out.DATAB
rdst[15] => PC_out.DATAA
PC_Return_Stack[0] => PC_out.DATAB
PC_Return_Stack[1] => PC_out.DATAB
PC_Return_Stack[2] => PC_out.DATAB
PC_Return_Stack[3] => PC_out.DATAB
PC_Return_Stack[4] => PC_out.DATAB
PC_Return_Stack[5] => PC_out.DATAB
PC_Return_Stack[6] => PC_out.DATAB
PC_Return_Stack[7] => PC_out.DATAB
PC_Return_Stack[8] => PC_out.DATAB
PC_Return_Stack[9] => PC_out.DATAB
PC_Return_Stack[10] => PC_out.DATAB
PC_Return_Stack[11] => PC_out.DATAB
PC_Return_Stack[12] => PC_out.DATAB
PC_Return_Stack[13] => PC_out.DATAB
PC_Return_Stack[14] => PC_out.DATAB
PC_Return_Stack[15] => PC_out.DATAB
PC[0] => PC_out.DATAA
PC[0] => PC_out.DATAA
PC[1] => Add0.IN30
PC[2] => Add0.IN29
PC[3] => Add0.IN28
PC[4] => Add0.IN27
PC[5] => Add0.IN26
PC[6] => Add0.IN25
PC[7] => Add0.IN24
PC[8] => Add0.IN23
PC[9] => Add0.IN22
PC[10] => Add0.IN21
PC[11] => Add0.IN20
PC[12] => Add0.IN19
PC[13] => Add0.IN18
PC[14] => Add0.IN17
PC[15] => Add0.IN16
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
Flag_en => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_MemRead => PC_out.OUTPUTSELECT
SIG_Branch => process_0.IN0
SIG_Branch => process_0.IN0
SIG_Branch => process_0.IN0
SIG_Jump => process_0.IN1
SIG_Jump => process_0.IN1
SIG_Jump => process_0.IN1
SIG_AluOP0 => process_0.IN0
SIG_AluOP0 => process_0.IN0
Zero_flag => process_0.IN1
Carry_flag => process_0.IN1
PC_out[0] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Memory2_Stage:memory2_stage_inst|Memory:Data_Memory
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
write_enable => ram~42.DATAIN
write_enable => ram.WE
WriteData[0] => ram~9.DATAIN
WriteData[0] => ram~41.DATAIN
WriteData[0] => ram.DATAIN
WriteData[0] => ram.WADDR
WriteData[1] => ram~8.DATAIN
WriteData[1] => ram~40.DATAIN
WriteData[1] => ram.DATAIN1
WriteData[1] => ram.WADDR1
WriteData[2] => ram~7.DATAIN
WriteData[2] => ram~39.DATAIN
WriteData[2] => ram.DATAIN2
WriteData[2] => ram.WADDR2
WriteData[3] => ram~6.DATAIN
WriteData[3] => ram~38.DATAIN
WriteData[3] => ram.DATAIN3
WriteData[3] => ram.WADDR3
WriteData[4] => ram~5.DATAIN
WriteData[4] => ram~37.DATAIN
WriteData[4] => ram.DATAIN4
WriteData[4] => ram.WADDR4
WriteData[5] => ram~4.DATAIN
WriteData[5] => ram~36.DATAIN
WriteData[5] => ram.DATAIN5
WriteData[5] => ram.WADDR5
WriteData[6] => ram~3.DATAIN
WriteData[6] => ram~35.DATAIN
WriteData[6] => ram.DATAIN6
WriteData[6] => ram.WADDR6
WriteData[7] => ram~2.DATAIN
WriteData[7] => ram~34.DATAIN
WriteData[7] => ram.DATAIN7
WriteData[7] => ram.WADDR7
WriteData[8] => ram~1.DATAIN
WriteData[8] => ram~33.DATAIN
WriteData[8] => ram.DATAIN8
WriteData[8] => ram.WADDR8
WriteData[9] => ram~0.DATAIN
WriteData[9] => ram~32.DATAIN
WriteData[9] => ram.DATAIN9
WriteData[9] => ram.WADDR9
WriteData[10] => ram~31.DATAIN
WriteData[10] => ram.DATAIN10
WriteData[11] => ram~30.DATAIN
WriteData[11] => ram.DATAIN11
WriteData[12] => ram~29.DATAIN
WriteData[12] => ram.DATAIN12
WriteData[13] => ram~28.DATAIN
WriteData[13] => ram.DATAIN13
WriteData[14] => ram~27.DATAIN
WriteData[14] => ram.DATAIN14
WriteData[15] => ram~26.DATAIN
WriteData[15] => ram.DATAIN15
WriteData[16] => ram~25.DATAIN
WriteData[16] => ram.DATAIN16
WriteData[17] => ram~24.DATAIN
WriteData[17] => ram.DATAIN17
WriteData[18] => ram~23.DATAIN
WriteData[18] => ram.DATAIN18
WriteData[19] => ram~22.DATAIN
WriteData[19] => ram.DATAIN19
WriteData[20] => ram~21.DATAIN
WriteData[20] => ram.DATAIN20
WriteData[21] => ram~20.DATAIN
WriteData[21] => ram.DATAIN21
WriteData[22] => ram~19.DATAIN
WriteData[22] => ram.DATAIN22
WriteData[23] => ram~18.DATAIN
WriteData[23] => ram.DATAIN23
WriteData[24] => ram~17.DATAIN
WriteData[24] => ram.DATAIN24
WriteData[25] => ram~16.DATAIN
WriteData[25] => ram.DATAIN25
WriteData[26] => ram~15.DATAIN
WriteData[26] => ram.DATAIN26
WriteData[27] => ram~14.DATAIN
WriteData[27] => ram.DATAIN27
WriteData[28] => ram~13.DATAIN
WriteData[28] => ram.DATAIN28
WriteData[29] => ram~12.DATAIN
WriteData[29] => ram.DATAIN29
WriteData[30] => ram~11.DATAIN
WriteData[30] => ram.DATAIN30
WriteData[31] => ram~10.DATAIN
WriteData[31] => ram.DATAIN31
ReadData[0] <= ram.DATAOUT
ReadData[1] <= ram.DATAOUT1
ReadData[2] <= ram.DATAOUT2
ReadData[3] <= ram.DATAOUT3
ReadData[4] <= ram.DATAOUT4
ReadData[5] <= ram.DATAOUT5
ReadData[6] <= ram.DATAOUT6
ReadData[7] <= ram.DATAOUT7
ReadData[8] <= ram.DATAOUT8
ReadData[9] <= ram.DATAOUT9
ReadData[10] <= ram.DATAOUT10
ReadData[11] <= ram.DATAOUT11
ReadData[12] <= ram.DATAOUT12
ReadData[13] <= ram.DATAOUT13
ReadData[14] <= ram.DATAOUT14
ReadData[15] <= ram.DATAOUT15
ReadData[16] <= ram.DATAOUT16
ReadData[17] <= ram.DATAOUT17
ReadData[18] <= ram.DATAOUT18
ReadData[19] <= ram.DATAOUT19
ReadData[20] <= ram.DATAOUT20
ReadData[21] <= ram.DATAOUT21
ReadData[22] <= ram.DATAOUT22
ReadData[23] <= ram.DATAOUT23
ReadData[24] <= ram.DATAOUT24
ReadData[25] <= ram.DATAOUT25
ReadData[26] <= ram.DATAOUT26
ReadData[27] <= ram.DATAOUT27
ReadData[28] <= ram.DATAOUT28
ReadData[29] <= ram.DATAOUT29
ReadData[30] <= ram.DATAOUT30
ReadData[31] <= ram.DATAOUT31
ReadAddr[0] => ram.RADDR
ReadAddr[1] => ram.RADDR1
ReadAddr[2] => ram.RADDR2
ReadAddr[3] => ram.RADDR3
ReadAddr[4] => ram.RADDR4
ReadAddr[5] => ram.RADDR5
ReadAddr[6] => ram.RADDR6
ReadAddr[7] => ram.RADDR7
ReadAddr[8] => ram.RADDR8
ReadAddr[9] => ram.RADDR9


|RISC_CPU|Memory2_Stage:memory2_stage_inst|MUX_4x1:MUX_4x1
in0[0] => out1.DATAB
in0[1] => out1.DATAB
in0[2] => out1.DATAB
in0[3] => out1.DATAB
in0[4] => out1.DATAB
in0[5] => out1.DATAB
in0[6] => out1.DATAB
in0[7] => out1.DATAB
in0[8] => out1.DATAB
in0[9] => out1.DATAB
in0[10] => out1.DATAB
in0[11] => out1.DATAB
in0[12] => out1.DATAB
in0[13] => out1.DATAB
in0[14] => out1.DATAB
in0[15] => out1.DATAB
in1[0] => out1.DATAB
in1[1] => out1.DATAB
in1[2] => out1.DATAB
in1[3] => out1.DATAB
in1[4] => out1.DATAB
in1[5] => out1.DATAB
in1[6] => out1.DATAB
in1[7] => out1.DATAB
in1[8] => out1.DATAB
in1[9] => out1.DATAB
in1[10] => out1.DATAB
in1[11] => out1.DATAB
in1[12] => out1.DATAB
in1[13] => out1.DATAB
in1[14] => out1.DATAB
in1[15] => out1.DATAB
in2[0] => out1.DATAB
in2[1] => out1.DATAB
in2[2] => out1.DATAB
in2[3] => out1.DATAB
in2[4] => out1.DATAB
in2[5] => out1.DATAB
in2[6] => out1.DATAB
in2[7] => out1.DATAB
in2[8] => out1.DATAB
in2[9] => out1.DATAB
in2[10] => out1.DATAB
in2[11] => out1.DATAB
in2[12] => out1.DATAB
in2[13] => out1.DATAB
in2[14] => out1.DATAB
in2[15] => out1.DATAB
in3[0] => out1.DATAA
in3[1] => out1.DATAA
in3[2] => out1.DATAA
in3[3] => out1.DATAA
in3[4] => out1.DATAA
in3[5] => out1.DATAA
in3[6] => out1.DATAA
in3[7] => out1.DATAA
in3[8] => out1.DATAA
in3[9] => out1.DATAA
in3[10] => out1.DATAA
in3[11] => out1.DATAA
in3[12] => out1.DATAA
in3[13] => out1.DATAA
in3[14] => out1.DATAA
in3[15] => out1.DATAA
sel[0] => Equal0.IN0
sel[0] => Equal1.IN1
sel[0] => Equal2.IN1
sel[1] => Equal0.IN1
sel[1] => Equal1.IN0
sel[1] => Equal2.IN0
out1[0] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[11] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[12] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[13] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[14] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[15] <= out1.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst
in_value[0] => port_value[0]$latch.DATAIN
in_value[1] => port_value[1]$latch.DATAIN
in_value[2] => port_value[2]$latch.DATAIN
in_value[3] => port_value[3]$latch.DATAIN
in_value[4] => port_value[4]$latch.DATAIN
in_value[5] => port_value[5]$latch.DATAIN
in_value[6] => port_value[6]$latch.DATAIN
in_value[7] => port_value[7]$latch.DATAIN
in_value[8] => port_value[8]$latch.DATAIN
in_value[9] => port_value[9]$latch.DATAIN
in_value[10] => port_value[10]$latch.DATAIN
in_value[11] => port_value[11]$latch.DATAIN
in_value[12] => port_value[12]$latch.DATAIN
in_value[13] => port_value[13]$latch.DATAIN
in_value[14] => port_value[14]$latch.DATAIN
in_value[15] => port_value[15]$latch.DATAIN
enable => port_value[0]$latch.LATCH_ENABLE
enable => port_value[1]$latch.LATCH_ENABLE
enable => port_value[2]$latch.LATCH_ENABLE
enable => port_value[3]$latch.LATCH_ENABLE
enable => port_value[4]$latch.LATCH_ENABLE
enable => port_value[5]$latch.LATCH_ENABLE
enable => port_value[6]$latch.LATCH_ENABLE
enable => port_value[7]$latch.LATCH_ENABLE
enable => port_value[8]$latch.LATCH_ENABLE
enable => port_value[9]$latch.LATCH_ENABLE
enable => port_value[10]$latch.LATCH_ENABLE
enable => port_value[11]$latch.LATCH_ENABLE
enable => port_value[12]$latch.LATCH_ENABLE
enable => port_value[13]$latch.LATCH_ENABLE
enable => port_value[14]$latch.LATCH_ENABLE
enable => port_value[15]$latch.LATCH_ENABLE
port_value[0] <= port_value[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[1] <= port_value[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[2] <= port_value[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[3] <= port_value[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[4] <= port_value[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[5] <= port_value[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[6] <= port_value[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[7] <= port_value[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[8] <= port_value[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[9] <= port_value[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[10] <= port_value[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[11] <= port_value[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[12] <= port_value[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[13] <= port_value[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[14] <= port_value[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
port_value[15] <= port_value[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Memory2_Stage:memory2_stage_inst|Decoder_1x2:Decoder
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_a.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
sel => output_b.OUTPUTSELECT
input[0] => output_a.DATAB
input[0] => output_b.DATAA
input[1] => output_a.DATAB
input[1] => output_b.DATAA
input[2] => output_a.DATAB
input[2] => output_b.DATAA
input[3] => output_a.DATAB
input[3] => output_b.DATAA
input[4] => output_a.DATAB
input[4] => output_b.DATAA
input[5] => output_a.DATAB
input[5] => output_b.DATAA
input[6] => output_a.DATAB
input[6] => output_b.DATAA
input[7] => output_a.DATAB
input[7] => output_b.DATAA
input[8] => output_a.DATAB
input[8] => output_b.DATAA
input[9] => output_a.DATAB
input[9] => output_b.DATAA
input[10] => output_a.DATAB
input[10] => output_b.DATAA
input[11] => output_a.DATAB
input[11] => output_b.DATAA
input[12] => output_a.DATAB
input[12] => output_b.DATAA
input[13] => output_a.DATAB
input[13] => output_b.DATAA
input[14] => output_a.DATAB
input[14] => output_b.DATAA
input[15] => output_a.DATAB
input[15] => output_b.DATAA
input[16] => output_a.DATAB
input[16] => output_b.DATAA
input[17] => output_a.DATAB
input[17] => output_b.DATAA
input[18] => output_a.DATAB
input[18] => output_b.DATAA
input[19] => output_a.DATAB
input[19] => output_b.DATAA
input[20] => output_a.DATAB
input[20] => output_b.DATAA
input[21] => output_a.DATAB
input[21] => output_b.DATAA
input[22] => output_a.DATAB
input[22] => output_b.DATAA
input[23] => output_a.DATAB
input[23] => output_b.DATAA
input[24] => output_a.DATAB
input[24] => output_b.DATAA
input[25] => output_a.DATAB
input[25] => output_b.DATAA
input[26] => output_a.DATAB
input[26] => output_b.DATAA
input[27] => output_a.DATAB
input[27] => output_b.DATAA
input[28] => output_a.DATAB
input[28] => output_b.DATAA
input[29] => output_a.DATAB
input[29] => output_b.DATAA
input[30] => output_a.DATAB
input[30] => output_b.DATAA
input[31] => output_a.DATAB
input[31] => output_b.DATAA
output_a[0] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[1] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[2] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[3] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[4] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[5] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[6] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[7] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[8] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[9] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[10] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[11] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[12] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[13] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[14] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[15] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[16] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[17] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[18] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[19] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[20] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[21] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[22] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[23] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[24] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[25] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[26] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[27] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[28] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[29] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[30] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_a[31] <= output_a.DB_MAX_OUTPUT_PORT_TYPE
output_b[0] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[1] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[2] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[3] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[4] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[5] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[6] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[7] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[8] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[9] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[10] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[11] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[12] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[13] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[14] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[15] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[16] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[17] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[18] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[19] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[20] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[21] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[22] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[23] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[24] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[25] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[26] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[27] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[28] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[29] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[30] <= output_b.DB_MAX_OUTPUT_PORT_TYPE
output_b[31] <= output_b.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Memory2_Stage:memory2_stage_inst|MUX:After_memory_mux_2x1
in0[0] => out1.DATAB
in0[1] => out1.DATAB
in0[2] => out1.DATAB
in0[3] => out1.DATAB
in0[4] => out1.DATAB
in0[5] => out1.DATAB
in0[6] => out1.DATAB
in0[7] => out1.DATAB
in0[8] => out1.DATAB
in0[9] => out1.DATAB
in0[10] => out1.DATAB
in0[11] => out1.DATAB
in0[12] => out1.DATAB
in0[13] => out1.DATAB
in0[14] => out1.DATAB
in0[15] => out1.DATAB
in1[0] => out1.DATAA
in1[1] => out1.DATAA
in1[2] => out1.DATAA
in1[3] => out1.DATAA
in1[4] => out1.DATAA
in1[5] => out1.DATAA
in1[6] => out1.DATAA
in1[7] => out1.DATAA
in1[8] => out1.DATAA
in1[9] => out1.DATAA
in1[10] => out1.DATAA
in1[11] => out1.DATAA
in1[12] => out1.DATAA
in1[13] => out1.DATAA
in1[14] => out1.DATAA
in1[15] => out1.DATAA
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
out1[0] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[7] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[8] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[9] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[10] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[11] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[12] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[13] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[14] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[15] <= out1.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|Memory2_Stage:memory2_stage_inst|MUX:Write_back_address_mux_2x1
in0[0] => out1.DATAB
in0[1] => out1.DATAB
in0[2] => out1.DATAB
in1[0] => out1.DATAA
in1[1] => out1.DATAA
in1[2] => out1.DATAA
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
sel => out1.OUTPUTSELECT
out1[0] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= out1.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= out1.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM2_WB_Buffer:mem2_wb_buffer_inst
clk => D_FF:MEM2_WB_FF_WriteBackAddr.CLK
clk => D_FF:MEM2_WB_FF_WriteBackData.CLK
clk => D_FF:MEM2_WB_FF_PORTOUT.CLK
clk => D_FF:MEM2_WB_FF_ControlUnitOutput.CLK
enable => D_FF:MEM2_WB_FF_WriteBackAddr.EN
enable => D_FF:MEM2_WB_FF_WriteBackData.EN
enable => D_FF:MEM2_WB_FF_PORTOUT.EN
enable => D_FF:MEM2_WB_FF_ControlUnitOutput.EN
rst => D_FF:MEM2_WB_FF_WriteBackAddr.RST
rst => D_FF:MEM2_WB_FF_WriteBackData.RST
rst => D_FF:MEM2_WB_FF_PORTOUT.RST
rst => D_FF:MEM2_WB_FF_ControlUnitOutput.RST
WriteBackAddr[0] => D_FF:MEM2_WB_FF_WriteBackAddr.D[0]
WriteBackAddr[1] => D_FF:MEM2_WB_FF_WriteBackAddr.D[1]
WriteBackAddr[2] => D_FF:MEM2_WB_FF_WriteBackAddr.D[2]
WriteBackData[0] => D_FF:MEM2_WB_FF_WriteBackData.D[0]
WriteBackData[1] => D_FF:MEM2_WB_FF_WriteBackData.D[1]
WriteBackData[2] => D_FF:MEM2_WB_FF_WriteBackData.D[2]
WriteBackData[3] => D_FF:MEM2_WB_FF_WriteBackData.D[3]
WriteBackData[4] => D_FF:MEM2_WB_FF_WriteBackData.D[4]
WriteBackData[5] => D_FF:MEM2_WB_FF_WriteBackData.D[5]
WriteBackData[6] => D_FF:MEM2_WB_FF_WriteBackData.D[6]
WriteBackData[7] => D_FF:MEM2_WB_FF_WriteBackData.D[7]
WriteBackData[8] => D_FF:MEM2_WB_FF_WriteBackData.D[8]
WriteBackData[9] => D_FF:MEM2_WB_FF_WriteBackData.D[9]
WriteBackData[10] => D_FF:MEM2_WB_FF_WriteBackData.D[10]
WriteBackData[11] => D_FF:MEM2_WB_FF_WriteBackData.D[11]
WriteBackData[12] => D_FF:MEM2_WB_FF_WriteBackData.D[12]
WriteBackData[13] => D_FF:MEM2_WB_FF_WriteBackData.D[13]
WriteBackData[14] => D_FF:MEM2_WB_FF_WriteBackData.D[14]
WriteBackData[15] => D_FF:MEM2_WB_FF_WriteBackData.D[15]
PORTOUT[0] => D_FF:MEM2_WB_FF_PORTOUT.D[0]
PORTOUT[1] => D_FF:MEM2_WB_FF_PORTOUT.D[1]
PORTOUT[2] => D_FF:MEM2_WB_FF_PORTOUT.D[2]
PORTOUT[3] => D_FF:MEM2_WB_FF_PORTOUT.D[3]
PORTOUT[4] => D_FF:MEM2_WB_FF_PORTOUT.D[4]
PORTOUT[5] => D_FF:MEM2_WB_FF_PORTOUT.D[5]
PORTOUT[6] => D_FF:MEM2_WB_FF_PORTOUT.D[6]
PORTOUT[7] => D_FF:MEM2_WB_FF_PORTOUT.D[7]
PORTOUT[8] => D_FF:MEM2_WB_FF_PORTOUT.D[8]
PORTOUT[9] => D_FF:MEM2_WB_FF_PORTOUT.D[9]
PORTOUT[10] => D_FF:MEM2_WB_FF_PORTOUT.D[10]
PORTOUT[11] => D_FF:MEM2_WB_FF_PORTOUT.D[11]
PORTOUT[12] => D_FF:MEM2_WB_FF_PORTOUT.D[12]
PORTOUT[13] => D_FF:MEM2_WB_FF_PORTOUT.D[13]
PORTOUT[14] => D_FF:MEM2_WB_FF_PORTOUT.D[14]
PORTOUT[15] => D_FF:MEM2_WB_FF_PORTOUT.D[15]
ControlUnitOutput[0] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[0]
ControlUnitOutput[1] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[1]
ControlUnitOutput[2] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[2]
ControlUnitOutput[3] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[3]
ControlUnitOutput[4] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[4]
ControlUnitOutput[5] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[5]
ControlUnitOutput[6] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[6]
ControlUnitOutput[7] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[7]
ControlUnitOutput[8] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[8]
ControlUnitOutput[9] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[9]
ControlUnitOutput[10] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[10]
ControlUnitOutput[11] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[11]
ControlUnitOutput[12] => D_FF:MEM2_WB_FF_ControlUnitOutput.D[12]
MEM2_WriteBackAddr[0] <= D_FF:MEM2_WB_FF_WriteBackAddr.Q[0]
MEM2_WriteBackAddr[1] <= D_FF:MEM2_WB_FF_WriteBackAddr.Q[1]
MEM2_WriteBackAddr[2] <= D_FF:MEM2_WB_FF_WriteBackAddr.Q[2]
MEM2_WriteBackData[0] <= D_FF:MEM2_WB_FF_WriteBackData.Q[0]
MEM2_WriteBackData[1] <= D_FF:MEM2_WB_FF_WriteBackData.Q[1]
MEM2_WriteBackData[2] <= D_FF:MEM2_WB_FF_WriteBackData.Q[2]
MEM2_WriteBackData[3] <= D_FF:MEM2_WB_FF_WriteBackData.Q[3]
MEM2_WriteBackData[4] <= D_FF:MEM2_WB_FF_WriteBackData.Q[4]
MEM2_WriteBackData[5] <= D_FF:MEM2_WB_FF_WriteBackData.Q[5]
MEM2_WriteBackData[6] <= D_FF:MEM2_WB_FF_WriteBackData.Q[6]
MEM2_WriteBackData[7] <= D_FF:MEM2_WB_FF_WriteBackData.Q[7]
MEM2_WriteBackData[8] <= D_FF:MEM2_WB_FF_WriteBackData.Q[8]
MEM2_WriteBackData[9] <= D_FF:MEM2_WB_FF_WriteBackData.Q[9]
MEM2_WriteBackData[10] <= D_FF:MEM2_WB_FF_WriteBackData.Q[10]
MEM2_WriteBackData[11] <= D_FF:MEM2_WB_FF_WriteBackData.Q[11]
MEM2_WriteBackData[12] <= D_FF:MEM2_WB_FF_WriteBackData.Q[12]
MEM2_WriteBackData[13] <= D_FF:MEM2_WB_FF_WriteBackData.Q[13]
MEM2_WriteBackData[14] <= D_FF:MEM2_WB_FF_WriteBackData.Q[14]
MEM2_WriteBackData[15] <= D_FF:MEM2_WB_FF_WriteBackData.Q[15]
MEM2_PORTOUT[0] <= D_FF:MEM2_WB_FF_PORTOUT.Q[0]
MEM2_PORTOUT[1] <= D_FF:MEM2_WB_FF_PORTOUT.Q[1]
MEM2_PORTOUT[2] <= D_FF:MEM2_WB_FF_PORTOUT.Q[2]
MEM2_PORTOUT[3] <= D_FF:MEM2_WB_FF_PORTOUT.Q[3]
MEM2_PORTOUT[4] <= D_FF:MEM2_WB_FF_PORTOUT.Q[4]
MEM2_PORTOUT[5] <= D_FF:MEM2_WB_FF_PORTOUT.Q[5]
MEM2_PORTOUT[6] <= D_FF:MEM2_WB_FF_PORTOUT.Q[6]
MEM2_PORTOUT[7] <= D_FF:MEM2_WB_FF_PORTOUT.Q[7]
MEM2_PORTOUT[8] <= D_FF:MEM2_WB_FF_PORTOUT.Q[8]
MEM2_PORTOUT[9] <= D_FF:MEM2_WB_FF_PORTOUT.Q[9]
MEM2_PORTOUT[10] <= D_FF:MEM2_WB_FF_PORTOUT.Q[10]
MEM2_PORTOUT[11] <= D_FF:MEM2_WB_FF_PORTOUT.Q[11]
MEM2_PORTOUT[12] <= D_FF:MEM2_WB_FF_PORTOUT.Q[12]
MEM2_PORTOUT[13] <= D_FF:MEM2_WB_FF_PORTOUT.Q[13]
MEM2_PORTOUT[14] <= D_FF:MEM2_WB_FF_PORTOUT.Q[14]
MEM2_PORTOUT[15] <= D_FF:MEM2_WB_FF_PORTOUT.Q[15]
MEM2_ControlUnitOutput[0] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[0]
MEM2_ControlUnitOutput[1] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[1]
MEM2_ControlUnitOutput[2] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[2]
MEM2_ControlUnitOutput[3] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[3]
MEM2_ControlUnitOutput[4] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[4]
MEM2_ControlUnitOutput[5] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[5]
MEM2_ControlUnitOutput[6] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[6]
MEM2_ControlUnitOutput[7] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[7]
MEM2_ControlUnitOutput[8] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[8]
MEM2_ControlUnitOutput[9] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[9]
MEM2_ControlUnitOutput[10] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[10]
MEM2_ControlUnitOutput[11] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[11]
MEM2_ControlUnitOutput[12] <= D_FF:MEM2_WB_FF_ControlUnitOutput.Q[12]


|RISC_CPU|MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackAddr
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_WriteBackData
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_PORTOUT
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
RST => Q[13]~reg0.ACLR
RST => Q[14]~reg0.ACLR
RST => Q[15]~reg0.ACLR
EN => Q[15]~reg0.ENA
EN => Q[14]~reg0.ENA
EN => Q[13]~reg0.ENA
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|MEM2_WB_Buffer:mem2_wb_buffer_inst|D_FF:MEM2_WB_FF_ControlUnitOutput
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
RST => Q[0]~reg0.ACLR
RST => Q[1]~reg0.ACLR
RST => Q[2]~reg0.ACLR
RST => Q[3]~reg0.ACLR
RST => Q[4]~reg0.ACLR
RST => Q[5]~reg0.ACLR
RST => Q[6]~reg0.ACLR
RST => Q[7]~reg0.ACLR
RST => Q[8]~reg0.ACLR
RST => Q[9]~reg0.ACLR
RST => Q[10]~reg0.ACLR
RST => Q[11]~reg0.ACLR
RST => Q[12]~reg0.ACLR
EN => Q[12]~reg0.ENA
EN => Q[11]~reg0.ENA
EN => Q[10]~reg0.ENA
EN => Q[9]~reg0.ENA
EN => Q[8]~reg0.ENA
EN => Q[7]~reg0.ENA
EN => Q[6]~reg0.ENA
EN => Q[5]~reg0.ENA
EN => Q[4]~reg0.ENA
EN => Q[3]~reg0.ENA
EN => Q[2]~reg0.ENA
EN => Q[1]~reg0.ENA
EN => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_CPU|OUTPUT_PORT:output_port_inst
port_value[0] => out_value[0]$latch.DATAIN
port_value[1] => out_value[1]$latch.DATAIN
port_value[2] => out_value[2]$latch.DATAIN
port_value[3] => out_value[3]$latch.DATAIN
port_value[4] => out_value[4]$latch.DATAIN
port_value[5] => out_value[5]$latch.DATAIN
port_value[6] => out_value[6]$latch.DATAIN
port_value[7] => out_value[7]$latch.DATAIN
port_value[8] => out_value[8]$latch.DATAIN
port_value[9] => out_value[9]$latch.DATAIN
port_value[10] => out_value[10]$latch.DATAIN
port_value[11] => out_value[11]$latch.DATAIN
port_value[12] => out_value[12]$latch.DATAIN
port_value[13] => out_value[13]$latch.DATAIN
port_value[14] => out_value[14]$latch.DATAIN
port_value[15] => out_value[15]$latch.DATAIN
enable => out_value[0]$latch.LATCH_ENABLE
enable => out_value[1]$latch.LATCH_ENABLE
enable => out_value[2]$latch.LATCH_ENABLE
enable => out_value[3]$latch.LATCH_ENABLE
enable => out_value[4]$latch.LATCH_ENABLE
enable => out_value[5]$latch.LATCH_ENABLE
enable => out_value[6]$latch.LATCH_ENABLE
enable => out_value[7]$latch.LATCH_ENABLE
enable => out_value[8]$latch.LATCH_ENABLE
enable => out_value[9]$latch.LATCH_ENABLE
enable => out_value[10]$latch.LATCH_ENABLE
enable => out_value[11]$latch.LATCH_ENABLE
enable => out_value[12]$latch.LATCH_ENABLE
enable => out_value[13]$latch.LATCH_ENABLE
enable => out_value[14]$latch.LATCH_ENABLE
enable => out_value[15]$latch.LATCH_ENABLE
out_value[0] <= out_value[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[1] <= out_value[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[2] <= out_value[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[3] <= out_value[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[4] <= out_value[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[5] <= out_value[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[6] <= out_value[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[7] <= out_value[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[8] <= out_value[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[9] <= out_value[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[10] <= out_value[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[11] <= out_value[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[12] <= out_value[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[13] <= out_value[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[14] <= out_value[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_value[15] <= out_value[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


