MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  105.70ps 105.70ps 105.70ps 105.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  112.80ps 112.80ps 112.80ps 112.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  104.00ps 104.00ps 104.00ps 104.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  88.00ps 88.00ps 88.00ps 88.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  96.70ps 96.70ps 96.70ps 96.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  93.50ps 93.50ps 93.50ps 93.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  101.60ps 101.60ps 101.60ps 101.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  101.50ps 101.50ps 101.50ps 101.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  87.40ps 87.40ps 87.40ps 87.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  98.30ps 98.30ps 98.30ps 98.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  101.90ps 101.90ps 101.90ps 101.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  100.10ps 100.10ps 100.10ps 100.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  94.90ps 94.90ps 94.90ps 94.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  93.90ps 93.90ps 93.90ps 93.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  95.60ps 95.60ps 95.60ps 95.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  98.30ps 98.30ps 98.30ps 98.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  103.90ps 103.90ps 103.90ps 103.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  101.10ps 101.10ps 101.10ps 101.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  101.70ps 101.70ps 101.70ps 101.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  92.70ps 92.70ps 92.70ps 92.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  87.20ps 87.20ps 87.20ps 87.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  92.40ps 92.40ps 92.40ps 92.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  91.10ps 91.10ps 91.10ps 91.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  94.60ps 94.60ps 94.60ps 94.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  95.00ps 95.00ps 95.00ps 95.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  98.50ps 98.50ps 98.50ps 98.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  94.70ps 94.70ps 94.70ps 94.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  99.40ps 99.40ps 99.40ps 99.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  95.00ps 95.00ps 95.00ps 95.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  97.60ps 97.60ps 97.60ps 97.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  90.40ps 90.40ps 90.40ps 90.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  96.10ps 96.10ps 96.10ps 96.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  93.30ps 93.30ps 93.30ps 93.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  99.00ps 99.00ps 99.00ps 99.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  87.80ps 87.80ps 87.80ps 87.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  105.00ps 105.00ps 105.00ps 105.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  88.80ps 88.80ps 88.80ps 88.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  100.90ps 100.90ps 100.90ps 100.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  87.60ps 87.60ps 87.60ps 87.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  87.20ps 87.20ps 87.20ps 87.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  102.90ps 102.90ps 102.90ps 102.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  85.20ps 85.20ps 85.20ps 85.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  87.80ps 87.80ps 87.80ps 87.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  79.50ps 79.50ps 79.50ps 79.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  88.90ps 88.90ps 88.90ps 88.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  85.70ps 85.70ps 85.70ps 85.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  104.00ps 104.00ps 104.00ps 104.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  96.70ps 96.70ps 96.70ps 96.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  78.90ps 78.90ps 78.90ps 78.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  81.50ps 81.50ps 81.50ps 81.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  83.70ps 83.70ps 83.70ps 83.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  79.80ps 79.80ps 79.80ps 79.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  82.70ps 82.70ps 82.70ps 82.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  79.90ps 79.90ps 79.90ps 79.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  68.70ps 68.70ps 68.70ps 68.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  101.50ps 101.50ps 101.50ps 101.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  89.00ps 89.00ps 89.00ps 89.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  99.20ps 99.20ps 99.20ps 99.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  86.10ps 86.10ps 86.10ps 86.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  80.80ps 80.80ps 80.80ps 80.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  81.30ps 81.30ps 81.30ps 81.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  79.00ps 79.00ps 79.00ps 79.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  89.80ps 89.80ps 89.80ps 89.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  83.20ps 83.20ps 83.20ps 83.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  104.40ps 104.40ps 104.40ps 104.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  78.00ps 78.00ps 78.00ps 78.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  78.10ps 78.10ps 78.10ps 78.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  71.20ps 71.20ps 71.20ps 71.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  85.00ps 85.00ps 85.00ps 85.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  65.30ps 65.30ps 65.30ps 65.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  69.90ps 69.90ps 69.90ps 69.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  73.00ps 73.00ps 73.00ps 73.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  69.30ps 69.30ps 69.30ps 69.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  72.20ps 72.20ps 72.20ps 72.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  76.10ps 76.10ps 76.10ps 76.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  87.40ps 87.40ps 87.40ps 87.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  64.20ps 64.20ps 64.20ps 64.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  66.80ps 66.80ps 66.80ps 66.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  68.90ps 68.90ps 68.90ps 68.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  82.30ps 82.30ps 82.30ps 82.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  64.60ps 64.60ps 64.60ps 64.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  70.30ps 70.30ps 70.30ps 70.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  66.80ps 66.80ps 66.80ps 66.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  77.70ps 77.70ps 77.70ps 77.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  61.90ps 61.90ps 61.90ps 61.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  65.70ps 65.70ps 65.70ps 65.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  59.40ps 59.40ps 59.40ps 59.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  69.60ps 69.60ps 69.60ps 69.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  72.30ps 72.30ps 72.30ps 72.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  77.90ps 77.90ps 77.90ps 77.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  64.60ps 64.60ps 64.60ps 64.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  53.90ps 53.90ps 53.90ps 53.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  72.60ps 72.60ps 72.60ps 72.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  89.80ps 89.80ps 89.80ps 89.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  63.50ps 63.50ps 63.50ps 63.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[17]/CLK  12.40ps 12.40ps 12.40ps 12.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  65.80ps 65.80ps 65.80ps 65.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  61.30ps 61.30ps 61.30ps 61.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  62.90ps 62.90ps 62.90ps 62.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  73.50ps 73.50ps 73.50ps 73.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  68.70ps 68.70ps 68.70ps 68.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  57.50ps 57.50ps 57.50ps 57.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  55.20ps 55.20ps 55.20ps 55.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  56.10ps 56.10ps 56.10ps 56.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  55.30ps 55.30ps 55.30ps 55.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  78.80ps 78.80ps 78.80ps 78.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  52.20ps 52.20ps 52.20ps 52.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  20.60ps 20.60ps 20.60ps 20.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  49.00ps 49.00ps 49.00ps 49.00ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  64.60ps 64.60ps 64.60ps 64.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  58.80ps 58.80ps 58.80ps 58.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  60.30ps 60.30ps 60.30ps 60.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  16.70ps 16.70ps 16.70ps 16.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  16.20ps 16.20ps 16.20ps 16.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  47.20ps 47.20ps 47.20ps 47.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  44.90ps 44.90ps 44.90ps 44.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  54.90ps 54.90ps 54.90ps 54.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  40.40ps 40.40ps 40.40ps 40.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  51.40ps 51.40ps 51.40ps 51.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  40.90ps 40.90ps 40.90ps 40.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  36.10ps 36.10ps 36.10ps 36.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  16.70ps 16.70ps 16.70ps 16.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[18]/CLK  10.00ps 10.00ps 10.00ps 10.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  48.80ps 48.80ps 48.80ps 48.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  35.90ps 35.90ps 35.90ps 35.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  28.80ps 28.80ps 28.80ps 28.80ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  41.30ps 41.30ps 41.30ps 41.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  25.50ps 25.50ps 25.50ps 25.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  26.40ps 26.40ps 26.40ps 26.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  20.30ps 20.30ps 20.30ps 20.30ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  41.80ps 41.80ps 41.80ps 41.80ps 0pf view_tc
MacroModel pin next_reg_reg/CLK  69.20ps 69.20ps 69.20ps 69.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  37.60ps 37.60ps 37.60ps 37.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  24.90ps 24.90ps 24.90ps 24.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  21.70ps 21.70ps 21.70ps 21.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  20.30ps 20.30ps 20.30ps 20.30ps 0pf view_tc
MacroModel pin core_H3_reg_reg[1]/CLK  19.10ps 19.10ps 19.10ps 19.10ps 0pf view_tc
MacroModel pin core_d_reg_reg[1]/CLK  18.40ps 18.40ps 18.40ps 18.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  17.30ps 17.30ps 17.30ps 17.30ps 0pf view_tc
MacroModel pin core_H3_reg_reg[0]/CLK  15.20ps 15.20ps 15.20ps 15.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[0]/CLK  14.50ps 14.50ps 14.50ps 14.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][25]/CLK  13.30ps 13.30ps 13.30ps 13.30ps 0pf view_tc
MacroModel pin core_d_reg_reg[4]/CLK  13.10ps 13.10ps 13.10ps 13.10ps 0pf view_tc
