{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 18:35:37 2021 " "Info: Processing started: Thu Dec 30 18:35:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Comp -c Comp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Comp -c Comp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[0\] " "Warning: Node \"display:D1\|S\[0\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[1\] " "Warning: Node \"display:D1\|S\[1\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[2\] " "Warning: Node \"display:D1\|S\[2\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[3\] " "Warning: Node \"display:D1\|S\[3\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[4\] " "Warning: Node \"display:D1\|S\[4\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[5\] " "Warning: Node \"display:D1\|S\[5\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D1\|S\[6\] " "Warning: Node \"display:D1\|S\[6\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[0\] " "Warning: Node \"display:D2\|S\[0\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[1\] " "Warning: Node \"display:D2\|S\[1\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[2\] " "Warning: Node \"display:D2\|S\[2\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[3\] " "Warning: Node \"display:D2\|S\[3\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[4\] " "Warning: Node \"display:D2\|S\[4\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[5\] " "Warning: Node \"display:D2\|S\[5\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "display:D2\|S\[6\] " "Warning: Node \"display:D2\|S\[6\]\" is a latch" {  } { { "display.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/display.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:Contador\|uni\[0\] register counter:Contador\|uni\[2\] 105.53 MHz 9.476 ns Internal " "Info: Clock \"clk\" has Internal fmax of 105.53 MHz between source register \"counter:Contador\|uni\[0\]\" and destination register \"counter:Contador\|uni\[2\]\" (period= 9.476 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.263 ns + Longest register register " "Info: + Longest register to register delay is 9.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:Contador\|uni\[0\] 1 REG LCFF_X31_Y11_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 16; REG Node = 'counter:Contador\|uni\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:Contador|uni[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.527 ns) 0.527 ns counter:Contador\|Add1~2 2 COMB LCCOMB_X31_Y11_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.527 ns) = 0.527 ns; Loc. = LCCOMB_X31_Y11_N0; Fanout = 2; COMB Node = 'counter:Contador\|Add1~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { counter:Contador|uni[0] counter:Contador|Add1~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 0.568 ns counter:Contador\|Add1~6 3 COMB LCCOMB_X31_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.041 ns) = 0.568 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 2; COMB Node = 'counter:Contador\|Add1~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add1~2 counter:Contador|Add1~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.712 ns counter:Contador\|Add1~9 4 COMB LCCOMB_X31_Y11_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.144 ns) = 0.712 ns; Loc. = LCCOMB_X31_Y11_N4; Fanout = 2; COMB Node = 'counter:Contador\|Add1~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { counter:Contador|Add1~6 counter:Contador|Add1~9 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.410 ns) 2.033 ns counter:Contador\|Equal0~3 5 COMB LCCOMB_X30_Y10_N28 1 " "Info: 5: + IC(0.911 ns) + CELL(0.410 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 1; COMB Node = 'counter:Contador\|Equal0~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { counter:Contador|Add1~9 counter:Contador|Equal0~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.313 ns) 2.620 ns counter:Contador\|Equal0~4 6 COMB LCCOMB_X30_Y10_N18 1 " "Info: 6: + IC(0.274 ns) + CELL(0.313 ns) = 2.620 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 1; COMB Node = 'counter:Contador\|Equal0~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { counter:Contador|Equal0~3 counter:Contador|Equal0~4 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.177 ns) 3.036 ns counter:Contador\|Equal0~5 7 COMB LCCOMB_X30_Y10_N22 1 " "Info: 7: + IC(0.239 ns) + CELL(0.177 ns) = 3.036 ns; Loc. = LCCOMB_X30_Y10_N22; Fanout = 1; COMB Node = 'counter:Contador\|Equal0~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { counter:Contador|Equal0~4 counter:Contador|Equal0~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.313 ns) 3.625 ns counter:Contador\|Equal0~6 8 COMB LCCOMB_X30_Y10_N8 3 " "Info: 8: + IC(0.276 ns) + CELL(0.313 ns) = 3.625 ns; Loc. = LCCOMB_X30_Y10_N8; Fanout = 3; COMB Node = 'counter:Contador\|Equal0~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { counter:Contador|Equal0~5 counter:Contador|Equal0~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.355 ns) 4.863 ns counter:Contador\|Add2~2 9 COMB LCCOMB_X26_Y9_N0 2 " "Info: 9: + IC(0.883 ns) + CELL(0.355 ns) = 4.863 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 2; COMB Node = 'counter:Contador\|Add2~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { counter:Contador|Equal0~6 counter:Contador|Add2~2 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.904 ns counter:Contador\|Add2~6 10 COMB LCCOMB_X26_Y9_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.041 ns) = 4.904 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 2; COMB Node = 'counter:Contador\|Add2~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~2 counter:Contador|Add2~6 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.945 ns counter:Contador\|Add2~10 11 COMB LCCOMB_X26_Y9_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 4.945 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 2; COMB Node = 'counter:Contador\|Add2~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~6 counter:Contador|Add2~10 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 4.986 ns counter:Contador\|Add2~14 12 COMB LCCOMB_X26_Y9_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 4.986 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 2; COMB Node = 'counter:Contador\|Add2~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~10 counter:Contador|Add2~14 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 5.027 ns counter:Contador\|Add2~18 13 COMB LCCOMB_X26_Y9_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 5.027 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 2; COMB Node = 'counter:Contador\|Add2~18'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { counter:Contador|Add2~14 counter:Contador|Add2~18 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 5.171 ns counter:Contador\|Add2~21 14 COMB LCCOMB_X26_Y9_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.144 ns) = 5.171 ns; Loc. = LCCOMB_X26_Y9_N10; Fanout = 2; COMB Node = 'counter:Contador\|Add2~21'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { counter:Contador|Add2~18 counter:Contador|Add2~21 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.435 ns) 6.323 ns counter:Contador\|Equal1~3 15 COMB LCCOMB_X27_Y8_N12 1 " "Info: 15: + IC(0.717 ns) + CELL(0.435 ns) = 6.323 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 1; COMB Node = 'counter:Contador\|Equal1~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { counter:Contador|Add2~21 counter:Contador|Equal1~3 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.313 ns) 6.910 ns counter:Contador\|Equal1~4 16 COMB LCCOMB_X27_Y8_N2 1 " "Info: 16: + IC(0.274 ns) + CELL(0.313 ns) = 6.910 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 1; COMB Node = 'counter:Contador\|Equal1~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { counter:Contador|Equal1~3 counter:Contador|Equal1~4 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.177 ns) 7.325 ns counter:Contador\|Equal1~5 17 COMB LCCOMB_X27_Y8_N4 1 " "Info: 17: + IC(0.238 ns) + CELL(0.177 ns) = 7.325 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 1; COMB Node = 'counter:Contador\|Equal1~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { counter:Contador|Equal1~4 counter:Contador|Equal1~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.313 ns) 7.915 ns counter:Contador\|uni\[13\]~0 18 COMB LCCOMB_X27_Y8_N24 32 " "Info: 18: + IC(0.277 ns) + CELL(0.313 ns) = 7.915 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 32; COMB Node = 'counter:Contador\|uni\[13\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { counter:Contador|Equal1~5 counter:Contador|uni[13]~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.457 ns) 9.263 ns counter:Contador\|uni\[2\] 19 REG LCFF_X31_Y11_N5 16 " "Info: 19: + IC(0.891 ns) + CELL(0.457 ns) = 9.263 ns; Loc. = LCFF_X31_Y11_N5; Fanout = 16; REG Node = 'counter:Contador\|uni\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { counter:Contador|uni[13]~0 counter:Contador|uni[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.283 ns ( 46.24 % ) " "Info: Total cell delay = 4.283 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.980 ns ( 53.76 % ) " "Info: Total interconnect delay = 4.980 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.263 ns" { counter:Contador|uni[0] counter:Contador|Add1~2 counter:Contador|Add1~6 counter:Contador|Add1~9 counter:Contador|Equal0~3 counter:Contador|Equal0~4 counter:Contador|Equal0~5 counter:Contador|Equal0~6 counter:Contador|Add2~2 counter:Contador|Add2~6 counter:Contador|Add2~10 counter:Contador|Add2~14 counter:Contador|Add2~18 counter:Contador|Add2~21 counter:Contador|Equal1~3 counter:Contador|Equal1~4 counter:Contador|Equal1~5 counter:Contador|uni[13]~0 counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.263 ns" { counter:Contador|uni[0] {} counter:Contador|Add1~2 {} counter:Contador|Add1~6 {} counter:Contador|Add1~9 {} counter:Contador|Equal0~3 {} counter:Contador|Equal0~4 {} counter:Contador|Equal0~5 {} counter:Contador|Equal0~6 {} counter:Contador|Add2~2 {} counter:Contador|Add2~6 {} counter:Contador|Add2~10 {} counter:Contador|Add2~14 {} counter:Contador|Add2~18 {} counter:Contador|Add2~21 {} counter:Contador|Equal1~3 {} counter:Contador|Equal1~4 {} counter:Contador|Equal1~5 {} counter:Contador|uni[13]~0 {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.911ns 0.274ns 0.239ns 0.276ns 0.883ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.717ns 0.274ns 0.238ns 0.277ns 0.891ns } { 0.000ns 0.527ns 0.041ns 0.144ns 0.410ns 0.313ns 0.177ns 0.313ns 0.355ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.435ns 0.313ns 0.177ns 0.313ns 0.457ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.847 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.368 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.710 ns) 2.847 ns counter:Contador\|uni\[2\] 3 REG LCFF_X31_Y11_N5 16 " "Info: 3: + IC(0.769 ns) + CELL(0.710 ns) = 2.847 ns; Loc. = LCFF_X31_Y11_N5; Fanout = 16; REG Node = 'counter:Contador\|uni\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { clk~clkctrl counter:Contador|uni[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 59.15 % ) " "Info: Total cell delay = 1.684 ns ( 59.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 40.85 % ) " "Info: Total interconnect delay = 1.163 ns ( 40.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.368 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Comp.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/Comp.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.710 ns) 2.847 ns counter:Contador\|uni\[0\] 3 REG LCFF_X31_Y11_N1 16 " "Info: 3: + IC(0.769 ns) + CELL(0.710 ns) = 2.847 ns; Loc. = LCFF_X31_Y11_N1; Fanout = 16; REG Node = 'counter:Contador\|uni\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { clk~clkctrl counter:Contador|uni[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 59.15 % ) " "Info: Total cell delay = 1.684 ns ( 59.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 40.85 % ) " "Info: Total interconnect delay = 1.163 ns ( 40.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[0] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[0] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "counter.vhd" "" { Text "D:/altera/Projetos/Quartus II/Etapa 3/Contador com componente/counter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.263 ns" { counter:Contador|uni[0] counter:Contador|Add1~2 counter:Contador|Add1~6 counter:Contador|Add1~9 counter:Contador|Equal0~3 counter:Contador|Equal0~4 counter:Contador|Equal0~5 counter:Contador|Equal0~6 counter:Contador|Add2~2 counter:Contador|Add2~6 counter:Contador|Add2~10 counter:Contador|Add2~14 counter:Contador|Add2~18 counter:Contador|Add2~21 counter:Contador|Equal1~3 counter:Contador|Equal1~4 counter:Contador|Equal1~5 counter:Contador|uni[13]~0 counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.263 ns" { counter:Contador|uni[0] {} counter:Contador|Add1~2 {} counter:Contador|Add1~6 {} counter:Contador|Add1~9 {} counter:Contador|Equal0~3 {} counter:Contador|Equal0~4 {} counter:Contador|Equal0~5 {} counter:Contador|Equal0~6 {} counter:Contador|Add2~2 {} counter:Contador|Add2~6 {} counter:Contador|Add2~10 {} counter:Contador|Add2~14 {} counter:Contador|Add2~18 {} counter:Contador|Add2~21 {} counter:Contador|Equal1~3 {} counter:Contador|Equal1~4 {} counter:Contador|Equal1~5 {} counter:Contador|uni[13]~0 {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.911ns 0.274ns 0.239ns 0.276ns 0.883ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.717ns 0.274ns 0.238ns 0.277ns 0.891ns } { 0.000ns 0.527ns 0.041ns 0.144ns 0.410ns 0.313ns 0.177ns 0.313ns 0.355ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.435ns 0.313ns 0.177ns 0.313ns 0.457ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[2] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl counter:Contador|uni[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk {} clk~combout {} clk~clkctrl {} counter:Contador|uni[0] {} } { 0.000ns 0.000ns 0.394ns 0.769ns } { 0.000ns 0.974ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 18:35:38 2021 " "Info: Processing ended: Thu Dec 30 18:35:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
