// Seed: 2777313367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output logic [7:0] id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  logic id_11;
  wire [1 : 1 'h0] id_12;
  logic [-1 : 1] id_13 = (id_13);
  assign id_8[-1'b0] = id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd14,
    parameter id_5  = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout uwire id_6;
  inout wire _id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_6,
      id_3,
      id_7,
      id_1,
      id_3
  );
  output logic [7:0] id_1;
  parameter id_11 = 1;
  assign id_1[id_11] = -1'b0;
  assign id_6 = 1;
  always @* force id_3[-1 : id_5] = 1;
endmodule
