<img width="926" alt="image" src="https://github.com/user-attachments/assets/f6938fb8-d6ec-4e02-b558-1292c398bc2e">


To run this project:
1. create the block diagram shown.
2. generate bitstream
3. export hardware XSA
4. open vitis
5. create hardware platform
6. create application (basic hello world)
7. copy and paste the C code in this github to that file

CURRENT ISSUE: basic RTL for managing address inputs to the AXI system is not resetting properly.... will fix
