

================================================================
== Vivado HLS Report for 'linear_activation_1'
================================================================
* Date:           Tue Apr 10 00:18:52 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_fp32_naive
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  349|  349|  349|  349|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- NewInput  |  329|  329|        15|          5|          1|    64|    yes   |
        |- Result    |   16|   16|         8|          1|          1|    10|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 15
  * Pipeline-1: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 2
  Pipeline-0 : II = 5, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  Pipeline-1 : II = 1, D = 8, States = { 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	17  / (exitcond5)
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
17 --> 
	18  / true
18 --> 
	26  / (exitcond)
	19  / (!exitcond)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	18  / true
26 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str53, [1 x i8]* @p_str54, [1 x i8]* @p_str55, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str56, [1 x i8]* @p_str57)"
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader7" [mnist_fp32_naive/linear_activation.hpp:24]

 <State 2> : 3.25ns
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%acc_9 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_9_1, %0 ]"
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%acc_8 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_8_1, %0 ]"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%acc_7 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_7_1, %0 ]"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%acc_6 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_6_1, %0 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%acc_5 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_5_1, %0 ]"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%acc_4 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_4_1, %0 ]"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%acc_3 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_3_1, %0 ]"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%acc_2 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_2_1, %0 ]"
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc_1 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_1_1, %0 ]"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%acc_0 = phi float [ 0.000000e+00, %.preheader7.preheader ], [ %acc_0_1, %0 ]"
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ii = phi i7 [ 0, %.preheader7.preheader ], [ %ii_2, %0 ]"
ST_2 : Operation 41 [1/1] (1.48ns)   --->   "%exitcond5 = icmp eq i7 %ii, -64" [mnist_fp32_naive/linear_activation.hpp:24]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.87ns)   --->   "%ii_2 = add i7 %ii, 1" [mnist_fp32_naive/linear_activation.hpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader.preheader, label %0" [mnist_fp32_naive/linear_activation.hpp:24]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %ii to i64" [mnist_fp32_naive/linear_activation.hpp:29]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_addr = getelementptr [64 x i320]* @L2_WEIGHTS, i64 0, i64 %tmp_s" [mnist_fp32_naive/linear_activation.hpp:29]
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_load = load i320* %L2_WEIGHTS_addr, align 8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 3> : 3.63ns
ST_3 : Operation 47 [1/1] (3.63ns)   --->   "%tmp_26 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %data_in_V)" [mnist_fp32_naive/linear_activation.hpp:26]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_load = load i320* %L2_WEIGHTS_addr, align 8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i320 %L2_WEIGHTS_load to i32" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 32, i32 63)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 64, i32 95)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 96, i32 127)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 128, i32 159)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 160, i32 191)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 192, i32 223)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 224, i32 255)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 256, i32 287)" [mnist_fp32_naive/linear_activation.hpp:29]
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i320.i32.i32(i320 %L2_WEIGHTS_load, i32 288, i32 319)" [mnist_fp32_naive/linear_activation.hpp:29]

 <State 4> : 6.85ns
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = bitcast i32 %tmp_8 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_4 : Operation 60 [4/4] (6.84ns)   --->   "%tmp_4 = fmul float %tmp_26, %tmp_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = bitcast i32 %tmp_5 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_4 : Operation 62 [4/4] (6.84ns)   --->   "%tmp_13_1 = fmul float %tmp_26, %tmp_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 6.85ns
ST_5 : Operation 63 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_26, %tmp_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [3/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %tmp_26, %tmp_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = bitcast i32 %tmp_7 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_5 : Operation 66 [4/4] (6.84ns)   --->   "%tmp_13_2 = fmul float %tmp_26, %tmp_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_11 = bitcast i32 %tmp_10 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_5 : Operation 68 [4/4] (6.84ns)   --->   "%tmp_13_3 = fmul float %tmp_26, %tmp_11" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 6.85ns
ST_6 : Operation 69 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_26, %tmp_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [2/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %tmp_26, %tmp_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [3/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %tmp_26, %tmp_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [3/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %tmp_26, %tmp_11" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_13 = bitcast i32 %tmp_12 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_6 : Operation 74 [4/4] (6.84ns)   --->   "%tmp_13_4 = fmul float %tmp_26, %tmp_13" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_15 = bitcast i32 %tmp_14 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_6 : Operation 76 [4/4] (6.84ns)   --->   "%tmp_13_5 = fmul float %tmp_26, %tmp_15" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 6.85ns
ST_7 : Operation 77 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %tmp_26, %tmp_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/4] (5.70ns)   --->   "%tmp_13_1 = fmul float %tmp_26, %tmp_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [2/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %tmp_26, %tmp_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [2/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %tmp_26, %tmp_11" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [3/4] (5.70ns)   --->   "%tmp_13_4 = fmul float %tmp_26, %tmp_13" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [3/4] (5.70ns)   --->   "%tmp_13_5 = fmul float %tmp_26, %tmp_15" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_17 = bitcast i32 %tmp_16 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_7 : Operation 84 [4/4] (6.84ns)   --->   "%tmp_13_6 = fmul float %tmp_26, %tmp_17" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_19 = bitcast i32 %tmp_18 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_7 : Operation 86 [4/4] (6.84ns)   --->   "%tmp_13_7 = fmul float %tmp_26, %tmp_19" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 8.43ns
ST_8 : Operation 87 [5/5] (8.42ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [5/5] (8.39ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/4] (5.70ns)   --->   "%tmp_13_2 = fmul float %tmp_26, %tmp_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/4] (5.70ns)   --->   "%tmp_13_3 = fmul float %tmp_26, %tmp_11" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [2/4] (5.70ns)   --->   "%tmp_13_4 = fmul float %tmp_26, %tmp_13" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [2/4] (5.70ns)   --->   "%tmp_13_5 = fmul float %tmp_26, %tmp_15" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [3/4] (5.70ns)   --->   "%tmp_13_6 = fmul float %tmp_26, %tmp_17" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [3/4] (5.70ns)   --->   "%tmp_13_7 = fmul float %tmp_26, %tmp_19" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_21 = bitcast i32 %tmp_20 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_8 : Operation 96 [4/4] (6.84ns)   --->   "%tmp_13_8 = fmul float %tmp_26, %tmp_21" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_23 = bitcast i32 %tmp_22 to float" [mnist_fp32_naive/linear_activation.hpp:29]
ST_8 : Operation 98 [4/4] (6.84ns)   --->   "%tmp_13_9 = fmul float %tmp_26, %tmp_23" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 8.43ns
ST_9 : Operation 99 [4/5] (7.25ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [4/5] (7.25ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [5/5] (8.42ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [5/5] (8.39ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/4] (5.70ns)   --->   "%tmp_13_4 = fmul float %tmp_26, %tmp_13" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/4] (5.70ns)   --->   "%tmp_13_5 = fmul float %tmp_26, %tmp_15" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [2/4] (5.70ns)   --->   "%tmp_13_6 = fmul float %tmp_26, %tmp_17" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [2/4] (5.70ns)   --->   "%tmp_13_7 = fmul float %tmp_26, %tmp_19" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [3/4] (5.70ns)   --->   "%tmp_13_8 = fmul float %tmp_26, %tmp_21" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [3/4] (5.70ns)   --->   "%tmp_13_9 = fmul float %tmp_26, %tmp_23" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 8.43ns
ST_10 : Operation 109 [3/5] (7.25ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [3/5] (7.25ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [4/5] (7.25ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [4/5] (7.25ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [5/5] (8.42ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [5/5] (8.39ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/4] (5.70ns)   --->   "%tmp_13_6 = fmul float %tmp_26, %tmp_17" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/4] (5.70ns)   --->   "%tmp_13_7 = fmul float %tmp_26, %tmp_19" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [2/4] (5.70ns)   --->   "%tmp_13_8 = fmul float %tmp_26, %tmp_21" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [2/4] (5.70ns)   --->   "%tmp_13_9 = fmul float %tmp_26, %tmp_23" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 8.43ns
ST_11 : Operation 119 [2/5] (7.25ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [2/5] (7.25ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [3/5] (7.25ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [3/5] (7.25ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [4/5] (7.25ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [4/5] (7.25ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [5/5] (8.42ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [5/5] (8.39ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/4] (5.70ns)   --->   "%tmp_13_8 = fmul float %tmp_26, %tmp_21" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/4] (5.70ns)   --->   "%tmp_13_9 = fmul float %tmp_26, %tmp_23" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 8.43ns
ST_12 : Operation 129 [1/5] (7.25ns)   --->   "%acc_0_1 = fadd float %acc_0, %tmp_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/5] (7.25ns)   --->   "%acc_1_1 = fadd float %acc_1, %tmp_13_1" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [2/5] (7.25ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [2/5] (7.25ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [3/5] (7.25ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [3/5] (7.25ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [4/5] (7.25ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [4/5] (7.25ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [5/5] (8.42ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [5/5] (8.39ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.26ns
ST_13 : Operation 139 [1/5] (7.25ns)   --->   "%acc_2_1 = fadd float %acc_2, %tmp_13_2" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/5] (7.25ns)   --->   "%acc_3_1 = fadd float %acc_3, %tmp_13_3" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [2/5] (7.25ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [2/5] (7.25ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [3/5] (7.25ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [3/5] (7.25ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [4/5] (7.25ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [4/5] (7.25ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.26ns
ST_14 : Operation 147 [1/5] (7.25ns)   --->   "%acc_4_1 = fadd float %acc_4, %tmp_13_4" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/5] (7.25ns)   --->   "%acc_5_1 = fadd float %acc_5, %tmp_13_5" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [2/5] (7.25ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [2/5] (7.25ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [3/5] (7.25ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [3/5] (7.25ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.26ns
ST_15 : Operation 153 [1/5] (7.25ns)   --->   "%acc_6_1 = fadd float %acc_6, %tmp_13_6" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/5] (7.25ns)   --->   "%acc_7_1 = fadd float %acc_7, %tmp_13_7" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [2/5] (7.25ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [2/5] (7.25ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind" [mnist_fp32_naive/linear_activation.hpp:24]
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7)" [mnist_fp32_naive/linear_activation.hpp:24]
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mnist_fp32_naive/linear_activation.hpp:25]
ST_16 : Operation 161 [1/5] (7.25ns)   --->   "%acc_8_1 = fadd float %acc_8, %tmp_13_8" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/5] (7.25ns)   --->   "%acc_9_1 = fadd float %acc_9, %tmp_13_9" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp)" [mnist_fp32_naive/linear_activation.hpp:31]
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader7" [mnist_fp32_naive/linear_activation.hpp:24]

 <State 17> : 1.77ns
ST_17 : Operation 165 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_fp32_naive/linear_activation.hpp:33]

 <State 18> : 3.25ns
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%ires = phi i4 [ %ires_1, %1 ], [ 0, %.preheader.preheader ]"
ST_18 : Operation 167 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %ires, -6" [mnist_fp32_naive/linear_activation.hpp:33]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (1.73ns)   --->   "%ires_1 = add i4 %ires, 1" [mnist_fp32_naive/linear_activation.hpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [mnist_fp32_naive/linear_activation.hpp:33]
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_9 = zext i4 %ires to i64" [mnist_fp32_naive/linear_activation.hpp:35]
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%L2_BIAS_addr = getelementptr inbounds [10 x float]* @L2_BIAS, i64 0, i64 %tmp_9" [mnist_fp32_naive/linear_activation.hpp:35]
ST_18 : Operation 172 [2/2] (3.25ns)   --->   "%L2_BIAS_load = load float* %L2_BIAS_addr, align 4" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 19> : 3.25ns
ST_19 : Operation 173 [1/1] (2.63ns)   --->   "%tmp_25 = call float @_ssdm_op_Mux.ap_auto.10float.i4(float %acc_0, float %acc_1, float %acc_2, float %acc_3, float %acc_4, float %acc_5, float %acc_6, float %acc_7, float %acc_8, float %acc_9, i4 %ires)" [mnist_fp32_naive/linear_activation.hpp:29]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/2] (3.25ns)   --->   "%L2_BIAS_load = load float* %L2_BIAS_addr, align 4" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

 <State 20> : 8.43ns
ST_20 : Operation 175 [5/5] (8.42ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 7.26ns
ST_21 : Operation 176 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.26ns
ST_22 : Operation 177 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 7.26ns
ST_23 : Operation 178 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 7.26ns
ST_24 : Operation 179 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %tmp_25, %L2_BIAS_load" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 3.63ns
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [mnist_fp32_naive/linear_activation.hpp:33]
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [mnist_fp32_naive/linear_activation.hpp:33]
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mnist_fp32_naive/linear_activation.hpp:34]
ST_25 : Operation 184 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %data_out_V, float %tmp_1)" [mnist_fp32_naive/linear_activation.hpp:35]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_24)" [mnist_fp32_naive/linear_activation.hpp:36]
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_fp32_naive/linear_activation.hpp:33]

 <State 26> : 0.00ns
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "ret void" [mnist_fp32_naive/linear_activation.hpp:37]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ L2_WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ L2_BIAS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_27     (specinterface    ) [ 000000000000000000000000000]
StgValue_28     (specinterface    ) [ 000000000000000000000000000]
StgValue_29     (br               ) [ 011111111111111110000000000]
acc_9           (phi              ) [ 001111111111111111111111110]
acc_8           (phi              ) [ 001111111111111111111111110]
acc_7           (phi              ) [ 001111111111111101111111110]
acc_6           (phi              ) [ 001111111111111101111111110]
acc_5           (phi              ) [ 001111111111111001111111110]
acc_4           (phi              ) [ 001111111111111001111111110]
acc_3           (phi              ) [ 001111111111110001111111110]
acc_2           (phi              ) [ 001111111111110001111111110]
acc_1           (phi              ) [ 001111111111100001111111110]
acc_0           (phi              ) [ 001111111111100001111111110]
ii              (phi              ) [ 001000000000000000000000000]
exitcond5       (icmp             ) [ 001111111111111110000000000]
ii_2            (add              ) [ 011111111111111110000000000]
StgValue_43     (br               ) [ 000000000000000000000000000]
tmp_s           (zext             ) [ 000000000000000000000000000]
L2_WEIGHTS_addr (getelementptr    ) [ 000100000000000000000000000]
tmp_26          (read             ) [ 001111111111000000000000000]
L2_WEIGHTS_load (load             ) [ 000000000000000000000000000]
tmp_8           (trunc            ) [ 000010000000000000000000000]
tmp_5           (partselect       ) [ 000010000000000000000000000]
tmp_7           (partselect       ) [ 000011000000000000000000000]
tmp_10          (partselect       ) [ 000011000000000000000000000]
tmp_12          (partselect       ) [ 000011100000000000000000000]
tmp_14          (partselect       ) [ 000011100000000000000000000]
tmp_16          (partselect       ) [ 001011110000000000000000000]
tmp_18          (partselect       ) [ 001011110000000000000000000]
tmp_20          (partselect       ) [ 001111111000000000000000000]
tmp_22          (partselect       ) [ 001111111000000000000000000]
tmp_3           (bitcast          ) [ 001001110000000000000000000]
tmp_6           (bitcast          ) [ 001001110000000000000000000]
tmp_2           (bitcast          ) [ 001100111000000000000000000]
tmp_11          (bitcast          ) [ 001100111000000000000000000]
tmp_13          (bitcast          ) [ 001110011100000000000000000]
tmp_15          (bitcast          ) [ 001110011100000000000000000]
tmp_4           (fmul             ) [ 001111101111100000000000000]
tmp_13_1        (fmul             ) [ 001111101111100000000000000]
tmp_17          (bitcast          ) [ 000111001110000000000000000]
tmp_19          (bitcast          ) [ 000111001110000000000000000]
tmp_13_2        (fmul             ) [ 001111100111110000000000000]
tmp_13_3        (fmul             ) [ 001111100111110000000000000]
tmp_21          (bitcast          ) [ 000011100111000000000000000]
tmp_23          (bitcast          ) [ 000011100111000000000000000]
tmp_13_4        (fmul             ) [ 001111100011111000000000000]
tmp_13_5        (fmul             ) [ 001111100011111000000000000]
tmp_13_6        (fmul             ) [ 001111100001111100000000000]
tmp_13_7        (fmul             ) [ 001111100001111100000000000]
tmp_13_8        (fmul             ) [ 001111100000111110000000000]
tmp_13_9        (fmul             ) [ 001111100000111110000000000]
acc_0_1         (fadd             ) [ 011111100000011110000000000]
acc_1_1         (fadd             ) [ 011111100000011110000000000]
acc_2_1         (fadd             ) [ 011011100000001110000000000]
acc_3_1         (fadd             ) [ 011011100000001110000000000]
acc_4_1         (fadd             ) [ 011001100000000110000000000]
acc_5_1         (fadd             ) [ 011001100000000110000000000]
acc_6_1         (fadd             ) [ 011000100000000010000000000]
acc_7_1         (fadd             ) [ 011000100000000010000000000]
empty           (speclooptripcount) [ 000000000000000000000000000]
StgValue_158    (specloopname     ) [ 000000000000000000000000000]
tmp             (specregionbegin  ) [ 000000000000000000000000000]
StgValue_160    (specpipeline     ) [ 000000000000000000000000000]
acc_8_1         (fadd             ) [ 011111111111111110000000000]
acc_9_1         (fadd             ) [ 011111111111111110000000000]
empty_16        (specregionend    ) [ 000000000000000000000000000]
StgValue_164    (br               ) [ 011111111111111110000000000]
StgValue_165    (br               ) [ 000000000000000001111111110]
ires            (phi              ) [ 000000000000000000110000000]
exitcond        (icmp             ) [ 000000000000000000111111110]
ires_1          (add              ) [ 000000000000000001111111110]
StgValue_169    (br               ) [ 000000000000000000000000000]
tmp_9           (zext             ) [ 000000000000000000000000000]
L2_BIAS_addr    (getelementptr    ) [ 000000000000000000110000000]
tmp_25          (mux              ) [ 000000000000000000101111100]
L2_BIAS_load    (load             ) [ 000000000000000000101111100]
tmp_1           (fadd             ) [ 000000000000000000100000010]
empty_17        (speclooptripcount) [ 000000000000000000000000000]
StgValue_181    (specloopname     ) [ 000000000000000000000000000]
tmp_24          (specregionbegin  ) [ 000000000000000000000000000]
StgValue_183    (specpipeline     ) [ 000000000000000000000000000]
StgValue_184    (write            ) [ 000000000000000000000000000]
empty_18        (specregionend    ) [ 000000000000000000000000000]
StgValue_186    (br               ) [ 000000000000000001111111110]
StgValue_187    (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="L2_WEIGHTS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="L2_BIAS">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_BIAS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i320.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10float.i4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_26_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_184_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="1"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_184/25 "/>
</bind>
</comp>

<comp id="139" class="1004" name="L2_WEIGHTS_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="320" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L2_WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="320" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L2_WEIGHTS_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="L2_BIAS_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L2_BIAS_addr/18 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="L2_BIAS_load/18 "/>
</bind>
</comp>

<comp id="163" class="1005" name="acc_9_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_9 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="acc_9_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_9/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="acc_8_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_8 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="acc_8_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="32" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_8/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="acc_7_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_7 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="acc_7_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="32" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_7/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="acc_6_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_6 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="acc_6_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_6/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="acc_5_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_5 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="acc_5_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_5/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="acc_4_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_4 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="acc_4_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_4/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="acc_3_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_3 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="acc_3_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="acc_2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_2 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="acc_2_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="acc_1_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="acc_1_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="acc_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="acc_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="ii_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="1"/>
<pin id="285" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="ii_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="ires_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ires (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="ires_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ires/18 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_0_1/8 acc_2_1/9 acc_4_1/10 acc_6_1/11 acc_8_1/12 tmp_1/20 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="6"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1_1/8 acc_3_1/9 acc_5_1/10 acc_7_1/11 acc_9_1/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/4 tmp_13_2/5 tmp_13_4/6 tmp_13_6/7 tmp_13_8/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_13_1/4 tmp_13_3/5 tmp_13_5/6 tmp_13_7/7 tmp_13_9/8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_1 tmp_1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="exitcond5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="ii_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_s_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_8_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="320" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="320" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="320" slack="0"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="0" index="3" bw="8" slack="0"/>
<pin id="374" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_10_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="320" slack="0"/>
<pin id="382" dir="0" index="2" bw="8" slack="0"/>
<pin id="383" dir="0" index="3" bw="8" slack="0"/>
<pin id="384" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_12_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="320" slack="0"/>
<pin id="392" dir="0" index="2" bw="9" slack="0"/>
<pin id="393" dir="0" index="3" bw="9" slack="0"/>
<pin id="394" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_14_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="320" slack="0"/>
<pin id="402" dir="0" index="2" bw="9" slack="0"/>
<pin id="403" dir="0" index="3" bw="9" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_16_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="320" slack="0"/>
<pin id="412" dir="0" index="2" bw="9" slack="0"/>
<pin id="413" dir="0" index="3" bw="9" slack="0"/>
<pin id="414" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_18_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="320" slack="0"/>
<pin id="422" dir="0" index="2" bw="9" slack="0"/>
<pin id="423" dir="0" index="3" bw="9" slack="0"/>
<pin id="424" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_20_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="320" slack="0"/>
<pin id="432" dir="0" index="2" bw="10" slack="0"/>
<pin id="433" dir="0" index="3" bw="10" slack="0"/>
<pin id="434" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_22_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="320" slack="0"/>
<pin id="442" dir="0" index="2" bw="10" slack="0"/>
<pin id="443" dir="0" index="3" bw="10" slack="0"/>
<pin id="444" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_6_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="2"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_11_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="2"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_13_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="3"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_15_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="3"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_17_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="4"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_19_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="4"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_21_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="5"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_23_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="5"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="exitcond_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="4" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/18 "/>
</bind>
</comp>

<comp id="495" class="1004" name="ires_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ires_1/18 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_9_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/18 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_25_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="3"/>
<pin id="509" dir="0" index="2" bw="32" slack="3"/>
<pin id="510" dir="0" index="3" bw="32" slack="3"/>
<pin id="511" dir="0" index="4" bw="32" slack="3"/>
<pin id="512" dir="0" index="5" bw="32" slack="3"/>
<pin id="513" dir="0" index="6" bw="32" slack="3"/>
<pin id="514" dir="0" index="7" bw="32" slack="3"/>
<pin id="515" dir="0" index="8" bw="32" slack="3"/>
<pin id="516" dir="0" index="9" bw="32" slack="3"/>
<pin id="517" dir="0" index="10" bw="32" slack="3"/>
<pin id="518" dir="0" index="11" bw="4" slack="1"/>
<pin id="519" dir="1" index="12" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/19 "/>
</bind>
</comp>

<comp id="532" class="1005" name="exitcond5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="536" class="1005" name="ii_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ii_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="L2_WEIGHTS_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="1"/>
<pin id="543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="L2_WEIGHTS_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_26_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_8_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_5_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_7_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="2"/>
<pin id="564" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_10_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="2"/>
<pin id="569" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_12_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="3"/>
<pin id="574" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_14_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="3"/>
<pin id="579" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_16_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="4"/>
<pin id="584" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_18_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="4"/>
<pin id="589" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_20_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="5"/>
<pin id="594" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_22_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="5"/>
<pin id="599" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_3_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_6_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_2_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_11_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_13_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_15_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="632" class="1005" name="tmp_4_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_13_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_17_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp_19_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_13_2_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_2 "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_13_3_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_3 "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_21_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_23_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_13_4_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_4 "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp_13_5_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_5 "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_13_6_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_6 "/>
</bind>
</comp>

<comp id="687" class="1005" name="tmp_13_7_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_7 "/>
</bind>
</comp>

<comp id="692" class="1005" name="tmp_13_8_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_8 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_13_9_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_9 "/>
</bind>
</comp>

<comp id="702" class="1005" name="acc_1_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="acc_2_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="acc_3_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="acc_4_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_4_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="acc_5_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_5_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="acc_6_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_6_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="acc_7_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_7_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="acc_8_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_8_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="acc_9_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_9_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="exitcond_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="751" class="1005" name="ires_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ires_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="L2_BIAS_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="1"/>
<pin id="758" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L2_BIAS_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_25_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="766" class="1005" name="L2_BIAS_load_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="L2_BIAS_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="124" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="112" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="310"><net_src comp="271" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="259" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="247" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="235" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="223" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="319"><net_src comp="211" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="199" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="321"><net_src comp="187" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="175" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="323"><net_src comp="163" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="335"><net_src comp="306" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="342"><net_src comp="287" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="287" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="287" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="358"><net_src comp="146" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="146" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="146" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="146" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="146" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="146" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="72" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="415"><net_src comp="54" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="146" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="78" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="146" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="146" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="84" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="86" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="146" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="88" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="90" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="476"><net_src comp="473" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="488"><net_src comp="485" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="493"><net_src comp="298" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="114" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="298" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="116" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="298" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="520"><net_src comp="118" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="521"><net_src comp="271" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="522"><net_src comp="259" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="523"><net_src comp="247" pin="1"/><net_sink comp="506" pin=3"/></net>

<net id="524"><net_src comp="235" pin="1"/><net_sink comp="506" pin=4"/></net>

<net id="525"><net_src comp="223" pin="1"/><net_sink comp="506" pin=5"/></net>

<net id="526"><net_src comp="211" pin="1"/><net_sink comp="506" pin=6"/></net>

<net id="527"><net_src comp="199" pin="1"/><net_sink comp="506" pin=7"/></net>

<net id="528"><net_src comp="187" pin="1"/><net_sink comp="506" pin=8"/></net>

<net id="529"><net_src comp="175" pin="1"/><net_sink comp="506" pin=9"/></net>

<net id="530"><net_src comp="163" pin="1"/><net_sink comp="506" pin=10"/></net>

<net id="531"><net_src comp="294" pin="1"/><net_sink comp="506" pin=11"/></net>

<net id="535"><net_src comp="338" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="344" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="544"><net_src comp="139" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="549"><net_src comp="126" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="555"><net_src comp="355" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="560"><net_src comp="359" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="565"><net_src comp="369" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="570"><net_src comp="379" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="575"><net_src comp="389" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="580"><net_src comp="399" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="585"><net_src comp="409" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="590"><net_src comp="419" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="595"><net_src comp="429" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="600"><net_src comp="439" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="605"><net_src comp="449" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="610"><net_src comp="453" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="615"><net_src comp="457" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="620"><net_src comp="461" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="625"><net_src comp="465" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="630"><net_src comp="469" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="635"><net_src comp="324" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="640"><net_src comp="328" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="645"><net_src comp="473" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="650"><net_src comp="477" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="655"><net_src comp="324" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="660"><net_src comp="328" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="665"><net_src comp="481" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="670"><net_src comp="485" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="675"><net_src comp="324" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="680"><net_src comp="328" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="685"><net_src comp="324" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="690"><net_src comp="328" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="695"><net_src comp="324" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="700"><net_src comp="328" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="705"><net_src comp="311" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="710"><net_src comp="306" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="715"><net_src comp="311" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="720"><net_src comp="306" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="725"><net_src comp="311" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="730"><net_src comp="306" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="735"><net_src comp="311" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="740"><net_src comp="306" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="745"><net_src comp="311" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="750"><net_src comp="489" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="495" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="759"><net_src comp="151" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="764"><net_src comp="506" pin="12"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="769"><net_src comp="158" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="306" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V | {25 }
 - Input state : 
	Port: linear_activation.1 : data_in_V | {3 }
	Port: linear_activation.1 : L2_WEIGHTS | {2 3 }
	Port: linear_activation.1 : L2_BIAS | {18 19 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		ii_2 : 1
		StgValue_43 : 2
		tmp_s : 1
		L2_WEIGHTS_addr : 2
		L2_WEIGHTS_load : 3
	State 3
		tmp_8 : 1
		tmp_5 : 1
		tmp_7 : 1
		tmp_10 : 1
		tmp_12 : 1
		tmp_14 : 1
		tmp_16 : 1
		tmp_18 : 1
		tmp_20 : 1
		tmp_22 : 1
	State 4
		tmp_4 : 1
		tmp_13_1 : 1
	State 5
		tmp_13_2 : 1
		tmp_13_3 : 1
	State 6
		tmp_13_4 : 1
		tmp_13_5 : 1
	State 7
		tmp_13_6 : 1
		tmp_13_7 : 1
	State 8
		tmp_13_8 : 1
		tmp_13_9 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_16 : 1
	State 17
	State 18
		exitcond : 1
		ires_1 : 1
		StgValue_169 : 2
		tmp_9 : 1
		L2_BIAS_addr : 2
		L2_BIAS_load : 3
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		empty_18 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_306        |    2    |   205   |   390   |
|          |         grp_fu_311        |    2    |   205   |   390   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_324        |    3    |   143   |   321   |
|          |         grp_fu_328        |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|    mux   |       tmp_25_fu_506       |    0    |    0    |    55   |
|----------|---------------------------|---------|---------|---------|
|    add   |        ii_2_fu_344        |    0    |    0    |    15   |
|          |       ires_1_fu_495       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      exitcond5_fu_338     |    0    |    0    |    11   |
|          |      exitcond_fu_489      |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|   read   |     tmp_26_read_fu_126    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_184_write_fu_132 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |        tmp_s_fu_350       |    0    |    0    |    0    |
|          |        tmp_9_fu_501       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |        tmp_8_fu_355       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_5_fu_359       |    0    |    0    |    0    |
|          |        tmp_7_fu_369       |    0    |    0    |    0    |
|          |       tmp_10_fu_379       |    0    |    0    |    0    |
|          |       tmp_12_fu_389       |    0    |    0    |    0    |
|partselect|       tmp_14_fu_399       |    0    |    0    |    0    |
|          |       tmp_16_fu_409       |    0    |    0    |    0    |
|          |       tmp_18_fu_419       |    0    |    0    |    0    |
|          |       tmp_20_fu_429       |    0    |    0    |    0    |
|          |       tmp_22_fu_439       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    10   |   696   |   1525  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  L2_BIAS_addr_reg_756 |    4   |
|  L2_BIAS_load_reg_766 |   32   |
|L2_WEIGHTS_addr_reg_541|    6   |
|     acc_0_reg_271     |   32   |
|    acc_1_1_reg_702    |   32   |
|     acc_1_reg_259     |   32   |
|    acc_2_1_reg_707    |   32   |
|     acc_2_reg_247     |   32   |
|    acc_3_1_reg_712    |   32   |
|     acc_3_reg_235     |   32   |
|    acc_4_1_reg_717    |   32   |
|     acc_4_reg_223     |   32   |
|    acc_5_1_reg_722    |   32   |
|     acc_5_reg_211     |   32   |
|    acc_6_1_reg_727    |   32   |
|     acc_6_reg_199     |   32   |
|    acc_7_1_reg_732    |   32   |
|     acc_7_reg_187     |   32   |
|    acc_8_1_reg_737    |   32   |
|     acc_8_reg_175     |   32   |
|    acc_9_1_reg_742    |   32   |
|     acc_9_reg_163     |   32   |
|   exitcond5_reg_532   |    1   |
|    exitcond_reg_747   |    1   |
|      ii_2_reg_536     |    7   |
|       ii_reg_283      |    7   |
|     ires_1_reg_751    |    4   |
|      ires_reg_294     |    4   |
|        reg_332        |   32   |
|     tmp_10_reg_567    |   32   |
|     tmp_11_reg_617    |   32   |
|     tmp_12_reg_572    |   32   |
|    tmp_13_1_reg_637   |   32   |
|    tmp_13_2_reg_652   |   32   |
|    tmp_13_3_reg_657   |   32   |
|    tmp_13_4_reg_672   |   32   |
|    tmp_13_5_reg_677   |   32   |
|    tmp_13_6_reg_682   |   32   |
|    tmp_13_7_reg_687   |   32   |
|    tmp_13_8_reg_692   |   32   |
|    tmp_13_9_reg_697   |   32   |
|     tmp_13_reg_622    |   32   |
|     tmp_14_reg_577    |   32   |
|     tmp_15_reg_627    |   32   |
|     tmp_16_reg_582    |   32   |
|     tmp_17_reg_642    |   32   |
|     tmp_18_reg_587    |   32   |
|     tmp_19_reg_647    |   32   |
|     tmp_20_reg_592    |   32   |
|     tmp_21_reg_662    |   32   |
|     tmp_22_reg_597    |   32   |
|     tmp_23_reg_667    |   32   |
|     tmp_25_reg_761    |   32   |
|     tmp_26_reg_546    |   32   |
|     tmp_2_reg_612     |   32   |
|     tmp_3_reg_602     |   32   |
|     tmp_4_reg_632     |   32   |
|     tmp_5_reg_557     |   32   |
|     tmp_6_reg_607     |   32   |
|     tmp_7_reg_562     |   32   |
|     tmp_8_reg_552     |   32   |
+-----------------------+--------+
|         Total         |  1730  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_146 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   4  |    8   ||    9    |
|   acc_9_reg_163   |  p0  |   2  |  32  |   64   ||    9    |
|   acc_8_reg_175   |  p0  |   2  |  32  |   64   ||    9    |
|   acc_7_reg_187   |  p0  |   2  |  32  |   64   ||    9    |
|   acc_6_reg_199   |  p0  |   2  |  32  |   64   ||    9    |
|   acc_5_reg_211   |  p0  |   2  |  32  |   64   ||    9    |
|   acc_4_reg_223   |  p0  |   2  |  32  |   64   ||    9    |
|   acc_3_reg_235   |  p0  |   2  |  32  |   64   ||    9    |
|   acc_2_reg_247   |  p0  |   2  |  32  |   64   ||    9    |
|   acc_1_reg_259   |  p0  |   2  |  32  |   64   ||    9    |
|   acc_0_reg_271   |  p0  |   2  |  32  |   64   ||    9    |
|    ires_reg_294   |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_306    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_306    |  p1  |   6  |  32  |   192  ||    33   |
|     grp_fu_311    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_311    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_324    |  p1  |  10  |  32  |   320  ||    47   |
|     grp_fu_328    |  p1  |  10  |  32  |   320  ||    47   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2012  || 34.8151 ||   331   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   696  |  1525  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   34   |    -   |   331  |
|  Register |    -   |    -   |  1730  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   34   |  2426  |  1856  |
+-----------+--------+--------+--------+--------+
