 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : top
Version: K-2015.06
Date   : Wed Aug 28 08:53:32 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: P_data[6] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  P_data[6] (in)                                          0.19    2604.19 f
  DUT_1/P_data[6] (serializer)                            0.00    2604.19 f
  DUT_1/parrllel_data_reg[6]/D (EDFFHQX1M)                0.00    2604.19 f
  data arrival time                                               2604.19

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[6]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.19      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                              -2604.19
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.34


  Startpoint: P_data[5] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  P_data[5] (in)                                          0.19    2604.19 f
  DUT_1/P_data[5] (serializer)                            0.00    2604.19 f
  DUT_1/parrllel_data_reg[5]/D (EDFFHQX1M)                0.00    2604.19 f
  data arrival time                                               2604.19

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[5]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.19      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                              -2604.19
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.34


  Startpoint: P_data[1] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  P_data[1] (in)                                          0.19    2604.19 f
  DUT_1/P_data[1] (serializer)                            0.00    2604.19 f
  DUT_1/parrllel_data_reg[1]/D (EDFFHQX1M)                0.00    2604.19 f
  data arrival time                                               2604.19

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[1]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.19      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                              -2604.19
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.34


  Startpoint: P_data[4] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  P_data[4] (in)                                          0.19    2604.19 f
  DUT_1/P_data[4] (serializer)                            0.00    2604.19 f
  DUT_1/parrllel_data_reg[4]/D (EDFFHQX1M)                0.00    2604.19 f
  data arrival time                                               2604.19

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[4]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.19      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                              -2604.19
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.34


  Startpoint: P_data[0] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  P_data[0] (in)                                          0.19    2604.19 f
  DUT_1/P_data[0] (serializer)                            0.00    2604.19 f
  DUT_1/parrllel_data_reg[0]/D (EDFFHQX1M)                0.00    2604.19 f
  data arrival time                                               2604.19

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[0]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.19      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                              -2604.19
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.34


  Startpoint: P_data[3] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  P_data[3] (in)                                          0.20    2604.20 f
  DUT_1/P_data[3] (serializer)                            0.00    2604.20 f
  DUT_1/parrllel_data_reg[3]/D (EDFFHQX1M)                0.00    2604.20 f
  data arrival time                                               2604.20

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[3]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.20      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                              -2604.20
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.34


  Startpoint: P_data[2] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  P_data[2] (in)                                          0.20    2604.20 f
  DUT_1/P_data[2] (serializer)                            0.00    2604.20 f
  DUT_1/parrllel_data_reg[2]/D (EDFFHQX1M)                0.00    2604.20 f
  data arrival time                                               2604.20

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[2]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.20      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                              -2604.20
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.34


  Startpoint: P_data[7] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  P_data[7] (in)                                          0.20    2604.20 f
  DUT_1/P_data[7] (serializer)                            0.00    2604.20 f
  DUT_1/parrllel_data_reg[7]/D (EDFFHQX1M)                0.00    2604.20 f
  data arrival time                                               2604.20

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[7]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.20      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                              -2604.20
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.34


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Par_en (in)                                             0.20    2604.20 f
  DUT_3/Par_en (FSM)                                      0.00    2604.20 f
  DUT_3/U15/Y (AOI32X1M)                                  0.60    2604.80 r
  DUT_3/U14/Y (NOR3X2M)                                   0.28    2605.08 f
  DUT_3/current_state_reg[0]/D (DFFRX4M)                  0.00    2605.08 f
  data arrival time                                               2605.08

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_3/current_state_reg[0]/CK (DFFRX4M)                 0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                              -2605.08
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.06


  Startpoint: Par_type (input port clocked by MASTER_CLK)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 r
  Par_type (in)                            0.17    2604.17 r
  DUT_2/Par_type (Parity)                  0.00    2604.17 r
  DUT_2/U6/Y (XOR3XLM)                     0.67    2604.85 r
  DUT_2/U4/Y (OAI2BB2X1M)                  0.47    2605.32 f
  DUT_2/par_reg/D (DFFRX1M)                0.00    2605.32 f
  data arrival time                                2605.32

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_2/par_reg/CK (DFFRX1M)               0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2605.32
  -----------------------------------------------------------
  slack (MET)                                      2605.33


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U18/Y (NAND2X2M)                   0.34    2605.41 f
  DUT_1/valid_reg_reg/D (DFFRX1M)          0.00    2605.41 f
  data arrival time                                2605.41

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/valid_reg_reg/CK (DFFRX1M)         0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2605.41
  -----------------------------------------------------------
  slack (MET)                                      2605.41


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Par_en (in)                                             0.34    2604.34 r
  DUT_3/Par_en (FSM)                                      0.00    2604.34 r
  DUT_3/U11/Y (NOR2BX2M)                                  0.37    2604.71 f
  DUT_3/U17/Y (AOI21X2M)                                  0.52    2605.24 r
  DUT_3/U16/Y (NOR2X2M)                                   0.23    2605.46 f
  DUT_3/current_state_reg[2]/D (DFFRX4M)                  0.00    2605.46 f
  data arrival time                                               2605.46

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_3/current_state_reg[2]/CK (DFFRX4M)                 0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2605.46
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.45


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Par_en (in)                                             0.20    2604.20 f
  DUT_3/Par_en (FSM)                                      0.00    2604.20 f
  DUT_3/U11/Y (NOR2BX2M)                                  0.85    2605.04 r
  DUT_3/U7/Y (OAI32X2M)                                   0.38    2605.42 f
  DUT_3/U18/Y (AND2X2M)                                   0.28    2605.71 f
  DUT_3/current_state_reg[1]/D (DFFRX4M)                  0.00    2605.71 f
  data arrival time                                               2605.71

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                              -2605.71
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.68


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Data_valid (in)                                         0.69    2604.69 r
  DUT_1/Data_valid (serializer)                           0.00    2604.69 r
  DUT_1/U17/Y (CLKAND2X4M)                                1.01    2605.69 r
  DUT_1/parrllel_data_reg[5]/E (EDFFHQX1M)                0.00    2605.69 r
  data arrival time                                               2605.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[5]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.93


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Data_valid (in)                                         0.69    2604.69 r
  DUT_1/Data_valid (serializer)                           0.00    2604.69 r
  DUT_1/U17/Y (CLKAND2X4M)                                1.01    2605.69 r
  DUT_1/parrllel_data_reg[1]/E (EDFFHQX1M)                0.00    2605.69 r
  data arrival time                                               2605.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[1]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.93


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Data_valid (in)                                         0.69    2604.69 r
  DUT_1/Data_valid (serializer)                           0.00    2604.69 r
  DUT_1/U17/Y (CLKAND2X4M)                                1.01    2605.69 r
  DUT_1/parrllel_data_reg[7]/E (EDFFHQX1M)                0.00    2605.69 r
  data arrival time                                               2605.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[7]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.93


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Data_valid (in)                                         0.69    2604.69 r
  DUT_1/Data_valid (serializer)                           0.00    2604.69 r
  DUT_1/U17/Y (CLKAND2X4M)                                1.01    2605.69 r
  DUT_1/parrllel_data_reg[3]/E (EDFFHQX1M)                0.00    2605.69 r
  data arrival time                                               2605.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[3]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.93


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Data_valid (in)                                         0.69    2604.69 r
  DUT_1/Data_valid (serializer)                           0.00    2604.69 r
  DUT_1/U17/Y (CLKAND2X4M)                                1.01    2605.69 r
  DUT_1/parrllel_data_reg[6]/E (EDFFHQX1M)                0.00    2605.69 r
  data arrival time                                               2605.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[6]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.93


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Data_valid (in)                                         0.69    2604.69 r
  DUT_1/Data_valid (serializer)                           0.00    2604.69 r
  DUT_1/U17/Y (CLKAND2X4M)                                1.01    2605.69 r
  DUT_1/parrllel_data_reg[2]/E (EDFFHQX1M)                0.00    2605.69 r
  data arrival time                                               2605.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[2]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.93


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Data_valid (in)                                         0.69    2604.69 r
  DUT_1/Data_valid (serializer)                           0.00    2604.69 r
  DUT_1/U17/Y (CLKAND2X4M)                                1.01    2605.69 r
  DUT_1/parrllel_data_reg[4]/E (EDFFHQX1M)                0.00    2605.69 r
  data arrival time                                               2605.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[4]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.93


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Data_valid (in)                                         0.69    2604.69 r
  DUT_1/Data_valid (serializer)                           0.00    2604.69 r
  DUT_1/U17/Y (CLKAND2X4M)                                1.01    2605.69 r
  DUT_1/parrllel_data_reg[0]/E (EDFFHQX1M)                0.00    2605.69 r
  data arrival time                                               2605.69

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_1/parrllel_data_reg[0]/CK (EDFFHQX1M)               0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.93


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U14/Y (OAI2BB1X2M)                 0.57    2605.64 r
  DUT_1/U20/Y (OAI2B1X2M)                  0.31    2605.96 f
  DUT_1/ser_data_reg/D (DFFSQX2M)          0.00    2605.96 f
  data arrival time                                2605.96

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/ser_data_reg/CK (DFFSQX2M)         0.00       0.05 r
  library hold time                       -0.11      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                               -2605.96
  -----------------------------------------------------------
  slack (MET)                                      2606.02


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.35 r
  DUT_1/U56/Y (AO2B2X2M)                   0.43    2607.77 f
  DUT_1/counter_reg[3]/D (DFFRX4M)         0.00    2607.77 f
  data arrival time                                2607.77

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[3]/CK (DFFRX4M)        0.00       0.05 r
  library hold time                       -0.03       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                               -2607.77
  -----------------------------------------------------------
  slack (MET)                                      2607.75


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.35 r
  DUT_1/U47/Y (OAI2BB2X1M)                 0.55    2607.90 f
  DUT_1/counter_reg[29]/D (DFFRX1M)        0.00    2607.90 f
  data arrival time                                2607.90

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[29]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2607.90
  -----------------------------------------------------------
  slack (MET)                                      2607.91


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.35 r
  DUT_1/U40/Y (OAI2BB2X1M)                 0.55    2607.90 f
  DUT_1/counter_reg[28]/D (DFFRX1M)        0.00    2607.90 f
  data arrival time                                2607.90

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[28]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2607.90
  -----------------------------------------------------------
  slack (MET)                                      2607.91


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.35 r
  DUT_1/U24/Y (OAI2BB2X1M)                 0.55    2607.90 f
  DUT_1/counter_reg[27]/D (DFFRX1M)        0.00    2607.90 f
  data arrival time                                2607.90

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[27]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2607.90
  -----------------------------------------------------------
  slack (MET)                                      2607.91


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.35 r
  DUT_1/U33/Y (OAI2BB2X1M)                 0.55    2607.90 f
  DUT_1/counter_reg[26]/D (DFFRX1M)        0.00    2607.90 f
  data arrival time                                2607.90

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[26]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2607.90
  -----------------------------------------------------------
  slack (MET)                                      2607.91


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.35 r
  DUT_1/U48/Y (OAI2BB2X1M)                 0.55    2607.90 f
  DUT_1/counter_reg[25]/D (DFFRX1M)        0.00    2607.90 f
  data arrival time                                2607.90

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[25]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2607.90
  -----------------------------------------------------------
  slack (MET)                                      2607.91


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.35 r
  DUT_1/U41/Y (OAI2BB2X1M)                 0.55    2607.90 f
  DUT_1/counter_reg[24]/D (DFFRX1M)        0.00    2607.90 f
  data arrival time                                2607.90

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[24]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2607.90
  -----------------------------------------------------------
  slack (MET)                                      2607.91


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.35 r
  DUT_1/U25/Y (OAI2BB2X1M)                 0.55    2607.90 f
  DUT_1/counter_reg[23]/D (DFFRX1M)        0.00    2607.90 f
  data arrival time                                2607.90

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[23]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2607.90
  -----------------------------------------------------------
  slack (MET)                                      2607.91


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U30/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[2]/D (DFFRX1M)         0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[2]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U31/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[31]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[31]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U32/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[30]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[30]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U34/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[22]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[22]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U49/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[21]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[21]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U42/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[20]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[20]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U26/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[19]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[19]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U35/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[18]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[18]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U50/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[17]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[17]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U43/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[16]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[16]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U27/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[15]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[15]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U36/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[14]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[14]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U51/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[13]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[13]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U44/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[12]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[12]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U28/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[11]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[11]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U37/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[10]/D (DFFRX1M)        0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[10]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U52/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[9]/D (DFFRX1M)         0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[9]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U45/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[8]/D (DFFRX1M)         0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[8]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U29/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[7]/D (DFFRX1M)         0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[7]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U10/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U38/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[6]/D (DFFRX1M)         0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[6]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U53/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[5]/D (DFFRX1M)         0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[5]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U46/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[4]/D (DFFRX1M)         0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[4]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U54/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[0]/D (DFFRX4M)         0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[0]/CK (DFFRX4M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.78    2606.50 r
  DUT_1/U11/Y (CLKBUFX6M)                  1.04    2607.54 r
  DUT_1/U39/Y (OAI2BB2X1M)                 0.61    2608.15 f
  DUT_1/counter_reg[1]/D (DFFRX4M)         0.00    2608.15 f
  data arrival time                                2608.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[1]/CK (DFFRX4M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                               -2608.15
  -----------------------------------------------------------
  slack (MET)                                      2608.16


  Startpoint: DUT_3/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[2]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[2]/QN (DFFRX4M)                 0.58       0.58 f
  DUT_3/U18/Y (AND2X2M)                                   0.32       0.90 f
  DUT_3/current_state_reg[1]/D (DFFRX4M)                  0.00       0.90 f
  data arrival time                                                  0.90

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: DUT_3/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[0]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[0]/Q (DFFRX4M)                  0.79       0.79 r
  DUT_3/U14/Y (NOR3X2M)                                   0.21       0.99 f
  DUT_3/current_state_reg[0]/D (DFFRX4M)                  0.00       0.99 f
  data arrival time                                                  0.99

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_3/current_state_reg[0]/CK (DFFRX4M)                 0.00       0.05 r
  library hold time                                      -0.03       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: DUT_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[1]/CK (DFFRX4M)        0.00       0.00 r
  DUT_1/counter_reg[1]/QN (DFFRX4M)        0.59       0.59 r
  DUT_1/U39/Y (OAI2BB2X1M)                 0.39       0.99 f
  DUT_1/counter_reg[1]/D (DFFRX4M)         0.00       0.99 f
  data arrival time                                   0.99

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[1]/CK (DFFRX4M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)        0.00       0.00 r
  DUT_1/counter_reg[0]/QN (DFFRX4M)        0.59       0.59 r
  DUT_1/U54/Y (OAI2BB2X1M)                 0.39       0.99 f
  DUT_1/counter_reg[0]/D (DFFRX4M)         0.00       0.99 f
  data arrival time                                   0.99

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[0]/CK (DFFRX4M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: DUT_1/ser_data_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/ser_data_reg/CK (DFFSQX2M)         0.00       0.00 r
  DUT_1/ser_data_reg/Q (DFFSQX2M)          0.66       0.66 f
  DUT_1/U20/Y (OAI2B1X2M)                  0.39       1.05 f
  DUT_1/ser_data_reg/D (DFFSQX2M)          0.00       1.05 f
  data arrival time                                   1.05

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/ser_data_reg/CK (DFFSQX2M)         0.00       0.05 r
  library hold time                       -0.11      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -1.05
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: DUT_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[3]/CK (DFFRX4M)        0.00       0.00 r
  DUT_1/counter_reg[3]/Q (DFFRX4M)         0.82       0.82 f
  DUT_1/U56/Y (AO2B2X2M)                   0.36       1.17 f
  DUT_1/counter_reg[3]/D (DFFRX4M)         0.00       1.17 f
  data arrival time                                   1.17

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[3]/CK (DFFRX4M)        0.00       0.05 r
  library hold time                       -0.03       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (DFFRX1M)         0.00       0.00 r
  DUT_1/valid_reg_reg/QN (DFFRX1M)         0.72       0.72 f
  DUT_1/U18/Y (NAND2X2M)                   0.37       1.09 r
  DUT_1/valid_reg_reg/D (DFFRX1M)          0.00       1.09 r
  data arrival time                                   1.09

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/valid_reg_reg/CK (DFFRX1M)         0.00       0.05 r
  library hold time                       -0.17      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: DUT_3/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[2]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[2]/Q (DFFRX4M)                  1.06       1.06 r
  DUT_3/U16/Y (NOR2X2M)                                   0.29       1.34 f
  DUT_3/current_state_reg[2]/D (DFFRX4M)                  0.00       1.34 f
  data arrival time                                                  1.34

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  DUT_3/current_state_reg[2]/CK (DFFRX4M)                 0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: DUT_1/counter_reg[28]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[28]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[28]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U40/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[28]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[28]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[24]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[24]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[24]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U41/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[24]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[24]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[20]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[20]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[20]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U42/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[20]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[20]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[16]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[16]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[16]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U43/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[16]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[16]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[12]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[12]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[12]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U44/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[12]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[12]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[8]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[8]/CK (DFFRX1M)        0.00       0.00 r
  DUT_1/counter_reg[8]/QN (DFFRX1M)        0.85       0.85 r
  DUT_1/U45/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[8]/D (DFFRX1M)         0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[8]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[4]/CK (DFFRX1M)        0.00       0.00 r
  DUT_1/counter_reg[4]/QN (DFFRX1M)        0.85       0.85 r
  DUT_1/U46/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[4]/D (DFFRX1M)         0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[4]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[26]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[26]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[26]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U33/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[26]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[26]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[30]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[30]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[30]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U32/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[30]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[30]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[22]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[22]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[22]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U34/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[22]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[22]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[18]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[18]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[18]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U35/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[18]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[18]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[14]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[14]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[14]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U36/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[14]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[14]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[10]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[10]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[10]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U37/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[10]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[10]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[6]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[6]/CK (DFFRX1M)        0.00       0.00 r
  DUT_1/counter_reg[6]/QN (DFFRX1M)        0.85       0.85 r
  DUT_1/U38/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[6]/D (DFFRX1M)         0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[6]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[29]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[29]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[29]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U47/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[29]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[29]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[25]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[25]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[25]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U48/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[25]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[25]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[21]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[21]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[21]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U49/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[21]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[21]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[17]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[17]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[17]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U50/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[17]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[17]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[13]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[13]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[13]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U51/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[13]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[13]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[9]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[9]/CK (DFFRX1M)        0.00       0.00 r
  DUT_1/counter_reg[9]/QN (DFFRX1M)        0.85       0.85 r
  DUT_1/U52/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[9]/D (DFFRX1M)         0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[9]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[5]/CK (DFFRX1M)        0.00       0.00 r
  DUT_1/counter_reg[5]/QN (DFFRX1M)        0.85       0.85 r
  DUT_1/U53/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[5]/D (DFFRX1M)         0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[5]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[31]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[31]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U31/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[31]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[31]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[27]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[27]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[27]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U24/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[27]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[27]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[23]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[23]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[23]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U25/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[23]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[23]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[19]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[19]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[19]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U26/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[19]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[19]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[15]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[15]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[15]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U27/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[15]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[15]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[11]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[11]/CK (DFFRX1M)       0.00       0.00 r
  DUT_1/counter_reg[11]/QN (DFFRX1M)       0.85       0.85 r
  DUT_1/U28/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[11]/D (DFFRX1M)        0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[11]/CK (DFFRX1M)       0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[7]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[7]/CK (DFFRX1M)        0.00       0.00 r
  DUT_1/counter_reg[7]/QN (DFFRX1M)        0.85       0.85 r
  DUT_1/U29/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[7]/D (DFFRX1M)         0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[7]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/counter_reg[2]/CK (DFFRX1M)        0.00       0.00 r
  DUT_1/counter_reg[2]/QN (DFFRX1M)        0.85       0.85 r
  DUT_1/U30/Y (OAI2BB2X1M)                 0.49       1.34 f
  DUT_1/counter_reg[2]/D (DFFRX1M)         0.00       1.34 f
  data arrival time                                   1.34

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_1/counter_reg[2]/CK (DFFRX1M)        0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.35


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_2/par_reg/CK (DFFRX1M)               0.00       0.00 r
  DUT_2/par_reg/Q (DFFRX1M)                0.84       0.84 f
  DUT_2/U4/Y (OAI2BB2X1M)                  0.56       1.40 f
  DUT_2/par_reg/D (DFFRX1M)                0.00       1.40 f
  data arrival time                                   1.40

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  DUT_2/par_reg/CK (DFFRX1M)               0.00       0.05 r
  library hold time                       -0.06      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -1.40
  -----------------------------------------------------------
  slack (MET)                                         1.41


  Startpoint: DUT_3/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: Busy (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[2]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[2]/QN (DFFRX4M)                 0.58       0.58 f
  DUT_3/U9/Y (AO21X2M)                                    0.65       1.22 f
  DUT_3/U10/Y (OR2X8M)                                    0.66       1.89 f
  DUT_3/Busy (FSM)                                        0.00       1.89 f
  Busy (out)                                              0.00       1.89 f
  data arrival time                                                  1.89

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                               -2604.00   -2603.95
  data required time                                             -2603.95
  --------------------------------------------------------------------------
  data required time                                             -2603.95
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.84


  Startpoint: DUT_1/ser_data_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: TX_out (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/ser_data_reg/CK (DFFSQX2M)         0.00       0.00 r
  DUT_1/ser_data_reg/Q (DFFSQX2M)          0.66       0.66 f
  DUT_1/ser_data (serializer)              0.00       0.66 f
  DUT_4/ser_data (mux)                     0.00       0.66 f
  DUT_4/U5/Y (AOI22X1M)                    0.57       1.24 r
  DUT_4/U2/Y (OAI2B2X1M)                   0.43       1.67 f
  DUT_4/U1/Y (CLKBUFX8M)                   0.98       2.65 f
  DUT_4/TX_out (mux)                       0.00       2.65 f
  TX_out (out)                             0.00       2.65 f
  data arrival time                                   2.65

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  output external delay                -2604.00   -2603.95
  data required time                              -2603.95
  -----------------------------------------------------------
  data required time                              -2603.95
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                      2606.60


1
