INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/ip/InstROM_1/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPass
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/test_CPU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU1
