################################################################################
# Automatically-generated file. Do not edit!
################################################################################

SHELL = cmd.exe

# Add inputs and outputs from these tool invocations to the build variables 
ASM_SRCS += \
../fpu32/vector/abs_SP_CV.asm \
../fpu32/vector/abs_SP_CV_2.asm \
../fpu32/vector/abs_SP_CV_TMU0.asm \
../fpu32/vector/add_SP_CSxCV.asm \
../fpu32/vector/add_SP_CVxCV.asm \
../fpu32/vector/iabs_SP_CV.asm \
../fpu32/vector/iabs_SP_CV_2.asm \
../fpu32/vector/iabs_SP_CV_TMU0.asm \
../fpu32/vector/mac_SP_CVxCV.asm \
../fpu32/vector/mac_SP_RVxCV.asm \
../fpu32/vector/mac_SP_i16RVxCV.asm \
../fpu32/vector/maxidx_SP_RV_2.asm \
../fpu32/vector/mean_SP_CV_2.asm \
../fpu32/vector/mpy_SP_CSxCS.asm \
../fpu32/vector/mpy_SP_CVxCV.asm \
../fpu32/vector/mpy_SP_CVxCVC.asm \
../fpu32/vector/mpy_SP_RMxRM.asm \
../fpu32/vector/mpy_SP_RMxRM_2.asm \
../fpu32/vector/mpy_SP_RSxRV_2.asm \
../fpu32/vector/mpy_SP_RSxRVxRV_2.asm \
../fpu32/vector/mpy_SP_RVxCV.asm \
../fpu32/vector/mpy_SP_RVxRV_2.asm \
../fpu32/vector/rnd_SP_RS.asm \
../fpu32/vector/sub_SP_CSxCV.asm \
../fpu32/vector/sub_SP_CVxCV.asm 

C_SRCS += \
../fpu32/vector/median_SP_RV.c \
../fpu32/vector/median_noreorder_SP_RV.c \
../fpu32/vector/qsort_SP_RV.c 

C_DEPS += \
./fpu32/vector/median_SP_RV.d \
./fpu32/vector/median_noreorder_SP_RV.d \
./fpu32/vector/qsort_SP_RV.d 

OBJS += \
./fpu32/vector/abs_SP_CV.obj \
./fpu32/vector/abs_SP_CV_2.obj \
./fpu32/vector/abs_SP_CV_TMU0.obj \
./fpu32/vector/add_SP_CSxCV.obj \
./fpu32/vector/add_SP_CVxCV.obj \
./fpu32/vector/iabs_SP_CV.obj \
./fpu32/vector/iabs_SP_CV_2.obj \
./fpu32/vector/iabs_SP_CV_TMU0.obj \
./fpu32/vector/mac_SP_CVxCV.obj \
./fpu32/vector/mac_SP_RVxCV.obj \
./fpu32/vector/mac_SP_i16RVxCV.obj \
./fpu32/vector/maxidx_SP_RV_2.obj \
./fpu32/vector/mean_SP_CV_2.obj \
./fpu32/vector/median_SP_RV.obj \
./fpu32/vector/median_noreorder_SP_RV.obj \
./fpu32/vector/mpy_SP_CSxCS.obj \
./fpu32/vector/mpy_SP_CVxCV.obj \
./fpu32/vector/mpy_SP_CVxCVC.obj \
./fpu32/vector/mpy_SP_RMxRM.obj \
./fpu32/vector/mpy_SP_RMxRM_2.obj \
./fpu32/vector/mpy_SP_RSxRV_2.obj \
./fpu32/vector/mpy_SP_RSxRVxRV_2.obj \
./fpu32/vector/mpy_SP_RVxCV.obj \
./fpu32/vector/mpy_SP_RVxRV_2.obj \
./fpu32/vector/qsort_SP_RV.obj \
./fpu32/vector/rnd_SP_RS.obj \
./fpu32/vector/sub_SP_CSxCV.obj \
./fpu32/vector/sub_SP_CVxCV.obj 

ASM_DEPS += \
./fpu32/vector/abs_SP_CV.d \
./fpu32/vector/abs_SP_CV_2.d \
./fpu32/vector/abs_SP_CV_TMU0.d \
./fpu32/vector/add_SP_CSxCV.d \
./fpu32/vector/add_SP_CVxCV.d \
./fpu32/vector/iabs_SP_CV.d \
./fpu32/vector/iabs_SP_CV_2.d \
./fpu32/vector/iabs_SP_CV_TMU0.d \
./fpu32/vector/mac_SP_CVxCV.d \
./fpu32/vector/mac_SP_RVxCV.d \
./fpu32/vector/mac_SP_i16RVxCV.d \
./fpu32/vector/maxidx_SP_RV_2.d \
./fpu32/vector/mean_SP_CV_2.d \
./fpu32/vector/mpy_SP_CSxCS.d \
./fpu32/vector/mpy_SP_CVxCV.d \
./fpu32/vector/mpy_SP_CVxCVC.d \
./fpu32/vector/mpy_SP_RMxRM.d \
./fpu32/vector/mpy_SP_RMxRM_2.d \
./fpu32/vector/mpy_SP_RSxRV_2.d \
./fpu32/vector/mpy_SP_RSxRVxRV_2.d \
./fpu32/vector/mpy_SP_RVxCV.d \
./fpu32/vector/mpy_SP_RVxRV_2.d \
./fpu32/vector/rnd_SP_RS.d \
./fpu32/vector/sub_SP_CSxCV.d \
./fpu32/vector/sub_SP_CVxCV.d 

OBJS__QUOTED += \
"fpu32\vector\abs_SP_CV.obj" \
"fpu32\vector\abs_SP_CV_2.obj" \
"fpu32\vector\abs_SP_CV_TMU0.obj" \
"fpu32\vector\add_SP_CSxCV.obj" \
"fpu32\vector\add_SP_CVxCV.obj" \
"fpu32\vector\iabs_SP_CV.obj" \
"fpu32\vector\iabs_SP_CV_2.obj" \
"fpu32\vector\iabs_SP_CV_TMU0.obj" \
"fpu32\vector\mac_SP_CVxCV.obj" \
"fpu32\vector\mac_SP_RVxCV.obj" \
"fpu32\vector\mac_SP_i16RVxCV.obj" \
"fpu32\vector\maxidx_SP_RV_2.obj" \
"fpu32\vector\mean_SP_CV_2.obj" \
"fpu32\vector\median_SP_RV.obj" \
"fpu32\vector\median_noreorder_SP_RV.obj" \
"fpu32\vector\mpy_SP_CSxCS.obj" \
"fpu32\vector\mpy_SP_CVxCV.obj" \
"fpu32\vector\mpy_SP_CVxCVC.obj" \
"fpu32\vector\mpy_SP_RMxRM.obj" \
"fpu32\vector\mpy_SP_RMxRM_2.obj" \
"fpu32\vector\mpy_SP_RSxRV_2.obj" \
"fpu32\vector\mpy_SP_RSxRVxRV_2.obj" \
"fpu32\vector\mpy_SP_RVxCV.obj" \
"fpu32\vector\mpy_SP_RVxRV_2.obj" \
"fpu32\vector\qsort_SP_RV.obj" \
"fpu32\vector\rnd_SP_RS.obj" \
"fpu32\vector\sub_SP_CSxCV.obj" \
"fpu32\vector\sub_SP_CVxCV.obj" 

C_DEPS__QUOTED += \
"fpu32\vector\median_SP_RV.d" \
"fpu32\vector\median_noreorder_SP_RV.d" \
"fpu32\vector\qsort_SP_RV.d" 

ASM_DEPS__QUOTED += \
"fpu32\vector\abs_SP_CV.d" \
"fpu32\vector\abs_SP_CV_2.d" \
"fpu32\vector\abs_SP_CV_TMU0.d" \
"fpu32\vector\add_SP_CSxCV.d" \
"fpu32\vector\add_SP_CVxCV.d" \
"fpu32\vector\iabs_SP_CV.d" \
"fpu32\vector\iabs_SP_CV_2.d" \
"fpu32\vector\iabs_SP_CV_TMU0.d" \
"fpu32\vector\mac_SP_CVxCV.d" \
"fpu32\vector\mac_SP_RVxCV.d" \
"fpu32\vector\mac_SP_i16RVxCV.d" \
"fpu32\vector\maxidx_SP_RV_2.d" \
"fpu32\vector\mean_SP_CV_2.d" \
"fpu32\vector\mpy_SP_CSxCS.d" \
"fpu32\vector\mpy_SP_CVxCV.d" \
"fpu32\vector\mpy_SP_CVxCVC.d" \
"fpu32\vector\mpy_SP_RMxRM.d" \
"fpu32\vector\mpy_SP_RMxRM_2.d" \
"fpu32\vector\mpy_SP_RSxRV_2.d" \
"fpu32\vector\mpy_SP_RSxRVxRV_2.d" \
"fpu32\vector\mpy_SP_RVxCV.d" \
"fpu32\vector\mpy_SP_RVxRV_2.d" \
"fpu32\vector\rnd_SP_RS.d" \
"fpu32\vector\sub_SP_CSxCV.d" \
"fpu32\vector\sub_SP_CVxCV.d" 

ASM_SRCS__QUOTED += \
"../fpu32/vector/abs_SP_CV.asm" \
"../fpu32/vector/abs_SP_CV_2.asm" \
"../fpu32/vector/abs_SP_CV_TMU0.asm" \
"../fpu32/vector/add_SP_CSxCV.asm" \
"../fpu32/vector/add_SP_CVxCV.asm" \
"../fpu32/vector/iabs_SP_CV.asm" \
"../fpu32/vector/iabs_SP_CV_2.asm" \
"../fpu32/vector/iabs_SP_CV_TMU0.asm" \
"../fpu32/vector/mac_SP_CVxCV.asm" \
"../fpu32/vector/mac_SP_RVxCV.asm" \
"../fpu32/vector/mac_SP_i16RVxCV.asm" \
"../fpu32/vector/maxidx_SP_RV_2.asm" \
"../fpu32/vector/mean_SP_CV_2.asm" \
"../fpu32/vector/mpy_SP_CSxCS.asm" \
"../fpu32/vector/mpy_SP_CVxCV.asm" \
"../fpu32/vector/mpy_SP_CVxCVC.asm" \
"../fpu32/vector/mpy_SP_RMxRM.asm" \
"../fpu32/vector/mpy_SP_RMxRM_2.asm" \
"../fpu32/vector/mpy_SP_RSxRV_2.asm" \
"../fpu32/vector/mpy_SP_RSxRVxRV_2.asm" \
"../fpu32/vector/mpy_SP_RVxCV.asm" \
"../fpu32/vector/mpy_SP_RVxRV_2.asm" \
"../fpu32/vector/rnd_SP_RS.asm" \
"../fpu32/vector/sub_SP_CSxCV.asm" \
"../fpu32/vector/sub_SP_CVxCV.asm" 

C_SRCS__QUOTED += \
"../fpu32/vector/median_SP_RV.c" \
"../fpu32/vector/median_noreorder_SP_RV.c" \
"../fpu32/vector/qsort_SP_RV.c" 


