transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

<<<<<<< HEAD
vlog -vlog01compat -work work +incdir+C:/Users/bledy/OneDrive/Documents/GitHub/cs3710 {C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/PSR_reg.v}
vlog -vlog01compat -work work +incdir+C:/Users/bledy/OneDrive/Documents/GitHub/cs3710 {C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/register.v}
vlog -vlog01compat -work work +incdir+C:/Users/bledy/OneDrive/Documents/GitHub/cs3710 {C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/cpu.v}
vlog -vlog01compat -work work +incdir+C:/Users/bledy/OneDrive/Documents/GitHub/cs3710 {C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/mux2.v}
vlog -vlog01compat -work work +incdir+C:/Users/bledy/OneDrive/Documents/GitHub/cs3710 {C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v}
vlog -vlog01compat -work work +incdir+C:/Users/bledy/OneDrive/Documents/GitHub/cs3710 {C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/registerFile.v}

vlog -vlog01compat -work work +incdir+C:/Users/bledy/OneDrive/Documents/GitHub/cs3710 {C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/registerFile_tb.v}
=======
vlog -vlog01compat -work work +incdir+/home/ella/Documents/School/CS3710/cpu {/home/ella/Documents/School/CS3710/cpu/PSR_reg.v}
vlog -vlog01compat -work work +incdir+/home/ella/Documents/School/CS3710/cpu {/home/ella/Documents/School/CS3710/cpu/register.v}
vlog -vlog01compat -work work +incdir+/home/ella/Documents/School/CS3710/cpu {/home/ella/Documents/School/CS3710/cpu/cpu.v}
vlog -vlog01compat -work work +incdir+/home/ella/Documents/School/CS3710/cpu {/home/ella/Documents/School/CS3710/cpu/mux2.v}
vlog -vlog01compat -work work +incdir+/home/ella/Documents/School/CS3710/cpu {/home/ella/Documents/School/CS3710/cpu/alu.v}
vlog -vlog01compat -work work +incdir+/home/ella/Documents/School/CS3710/cpu {/home/ella/Documents/School/CS3710/cpu/registerFile.v}

vlog -vlog01compat -work work +incdir+/home/ella/Documents/School/CS3710/cpu {/home/ella/Documents/School/CS3710/cpu/registerFile_tb.v}
>>>>>>> a88e35300db4a712c46adc2a56a53398e19eacbd

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  registerFile_tb

add wave *
view structure
view signals
run -all
