
*** Running vivado
    with args -log alu4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu4.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source alu4.tcl -notrace
Command: synth_design -top alu4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3040 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 496.785 ; gain = 186.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu4' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/alu4.vhd:28]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'LogAND' declared at 'C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/LogAND.vhd:6' bound to instance 'and_comp' of component 'LogAND' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/alu4.vhd:72]
INFO: [Synth 8-638] synthesizing module 'LogAND' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/LogAND.vhd:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LogAND' (1#1) [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/LogAND.vhd:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'LogOR' declared at 'C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/LogOR.vhd:6' bound to instance 'or_comp' of component 'LogOR' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/alu4.vhd:76]
INFO: [Synth 8-638] synthesizing module 'LogOR' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/LogOR.vhd:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LogOR' (2#1) [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/LogOR.vhd:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'LogXOR' declared at 'C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/LogXOR.vhd:6' bound to instance 'xor_comp' of component 'LogXOR' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/alu4.vhd:80]
INFO: [Synth 8-638] synthesizing module 'LogXOR' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/LogXOR.vhd:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LogXOR' (3#1) [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/LogXOR.vhd:13]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/sllN.vhd:29]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (4#1) [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/sllN.vhd:29]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/srlN.vhd:29]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (5#1) [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/srlN.vhd:29]
INFO: [Synth 8-638] synthesizing module 'ShiftArithmeticRight' [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/ShiftArithmeticRight.vhd:29]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftArithmeticRight' (6#1) [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/ShiftArithmeticRight.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alu4' (7#1) [C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/alu4.vhd:28]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 562.270 ; gain = 252.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 562.270 ; gain = 252.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 562.270 ; gain = 252.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 562.270 ; gain = 252.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module LogXOR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 707.566 ; gain = 397.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 713.223 ; gain = 403.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 713.223 ; gain = 403.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 713.266 ; gain = 403.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 713.266 ; gain = 403.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 713.266 ; gain = 403.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 713.266 ; gain = 403.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 713.266 ; gain = 403.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 713.266 ; gain = 403.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |    15|
|3     |LUT4 |    19|
|4     |LUT5 |    73|
|5     |LUT6 |   171|
|6     |IBUF |    68|
|7     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   379|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 713.266 ; gain = 403.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 713.266 ; gain = 403.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 713.266 ; gain = 403.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.375 ; gain = 512.809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.runs/synth_1/alu4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu4_utilization_synth.rpt -pb alu4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 18:12:42 2024...
