<profile>

<ReportVersion>
<Version>2019.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu9eg-ffvb1156-2-e</Part>
<TopModelName>CCL</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.543</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>1190653</Best-caseLatency>
<Average-caseLatency>1256042</Average-caseLatency>
<Worst-caseLatency>1421692</Worst-caseLatency>
<Best-caseRealTimeLatency>11.907 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>12.560 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>14.217 ms</Worst-caseRealTimeLatency>
<Interval-min>1190653</Interval-min>
<Interval-max>1421692</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<first_row>
<TripCount>479</TripCount>
<Latency>958</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>3</PipelineDepth>
</first_row>
<Loop2>
<TripCount>129120</TripCount>
<Latency>387361</Latency>
<PipelineII>3</PipelineII>
<PipelineDepth>5</PipelineDepth>
</Loop2>
<second_pass_Y_second_pass_X>
<TripCount>129600</TripCount>
<Latency>129602</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</second_pass_Y_second_pass_X>
<init_sizes_table>
<TripCount>700</TripCount>
<Latency>3500</Latency>
<IterationLatency>5</IterationLatency>
</init_sizes_table>
<count_label_size_Y_count_label_size_X>
<TripCount>129600</TripCount>
<Latency>259200</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>3</PipelineDepth>
</count_label_size_Y_count_label_size_X>
<Loop6>
<TripCount>129600</TripCount>
<Latency>129601</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</Loop6>
<exloop1>
<TripCount>6</TripCount>
<Latency>
<range>
<min>150612</min>
<max>381552</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>25102</min>
<max>63592</max>
</range>
</IterationLatency>
<exloop2>
<TripCount>10</TripCount>
<Latency>
<range>
<min>25100</min>
<max>63590</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2510</min>
<max>6359</max>
</range>
</IterationLatency>
<loop4_loop5>
<TripCount>2500</TripCount>
<Latency>2502</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</loop4_loop5>
<exloop2.2>
<TripCount>
<range>
<min>1</min>
<max>200</max>
</range>
</TripCount>
<Latency>
<range>
<min>1</min>
<max>200</max>
</range>
</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</exloop2.2>
</exloop2>
</exloop1>
<Loop8>
<TripCount>129600</TripCount>
<Latency>129600</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</Loop8>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>915</BRAM_18K>
<DSP48E>6</DSP48E>
<FF>88721</FF>
<LUT>90562</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>1824</BRAM_18K>
<DSP48E>2520</DSP48E>
<FF>548160</FF>
<LUT>274080</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>CCL</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>CCL</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>CCL</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>CCL</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>CCL</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>CCL</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>CCL</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Luminance_img_V_V_dout</name>
<Object>Luminance_img_V_V</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Luminance_img_V_V_empty_n</name>
<Object>Luminance_img_V_V</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>Luminance_img_V_V_read</name>
<Object>Luminance_img_V_V</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>LI_V_V_din</name>
<Object>LI_V_V</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>LI_V_V_full_n</name>
<Object>LI_V_V</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>LI_V_V_write</name>
<Object>LI_V_V</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
