[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":" verilog "
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~And|And>io_out",
    "sources":[
      "~And|And>io_in1",
      "~And|And>io_in2"
    ]
  }
]