###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =      5596214   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =      7208281   # Number of read requests issued
num_writes_done                =      1928254   # Number of read requests issued
num_cycles                     =    125132921   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =           93   # Number of epochs
num_read_cmds                  =      7207957   # Number of READ/READP commands
num_act_cmds                   =      2788533   # Number of ACT commands
num_write_row_hits             =       757846   # Number of write row buffer hits
num_pre_cmds                   =      2788515   # Number of PRE commands
num_write_cmds                 =      1928244   # Number of WRITE/WRITEP commands
num_ondemand_pres              =      2496953   # Number of ondemend PRE commands
num_ref_cmds                   =        24068   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =      9283354   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      9164747   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =    115849567   # Cyles of rank active rank.0
rank_active_cycles.1           =    115968174   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      5664843   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1545336   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       853902   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       406922   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       252210   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       132848   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        87163   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        60741   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        39857   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        22564   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        70151   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =          324   # Read request latency (cycles)
read_latency[20-39]            =      4146920   # Read request latency (cycles)
read_latency[40-59]            =       678392   # Read request latency (cycles)
read_latency[60-79]            =      1253848   # Read request latency (cycles)
read_latency[80-99]            =       236378   # Read request latency (cycles)
read_latency[100-119]          =       164510   # Read request latency (cycles)
read_latency[120-139]          =       142068   # Read request latency (cycles)
read_latency[140-159]          =       111380   # Read request latency (cycles)
read_latency[160-179]          =        76362   # Read request latency (cycles)
read_latency[180-199]          =        53423   # Read request latency (cycles)
read_latency[200-]             =       344676   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           77   # Write cmd latency (cycles)
write_latency[40-59]           =         1126   # Write cmd latency (cycles)
write_latency[60-79]           =        36589   # Write cmd latency (cycles)
write_latency[80-99]           =        86864   # Write cmd latency (cycles)
write_latency[100-119]         =        71461   # Write cmd latency (cycles)
write_latency[120-139]         =        62998   # Write cmd latency (cycles)
write_latency[140-159]         =        93832   # Write cmd latency (cycles)
write_latency[160-179]         =        99242   # Write cmd latency (cycles)
write_latency[180-199]         =        85934   # Write cmd latency (cycles)
write_latency[200-]            =      1390118   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  4.51029e+10   # Refresh energy
write_energy                   =  1.05143e+10   # Write energy
act_energy                     =  2.27009e+10   # Activation energy
read_energy                    =  4.42857e+10   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  9.11968e+10   # Active standby energy rank.0
act_stb_energy.1               =  9.12901e+10   # Active standby energy rank.1
pre_stb_energy.0               =  6.23841e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.15871e+09   # Precharge standby energy rank.1
average_interarrival           =      13.6959   # Average request interarrival latency (cycles)
average_read_latency           =      62.0792   # Average read request latency (cycles)
average_power                  =       2537.2   # Average power (mW)
average_bandwidth              =      6.23058   # Average bandwidth
total_energy                   =  3.17488e+11   # Total energy (pJ)
