<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ch_unit</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axi_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>playback_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>playback_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ch_unit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c6cc00f2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ch_unit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4cb8830d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>ch_unit_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9e611cf2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3d1eb463</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>playback_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_gpio_set_ram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N_ADDR_BITS&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_gpio_loop_playback</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_gpio_write_ram</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_gpio_din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ch_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_gpio_addr_readback</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N_ADDR_BITS&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_gpio_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_gpio_write_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_gpio_playback_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_gpio_write_stop_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_gpio_stop_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.N_ADDR_BITS&apos;)) - 1)">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_gpio_playback_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>N_ADDR_BITS</spirit:name>
        <spirit:displayName>N Addr Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N_ADDR_BITS">20</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MEM_DEPTH</spirit:name>
        <spirit:displayName>Mem Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MEM_DEPTH">1048576</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>MEM_INIT_FILE</spirit:name>
        <spirit:displayName>Mem Init File</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MEM_INIT_FILE">/home/adam/repos/sig_replay/mem_init_files/65k_10.txt</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/bram_blk_mem_gen_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_bram_0</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/bd/bram/synth/bram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/bd/bram/bram_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_bram</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/bd/bram/hdl/bram_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/src/pos_oneshot.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/src/ram_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/src/ch_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b3a7ea71</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/bram_blk_mem_gen_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_bram_0</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/bd/bram/sim/bram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/bd/bram/sim/bram.protoinst</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/bd/bram/hdl/bram_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/src/pos_oneshot.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/src/ram_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/src/ch_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/imports/src/ch_unit_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ch_unit_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3d1eb463</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ch_unit_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>N_ADDR_BITS</spirit:name>
      <spirit:displayName>N Addr Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.N_ADDR_BITS">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MEM_DEPTH</spirit:name>
      <spirit:displayName>Mem Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MEM_DEPTH">1048576</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MEM_INIT_FILE</spirit:name>
      <spirit:displayName>Mem Init File</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.MEM_INIT_FILE">/home/adam/repos/sig_replay/mem_init_files/65k_10.txt</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ch_unit_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ch_unit_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-02-06T21:07:14Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49ff1c8f_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ee8fd4_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c21996_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359e90c3_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d30c5e2_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323617e8_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72054109_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d743831_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0b067b_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3450d686_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6a91fe_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65266eef_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3013b8c4_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1407bae6_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34924b5a_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d582165_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724025c_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1250b0e4_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298c6606_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afcc550_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588898f1_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6581c58f_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d3f0c1_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@817d4d6_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6668e42b_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f714f6e_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170f8e84_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff9fb5d_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5059152d_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84a62b5_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0f9b24_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cbb6ed_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ea79e3_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475535b4_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc09abc_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4134d081_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6018eafa_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c384736_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20baac8_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d66c1d_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72045a11_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea6a689_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f660fc4_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ba4129_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ee47e5_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189dea02_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188ff6c0_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbbd78f_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625ea022_ARCHIVE_LOCATION">/home/rayc/Documents/CAERUS/ip_repo/ch_unit/ch_unit.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="06faf67c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="eb8b68f6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="75b7315b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="aa050dc0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="409929ed"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
