# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../250320_fifo_tx_rx.srcs/sources_1/new/Real_Top.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/new/Top_module.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/btn_debounce.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/imports/sources_1/new/clock_dp.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/imports/new/fifo.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/new/fifo_rx.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_cu.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/new/uart_cu.v" \
"../../../../250320_fifo_tx_rx.srcs/sources_1/imports/new/uart_fsm.v" \
"../../../../250320_fifo_tx_rx.srcs/sim_1/imports/new/tb_top_module.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
