INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/lab4s_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-307] analyzing entity Multiplier
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-307] analyzing entity MuxInt
INFO: [VRFC 10-307] analyzing entity Mux3
INFO: [VRFC 10-307] analyzing entity ThreeStateBuff
INFO: [VRFC 10-307] analyzing entity Controller
INFO: [VRFC 10-307] analyzing entity DCT_str
