--------------------------------------------------------------------------------
-- Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: K.39
--  \   \         Application: netgen
--  /   /         Filename: div1.vhd
-- /___/   /\     Timestamp: Tue Mar 10 19:05:57 2009
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -w -sim -ofmt vhdl /home/brandyn/fpga-image-registration/modules/gauss_elim/tmp/_cg/div1.ngc /home/brandyn/fpga-image-registration/modules/gauss_elim/tmp/_cg/div1.vhd 
-- Device	: 5vsx50tff1136-1
-- Input file	: /home/brandyn/fpga-image-registration/modules/gauss_elim/tmp/_cg/div1.ngc
-- Output file	: /home/brandyn/fpga-image-registration/modules/gauss_elim/tmp/_cg/div1.vhd
-- # of Entities	: 1
-- Design Name	: div1
-- Xilinx	: /home/brandyn/Xilinx10.1i/ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity div1 is
  port (
    rfd : out STD_LOGIC; 
    rdy : out STD_LOGIC; 
    nd : in STD_LOGIC := 'X'; 
    clk : in STD_LOGIC := 'X'; 
    divide_by_zero : out STD_LOGIC; 
    dividend : in STD_LOGIC_VECTOR ( 26 downto 0 ); 
    quotient : out STD_LOGIC_VECTOR ( 26 downto 0 ); 
    divisor : in STD_LOGIC_VECTOR ( 26 downto 0 ); 
    fractional : out STD_LOGIC_VECTOR ( 18 downto 0 ) 
  );
end div1;

architecture STRUCTURE of div1 is
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_15_2585 : STD_LOGIC; 
  signal BU2_Mshreg_rdy_2584 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_3_2583 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_12_2582 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_0_2581 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_2_2580 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_3_2579 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_1_2578 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_5_2577 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_6_2576 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_4_2575 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_7_2574 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_8_2573 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_10_2572 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_11_2571 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_9_2570 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_12_2569 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_13_2568 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_15_2567 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_14_2566 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_2_2564 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_pipe_10_2563 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_8_2562 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_13_2561 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_12_2560 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_18_2559 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_17_2558 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_0_2557 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_16_2556 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_15_2555 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_13_2554 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_12_2553 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_14_2552 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_11_2551 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_10_2550 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_8_2549 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_7_2548 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_9_2547 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_5_2546 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_4_2545 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_6_2544 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_2_2543 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_1_2542 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_3_2541 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_0_2540 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_15_2539 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_13_2538 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_12_2537 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_14_2536 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_10_2535 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_9_2534 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_11_2533 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_7_2532 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_6_2531 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_8_2530 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_5_2529 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_4_2528 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_2_2527 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_1_2526 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_3_2525 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_15_2524 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_14_2523 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_0_2522 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_12_2521 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_11_2520 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_13_2519 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_10_2518 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_9_2517 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_7_2516 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_6_2515 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_8_2514 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_5_2513 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_4_2512 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_2_2511 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_1_2510 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_3_2509 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_0_2508 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_15_2507 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_13_2506 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_12_2505 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_14_2504 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_10_2503 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_9_2502 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_11_2501 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_7_2500 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_6_2499 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_8_2498 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_5_2497 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_4_2496 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_2_2495 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_1_2494 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_3_2493 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_pipe_4_2492 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_1_2491 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_0_2490 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_0_2489 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_1_2488 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_0_2487 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_2_2486 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_3_2485 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_5_2484 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_0_2483 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_4_2482 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_2_2481 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_3_2480 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_1_2479 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_5_2478 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_6_2477 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_4_2476 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_7_2475 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_8_2474 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_10_2473 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_11_2472 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_9_2471 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_12_2470 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_13_2469 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_15_2468 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_16_2467 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_14_2466 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_17_2465 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_18_2464 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_20_2463 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_21_2462 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_19_2461 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_23_2460 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_24_2459 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_22_2458 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_26_2457 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_0_2456 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_25_2455 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_1_2454 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_2_2453 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_4_2452 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_5_2451 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_3_2450 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_7_2449 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_8_2448 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_6_2447 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_10_2446 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_11_2445 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_9_2444 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_12_2443 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_13_2442 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_15_2441 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_14_2440 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_16_2439 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_17_2438 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_18_2437 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_20_2436 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_21_2435 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_19_2434 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_23_2433 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_24_2432 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_22_2431 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_26_2430 : STD_LOGIC; 
  signal BU2_Mshreg_divide_by_zero_2429 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_25_2428 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_1_2426 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_first_q_2425 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_first_q_2424 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_4_2423 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_9_2422 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_8_2421 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_7_2420 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_5_2419 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_4_2418 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_6_2417 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_2_2416 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_1_2415 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_3_2414 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_pipe_4_2413 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_Mshreg_delay_1_2412 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_0_2411 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_31_11 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_2_2409 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_3_2408 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_4_2407 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_5_2406 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_88_rstpot_2403 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_87_rstpot_2401 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_86_rstpot_2399 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_85_rstpot_2397 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_84_rstpot_2395 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_83_rstpot_2393 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_82_rstpot_2391 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_81_rstpot_2389 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_80_rstpot_2387 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_79_rstpot_2385 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_78_rstpot_2383 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_77_rstpot_2381 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_76_rstpot_2379 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_75_rstpot_2377 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_74_rstpot_2375 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_73_rstpot_2373 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_47_rstpot_2372 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_46_rstpot_2371 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_45_rstpot_2370 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_44_rstpot_2369 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_43_rstpot_2368 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_42_rstpot_2367 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_41_rstpot_2366 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_subtract1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_0_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_7_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_6_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_5_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_4_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_3_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_2_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_1_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_0_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_72_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_71_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_70_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_69_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_68_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_67_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_66_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_65_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_64_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_63_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_62_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_61_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_60_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_59_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_58_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_57_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_56_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_55_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_54_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_53_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_52_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_51_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_50_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_49_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_48_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_31_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_30_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_29_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_28_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_27_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_26_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_25_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_24_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_23_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_22_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_21_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_20_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_19_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_18_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_17_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_16_1 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_26_1 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_27_1 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_28_1 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_29_1 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_30_1 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_31_1 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_DIVIDE_BY_ZERO_cmp_eq00001 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_0_2247 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_0_2246 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_1_2245 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_5_2244 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_Madd_exp_norm_xor_5_11 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_N2 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_3_Q : STD_LOGIC;
 
  signal BU2_N5 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_8_2239 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_4_2238 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_pipe_10_2236 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_pipe_4_2235 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_10_2234 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_11_2233 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_12_2232 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_13_2231 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_14_2230 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_15_2229 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_6_2228 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_7_2227 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_8_2226 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_9_2225 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_10_2224 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_11_2223 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_12_2222 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_13_2221 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_14_2220 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_15_2219 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_16_2218 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_17_2217 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_18_2216 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_19_2215 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_20_2214 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_21_2213 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_22_2212 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_23_2211 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_3_2210 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_4_2209 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_5_2208 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_7_2207 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_8_2206 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_6_2205 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_9_2204 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_2_2203 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_24_2194 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_25_2193 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_1_2192 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_10_2191 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_11_2190 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_12_2189 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_13_2188 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_14_2187 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_15_2186 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_16_2185 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_17_2184 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_18_2183 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_1_2182 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_2_2181 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_3_2180 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_4_2179 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_5_2178 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_6_2177 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_7_2176 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_8_2175 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_9_2174 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_12_2172 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_13_2170 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_10_2146 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_11_2145 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_12_2144 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_13_2143 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_14_2142 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_15_2141 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_pipe_4_2140 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_4_2139 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_5_2138 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_6_2137 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_7_2136 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_8_2135 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_9_2134 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_0_2133 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_1_2132 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_2_2131 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_3_2130 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_4_2129 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_5_2128 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_0_2125 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_0_2123 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_10_2122 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_11_2121 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_12_2120 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_13_2119 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_14_2118 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_15_2117 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_1_2116 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_2_2115 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_3_2114 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_4_2113 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_5_2112 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_6_2111 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_7_2110 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_8_2109 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_9_2108 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_0_2107 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_1_2106 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_2_2105 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_3_2104 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_47_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_pipe_2_1796 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_1_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_1_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_31_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_30_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_29_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_28_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_27_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_26_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_25_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_24_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_23_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_22_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_21_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_20_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_19_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_18_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_17_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_16_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_0_1170 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_1_1169 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_2_1168 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_3_1167 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_4_1166 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_5_1165 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_6_1164 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_7_1163 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_8_1162 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_9_1161 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_10_1160 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_11_1159 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_12_1158 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_13_1157 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_14_1156 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_15_1155 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_16_1154 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_sub_del_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_17_1076 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_18_1075 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_19_1074 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_20_1073 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_21_1072 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_22_1071 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_23_1070 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_24_1069 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_25_1068 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_26_1067 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_A_Z_DET_delay_0_1013 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_all_bits_zero_del : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_1_1011 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_0_1009 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_2_1007 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_3_1006 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_0_1005 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_1_1004 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_2_1003 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_3_1002 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_op_b : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_op_a : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_int : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_b : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_a : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_exp_inc : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_25_737 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_24_735 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_23_733 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_22_731 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_21_729 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_20_727 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_19_725 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_18_723 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_17_721 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_16_719 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_15_717 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_14_715 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_13_713 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_12_711 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_11_709 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_10_707 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_9_705 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_8_703 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_7_701 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_6_699 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_5_697 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_4_695 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_3_693 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_2_691 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_1_689 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_27_687 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_26_685 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_25_683 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_24_681 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_23_679 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_22_677 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_21_675 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_20_673 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_19_671 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_18_669 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_17_667 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_16_665 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_15_663 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_14_661 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_13_659 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_12_657 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_11_655 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_10_653 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_9_651 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_8_649 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_7_647 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_6_645 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_5_643 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_4_641 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_3_639 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_2_637 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_1_635 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_26_615 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_40_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_39_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_38_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_37_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_36_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_35_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_34_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_33_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_32_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_15_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_14_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_13_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_12_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_11_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_10_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_9_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_8_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_7_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_6_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_5_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_4_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_3_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_2_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_1_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_0_Q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_44_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_45_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_46_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_47_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_48_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_49_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_50_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_51_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_52_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_53_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_54_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_55_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_56_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_57_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_0_389 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_1_387 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_2_385 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_3_383 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_4_381 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_5_379 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_6_377 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_7_375 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_8_373 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_9_371 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_10_369 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_11_367 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_12_365 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_13_363 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_14_361 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_15_359 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_16_357 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_17_355 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_18_353 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_19_351 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_20_349 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_21_347 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_22_345 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_23_343 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_24_341 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_25_339 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_26_337 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_27_335 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_0_272 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_1_271 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_2_270 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_3_269 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_4_268 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_5_267 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_6_266 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_7_265 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_8_264 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_9_263 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_10_262 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_11_261 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_12_260 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_13_259 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_14_258 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_15_257 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_pipe_2_16_256 : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_0_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_1_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_2_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_3_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_4_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_5_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_6_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_7_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_8_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_9_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_10_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_11_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_12_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_13_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_14_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_15_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_16_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_17_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_18_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_19_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_20_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_21_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_22_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_23_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_24_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_25_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_26_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_27_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_28_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_29_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_30_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_31_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_32_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_33_Q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_carrycascout : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_round_bit : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_rndGen_qNoReg : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_26_125 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_round_bit_0 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_mantshit_qNoReg : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_27_121 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_first_q : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_new_data : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_bypass_balance_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_negate_balance_first_q : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux : STD_LOGIC; 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_1_114 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_2_112 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_3_110 : STD_LOGIC;
 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_4_108 : STD_LOGIC;
 
  signal BU2_N1 : STD_LOGIC; 
  signal BU2_N0 : STD_LOGIC; 
  signal NLW_VCC_P_UNCONNECTED : STD_LOGIC; 
  signal NLW_GND_G_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_15_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_Mshreg_rdy_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_12_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_0_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_5_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_6_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_7_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_8_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_10_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_11_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_9_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_12_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_13_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_15_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_14_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_pipe_10_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_8_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_18_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_17_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_16_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_15_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_13_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_12_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_14_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_10_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_11_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_pipe_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_0_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_5_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_6_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_7_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_8_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_10_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_11_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_9_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_12_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_13_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_15_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_16_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_14_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_17_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_18_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_20_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_21_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_19_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_23_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_24_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_22_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_26_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_0_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_25_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_2_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_5_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_7_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_8_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_6_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_10_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_11_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_9_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_12_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_13_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_15_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_14_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_16_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_17_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_18_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_20_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_21_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_19_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_23_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_24_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_22_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_26_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_Mshreg_divide_by_zero_Q31_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_25_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_first_q_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_9_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_8_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_7_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_5_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_6_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_2_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_3_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_pipe_4_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_Mshreg_delay_1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_0_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ff_co_YES_REG_r_n_eOn_f_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_27_mc_O_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED : STD_LOGIC;
 
  signal dividend_2 : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal divisor_3 : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal NlwRenamedSig_OI_quotient : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal NlwRenamedSig_OI_fractional : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q : STD_LOGIC_VECTOR ( 89 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q : STD_LOGIC_VECTOR ( 41 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom : STD_LOGIC_VECTOR2 ( 2 downto 0 , 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc : STD_LOGIC_VECTOR2 ( 2 downto 0 , 47 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed : STD_LOGIC_VECTOR ( 33 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux : STD_LOGIC_VECTOR ( 18 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave : STD_LOGIC_VECTOR2 ( 2 downto 0 , 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom : STD_LOGIC_VECTOR2 ( 2 downto 0 , 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom : STD_LOGIC_VECTOR ( 27 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p : STD_LOGIC_VECTOR2 ( 0 downto 0 , 16 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc : STD_LOGIC_VECTOR2 ( 0 downto 0 , 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc : STD_LOGIC_VECTOR2 ( 0 downto 0 , 47 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_int : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_int : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry : STD_LOGIC_VECTOR ( 6 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt : STD_LOGIC_VECTOR ( 27 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt : STD_LOGIC_VECTOR ( 27 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0 : STD_LOGIC_VECTOR ( 27 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp : STD_LOGIC_VECTOR ( 27 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel : STD_LOGIC_VECTOR2 ( 0 downto 0 , 6 downto 1 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0 : STD_LOGIC_VECTOR ( 28 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2 : STD_LOGIC_VECTOR ( 40 downto 8 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2 : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1 : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_first_q : STD_LOGIC_VECTOR ( 16 downto 16 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe : STD_LOGIC_VECTOR ( 15 downto 15 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1 : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opmode : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result : STD_LOGIC_VECTOR ( 57 downto 57 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opmode : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_exp_norm : STD_LOGIC_VECTOR ( 4 downto 1 ); 
begin
  dividend_2(26) <= dividend(26);
  dividend_2(25) <= dividend(25);
  dividend_2(24) <= dividend(24);
  dividend_2(23) <= dividend(23);
  dividend_2(22) <= dividend(22);
  dividend_2(21) <= dividend(21);
  dividend_2(20) <= dividend(20);
  dividend_2(19) <= dividend(19);
  dividend_2(18) <= dividend(18);
  dividend_2(17) <= dividend(17);
  dividend_2(16) <= dividend(16);
  dividend_2(15) <= dividend(15);
  dividend_2(14) <= dividend(14);
  dividend_2(13) <= dividend(13);
  dividend_2(12) <= dividend(12);
  dividend_2(11) <= dividend(11);
  dividend_2(10) <= dividend(10);
  dividend_2(9) <= dividend(9);
  dividend_2(8) <= dividend(8);
  dividend_2(7) <= dividend(7);
  dividend_2(6) <= dividend(6);
  dividend_2(5) <= dividend(5);
  dividend_2(4) <= dividend(4);
  dividend_2(3) <= dividend(3);
  dividend_2(2) <= dividend(2);
  dividend_2(1) <= dividend(1);
  dividend_2(0) <= dividend(0);
  quotient(26) <= NlwRenamedSig_OI_quotient(26);
  quotient(25) <= NlwRenamedSig_OI_quotient(25);
  quotient(24) <= NlwRenamedSig_OI_quotient(24);
  quotient(23) <= NlwRenamedSig_OI_quotient(23);
  quotient(22) <= NlwRenamedSig_OI_quotient(22);
  quotient(21) <= NlwRenamedSig_OI_quotient(21);
  quotient(20) <= NlwRenamedSig_OI_quotient(20);
  quotient(19) <= NlwRenamedSig_OI_quotient(19);
  quotient(18) <= NlwRenamedSig_OI_quotient(18);
  quotient(17) <= NlwRenamedSig_OI_quotient(17);
  quotient(16) <= NlwRenamedSig_OI_quotient(16);
  quotient(15) <= NlwRenamedSig_OI_quotient(15);
  quotient(14) <= NlwRenamedSig_OI_quotient(14);
  quotient(13) <= NlwRenamedSig_OI_quotient(13);
  quotient(12) <= NlwRenamedSig_OI_quotient(12);
  quotient(11) <= NlwRenamedSig_OI_quotient(11);
  quotient(10) <= NlwRenamedSig_OI_quotient(10);
  quotient(9) <= NlwRenamedSig_OI_quotient(9);
  quotient(8) <= NlwRenamedSig_OI_quotient(8);
  quotient(7) <= NlwRenamedSig_OI_quotient(7);
  quotient(6) <= NlwRenamedSig_OI_quotient(6);
  quotient(5) <= NlwRenamedSig_OI_quotient(5);
  quotient(4) <= NlwRenamedSig_OI_quotient(4);
  quotient(3) <= NlwRenamedSig_OI_quotient(3);
  quotient(2) <= NlwRenamedSig_OI_quotient(2);
  quotient(1) <= NlwRenamedSig_OI_quotient(1);
  quotient(0) <= NlwRenamedSig_OI_quotient(0);
  divisor_3(26) <= divisor(26);
  divisor_3(25) <= divisor(25);
  divisor_3(24) <= divisor(24);
  divisor_3(23) <= divisor(23);
  divisor_3(22) <= divisor(22);
  divisor_3(21) <= divisor(21);
  divisor_3(20) <= divisor(20);
  divisor_3(19) <= divisor(19);
  divisor_3(18) <= divisor(18);
  divisor_3(17) <= divisor(17);
  divisor_3(16) <= divisor(16);
  divisor_3(15) <= divisor(15);
  divisor_3(14) <= divisor(14);
  divisor_3(13) <= divisor(13);
  divisor_3(12) <= divisor(12);
  divisor_3(11) <= divisor(11);
  divisor_3(10) <= divisor(10);
  divisor_3(9) <= divisor(9);
  divisor_3(8) <= divisor(8);
  divisor_3(7) <= divisor(7);
  divisor_3(6) <= divisor(6);
  divisor_3(5) <= divisor(5);
  divisor_3(4) <= divisor(4);
  divisor_3(3) <= divisor(3);
  divisor_3(2) <= divisor(2);
  divisor_3(1) <= divisor(1);
  divisor_3(0) <= divisor(0);
  fractional(18) <= NlwRenamedSig_OI_fractional(18);
  fractional(17) <= NlwRenamedSig_OI_fractional(17);
  fractional(16) <= NlwRenamedSig_OI_fractional(16);
  fractional(15) <= NlwRenamedSig_OI_fractional(15);
  fractional(14) <= NlwRenamedSig_OI_fractional(14);
  fractional(13) <= NlwRenamedSig_OI_fractional(13);
  fractional(12) <= NlwRenamedSig_OI_fractional(12);
  fractional(11) <= NlwRenamedSig_OI_fractional(11);
  fractional(10) <= NlwRenamedSig_OI_fractional(10);
  fractional(9) <= NlwRenamedSig_OI_fractional(9);
  fractional(8) <= NlwRenamedSig_OI_fractional(8);
  fractional(7) <= NlwRenamedSig_OI_fractional(7);
  fractional(6) <= NlwRenamedSig_OI_fractional(6);
  fractional(5) <= NlwRenamedSig_OI_fractional(5);
  fractional(4) <= NlwRenamedSig_OI_fractional(4);
  fractional(3) <= NlwRenamedSig_OI_fractional(3);
  fractional(2) <= NlwRenamedSig_OI_fractional(2);
  fractional(1) <= NlwRenamedSig_OI_fractional(1);
  fractional(0) <= NlwRenamedSig_OI_fractional(0);
  VCC_0 : VCC
    port map (
      P => NLW_VCC_P_UNCONNECTED
    );
  GND_1 : GND
    port map (
      G => NLW_GND_G_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_15_2585,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_15_2585,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_Mshreg_nd_pipe_15_Q15_UNCONNECTED
    );
  BU2_rdy : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_Mshreg_rdy_2584,
      Q => rdy
    );
  BU2_Mshreg_rdy : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(3),
      Q => BU2_Mshreg_rdy_2584,
      Q15 => NLW_BU2_Mshreg_rdy_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_3_2583,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_3_2583,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_12_2582,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_8_2239,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_12_2582,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_0_2581,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_0_1170
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_0_272,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_0_2581,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_2_2580,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_2_1168
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_2_270,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_2_2580,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_3_2579,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_3_1167
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_3_269,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_3_2579,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_1_2578,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_1_1169
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_1_271,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_1_2578,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_5_2577,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_5_1165
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_5_267,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_5_2577,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_6_2576,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_6_1164
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_6_266,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_6_2576,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_6_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_4_2575,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_4_1166
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_4_268,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_4_2575,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_7_2574,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_7_1163
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_7_265,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_7_2574,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_7_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_8_2573,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_8_1162
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_8_264,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_8_2573,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_10_2572,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_10_1160
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_10_262,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_10_2572,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_10_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_11_2571,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_11_1159
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_11_261,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_11_2571,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_11_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_9_2570,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_9_1161
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_9_263,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_9_2570,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_9_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_12_2569,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_12_1158
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_12_260,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_12_2569,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_13_2568,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_13_1157
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_13_259,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_13_2568,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_13_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_15_2567,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_15_1155
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_15_257,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_15_2567,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_15_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_14_2566,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_14_1156
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_14_258,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_14_2566,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_14_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_2_2564,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_2_2564,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_pipe_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_pipe_10_2563,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_pipe_10_2236
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_pipe_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_first_q_2425,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_pipe_10_2563,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_pipe_10_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_8_2562,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_8_2239
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_4_2238,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_8_2562,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_13_2561
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_13_2170

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_13 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_13_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_13_2561
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_12_2560
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_12_2172

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_12 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_12_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_12_2560
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_18_2559
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_18_2183
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_18 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_18_2559
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_18_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_17_2558
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_17_2184
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_17 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_17_2558
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_17_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_0_2557
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_0 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_0_2557
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_Mshreg_pipe_4_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_16_2556
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_16_2185
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_16 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_16_2556
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_16_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_15_2555
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_15_2186
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_15_2555
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_15_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_13_2554
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_13_2188
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_13_2554
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_13_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_12_2553
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_12_2189
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_12_2553
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_12_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_14_2552
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_14_2187
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_14_2552
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_14_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_11_2551
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_11_2190
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_11_2551
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_11_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_10_2550
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_10_2191
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_10_2550
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_10_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_8_2549,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_8_2175
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_8_2549,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_7_2548,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_7_2176
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_7_2548,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_9_2547,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_9_2174
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_9_2547,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_5_2546,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_5_2178
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_5_2546,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_4_2545,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_4_2179
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_4_2545,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_6_2544,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_6_2177
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_6_2544,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_2_2543,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_2_2181
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_2_2543,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_1_2542,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_1_2182
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_1_2542,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_3_2541,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_3_2180
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_3_2541,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_0_2540,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_0_2540,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_Mshreg_pipe_3_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_15_2539,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_15_2229
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_15_2539,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_15_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_13_2538,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_13_2231
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_13_2538,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_13_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_12_2537,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_12_2232
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_12_2537,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_14_2536,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_14_2230
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_14_2536,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_14_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_10_2535,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_10_2234
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_10_2535,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_10_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_9_2534,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_9_2225
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_9_2534,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_9_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_11_2533,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_11_2233
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_11_2533,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_11_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_7_2532,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_7_2227
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_7_2532,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_7_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_6_2531,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_6_2228
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_6_2531,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_6_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_8_2530,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_8_2226
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_8_2530,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_5_2529,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_5_2128
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_5_2529,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_4_2528,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_4_2129
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_4_2528,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_2_2527,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_2_2131
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_2_2527,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_1_2526,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_1_2132
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_1_2526,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_3_2525,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_3_2130
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_3_2525,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_15_2524,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_15_2141
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_15_2524,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_15_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_14_2523,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_14_2142
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_14_2523,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_14_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_0_2522,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_0_2133
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_0_2522,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_Mshreg_pipe_3_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_12_2521,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_12_2144
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_12_2521,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_11_2520,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_11_2145
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_11_2520,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_11_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_13_2519,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_13_2143
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_13_2519,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_13_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_10_2518,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_10_2146
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_10_2518,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_10_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_9_2517,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_9_2134
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_9_2517,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_9_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_7_2516,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_7_2136
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_7_2516,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_7_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_6_2515,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_6_2137
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_6_2515,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_6_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_8_2514,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_8_2135
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_8_2514,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_5_2513,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_5_2138
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_5_2513,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_4_2512,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_4_2139
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_4_2512,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_2_2511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_2_2105
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_2_2511,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_1_2510,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_1_2106
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_1_2510,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_3_2509,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_3_2104
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_3_2509,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_0_2508,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_0_2107
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_0_2508,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_Mshreg_pipe_3_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_15_2507,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_15_2117
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_15_2507,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_15_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_13_2506,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_13_2119
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_13_2506,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_13_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_12_2505,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_12_2120
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_12_2505,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_14_2504,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_14_2118
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_14_2504,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_14_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_10_2503,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_10_2122
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_10_2503,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_10_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_9_2502,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_9_2108
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_9_2502,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_9_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_11_2501,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_11_2121
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_11_2501,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_11_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_7_2500,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_7_2110
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_7_2500,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_7_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_6_2499,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_6_2111
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_6_2499,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_6_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_8_2498,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_8_2109
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_8_2498,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_5_2497,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_5_2112
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_5_2497,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_4_2496,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_4_2113
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_4_2496,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_2_2495,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_2_2115
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_2_2495,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_1_2494,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_1_2116
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_1_2494,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_3_2493,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_3_2114
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_3_2493,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_pipe_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_pipe_4_2492,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_pipe_4_2140
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_pipe_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_pipe_4_2492,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_Mshreg_pipe_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_1_2491
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_1_2245

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_3_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_1_2491
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_0_2490,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_0_2123
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_0_2490,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_Mshreg_pipe_3_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_0_2489,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(26)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_0_2489,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_1_2488,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(27)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_1_2488,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_0_2487
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_0_2246

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_0 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_0_2487
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_Mshreg_delay_1_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_2_2486,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_2_2409
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(28)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_2_2486,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_3_2485,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_3_2408
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(29)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_3_2485,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_5_2484,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_5_2406
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(31)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_5_2484,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_0_2483,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_0_2125
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_0_2483,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_4_2482,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_4_2407
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(30)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_4_2482,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_Mshreg_pipe_3_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_2_2481,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_2_2203
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_2_2481,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_3_2480,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_3_2210
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_3_2480,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_1_2479,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_1_2192
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_1_2479,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_5_2478,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_5_2208
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_5_2478,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_6_2477,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_6_2205
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_6_2477,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_6_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_4_2476,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_4_2209
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_4_2476,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_7_2475,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_7_2207
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_7_2475,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_7_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_8_2474,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_8_2206
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_8_2474,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_10_2473,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_10_2224
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_10_2473,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_10_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_11_2472,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_11_2223
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_11_2472,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_11_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_9_2471,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_9_2204
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_9_2471,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_9_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_12_2470,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_12_2222
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_12_2470,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_13_2469,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_13_2221
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_13_2469,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_13_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_15_2468,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_15_2219
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_15_2468,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_15_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_16_2467,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_16_2218
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_16 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_16_2467,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_16_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_14_2466,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_14_2220
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_14_2466,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_14_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_17_2465,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_17_2217
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_17 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_17_2465,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_17_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_18_2464,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_18_2216
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_18 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_18_2464,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_18_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_20_2463,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_20_2214
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_20 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(20),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_20_2463,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_20_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_21_2462,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_21_2213
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_21 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(21),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_21_2462,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_21_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_19_2461,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_19_2215
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_19 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(19),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_19_2461,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_19_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_23_2460,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_23_2211
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_23 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(23),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_23_2460,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_23_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_24_2459,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_24_2194
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_24 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(24),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_24_2459,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_24_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_22_2458,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_22_2212
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_22 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(22),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_22_2458,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_22_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_26_2457,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_26_615
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_26 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(26),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_26_2457,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_26_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_0_2456,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_0_272
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_0 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_0_2456,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_0_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_25_2455,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_25_2193
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_25 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => dividend_2(25),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_25_2455,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_Mshreg_pipe_9_25_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_1_2454,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_1_271
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_1_2454,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_2_2453,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_2_270
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_2 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_2_2453,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_2_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_4_2452,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_4_268
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_4_2452,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_5_2451,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_5_267
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_5 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_5_2451,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_5_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_3_2450,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_3_269
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_3 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_3_2450,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_3_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_7_2449,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_7_265
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_7 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_7_2449,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_7_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_8_2448,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_8_264
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_8 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_8_2448,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_8_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_6_2447,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_6_266
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_6 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_6_2447,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_6_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_10_2446,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_10_262
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_10 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(10)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_10_2446,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_10_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_11_2445,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_11_261
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(11)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_11_2445,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_11_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_9_2444,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_9_263
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_9 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_9_2444,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_9_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_12_2443,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_12_260
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_12 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(12)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_12_2443,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_12_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_13_2442,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_13_259
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_13 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(13)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_13_2442,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_13_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_15_2441,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_15_257
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_15 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(15)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_15_2441,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_15_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_14_2440,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_14_258
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_14 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(14)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_14_2440,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_2_14_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_16_2439,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_16_1154
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_16 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(16)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_16_2439,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_16_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_17_2438,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_17_1076
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_17 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(17)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_17_2438,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_17_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_18_2437,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_18_1075
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_18 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(18)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_18_2437,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_18_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_20_2436,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_20_1073
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_20 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(20)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_20_2436,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_20_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_21_2435,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_21_1072
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_21 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(21)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_21_2435,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_21_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_19_2434,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_19_1074
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_19 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(19)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_19_2434,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_19_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_23_2433,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_23_1070
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_23 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(23)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_23_2433,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_23_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_24_2432,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_24_1069
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_24 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(24)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_24_2432,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_24_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_22_2431,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_22_1071
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_22 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(22)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_22_2431,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_22_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_26_2430,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_26_1067
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_26 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_N1,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_26_2430,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_26_Q15_UNCONNECTED
    );
  BU2_divide_by_zero : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_Mshreg_divide_by_zero_2429,
      Q => divide_by_zero
    );
  BU2_Mshreg_divide_by_zero : SRLC32E
    generic map(
      INIT => X"00000000"
    )
    port map (
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_first_q,
      CE => BU2_N1,
      Q => BU2_Mshreg_divide_by_zero_2429,
      Q31 => NLW_BU2_Mshreg_divide_by_zero_Q31_UNCONNECTED,
      A(4) => BU2_N1,
      A(3) => BU2_N0,
      A(2) => BU2_N1,
      A(1) => BU2_N1,
      A(0) => BU2_N0
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_25_2428,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_25_1068
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_25 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(25)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_25_2428,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_Mshreg_pipe_5_25_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_1_2426,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_1 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N1,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_1_2426,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_Mshreg_first_q_1_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_first_q : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_first_q_2424,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_first_q_2425
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_first_q : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N1,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => divisor_3(26),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_first_q_2424,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_Mshreg_first_q_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_4_2423,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_4_2238
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_4_2423,
      Q15 => NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_Mshreg_pipe_4_Q15_UNCONNECTED
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_9_2422
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_9 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_9_2422
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_9_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_8_2421
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_8 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_8_2421
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_8_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_7_2420
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_7 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_7_2420
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_7_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_5_2419
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_5 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_5_2419
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_5_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_4_2418
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_4 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_4_2418
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_6_2417
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_6 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_6_2417
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_6_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_2_2416
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_2 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_2_2416
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_2_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_1_2415
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_1_2415
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_3_2414
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_3 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_3_2414
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_3_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_pipe_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_pipe_4_2413,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_pipe_4_2235
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_pipe_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N1,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_negate_balance_first_q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_pipe_4_2413,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_Mshreg_pipe_4_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_Mshreg_delay_1_2412
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_Mshreg_delay_1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_A_Z_DET_delay_0_1013
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_Mshreg_delay_1_2412
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_Mshreg_delay_1_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_0_2411
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_0 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => BU2_N0,
      A1 => BU2_N0,
      A2 => BU2_N0,
      A3 => BU2_N0,
      CE => BU2_N1,
      CLK => clk,
      D => NlwRenamedSig_OI_quotient(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_0_2411
,
      Q15 => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_Mshreg_first_q_0_Q15_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_31_11_f7 : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_5_2244
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_31_11
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_exp_inc
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_31_1

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_31_111 : 
LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_0_2247
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_5_2244
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_1_114
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_2_112
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_3_110
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_4_108
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_31_11

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim : RAMB16
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"5555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAA",
      INITP_02 => X"0000000000000000000000000000000000000015555555555555555555555555",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"775FD7D777D5FFF77FDFF757D557DD77F77F7FF55F755D5D7F5F75F775D5DD55",
      INITP_05 => X"5F5D5757DDD5DFD577DF5D7D55F75F5F777D55D5DFD7FDFFD775F5FFDDDF5F5F",
      SRVAL_A => X"000000000",
      INIT_00 => X"C3D3C799CB64CF32D303D6D9DAB2DE8FE26FE654EA3CEE29F219F60DFA05FE01",
      INIT_01 => X"894E8CDC906E9403979C9B389ED7A27AA621A9CAAD78B129B4DDB895BC51C010",
      INIT_02 => X"5222557D58DB5C3C5FA16308667369E16D5270C6743D77B87B367EB7823B85C3",
      INIT_03 => X"1E072133246227932AC82DFF3139347637B73AF93E3F418844D448234B754ECA",
      INIT_04 => X"ECBEEFBFF2C2F5C8F8D0FBDBFEE901F9050C08220B3A0E561174149417B81ADE",
      INIT_05 => X"BE0EC0E6C3C1C69EC97ECC61CF45D22CD516D802DAF1DDE2E0D6E3CCE6C5E9C0",
      INIT_06 => X"91C39476972C99E49C9E9F5BA21AA4DBA79EAA64AD2CAFF6B2C3B592B864BB37",
      INIT_07 => X"67AF6A406CD46F697201749B773679D47C747F1781BB8461870A89B58C628F11",
      INIT_08 => X"3FA9421B448E4704497B4BF54E7050ED536D55EE58715AF65D7E60076292651F",
      INIT_09 => X"198B1BE01E36208D22E7254227A029FF2C5F2EC23127338D35F5385F3ACB3D39",
      INIT_0A => X"F534F76DF9A7FBE3FE21006102A204E40729096F0BB70E01104C129914E81739",
      INIT_0B => X"D284D4A3D6C4D8E6DB0ADD2FDF56E17FE3A9E5D5E802EA31EC61EE94F0C8F2FD",
      INIT_0C => X"B15FB366B56FB779B984BB91BDA0BFB0C1C2C3D5C5E9C7FFCA17CC30CE4AD066",
      INIT_0D => X"91AB939B958E978199769B6D9D649F5DA158A354A551A750A950AB51AD54AF59",
      INIT_0E => X"7350752C770978E87AC77CA97E8B806F8253843A8621880A89F48BE08DCD8FBB",
      INIT_0F => X"563A580259CB5B965D625F2F60FD62CD649E667068436A176BED6DC46F9C7175",
      INIT_10 => X"3A533C093DC03F78413142EC44A74664482249E04BA14D624F2450E852AC5472",
      INIT_11 => X"1F8B212F22D5247B262327CC29752B202CCC2E79302731D73387353836EB389E",
      INIT_12 => X"05CF076308F80A8F0C260DBE0F5710F1128C142815C6176419031AA41C451DE7",
      INIT_13 => X"ED11EE96F01CF1A2F32AF4B2F63CF7C6F951FADEFC6BFDF9FF89011902AA043C",
      INIT_14 => X"D543D6B9D830D9A8DB21DC9ADE15DF90E10DE28AE408E588E708E889EA0BEB8D",
      INIT_15 => X"BE56BFBEC127C291C3FCC568C6D5C842C9B1CB20CC90CE01CF73D0E5D259D3CD",
      INIT_16 => X"A83EA99AAAF6AC53ADB1AF0FB06FB1CFB330B492B5F4B758B8BCBA21BB87BCEE",
      INIT_17 => X"92F19440959096E1983299849AD79C2B9D7F9ED4A02AA181A2D8A431A58AA6E4",
      INIT_18 => X"7E637FA780EB8230837584BB8602874A889389DC8B268C718DBC8F08905591A3",
      INIT_19 => X"6A8B6BC36CFC6E366F7070AB71E773247461759F76DD781C795C7A9D7BDE7D20",
      INIT_1A => X"575F588D59BB5AEA5C1A5D4B5E7C5FAD60E062136347647B65B066E6681C6953",
      INIT_1B => X"44D645FA471F4844496A4A904BB74CDF4E074F2F5059518352AE53D955055632",
      INIT_1C => X"32EA3404351F363B3757387439913AAF3BCD3CEC3E0C3F2C404D416E429143B3",
      INIT_1D => X"219122A323B424C725DA26ED280229162A2B2B412C582D6F2E862F9E30B731D0",
      INIT_1E => X"10C611CE12D813E114EC15F71702180E191A1A271B351C431D511E611F702080",
      INIT_1F => X"008101810282038404860588068B078F089309970A9C0BA20CA80DAF0EB60FBD",
      INIT_20 => X"03B80378033C030402C8028C0250021401D801980158011C00E000A000600040",
      INIT_21 => X"073406FC06C80694065C062405EC05B405800548050C04D4049C0464042803F0",
      INIT_22 => X"0A680A340A0409D409A00970093C090808D808A40870083C080807D407A0076C",
      INIT_23 => X"0D580D2C0D000CD00CA00C740C480C140BE80BBC0B880B580B280AFC0ACC0A98",
      INIT_24 => X"100C0FE40FB80F900F680F380F0C0EE40EBC0E900E600E340E0C0DE00DB00D84",
      INIT_25 => X"128812641240121811EC11C811A411781150112C110010D810B41088105C1034",
      INIT_26 => X"14D814B81490146C144C1424140013DC13B4139013701348132012FC12D812B0",
      INIT_27 => X"16F816D816B81698167416541634161015EC15CC15AC158415641544151C14F8",
      INIT_28 => X"18F418D818B8189818781858183C181C17FC17DC17BC179C177C175C173C171C",
      INIT_29 => X"1ACC1AAC1A941A781A581A381A1C1A0419E419C419AC198C196C195019301910",
      INIT_2A => X"1C801C681C4C1C301C141BFC1BE41BC41BA81B901B741B581B3C1B201B001AE8",
      INIT_2B => X"1E181E001DE81DD01DB81D9C1D841D6C1D501D381D201D041CE81CCC1CB81C9C",
      INIT_2C => X"1F981F801F681F541F3C1F241F081EF01EDC1EC41EAC1E941E7C1E641E4C1E34",
      INIT_2D => X"20FC20E820D020BC20A42090207C2064204C20342020200C1FF41FDC1FC41FAC",
      INIT_2E => X"224C22382220221021F821E421D021BC21A82190217C21682154213C21282110",
      INIT_2F => X"23842374235C234C233C2324231022FC22E822D822C422B0229C22882274225C",
      INIT_30 => X"24A8249C24882474246424502440242C241C240823F423E423D023C023AC2394",
      INIT_31 => X"25C025B025A02590257C256C255C2548253825282514250424F424E024D024BC",
      INIT_32 => X"26C826B826A4269426882678266426542648263426242614260025F425E425D0",
      INIT_33 => X"27B827AC27A0279027802770276027542744273027242714270426F826E426D4",
      INIT_34 => X"28A4289828882878286C286028502840283028242814280427F827E827DC27CC",
      INIT_35 => X"297C2974296829582948293C293029202914290828F828E828DC28D028C028B0",
      INIT_36 => X"2A502A442A382A282A1C2A102A0429F829E829DC29D029C029B429A8299C298C",
      INIT_37 => X"2B142B082AFC2AF02AE42AD82ACC2AC02AB42AA42A9C2A902A802A742A682A5C",
      INIT_38 => X"2BCC2BC42BB82BAC2BA42B982B882B7C2B742B682B582B502B442B382B2C2B20",
      INIT_39 => X"2C802C742C6C2C602C542C482C3C2C342C282C1C2C142C082BFC2BF02BE42BD8",
      INIT_3A => X"2D282D1C2D142D082CFC2CF42CEC2CE02CD42CC82CC02CB82CA82C9C2C942C8C",
      INIT_3B => X"2DC82DBC2DB42DA82DA02D982D882D802D7C2D702D642D582D4C2D482D3C2D30",
      INIT_3C => X"2E602E542E4C2E442E382E302E282E1C2E142E0C2E002DF42DF02DE42DD82DD4",
      INIT_3D => X"2EEC2EE82EE02ED42ECC2EC02EB82EB42EA82E9C2E942E8C2E842E7C2E702E68",
      INIT_3E => X"2F782F702F682F602F542F502F482F3C2F342F2C2F242F1C2F102F082F042EF8",
      INIT_3F => X"2FF82FF42FEC2FE42FDC2FD42FCC2FC42FBC2FB42FAC2FA02F982F942F8C2F80",
      INIT_FILE => "NONE",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      SIM_COLLISION_CHECK => "NONE",
      INITP_06 => X"75757DD5D5755DFD7FF7557755777D57F777DF57FD57F5D7775FFD77F7DD75DF",
      INITP_07 => X"7D7D7DD77755F5DFDD77F5F77D55F7F7F55575755FD7555F7DFD5FDFD5FF5575",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18,
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => BU2_N0,
      CASCADEINB => BU2_N0,
      CLKA => clk,
      CLKB => clk,
      ENA => BU2_N1,
      REGCEA => BU2_N1,
      REGCEB => BU2_N1,
      ENB => BU2_N1,
      SSRA => BU2_N0,
      SSRB => BU2_N0,
      CASCADEOUTA => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_CASCADEOUTA_UNCONNECTED
,
      CASCADEOUTB => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_CASCADEOUTB_UNCONNECTED
,
      ADDRA(14) => BU2_N0,
      ADDRA(13) => BU2_N0,
      ADDRA(12) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(25)
,
      ADDRA(11) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(24)
,
      ADDRA(10) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(23)
,
      ADDRA(9) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(22)
,
      ADDRA(8) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(21)
,
      ADDRA(7) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(20)
,
      ADDRA(6) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(19)
,
      ADDRA(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(18)
,
      ADDRA(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(17)
,
      ADDRA(3) => BU2_N0,
      ADDRA(2) => BU2_N0,
      ADDRA(1) => BU2_N0,
      ADDRA(0) => BU2_N0,
      ADDRB(14) => BU2_N0,
      ADDRB(13) => BU2_N1,
      ADDRB(12) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(25)
,
      ADDRB(11) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(24)
,
      ADDRB(10) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(23)
,
      ADDRB(9) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(22)
,
      ADDRB(8) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(21)
,
      ADDRB(7) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(20)
,
      ADDRB(6) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(19)
,
      ADDRB(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(18)
,
      ADDRB(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(17)
,
      ADDRB(3) => BU2_N0,
      ADDRB(2) => BU2_N0,
      ADDRB(1) => BU2_N0,
      ADDRB(0) => BU2_N0,
      DIA(31) => BU2_N0,
      DIA(30) => BU2_N0,
      DIA(29) => BU2_N0,
      DIA(28) => BU2_N0,
      DIA(27) => BU2_N0,
      DIA(26) => BU2_N0,
      DIA(25) => BU2_N0,
      DIA(24) => BU2_N0,
      DIA(23) => BU2_N0,
      DIA(22) => BU2_N0,
      DIA(21) => BU2_N0,
      DIA(20) => BU2_N0,
      DIA(19) => BU2_N0,
      DIA(18) => BU2_N0,
      DIA(17) => BU2_N0,
      DIA(16) => BU2_N0,
      DIA(15) => BU2_N0,
      DIA(14) => BU2_N0,
      DIA(13) => BU2_N0,
      DIA(12) => BU2_N0,
      DIA(11) => BU2_N0,
      DIA(10) => BU2_N0,
      DIA(9) => BU2_N0,
      DIA(8) => BU2_N0,
      DIA(7) => BU2_N0,
      DIA(6) => BU2_N0,
      DIA(5) => BU2_N0,
      DIA(4) => BU2_N0,
      DIA(3) => BU2_N0,
      DIA(2) => BU2_N0,
      DIA(1) => BU2_N0,
      DIA(0) => BU2_N0,
      DIB(31) => BU2_N0,
      DIB(30) => BU2_N0,
      DIB(29) => BU2_N0,
      DIB(28) => BU2_N0,
      DIB(27) => BU2_N0,
      DIB(26) => BU2_N0,
      DIB(25) => BU2_N0,
      DIB(24) => BU2_N0,
      DIB(23) => BU2_N0,
      DIB(22) => BU2_N0,
      DIB(21) => BU2_N0,
      DIB(20) => BU2_N0,
      DIB(19) => BU2_N0,
      DIB(18) => BU2_N0,
      DIB(17) => BU2_N0,
      DIB(16) => BU2_N0,
      DIB(15) => BU2_N0,
      DIB(14) => BU2_N0,
      DIB(13) => BU2_N0,
      DIB(12) => BU2_N0,
      DIB(11) => BU2_N0,
      DIB(10) => BU2_N0,
      DIB(9) => BU2_N0,
      DIB(8) => BU2_N0,
      DIB(7) => BU2_N0,
      DIB(6) => BU2_N0,
      DIB(5) => BU2_N0,
      DIB(4) => BU2_N0,
      DIB(3) => BU2_N0,
      DIB(2) => BU2_N0,
      DIB(1) => BU2_N0,
      DIB(0) => BU2_N0,
      DIPA(3) => BU2_N0,
      DIPA(2) => BU2_N0,
      DIPA(1) => BU2_N0,
      DIPA(0) => BU2_N0,
      DIPB(3) => BU2_N0,
      DIPB(2) => BU2_N0,
      DIPB(1) => BU2_N0,
      DIPB(0) => BU2_N0,
      WEA(3) => BU2_N0,
      WEA(2) => BU2_N0,
      WEA(1) => BU2_N0,
      WEA(0) => BU2_N0,
      WEB(3) => BU2_N0,
      WEB(2) => BU2_N0,
      WEB(1) => BU2_N0,
      WEB(0) => BU2_N0,
      DOA(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOA_16_UNCONNECTED
,
      DOA(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(15),
      DOA(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(14),
      DOA(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(13),
      DOA(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(12),
      DOA(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(11),
      DOA(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(10),
      DOA(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(9),
      DOA(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(8),
      DOA(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(7),
      DOA(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(6),
      DOA(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(5),
      DOA(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(4),
      DOA(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(3),
      DOA(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(2),
      DOA(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(1),
      DOA(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(0),
      DOB(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOB_16_UNCONNECTED
,
      DOB(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(15),
      DOB(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(14),
      DOB(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(13),
      DOB(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(12),
      DOB(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(11),
      DOB(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(10),
      DOB(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(9),
      DOB(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(8),
      DOB(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(7),
      DOB(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(6),
      DOB(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(5),
      DOB(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(4),
      DOB(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(3),
      DOB(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(2),
      DOB(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(1),
      DOB(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(0),
      DOPA(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPA_2_UNCONNECTED
,
      DOPA(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(17),
      DOPA(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(16),
      DOPB(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_lut_i_synth_opt_i_synth_i_not_sandia_i_prim_DOPB_2_UNCONNECTED
,
      DOPB(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(17),
      DOPB(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_subtract11_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_subtract1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opmode_4_1_INV_0 : 
INV
    port map (
      I => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(0),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opmode(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opmode_4_1_INV_0 : 
INV
    port map (
      I => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_bypass_balance_first_q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opmode(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_not00001_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_not00011_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_not00021_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_2_2409,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_not00031_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_3_2408,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_not00041_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_4_2407,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_not00051_INV_0 : INV
    port map (
      I => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_5_2406,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_30_11 : 
LUT6
    generic map(
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_0_2247
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_4_108
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_1_114
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_exp_inc
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_2_112
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_3_110
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_30_1

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_10_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_11_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_12_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_1_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_2_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_3_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_4_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_5_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_6_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_7_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_8_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_9_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_22_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_22_677
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_24_681
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_2_1007
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_26_685
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_23_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_23_679
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_25_683
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_2_1007
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_27_687
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_10_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_17_355
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_9_371
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_1_387
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_11_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_16_357
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_8_373
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_0_389
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_4_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_23_343
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_15_359
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_7_375
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_5_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_22_345
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_14_361
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_6_377
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_6_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_21_347
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_13_363
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_5_379
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_7_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_20_349
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_12_365
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_4_381
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_8_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_19_351
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_11_367
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_3_383
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_9_1 : 
LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_18_353
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_10_369
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_2_385
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_88_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(40),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_88_rstpot_2403
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_87_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(39),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_87_rstpot_2401
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_86_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(38),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_86_rstpot_2399
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_85_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(37),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_85_rstpot_2397
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_84_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(36),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_84_rstpot_2395
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_83_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(35),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_83_rstpot_2393
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_82_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(34),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_82_rstpot_2391
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_81_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(33),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_81_rstpot_2389
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_80_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(32),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_80_rstpot_2387
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_79_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(31),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_79_rstpot_2385
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_78_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(30),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_78_rstpot_2383
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_77_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(29),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_77_rstpot_2381
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_76_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(28),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_76_rstpot_2379
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_75_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(27),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_75_rstpot_2377
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_74_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_74_rstpot_2375
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_73_rstpot : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(25),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_73_rstpot_2373
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_29_11 : 
LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_0_2247
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_3_110
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_1_114
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_exp_inc
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_2_112
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_29_1

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_Madd_exp_norm_xor_4_11 : 
LUT5
    generic map(
      INIT => X"55555655"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_0_2246
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_1_2245
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_0_1009
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_1_1011
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_exp_norm(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_13_2 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_12_2172
,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(19),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_14_1 : LUT5
    generic map(
      INIT => X"EA404040"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_13_2170
,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(20),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_28_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_0_2247
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_2_112
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_1_114
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_exp_inc
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_28_1

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_Madd_exp_norm_xor_3_12 : 
LUT4
    generic map(
      INIT => X"3633"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_1_1011
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_1_2245
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_0_1009
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_exp_norm(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_new_data1 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_4_2238,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_8_2239,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I3 => nd,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_new_data
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_31_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_47_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_16_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_18_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_17_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_19_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_18_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_20_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_19_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_21_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_20_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_22_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_21_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_23_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_22_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_24_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_23_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_25_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_24_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_26_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_25_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_27_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_26_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_28_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_27_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_29_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_28_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_30_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_29_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_31_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_30_1 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_32_Q,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_24_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_24_681
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_26_685
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_25_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_25_683
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_27_687
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_12_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_15_359
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_7_375
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_13_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_14_361
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_6_377
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_14_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_13_363
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_5_379
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_15_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_12_365
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_4_381
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_16_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_11_367
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_3_383
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_17_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_10_369
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_2_385
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_18_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_9_371
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_1_387
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_19_1 : 
LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_8_373
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_0_389
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_31_11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_0_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_10_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(10),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_11_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(11),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_12_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(12),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_13_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(13),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_14_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(14),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_15_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_1_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(1),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_2_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_3_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_4_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_5_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_6_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(6),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_7_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(7),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_8_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(8),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_9_1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(9),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_15_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(21),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_0_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(22),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_10_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(32),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_11_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(33),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_12_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(34),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_13_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(35),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_14_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(36),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_15_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(37),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_1_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(23),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_2_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(24),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_3_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(25),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_4_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(26),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_5_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(27),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_6_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(28),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_7_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(29),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_8_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(30),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_9_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(31),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_0_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(38),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_10_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(48),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_11_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(49),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_12_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(50),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_13_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(51),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_1_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(39),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_2_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(40),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_3_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(41),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_4_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(42),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_5_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(43),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_6_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(44),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_7_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(45),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_8_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(46),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_mux0000_9_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(47),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_10_2 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_0_2405
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_26_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_26_685
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_27_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_27_687
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_20_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_7_375
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_21_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_6_377
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_22_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_5_379
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_23_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_4_381
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_24_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_3_383
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_25_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_2_385
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_26_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_1_387
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_27_1 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_0_389
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_47_rstpot : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(31),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(15),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_47_rstpot_2372
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_46_rstpot : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(30),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_46_rstpot_2371
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_45_rstpot : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(29),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(13),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_45_rstpot_2370
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_44_rstpot : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(28),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_44_rstpot_2369
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_43_rstpot : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(27),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(11),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_43_rstpot_2368
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_42_rstpot : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(26),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_42_rstpot_2367
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_41_rstpot : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(25),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(9),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_41_rstpot_2366
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_88 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_88_rstpot_2403,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(88)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_87 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_87_rstpot_2401,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(87)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_86 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_86_rstpot_2399,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(86)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_85 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_85_rstpot_2397,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(85)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_84 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_84_rstpot_2395,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(84)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_83 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_83_rstpot_2393,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(83)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_82 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_82_rstpot_2391,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(82)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_81 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_81_rstpot_2389,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(81)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_80 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_80_rstpot_2387,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(80)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_79 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_79_rstpot_2385,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(79)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_78 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_78_rstpot_2383,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(78)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_77 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_77_rstpot_2381,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(77)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_76 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_76_rstpot_2379,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(76)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_75 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_75_rstpot_2377,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(75)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_74 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_74_rstpot_2375,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(74)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_73 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_73_rstpot_2373,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(73)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_47 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_47_rstpot_2372,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(47)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_46 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_46_rstpot_2371,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(46)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_45 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_45_rstpot_2370,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(45)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_44 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_44_rstpot_2369,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(44)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_43 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_43_rstpot_2368,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(43)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_42 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_42_rstpot_2367,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(42)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_41 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_41_rstpot_2366,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(41)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_48_11 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_first_q_0 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_subtract1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_0_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_0_2364,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_0_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_0 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_0_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_N2,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_7_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(7),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_7_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_7_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_6_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(6),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_6_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_6_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_5_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_5_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_5_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_4_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_4_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_4_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_3_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_3_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_3_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_2_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_2_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_2_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_1_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(1),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_1_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_1_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_0_11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_0_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_0_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_72_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(24),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(40),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_72_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_72 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_72_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(72)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_71_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(23),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(39),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_71_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_71 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_71_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(71)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_70_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(22),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(38),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_70_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_70 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_70_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(70)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_69_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(21),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(37),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_69_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_69 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_69_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(69)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_68_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(20),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(36),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_68_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_68 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_68_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(68)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_67_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(19),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(35),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_67_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_67 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_67_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(67)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_66_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(18),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(34),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_66_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_66 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_66_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(66)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_65_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(17),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(33),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_65_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_65 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_65_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(65)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_64_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(16),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(32),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_64_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_64 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_64_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(64)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_63_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(15),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(31),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_63_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_63 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_63_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(63)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_62_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(14),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(30),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_62_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_62 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_62_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(62)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_61_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(13),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(29),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_61_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_61 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_61_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(61)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_60_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(12),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(28),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_60_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_60 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_60_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(60)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_59_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(11),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(27),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_59_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_59 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_59_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(59)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_58_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(10),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(26),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_58_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_58 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_58_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(58)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_57_11 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(9),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(25),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_57_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_57 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_57_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(57)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_56_11 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(24),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(8),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(40),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_56_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_56 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_56_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(56)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_55_11 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(23),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(7),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(39),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_55_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_55 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_55_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(55)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_54_11 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(22),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(6),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(38),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_54_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_54 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_54_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(54)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_53_11 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(21),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(5),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(37),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_53_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_53 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_53_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(53)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_52_11 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(20),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(4),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(36),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_52_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_52 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_52_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_51_11 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(19),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(3),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(35),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_51_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_51 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_51_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(51)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_50_11 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(18),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(2),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(34),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_50_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_50 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_50_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(50)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_49_11 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(17),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(1),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(33),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_49_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_49 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_49_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(49)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_48_12 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(16),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(0),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(32),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_48_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_48 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_48_1,
      S => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N3,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(48)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_31_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(31),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_31_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_31 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_31_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_30_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(30),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_30_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_30 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_30_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_29_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(29),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_29_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_29 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_29_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_28_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(28),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_28_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_28 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_28_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_27_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(27),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_27_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_27 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_27_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_26_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(26),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_26_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_26 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_26_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_25_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(25),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_25_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_25 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_25_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_24_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(24),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_24_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_24 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_24_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_23_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(23),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_23_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_23 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_23_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_22_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(22),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_22_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_22 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_22_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_21_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(21),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_21_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_21 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_21_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_20_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(20),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_20_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_20 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_20_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_19_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(19),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_19_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_19 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_19_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_18_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(18),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_18_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_18 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_18_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_17_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(17),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_17_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_17 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_17_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_16_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(16),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_16_1
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_16 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_16_1,
      R => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_first_q_16 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(16)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_0 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(0)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_1 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(1)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_2 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(2)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_3 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(3)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_4 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(4)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_5 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(5)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_6 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(6)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_7 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(7)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_8 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(8)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_9 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(9)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_10 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(10)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_11 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(11)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_12 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(12)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_13 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(13)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_14 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(14)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_15 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(15)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_16 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(16)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_17 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(17)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_18 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(18)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_19 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(19)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_20 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(20)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_21 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(21)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_22 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(22)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_23 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(23)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_24 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(24)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_25 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(25)
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_26_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_0_2247
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_exp_inc
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_26_1

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_26 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_26_1
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_27_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_0_2247
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_1_114
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_exp_inc
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_27_1

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_27 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_27_1
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_28 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_28_1
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_29 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_29_1
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_30 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_30_1
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_31 : 
FDR
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT_mux0001_31_1
,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_ZERO_DELAY_delay_1_2257
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_DIVIDE_BY_ZERO_cmp_eq000011 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(27)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(28)
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(29)
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(30)
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(31)
,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_DIVIDE_BY_ZERO_cmp_eq00001
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_first_q_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_DIVIDE_BY_ZERO_cmp_eq00001,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_OP_RESULT(26)
,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_div_by_zero_del_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_0 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N1,
      R => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_0_2247

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_Madd_exp_norm_xor_5_111 : 
LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_1_2245
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_DIST_DEL_delay_1_0_2246
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_Madd_exp_norm_xor_5_11

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_5 : 
FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_Madd_exp_norm_xor_5_11
,
      S => BU2_N5,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_5_2244

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux_13_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_N2
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_0_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(27),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_10_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_14_661
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_12_657
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_10_653
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_16_665
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_11_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_15_663
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_13_659
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_11_655
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_17_667
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_12_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_16_665
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_14_661
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_12_657
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_18_669
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_13_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_17_667
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_15_663
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_13_659
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_19_671
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_14_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_18_669
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_16_665
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_14_661
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_20_673
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_15_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_19_671
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_17_667
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_15_663
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_21_675
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_16_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_20_673
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_18_669
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_16_665
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_22_677
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_17_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_21_675
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_19_671
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_17_667
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_23_679
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_18_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_22_677
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_20_673
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_18_669
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_24_681
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_19_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_23_679
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_21_675
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_19_671
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_25_683
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_1_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_1_635
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_3_639
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_5_643
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_7_647
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_20_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_24_681
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_22_677
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_20_673
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_26_685
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_21_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_25_683
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_23_679
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_21_675
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_27_687
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_2_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_2_637
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_4_641
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_6_645
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_8_649
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_3_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_3_639
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_5_643
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_7_647
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_9_651
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_4_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_4_641
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_6_645
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_8_649
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_10_653
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_5_1 : 
LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_5_643
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_9_651
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_7_647
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_11_655
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_6_1 : 
LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_6_645
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_10_653
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_8_649
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_12_657
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_7_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_11_655
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_9_651
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_7_647
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_13_659
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_8_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_12_657
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_10_653
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_8_649
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_14_661
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0_9_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_13_659
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_11_655
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_9_651
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_15_663
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_1_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_26_337
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_18_353
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_10_369
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_2_385
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_2_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_25_339
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_17_355
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_9_371
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_1_387
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp_3_1 : 
LUT6
    generic map(
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_24_341
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_16_357
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_8_373
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_0_389
,
      I4 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I5 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_3_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_dist_int_1_mux00001 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_dist_int_3_mux00001 : 
LUT3
    generic map(
      INIT => X"AC"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_2_1007
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_Madd_exp_norm_xor_3_111 : 
LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_0_1009
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_1_1011
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => BU2_N5
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_rfd_i_cmp_eq00001 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_4_2238,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_8_2239,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => rfd
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_57_21 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_N511
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_1_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(25),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(24),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_2_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(23),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(22),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_8_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(11),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(10),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_3_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(21),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(20),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_9_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(9),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(8),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_10_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(7),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(6),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_4_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(19),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(18),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_11_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(5),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(4),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_5_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(17),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(16),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_12_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(3),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(2),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_6_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(15),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(14),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_13_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(1),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(0),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero_7_not00011 : 
LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(13),
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(12),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b_0_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_11_367
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_3_383
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b_1_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_9_371
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_1_387
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b_0_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_8_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_12_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b_1_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_9_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_b_0_mux00001 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_2_1007
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_2_1003
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_3_1002
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_b

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b_2_1 : 
LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_7_375
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b_3_1 : 
LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_5_379
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b_2_1 : 
LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_10_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a_0_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_27_335
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_19_351
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a_1_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_25_339
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_17_355
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a_2_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_23_343
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_15_359
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a_3_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_21_347
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_13_363
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a_0_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_0_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a_1_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_1_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_5_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a_2_1 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_2_Q
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_6_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_a_0_mux00001 : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_0_1005
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_1_1004
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_a

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a_3_1 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_pipe_4_2235,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_negate_del_pipe_10_2236,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_10_2234,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(22),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_11_2233,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(23),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_12_2232,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(24),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_13_2231,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(25),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_14_2230,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(26),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_15_2229,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(27),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_6_2228,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_7_2227,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(19),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_8_2226,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(20),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_9_2225,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(21),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(10),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(11),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(12),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(13),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(14),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(1),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(3),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(6),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(7),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(8),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(9),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_10_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(10),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_11_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(11),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_12_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(12),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_13_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(13),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_14_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(14),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_15_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_16_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(16),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_17_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(17),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(1),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_5_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_6_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(6),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_7_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(7),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_8_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(8),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux_9_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(9),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_16_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(18),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_17_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(19),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_18_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(20),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_19_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(21),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_20_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(22),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_21_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(23),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_22_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(24),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_23_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(25),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_24_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(26),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_25_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(27),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_26_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(28),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_27_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(29),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_28_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(30),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_29_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(31),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_30_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(32),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_mux0000_31_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(33),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_0_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_10_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_10_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_11_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_11_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_12_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_12_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_13_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_13_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_14_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_14_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_15_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_15_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_16_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_16_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_17_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_17_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_1_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_2_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_3_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_4_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_5_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_5_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_6_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_6_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_7_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_7_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_8_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_8_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_0_mux0000_9_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_9_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_0_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_10_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_10_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_11_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_11_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_12_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_12_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_13_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_13_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_14_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_14_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_15_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_15_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_16_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_16_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_17_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_17_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_1_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_2_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_3_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_4_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_5_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_5_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_6_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_6_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_7_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_7_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_8_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_8_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_1_mux0000_9_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_9_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_0_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_10_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_10_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_11_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_11_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_12_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_12_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_13_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_13_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_14_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_14_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_15_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_15_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_16_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_16_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_17_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_17_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_1_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_2_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_3_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_4_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_5_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_5_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_6_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_6_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_7_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_7_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_8_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_8_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave_2_mux0000_9_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_9_Q,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_0_1170,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_10_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_10_1160,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_11_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_11_1159,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_12_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_12_1158,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_13_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_13_1157,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_14_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_14_1156,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_15_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_15_1155,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_16_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_16_1154,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_17_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_17_1076,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_18_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_18_1075,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_19_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_19_1074,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_1_1169,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_20_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_20_1073,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_21_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_21_1072,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_22_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_22_1071,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_23_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_23_1070,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_24_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_24_1069,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_25_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_25_1068,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_26_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_26_1067,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_2_1168,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_3_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_3_1167,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_4_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_4_1166,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_5_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_5_1165,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_6_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_6_1164,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_7_1163,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_8_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_8_1162,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod_9_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_9_1161,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_10_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_10_2224,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_7_2207,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_9_2204,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_8_2206,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_11_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_11_2223,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_8_2206,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_10_2224,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_9_2204,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_12_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_12_2222,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_9_2204,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_10_2224,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_11_2223,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_13_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_13_2221,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_10_2224,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_12_2222,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_11_2223,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_14_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_14_2220,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_11_2223,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_13_2221,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_12_2222,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_15_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_15_2219,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_12_2222,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_14_2220,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_13_2221,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_16_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_16_2218,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_13_2221,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_15_2219,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_14_2220,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_17_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_17_2217,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_14_2220,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_16_2218,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_15_2219,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_18_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_18_2216,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_15_2219,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_17_2217,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_16_2218,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_19_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_19_2215,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_16_2218,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_18_2216,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_17_2217,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_20_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_20_2214,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_17_2217,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_19_2215,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_18_2216,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_21_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_21_2213,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_18_2216,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_20_2214,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_19_2215,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_22_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_22_2212,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_19_2215,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_21_2213,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_20_2214,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_23_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_23_2211,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_20_2214,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_22_2212,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_21_2213,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_24_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_24_2194,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_21_2213,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_23_2211,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_22_2212,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_25_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_25_2193,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_22_2212,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_24_2194,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_23_2211,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_26_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_26_615,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_23_2211,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_25_2193,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_24_2194,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_3_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_3_2210,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_0_2125,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_2_2203,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_1_2192,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_4_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_4_2209,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_1_2192,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_3_2210,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_2_2203,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_5_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_5_2208,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_2_2203,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_4_2209,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_3_2210,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_6_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_6_2205,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_3_2210,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_5_2208,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_4_2209,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_7_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_7_2207,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_4_2209,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_6_2205,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_5_2208,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_8_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_8_2206,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_5_2208,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_7_2207,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_6_2205,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_9_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_9_2204,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_6_2205,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_8_2206,
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_7_2207,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_12_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(12),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(8),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_13_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(1),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(13),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(9),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_14_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(14),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(10),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_15_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(3),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(15),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(11),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_16_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(16),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(12),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_17_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(17),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(13),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_18_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(6),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(18),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(14),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_19_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(7),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(19),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(15),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_20_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(8),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(20),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(16),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_21_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(9),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(21),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(17),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_22_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(10),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(22),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(18),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_23_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(11),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(23),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(19),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_24_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(12),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(24),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(20),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_25_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(13),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(25),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(21),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_26_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(14),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(26),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(22),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_27_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(15),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(27),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(23),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(19),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_28_1 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(16),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(28),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(24),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(20),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_29_21 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(17),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(25),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(21),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_30_11 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(18),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(26),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(22),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_31_11 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(19),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(27),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(23),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_32_11 : LUT6
    generic map(
      INIT => X"DFDAD5D08F8A8580"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(20),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(28),
      I5 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(24),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(32)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_2_1 : LUT5
    generic map(
      INIT => X"EC64A820"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_1_2192,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_2_2203,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_0_2125,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_10_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(2),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(10),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_11_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(11),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_8_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(0),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(8),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_9_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(1),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(9),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_32_2 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(0),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(32),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_32_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_33_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(1),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(33),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_33_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_34_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(2),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(34),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_34_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_35_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(35),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(19),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_35_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_36_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(4),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(36),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(20),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_36_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_37_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(5),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(37),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(21),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_37_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_38_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(6),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(38),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(22),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_38_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_39_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(7),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(39),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(23),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_39_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_40_1 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(8),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(40),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(24),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_40_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_27_1 : LUT5
    generic map(
      INIT => X"FEAE5404"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_24_2194,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_25_2193,
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_26_615,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_33_1 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(21),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(25),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(33)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_34_1 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(22),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(26),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(34)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_35_1 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(23),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(27),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(35)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_36_1 : LUT5
    generic map(
      INIT => X"F7D5A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(24),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(28),
      I4 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(36)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_28_1 : LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_26_615,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_25_2193,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_37_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(25),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(37)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_38_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(26),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(38)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_39_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(27),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(39)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2_40_1 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(28),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(40)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_1_1 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_1_2192,
      I3 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_0_2125,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_Madd_exp_norm_xor_2_11 : 
LUT3
    generic map(
      INIT => X"39"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_0_1009
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_1_1011
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_exp_norm(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_10_2191,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_11_2190,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_12_2189,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_13_2188,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_14_2187,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_15_2186,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_16_2185,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_17_2184,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_18_2183,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(18),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_1_2182,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_2_2181,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_3_2180,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_4_2179,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_5_2178,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_6_2177,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_7_2176,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_8_2175,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_carousel_pipe_3_9_2174,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_12_2172
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(19),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_mux0000_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_pipe_4_13_2170
,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(20),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(15),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(52),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(21),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(10),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(31),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(11),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(32),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(12),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(33),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(13),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(34),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(14),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(35),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(15),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(36),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(1),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(22),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(23),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(3),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(24),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(25),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(26),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(6),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(27),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(7),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(28),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(8),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(29),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_1_mux0000_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(9),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(30),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(0),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(37),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(10),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(47),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(11),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(48),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(12),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(49),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(13),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(50),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(14),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(51),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(1),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(38),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(2),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(39),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(3),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(40),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(4),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(41),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(5),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(42),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(6),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(43),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(7),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(44),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(8),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(45),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_2_mux0000_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(9),
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(46),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_10_2146,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_11_2145,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(7),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_12_2144,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(8),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_13_2143,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(9),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_14_2142,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(10),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_15_2141,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(11),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_4_2139,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_pipe_4_2140,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_5_2138,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(1),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_6_2137,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(2),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_7_2136,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(3),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_8_2135,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(4),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_9_2134,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_0_2133,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(12),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_1_2132,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(13),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_2_2131,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(14),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_3_2130,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_4_2129,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(16),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_2_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_pipe_pipe_3_5_2128,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(17),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0_0_1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_0_2125,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_0_2126,
      I2 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_shift_del_pipe_3_1_2127,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_Madd_exp_norm_xor_1_11 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_1_1011
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_exp_norm(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_all_bits_zero_del1 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_13_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_all_bits_zero_del

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux00081 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(5),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_1_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux00091 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(6),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_1_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(0),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_10_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(10),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_11_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(11),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_12_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(12),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_13_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(13),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_14_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(14),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_15_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(15),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(1),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(2),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(3),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(4),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_5_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(5),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_6_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(6),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_7_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(7),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_8_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(8),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom_0_mux0000_9_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(9),
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_pipe_12_2124,
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_0_2123,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_10_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_10_2122,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_11_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_11_2121,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_12_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_12_2120,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_13_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_13_2119,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_14_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_14_2118,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_15_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_15_2117,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_1_2116,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_2_2115,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_3_2114,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_4_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_4_2113,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_5_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_5_2112,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_6_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_6_2111,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_7_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_7_2110,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_8_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_8_2109,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_0_mux0000_9_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_pipe_pipe_3_9_2108,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_0_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_0_2107,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_1_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_1_2106,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_2_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_2_2105,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom_1_mux0000_3_1 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_pipe_pipe_3_3_2104,
      I1 => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      O => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_op_a_0_mux00001 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_op_a

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_op_b_0_mux00001 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_2_1007
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_3_1006
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_op_b

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(2, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denom_reg_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(1, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denom_reg_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_fb_denom(0, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denom_reg_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_15_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_15_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_14_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_14_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_11_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_10_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_9_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_9_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_8_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_8_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_7_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_7_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_6_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_6_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_5_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_5_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_4_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_3_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_3_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_2_2_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_2_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_pp_digit_mux(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_pipe_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_pipe_2_1796
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_N0,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N1,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q,
      A(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_30_Q,
      A(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_29_Q,
      A(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_28_Q,
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_27_Q,
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_26_Q,
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_25_Q,
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_24_Q,
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_23_Q,
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_22_Q,
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_21_Q,
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_20_Q,
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_19_Q,
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_18_Q,
      PCIN(47) => BU2_N0,
      PCIN(46) => BU2_N0,
      PCIN(45) => BU2_N0,
      PCIN(44) => BU2_N0,
      PCIN(43) => BU2_N0,
      PCIN(42) => BU2_N0,
      PCIN(41) => BU2_N0,
      PCIN(40) => BU2_N0,
      PCIN(39) => BU2_N0,
      PCIN(38) => BU2_N0,
      PCIN(37) => BU2_N0,
      PCIN(36) => BU2_N0,
      PCIN(35) => BU2_N0,
      PCIN(34) => BU2_N0,
      PCIN(33) => BU2_N0,
      PCIN(32) => BU2_N0,
      PCIN(31) => BU2_N0,
      PCIN(30) => BU2_N0,
      PCIN(29) => BU2_N0,
      PCIN(28) => BU2_N0,
      PCIN(27) => BU2_N0,
      PCIN(26) => BU2_N0,
      PCIN(25) => BU2_N0,
      PCIN(24) => BU2_N0,
      PCIN(23) => BU2_N0,
      PCIN(22) => BU2_N0,
      PCIN(21) => BU2_N0,
      PCIN(20) => BU2_N0,
      PCIN(19) => BU2_N0,
      PCIN(18) => BU2_N0,
      PCIN(17) => BU2_N0,
      PCIN(16) => BU2_N0,
      PCIN(15) => BU2_N0,
      PCIN(14) => BU2_N0,
      PCIN(13) => BU2_N0,
      PCIN(12) => BU2_N0,
      PCIN(11) => BU2_N0,
      PCIN(10) => BU2_N0,
      PCIN(9) => BU2_N0,
      PCIN(8) => BU2_N0,
      PCIN(7) => BU2_N0,
      PCIN(6) => BU2_N0,
      PCIN(5) => BU2_N0,
      PCIN(4) => BU2_N0,
      PCIN(3) => BU2_N0,
      PCIN(2) => BU2_N0,
      PCIN(1) => BU2_N0,
      PCIN(0) => BU2_N0,
      B(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_17_Q,
      B(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_16_Q,
      B(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_14_Q,
      B(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_14_Q,
      B(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_13_Q,
      B(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_12_Q,
      B(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_11_Q,
      B(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_10_Q,
      B(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_9_Q,
      B(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_8_Q,
      B(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_7_Q,
      B(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_6_Q,
      B(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_5_Q,
      B(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_4_Q,
      B(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_3_Q,
      B(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_2_Q,
      B(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_1_Q,
      B(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_0_Q,
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N0,
      C(38) => BU2_N0,
      C(37) => BU2_N0,
      C(36) => BU2_N0,
      C(35) => BU2_N0,
      C(34) => BU2_N0,
      C(33) => BU2_N0,
      C(32) => BU2_N0,
      C(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(17),
      C(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(16),
      C(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(15),
      C(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(14),
      C(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(13),
      C(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(12),
      C(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(11),
      C(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(10),
      C(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(9),
      C(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(8),
      C(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(7),
      C(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(6),
      C(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(5),
      C(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(4),
      C(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(3),
      C(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(2),
      C(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(1),
      C(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(0),
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N0,
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_N0,
      ALUMODE(0) => BU2_N0,
      PCOUT(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 47),
      PCOUT(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 46),
      PCOUT(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 45),
      PCOUT(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 44),
      PCOUT(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 43),
      PCOUT(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 42),
      PCOUT(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 41),
      PCOUT(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 40),
      PCOUT(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 39),
      PCOUT(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 38),
      PCOUT(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 37),
      PCOUT(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 36),
      PCOUT(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 35),
      PCOUT(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 34),
      PCOUT(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 33),
      PCOUT(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 32),
      PCOUT(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 31),
      PCOUT(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 30),
      PCOUT(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 29),
      PCOUT(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 28),
      PCOUT(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 27),
      PCOUT(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 26),
      PCOUT(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 25),
      PCOUT(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 24),
      PCOUT(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 23),
      PCOUT(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 22),
      PCOUT(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 21),
      PCOUT(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 20),
      PCOUT(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 19),
      PCOUT(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 18),
      PCOUT(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 17),
      PCOUT(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 16),
      PCOUT(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 15),
      PCOUT(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 14),
      PCOUT(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 13),
      PCOUT(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 12),
      PCOUT(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 11),
      PCOUT(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 10),
      PCOUT(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 9),
      PCOUT(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 8),
      PCOUT(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 7),
      PCOUT(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 6),
      PCOUT(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 5),
      PCOUT(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 4),
      PCOUT(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 3),
      PCOUT(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 2),
      PCOUT(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 1),
      PCOUT(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 0),
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_N0,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N1,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(28) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(27) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(26) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(25) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(24) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(23) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(22) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(21) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(20) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(19) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(18) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(31),
      A(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(30),
      A(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(29),
      A(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(28),
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(27),
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(26),
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(25),
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(24),
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(23),
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(22),
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(21),
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(20),
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(19),
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(18),
      PCIN(47) => BU2_N0,
      PCIN(46) => BU2_N0,
      PCIN(45) => BU2_N0,
      PCIN(44) => BU2_N0,
      PCIN(43) => BU2_N0,
      PCIN(42) => BU2_N0,
      PCIN(41) => BU2_N0,
      PCIN(40) => BU2_N0,
      PCIN(39) => BU2_N0,
      PCIN(38) => BU2_N0,
      PCIN(37) => BU2_N0,
      PCIN(36) => BU2_N0,
      PCIN(35) => BU2_N0,
      PCIN(34) => BU2_N0,
      PCIN(33) => BU2_N0,
      PCIN(32) => BU2_N0,
      PCIN(31) => BU2_N0,
      PCIN(30) => BU2_N0,
      PCIN(29) => BU2_N0,
      PCIN(28) => BU2_N0,
      PCIN(27) => BU2_N0,
      PCIN(26) => BU2_N0,
      PCIN(25) => BU2_N0,
      PCIN(24) => BU2_N0,
      PCIN(23) => BU2_N0,
      PCIN(22) => BU2_N0,
      PCIN(21) => BU2_N0,
      PCIN(20) => BU2_N0,
      PCIN(19) => BU2_N0,
      PCIN(18) => BU2_N0,
      PCIN(17) => BU2_N0,
      PCIN(16) => BU2_N0,
      PCIN(15) => BU2_N0,
      PCIN(14) => BU2_N0,
      PCIN(13) => BU2_N0,
      PCIN(12) => BU2_N0,
      PCIN(11) => BU2_N0,
      PCIN(10) => BU2_N0,
      PCIN(9) => BU2_N0,
      PCIN(8) => BU2_N0,
      PCIN(7) => BU2_N0,
      PCIN(6) => BU2_N0,
      PCIN(5) => BU2_N0,
      PCIN(4) => BU2_N0,
      PCIN(3) => BU2_N0,
      PCIN(2) => BU2_N0,
      PCIN(1) => BU2_N0,
      PCIN(0) => BU2_N0,
      B(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(17),
      B(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(16),
      B(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(15),
      B(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(14),
      B(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(13),
      B(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(12),
      B(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(11),
      B(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(10),
      B(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(9),
      B(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(8),
      B(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(7),
      B(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(6),
      B(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(5),
      B(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(4),
      B(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(3),
      B(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(2),
      B(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(1),
      B(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(0),
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N0,
      C(38) => BU2_N0,
      C(37) => BU2_N0,
      C(36) => BU2_N0,
      C(35) => BU2_N0,
      C(34) => BU2_N0,
      C(33) => BU2_N0,
      C(32) => BU2_N0,
      C(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(17),
      C(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(16),
      C(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(15),
      C(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(14),
      C(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(13),
      C(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(12),
      C(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(11),
      C(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(10),
      C(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(9),
      C(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(8),
      C(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(7),
      C(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(6),
      C(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(5),
      C(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(4),
      C(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(3),
      C(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(2),
      C(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(1),
      C(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(0),
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N0,
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_N0,
      ALUMODE(0) => BU2_N0,
      PCOUT(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 47),
      PCOUT(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 46),
      PCOUT(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 45),
      PCOUT(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 44),
      PCOUT(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 43),
      PCOUT(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 42),
      PCOUT(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 41),
      PCOUT(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 40),
      PCOUT(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 39),
      PCOUT(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 38),
      PCOUT(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 37),
      PCOUT(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 36),
      PCOUT(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 35),
      PCOUT(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 34),
      PCOUT(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 33),
      PCOUT(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 32),
      PCOUT(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 31),
      PCOUT(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 30),
      PCOUT(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 29),
      PCOUT(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 28),
      PCOUT(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 27),
      PCOUT(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 26),
      PCOUT(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 25),
      PCOUT(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 24),
      PCOUT(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 23),
      PCOUT(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 22),
      PCOUT(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 21),
      PCOUT(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 20),
      PCOUT(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 19),
      PCOUT(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 18),
      PCOUT(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 17),
      PCOUT(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 16),
      PCOUT(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 15),
      PCOUT(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 14),
      PCOUT(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 13),
      PCOUT(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 12),
      PCOUT(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 11),
      PCOUT(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 10),
      PCOUT(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 9),
      PCOUT(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 8),
      PCOUT(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 7),
      PCOUT(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 6),
      PCOUT(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 5),
      PCOUT(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 4),
      PCOUT(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 3),
      PCOUT(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 2),
      PCOUT(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 1),
      PCOUT(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 0),
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_N0,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N1,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(28) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(27) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(26) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(25) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(24) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(23) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(22) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(21) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(20) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(19) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(18) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(13) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(12) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(11) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(10) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(9) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(8) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(7) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(6) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(3) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(2) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(1) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      A(0) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      PCIN(47) => BU2_N0,
      PCIN(46) => BU2_N0,
      PCIN(45) => BU2_N0,
      PCIN(44) => BU2_N0,
      PCIN(43) => BU2_N0,
      PCIN(42) => BU2_N0,
      PCIN(41) => BU2_N0,
      PCIN(40) => BU2_N0,
      PCIN(39) => BU2_N0,
      PCIN(38) => BU2_N0,
      PCIN(37) => BU2_N0,
      PCIN(36) => BU2_N0,
      PCIN(35) => BU2_N0,
      PCIN(34) => BU2_N0,
      PCIN(33) => BU2_N0,
      PCIN(32) => BU2_N0,
      PCIN(31) => BU2_N0,
      PCIN(30) => BU2_N0,
      PCIN(29) => BU2_N0,
      PCIN(28) => BU2_N0,
      PCIN(27) => BU2_N0,
      PCIN(26) => BU2_N0,
      PCIN(25) => BU2_N0,
      PCIN(24) => BU2_N0,
      PCIN(23) => BU2_N0,
      PCIN(22) => BU2_N0,
      PCIN(21) => BU2_N0,
      PCIN(20) => BU2_N0,
      PCIN(19) => BU2_N0,
      PCIN(18) => BU2_N0,
      PCIN(17) => BU2_N0,
      PCIN(16) => BU2_N0,
      PCIN(15) => BU2_N0,
      PCIN(14) => BU2_N0,
      PCIN(13) => BU2_N0,
      PCIN(12) => BU2_N0,
      PCIN(11) => BU2_N0,
      PCIN(10) => BU2_N0,
      PCIN(9) => BU2_N0,
      PCIN(8) => BU2_N0,
      PCIN(7) => BU2_N0,
      PCIN(6) => BU2_N0,
      PCIN(5) => BU2_N0,
      PCIN(4) => BU2_N0,
      PCIN(3) => BU2_N0,
      PCIN(2) => BU2_N0,
      PCIN(1) => BU2_N0,
      PCIN(0) => BU2_N0,
      B(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(13) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(12) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(11) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(10) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(9) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(8) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(7) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(6) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(3) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(2) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(1) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(0) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N0,
      C(38) => BU2_N0,
      C(37) => BU2_N0,
      C(36) => BU2_N0,
      C(35) => BU2_N0,
      C(34) => BU2_N0,
      C(33) => BU2_N0,
      C(32) => BU2_N0,
      C(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(17),
      C(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(16),
      C(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(15),
      C(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(14),
      C(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(13),
      C(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(12),
      C(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(11),
      C(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(10),
      C(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(9),
      C(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(8),
      C(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(7),
      C(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(6),
      C(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(5),
      C(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(4),
      C(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(3),
      C(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(2),
      C(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(1),
      C(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(0),
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N0,
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_N0,
      ALUMODE(0) => BU2_N0,
      PCOUT(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 47),
      PCOUT(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 46),
      PCOUT(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 45),
      PCOUT(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 44),
      PCOUT(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 43),
      PCOUT(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 42),
      PCOUT(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 41),
      PCOUT(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 40),
      PCOUT(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 39),
      PCOUT(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 38),
      PCOUT(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 37),
      PCOUT(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 36),
      PCOUT(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 35),
      PCOUT(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 34),
      PCOUT(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 33),
      PCOUT(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 32),
      PCOUT(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 31),
      PCOUT(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 30),
      PCOUT(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 29),
      PCOUT(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 28),
      PCOUT(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 27),
      PCOUT(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 26),
      PCOUT(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 25),
      PCOUT(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 24),
      PCOUT(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 23),
      PCOUT(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 22),
      PCOUT(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 21),
      PCOUT(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 20),
      PCOUT(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 19),
      PCOUT(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 18),
      PCOUT(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 17),
      PCOUT(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 16),
      PCOUT(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 15),
      PCOUT(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 14),
      PCOUT(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 13),
      PCOUT(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 12),
      PCOUT(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 11),
      PCOUT(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 10),
      PCOUT(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 9),
      PCOUT(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 8),
      PCOUT(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 7),
      PCOUT(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 6),
      PCOUT(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 5),
      PCOUT(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 4),
      PCOUT(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 3),
      PCOUT(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 2),
      PCOUT(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 1),
      PCOUT(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 0),
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_N0,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N1,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_N0,
      A(28) => BU2_N0,
      A(27) => BU2_N0,
      A(26) => BU2_N0,
      A(25) => BU2_N0,
      A(24) => BU2_N0,
      A(23) => BU2_N0,
      A(22) => BU2_N0,
      A(21) => BU2_N0,
      A(20) => BU2_N0,
      A(19) => BU2_N0,
      A(18) => BU2_N0,
      A(17) => BU2_N0,
      A(16) => BU2_N0,
      A(15) => BU2_N0,
      A(14) => BU2_N0,
      A(13) => BU2_N0,
      A(12) => BU2_N0,
      A(11) => BU2_N0,
      A(10) => BU2_N0,
      A(9) => BU2_N0,
      A(8) => BU2_N0,
      A(7) => BU2_N0,
      A(6) => BU2_N0,
      A(5) => BU2_N0,
      A(4) => BU2_N0,
      A(3) => BU2_N0,
      A(2) => BU2_N0,
      A(1) => BU2_N0,
      A(0) => BU2_N0,
      PCIN(47) => BU2_N0,
      PCIN(46) => BU2_N0,
      PCIN(45) => BU2_N0,
      PCIN(44) => BU2_N0,
      PCIN(43) => BU2_N0,
      PCIN(42) => BU2_N0,
      PCIN(41) => BU2_N0,
      PCIN(40) => BU2_N0,
      PCIN(39) => BU2_N0,
      PCIN(38) => BU2_N0,
      PCIN(37) => BU2_N0,
      PCIN(36) => BU2_N0,
      PCIN(35) => BU2_N0,
      PCIN(34) => BU2_N0,
      PCIN(33) => BU2_N0,
      PCIN(32) => BU2_N0,
      PCIN(31) => BU2_N0,
      PCIN(30) => BU2_N0,
      PCIN(29) => BU2_N0,
      PCIN(28) => BU2_N0,
      PCIN(27) => BU2_N0,
      PCIN(26) => BU2_N0,
      PCIN(25) => BU2_N0,
      PCIN(24) => BU2_N0,
      PCIN(23) => BU2_N0,
      PCIN(22) => BU2_N0,
      PCIN(21) => BU2_N0,
      PCIN(20) => BU2_N0,
      PCIN(19) => BU2_N0,
      PCIN(18) => BU2_N0,
      PCIN(17) => BU2_N0,
      PCIN(16) => BU2_N0,
      PCIN(15) => BU2_N0,
      PCIN(14) => BU2_N0,
      PCIN(13) => BU2_N0,
      PCIN(12) => BU2_N0,
      PCIN(11) => BU2_N0,
      PCIN(10) => BU2_N0,
      PCIN(9) => BU2_N0,
      PCIN(8) => BU2_N0,
      PCIN(7) => BU2_N0,
      PCIN(6) => BU2_N0,
      PCIN(5) => BU2_N0,
      PCIN(4) => BU2_N0,
      PCIN(3) => BU2_N0,
      PCIN(2) => BU2_N0,
      PCIN(1) => BU2_N0,
      PCIN(0) => BU2_N0,
      B(17) => BU2_N0,
      B(16) => BU2_N0,
      B(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(15)
,
      B(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(14)
,
      B(13) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(13)
,
      B(12) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(12)
,
      B(11) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(11)
,
      B(10) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(10)
,
      B(9) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(9)
,
      B(8) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(8)
,
      B(7) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(7)
,
      B(6) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(6)
,
      B(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(5)
,
      B(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(4)
,
      B(3) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(3)
,
      B(2) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(2)
,
      B(1) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_pp_digit_i_extra_pp_digit_reg_first_q(1)
,
      B(0) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N0,
      C(38) => BU2_N0,
      C(37) => BU2_N0,
      C(36) => BU2_N0,
      C(35) => BU2_N0,
      C(34) => BU2_N0,
      C(33) => BU2_N0,
      C(32) => BU2_N0,
      C(31) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(17),
      C(30) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(16),
      C(29) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(15),
      C(28) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(14),
      C(27) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(13),
      C(26) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(12),
      C(25) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(11),
      C(24) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(10),
      C(23) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(9),
      C(22) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(8),
      C(21) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(7),
      C(20) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(6),
      C(19) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(5),
      C(18) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(4),
      C(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(3),
      C(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(2),
      C(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(1),
      C(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(0),
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N0,
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_N0,
      ALUMODE(0) => BU2_N0,
      PCOUT(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(47),
      PCOUT(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(46),
      PCOUT(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(45),
      PCOUT(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(44),
      PCOUT(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(43),
      PCOUT(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(42),
      PCOUT(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(41),
      PCOUT(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(40),
      PCOUT(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(39),
      PCOUT(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(38),
      PCOUT(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(37),
      PCOUT(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(36),
      PCOUT(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(35),
      PCOUT(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(34),
      PCOUT(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(33),
      PCOUT(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(32),
      PCOUT(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(31),
      PCOUT(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(30),
      PCOUT(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(29),
      PCOUT(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(28),
      PCOUT(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(27),
      PCOUT(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(26),
      PCOUT(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(25),
      PCOUT(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(24),
      PCOUT(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(23),
      PCOUT(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(22),
      PCOUT(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(21),
      PCOUT(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(20),
      PCOUT(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(19),
      PCOUT(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(18),
      PCOUT(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(17),
      PCOUT(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(16),
      PCOUT(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(15),
      PCOUT(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(14),
      PCOUT(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(13),
      PCOUT(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(12),
      PCOUT(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(11),
      PCOUT(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(10),
      PCOUT(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(9),
      PCOUT(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(8),
      PCOUT(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(7),
      PCOUT(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(6),
      PCOUT(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(5),
      PCOUT(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(4),
      PCOUT(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(3),
      PCOUT(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(2),
      PCOUT(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(1),
      PCOUT(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(0),
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_add_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N0,
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N0,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(16),
      A(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(15),
      A(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(14),
      A(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(13),
      A(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(12),
      A(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(11),
      A(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(10),
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(9),
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(8),
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(7),
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(6),
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(5),
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(4),
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(3),
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(2),
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(1),
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(0),
      PCIN(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 47),
      PCIN(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 46),
      PCIN(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 45),
      PCIN(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 44),
      PCIN(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 43),
      PCIN(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 42),
      PCIN(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 41),
      PCIN(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 40),
      PCIN(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 39),
      PCIN(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 38),
      PCIN(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 37),
      PCIN(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 36),
      PCIN(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 35),
      PCIN(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 34),
      PCIN(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 33),
      PCIN(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 32),
      PCIN(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 31),
      PCIN(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 30),
      PCIN(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 29),
      PCIN(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 28),
      PCIN(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 27),
      PCIN(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 26),
      PCIN(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 25),
      PCIN(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 24),
      PCIN(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 23),
      PCIN(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 22),
      PCIN(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 21),
      PCIN(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 20),
      PCIN(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 19),
      PCIN(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 18),
      PCIN(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 17),
      PCIN(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 16),
      PCIN(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 15),
      PCIN(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 14),
      PCIN(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 13),
      PCIN(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 12),
      PCIN(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 11),
      PCIN(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 10),
      PCIN(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 9),
      PCIN(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 8),
      PCIN(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 7),
      PCIN(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 6),
      PCIN(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 5),
      PCIN(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 4),
      PCIN(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 3),
      PCIN(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 2),
      PCIN(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 1),
      PCIN(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(2, 0),
      B(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(15),
      B(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(15),
      B(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(15),
      B(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(14),
      B(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(13),
      B(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(12),
      B(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(11),
      B(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(10),
      B(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(9),
      B(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(8),
      B(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(7),
      B(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(6),
      B(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(5),
      B(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(4),
      B(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(3),
      B(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(2),
      B(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(1),
      B(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(0),
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N0,
      C(38) => BU2_N0,
      C(37) => BU2_N0,
      C(36) => BU2_N0,
      C(35) => BU2_N0,
      C(34) => BU2_N0,
      C(33) => BU2_N0,
      C(32) => BU2_N0,
      C(31) => BU2_N0,
      C(30) => BU2_N0,
      C(29) => BU2_N0,
      C(28) => BU2_N0,
      C(27) => BU2_N0,
      C(26) => BU2_N0,
      C(25) => BU2_N0,
      C(24) => BU2_N0,
      C(23) => BU2_N0,
      C(22) => BU2_N0,
      C(21) => BU2_N0,
      C(20) => BU2_N0,
      C(19) => BU2_N0,
      C(18) => BU2_N0,
      C(17) => BU2_N0,
      C(16) => BU2_N0,
      C(15) => BU2_N0,
      C(14) => BU2_N0,
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N0,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_N0,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_pipe_2_1796,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_pipe_2_1796,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(14),
      P(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(13),
      P(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(12),
      P(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(11),
      P(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(10),
      P(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(9),
      P(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(8),
      P(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(7),
      P(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(6),
      P(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(5),
      P(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(4),
      P(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(3),
      P(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(2),
      P(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(1),
      P(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(0),
      P(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_17_Q,
      P(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_16_Q,
      P(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_15_Q,
      P(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_14_Q,
      P(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_13_Q,
      P(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_12_Q,
      P(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_11_Q,
      P(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_10_Q,
      P(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_9_Q,
      P(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_8_Q,
      P(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_7_Q,
      P(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_6_Q,
      P(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_5_Q,
      P(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_4_Q,
      P(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_3_Q,
      P(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_2_Q,
      P(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_1_Q,
      P(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_2_0_Q,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N0,
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N0,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(16),
      A(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(15),
      A(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(14),
      A(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(13),
      A(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(12),
      A(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(11),
      A(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(10),
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(9),
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(8),
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(7),
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(6),
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(5),
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(4),
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(3),
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(2),
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(1),
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(0),
      PCIN(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 47),
      PCIN(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 46),
      PCIN(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 45),
      PCIN(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 44),
      PCIN(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 43),
      PCIN(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 42),
      PCIN(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 41),
      PCIN(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 40),
      PCIN(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 39),
      PCIN(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 38),
      PCIN(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 37),
      PCIN(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 36),
      PCIN(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 35),
      PCIN(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 34),
      PCIN(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 33),
      PCIN(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 32),
      PCIN(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 31),
      PCIN(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 30),
      PCIN(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 29),
      PCIN(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 28),
      PCIN(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 27),
      PCIN(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 26),
      PCIN(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 25),
      PCIN(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 24),
      PCIN(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 23),
      PCIN(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 22),
      PCIN(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 21),
      PCIN(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 20),
      PCIN(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 19),
      PCIN(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 18),
      PCIN(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 17),
      PCIN(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 16),
      PCIN(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 15),
      PCIN(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 14),
      PCIN(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 13),
      PCIN(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 12),
      PCIN(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 11),
      PCIN(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 10),
      PCIN(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 9),
      PCIN(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 8),
      PCIN(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 7),
      PCIN(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 6),
      PCIN(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 5),
      PCIN(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 4),
      PCIN(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 3),
      PCIN(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 2),
      PCIN(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 1),
      PCIN(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(1, 0),
      B(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(15),
      B(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(14),
      B(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(13),
      B(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(12),
      B(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(11),
      B(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(10),
      B(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(9),
      B(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(8),
      B(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(7),
      B(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(6),
      B(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(5),
      B(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(4),
      B(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(3),
      B(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(2),
      B(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(1),
      B(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(0),
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N0,
      C(38) => BU2_N0,
      C(37) => BU2_N0,
      C(36) => BU2_N0,
      C(35) => BU2_N0,
      C(34) => BU2_N0,
      C(33) => BU2_N0,
      C(32) => BU2_N0,
      C(31) => BU2_N0,
      C(30) => BU2_N0,
      C(29) => BU2_N0,
      C(28) => BU2_N0,
      C(27) => BU2_N0,
      C(26) => BU2_N0,
      C(25) => BU2_N0,
      C(24) => BU2_N0,
      C(23) => BU2_N0,
      C(22) => BU2_N0,
      C(21) => BU2_N0,
      C(20) => BU2_N0,
      C(19) => BU2_N0,
      C(18) => BU2_N0,
      C(17) => BU2_N0,
      C(16) => BU2_N0,
      C(15) => BU2_N0,
      C(14) => BU2_N0,
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N0,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_N0,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_pipe_2_1796,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_pipe_2_1796,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_47_Q,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_32_Q,
      P(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_31_Q,
      P(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_30_Q,
      P(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_29_Q,
      P(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_28_Q,
      P(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_27_Q,
      P(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_26_Q,
      P(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_25_Q,
      P(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_24_Q,
      P(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_23_Q,
      P(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_22_Q,
      P(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_21_Q,
      P(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_20_Q,
      P(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_19_Q,
      P(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_18_Q,
      P(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_17_Q,
      P(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_16_Q,
      P(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_15_Q,
      P(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_14_Q,
      P(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_13_Q,
      P(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_12_Q,
      P(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_11_Q,
      P(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_10_Q,
      P(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_9_Q,
      P(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_8_Q,
      P(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_7_Q,
      P(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_6_Q,
      P(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_5_Q,
      P(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_4_Q,
      P(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_3_Q,
      P(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_2_Q,
      P(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_1_Q,
      P(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_1_0_Q,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N0,
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N0,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17),
      A(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(16),
      A(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(15),
      A(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(14),
      A(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(13),
      A(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(12),
      A(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(11),
      A(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(10),
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(9),
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(8),
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(7),
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(6),
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(5),
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(4),
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(3),
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(2),
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(1),
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(0),
      PCIN(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 47),
      PCIN(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 46),
      PCIN(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 45),
      PCIN(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 44),
      PCIN(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 43),
      PCIN(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 42),
      PCIN(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 41),
      PCIN(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 40),
      PCIN(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 39),
      PCIN(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 38),
      PCIN(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 37),
      PCIN(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 36),
      PCIN(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 35),
      PCIN(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 34),
      PCIN(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 33),
      PCIN(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 32),
      PCIN(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 31),
      PCIN(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 30),
      PCIN(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 29),
      PCIN(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 28),
      PCIN(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 27),
      PCIN(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 26),
      PCIN(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 25),
      PCIN(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 24),
      PCIN(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 23),
      PCIN(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 22),
      PCIN(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 21),
      PCIN(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 20),
      PCIN(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 19),
      PCIN(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 18),
      PCIN(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 17),
      PCIN(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 16),
      PCIN(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 15),
      PCIN(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 14),
      PCIN(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 13),
      PCIN(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 12),
      PCIN(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 11),
      PCIN(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 10),
      PCIN(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 9),
      PCIN(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 8),
      PCIN(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 7),
      PCIN(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 6),
      PCIN(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 5),
      PCIN(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 4),
      PCIN(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 3),
      PCIN(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 2),
      PCIN(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 1),
      PCIN(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_casc(0, 0),
      B(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(15),
      B(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(14),
      B(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(13),
      B(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(12),
      B(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(11),
      B(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(10),
      B(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(9),
      B(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(8),
      B(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(7),
      B(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(6),
      B(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(5),
      B(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(4),
      B(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(3),
      B(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(2),
      B(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(1),
      B(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(0),
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N0,
      C(38) => BU2_N0,
      C(37) => BU2_N0,
      C(36) => BU2_N0,
      C(35) => BU2_N0,
      C(34) => BU2_N0,
      C(33) => BU2_N0,
      C(32) => BU2_N0,
      C(31) => BU2_N0,
      C(30) => BU2_N0,
      C(29) => BU2_N0,
      C(28) => BU2_N0,
      C(27) => BU2_N0,
      C(26) => BU2_N0,
      C(25) => BU2_N0,
      C(24) => BU2_N0,
      C(23) => BU2_N0,
      C(22) => BU2_N0,
      C(21) => BU2_N0,
      C(20) => BU2_N0,
      C(19) => BU2_N0,
      C(18) => BU2_N0,
      C(17) => BU2_N0,
      C(16) => BU2_N0,
      C(15) => BU2_N0,
      C(14) => BU2_N0,
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N0,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_N0,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_pipe_2_1796,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_subtract_reg_pipe_2_1796,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_17_Q,
      P(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_16_Q,
      P(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_15_Q,
      P(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_14_Q,
      P(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_13_Q,
      P(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_12_Q,
      P(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_11_Q,
      P(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_10_Q,
      P(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_9_Q,
      P(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_8_Q,
      P(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_7_Q,
      P(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_6_Q,
      P(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_5_Q,
      P(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_4_Q,
      P(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_3_Q,
      P(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_2_Q,
      P(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_1_Q,
      P(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_0_0_Q,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N0,
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N0,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18),
      A(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(17),
      A(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(16),
      A(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(15),
      A(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(14),
      A(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(13),
      A(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(12),
      A(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(11),
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(10),
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(9),
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(8),
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(7),
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(6),
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(5),
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(4),
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(3),
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(2),
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(1),
      PCIN(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(47),
      PCIN(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(46),
      PCIN(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(45),
      PCIN(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(44),
      PCIN(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(43),
      PCIN(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(42),
      PCIN(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(41),
      PCIN(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(40),
      PCIN(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(39),
      PCIN(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(38),
      PCIN(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(37),
      PCIN(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(36),
      PCIN(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(35),
      PCIN(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(34),
      PCIN(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(33),
      PCIN(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(32),
      PCIN(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(31),
      PCIN(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(30),
      PCIN(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(29),
      PCIN(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(28),
      PCIN(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(27),
      PCIN(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(26),
      PCIN(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(25),
      PCIN(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(24),
      PCIN(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(23),
      PCIN(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(22),
      PCIN(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(21),
      PCIN(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(20),
      PCIN(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(19),
      PCIN(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(18),
      PCIN(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(17),
      PCIN(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(16),
      PCIN(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(15),
      PCIN(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(14),
      PCIN(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(13),
      PCIN(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(12),
      PCIN(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(11),
      PCIN(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(10),
      PCIN(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(9),
      PCIN(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(8),
      PCIN(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(7),
      PCIN(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(6),
      PCIN(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(5),
      PCIN(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(4),
      PCIN(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(3),
      PCIN(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(2),
      PCIN(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(1),
      PCIN(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_extra_casc(0),
      B(17) => BU2_N0,
      B(16) => BU2_N0,
      B(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_15_Q
,
      B(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_14_Q
,
      B(13) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_13_Q
,
      B(12) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_12_Q
,
      B(11) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_11_Q
,
      B(10) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_10_Q
,
      B(9) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_9_Q
,
      B(8) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_8_Q
,
      B(7) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_7_Q
,
      B(6) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_6_Q
,
      B(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_5_Q
,
      B(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_4_Q
,
      B(3) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_3_Q
,
      B(2) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_2_Q
,
      B(1) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      B(0) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q
,
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N0,
      C(38) => BU2_N0,
      C(37) => BU2_N0,
      C(36) => BU2_N0,
      C(35) => BU2_N0,
      C(34) => BU2_N0,
      C(33) => BU2_N0,
      C(32) => BU2_N0,
      C(31) => BU2_N0,
      C(30) => BU2_N0,
      C(29) => BU2_N0,
      C(28) => BU2_N0,
      C(27) => BU2_N0,
      C(26) => BU2_N0,
      C(25) => BU2_N0,
      C(24) => BU2_N0,
      C(23) => BU2_N0,
      C(22) => BU2_N0,
      C(21) => BU2_N0,
      C(20) => BU2_N0,
      C(19) => BU2_N0,
      C(18) => BU2_N0,
      C(17) => BU2_N0,
      C(16) => BU2_N0,
      C(15) => BU2_N0,
      C(14) => BU2_N0,
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N0,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_N0,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_first_q,
      ALUMODE(0) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_subtract_del_first_q,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(33),
      P(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(32),
      P(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(31),
      P(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(30),
      P(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(29),
      P(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(28),
      P(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(27),
      P(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(26),
      P(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(25),
      P(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(24),
      P(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(23),
      P(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(22),
      P(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(21),
      P(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(20),
      P(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(19),
      P(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(18),
      P(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(17),
      P(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(16),
      P(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(15),
      P(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(14),
      P(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(13),
      P(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(12),
      P(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(11),
      P(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(10),
      P(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(9),
      P(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(8),
      P(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(7),
      P(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(6),
      P(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(5),
      P(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(4),
      P(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(3),
      P(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(2),
      P(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(1),
      P(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_p_out_ed(0),
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_13 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_1_13_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_12 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digit_mux_1_12_Q,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_quot_estimate(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_est_reg_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_estimate_mux(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_est_reg_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(2, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_carrysave_del_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(2, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_denommux_reg_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(1, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_carrysave_del_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(1, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_denommux_reg_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_carrysave(0, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_carrysave_del_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_denom(0, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_denommux_reg_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_extra_digits_carrysave_mux(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digit_carrysave_carousel_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_31_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_30_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_29_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_28_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_27_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_26_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_25_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_24_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_23_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_22_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_21_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_20_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_19_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_18_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_17_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_16_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_14_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_13_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_12_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_11_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_10_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_9_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_8_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_7_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_6_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_5_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_4_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_3_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_2_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_1_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_2_0_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_2_i_residue_reg_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_31_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_30_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_29_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_28_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_27_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_26_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_25_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_24_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_23_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_22_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_21_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_20_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_19_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_18_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_17_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_16_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_15_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_14_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_13_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_12_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_11_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_10_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_9_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_8_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_7_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_6_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_5_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_4_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_3_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_2_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_1_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_mux_ab_1_0_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_1_i_residue_reg_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_splice_0_i_residue_reg_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_N0,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_2_top_digit_i_extra_digit_reg_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_ls_del_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_sub_del_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_first_q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_sub_del_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_del_p_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N0,
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N0,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_N0,
      A(28) => BU2_N0,
      A(27) => BU2_N0,
      A(26) => BU2_N0,
      A(25) => BU2_N0,
      A(24) => BU2_N0,
      A(23) => BU2_N0,
      A(22) => BU2_N0,
      A(21) => BU2_N0,
      A(20) => BU2_N0,
      A(19) => BU2_N0,
      A(18) => BU2_N0,
      A(17) => BU2_N0,
      A(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_16_1154,
      A(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_15_1155,
      A(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_14_1156,
      A(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_13_1157,
      A(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_12_1158,
      A(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_11_1159,
      A(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_10_1160,
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_9_1161,
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_8_1162,
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_7_1163,
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_6_1164,
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_5_1165,
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_4_1166,
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_3_1167,
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_2_1168,
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_1_1169,
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_0_1170,
      PCIN(47) => BU2_N0,
      PCIN(46) => BU2_N0,
      PCIN(45) => BU2_N0,
      PCIN(44) => BU2_N0,
      PCIN(43) => BU2_N0,
      PCIN(42) => BU2_N0,
      PCIN(41) => BU2_N0,
      PCIN(40) => BU2_N0,
      PCIN(39) => BU2_N0,
      PCIN(38) => BU2_N0,
      PCIN(37) => BU2_N0,
      PCIN(36) => BU2_N0,
      PCIN(35) => BU2_N0,
      PCIN(34) => BU2_N0,
      PCIN(33) => BU2_N0,
      PCIN(32) => BU2_N0,
      PCIN(31) => BU2_N0,
      PCIN(30) => BU2_N0,
      PCIN(29) => BU2_N0,
      PCIN(28) => BU2_N0,
      PCIN(27) => BU2_N0,
      PCIN(26) => BU2_N0,
      PCIN(25) => BU2_N0,
      PCIN(24) => BU2_N0,
      PCIN(23) => BU2_N0,
      PCIN(22) => BU2_N0,
      PCIN(21) => BU2_N0,
      PCIN(20) => BU2_N0,
      PCIN(19) => BU2_N0,
      PCIN(18) => BU2_N0,
      PCIN(17) => BU2_N0,
      PCIN(16) => BU2_N0,
      PCIN(15) => BU2_N0,
      PCIN(14) => BU2_N0,
      PCIN(13) => BU2_N0,
      PCIN(12) => BU2_N0,
      PCIN(11) => BU2_N0,
      PCIN(10) => BU2_N0,
      PCIN(9) => BU2_N0,
      PCIN(8) => BU2_N0,
      PCIN(7) => BU2_N0,
      PCIN(6) => BU2_N0,
      PCIN(5) => BU2_N0,
      PCIN(4) => BU2_N0,
      PCIN(3) => BU2_N0,
      PCIN(2) => BU2_N0,
      PCIN(1) => BU2_N0,
      PCIN(0) => BU2_N0,
      B(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      B(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(17),
      B(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(16),
      B(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(15),
      B(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(14),
      B(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(13),
      B(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(12),
      B(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(11),
      B(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(10),
      B(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(9),
      B(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(8),
      B(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(7),
      B(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(6),
      B(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(5),
      B(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(4),
      B(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(3),
      B(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(2),
      B(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(1),
      C(47) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(46) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(45) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(44) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(43) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(42) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(41) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(40) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(39) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(38) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(37) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(36) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(35) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(34) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(33) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(32) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(31) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(30) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(29) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(28) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(27) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(26) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q
,
      C(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(25),
      C(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(24),
      C(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(23),
      C(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(22),
      C(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(21),
      C(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(20),
      C(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(19),
      C(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(18),
      C(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(17),
      C(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(16),
      C(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(15),
      C(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(14),
      C(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(13),
      C(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(12),
      C(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(11),
      C(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(10),
      C(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(9),
      C(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(8),
      C(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(7),
      C(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(6),
      C(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(5),
      C(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(4),
      C(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(3),
      C(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(2),
      C(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(1),
      C(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(0),
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_N0,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_first_q,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_sub_del_first_q,
      PCOUT(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 47),
      PCOUT(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 46),
      PCOUT(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 45),
      PCOUT(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 44),
      PCOUT(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 43),
      PCOUT(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 42),
      PCOUT(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 41),
      PCOUT(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 40),
      PCOUT(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 39),
      PCOUT(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 38),
      PCOUT(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 37),
      PCOUT(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 36),
      PCOUT(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 35),
      PCOUT(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 34),
      PCOUT(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 33),
      PCOUT(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 32),
      PCOUT(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 31),
      PCOUT(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 30),
      PCOUT(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 29),
      PCOUT(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 28),
      PCOUT(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 27),
      PCOUT(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 26),
      PCOUT(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 25),
      PCOUT(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 24),
      PCOUT(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 23),
      PCOUT(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 22),
      PCOUT(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 21),
      PCOUT(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 20),
      PCOUT(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 19),
      PCOUT(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 18),
      PCOUT(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 17),
      PCOUT(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 16),
      PCOUT(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 15),
      PCOUT(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 14),
      PCOUT(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 13),
      PCOUT(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 12),
      PCOUT(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 11),
      PCOUT(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 10),
      PCOUT(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 9),
      PCOUT(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 8),
      PCOUT(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 7),
      PCOUT(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 6),
      PCOUT(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 5),
      PCOUT(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 4),
      PCOUT(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 3),
      PCOUT(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 2),
      PCOUT(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 1),
      PCOUT(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 0),
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 16),
      P(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 15),
      P(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 14),
      P(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 13),
      P(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 12),
      P(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 11),
      P(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 10),
      P(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 9),
      P(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 8),
      P(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 7),
      P(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 6),
      P(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 5),
      P(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 4),
      P(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 3),
      P(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 2),
      P(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 1),
      P(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_p(0, 0),
      BCOUT(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 17),
      BCOUT(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 16),
      BCOUT(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 15),
      BCOUT(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 14),
      BCOUT(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 13),
      BCOUT(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 12),
      BCOUT(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 11),
      BCOUT(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 10),
      BCOUT(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 9),
      BCOUT(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 8),
      BCOUT(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 7),
      BCOUT(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 6),
      BCOUT(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 5),
      BCOUT(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 4),
      BCOUT(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 3),
      BCOUT(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 2),
      BCOUT(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 1),
      BCOUT(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 0),
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_mult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 2,
      ALUMODEREG => 1,
      AREG => 2,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "CASCADE",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N1,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N0,
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N0,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_N0,
      A(28) => BU2_N0,
      A(27) => BU2_N0,
      A(26) => BU2_N0,
      A(25) => BU2_N0,
      A(24) => BU2_N0,
      A(23) => BU2_N0,
      A(22) => BU2_N0,
      A(21) => BU2_N0,
      A(20) => BU2_N0,
      A(19) => BU2_N0,
      A(18) => BU2_N0,
      A(17) => BU2_N0,
      A(16) => BU2_N0,
      A(15) => BU2_N0,
      A(14) => BU2_N0,
      A(13) => BU2_N0,
      A(12) => BU2_N0,
      A(11) => BU2_N0,
      A(10) => BU2_N0,
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_26_1067,
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_25_1068,
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_24_1069,
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_23_1070,
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_22_1071,
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_21_1072,
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_20_1073,
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_19_1074,
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_18_1075,
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_5_17_1076,
      PCIN(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 47),
      PCIN(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 46),
      PCIN(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 45),
      PCIN(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 44),
      PCIN(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 43),
      PCIN(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 42),
      PCIN(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 41),
      PCIN(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 40),
      PCIN(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 39),
      PCIN(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 38),
      PCIN(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 37),
      PCIN(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 36),
      PCIN(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 35),
      PCIN(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 34),
      PCIN(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 33),
      PCIN(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 32),
      PCIN(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 31),
      PCIN(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 30),
      PCIN(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 29),
      PCIN(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 28),
      PCIN(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 27),
      PCIN(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 26),
      PCIN(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 25),
      PCIN(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 24),
      PCIN(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 23),
      PCIN(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 22),
      PCIN(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 21),
      PCIN(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 20),
      PCIN(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 19),
      PCIN(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 18),
      PCIN(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 17),
      PCIN(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 16),
      PCIN(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 15),
      PCIN(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 14),
      PCIN(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 13),
      PCIN(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 12),
      PCIN(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 11),
      PCIN(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 10),
      PCIN(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 9),
      PCIN(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 8),
      PCIN(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 7),
      PCIN(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 6),
      PCIN(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 5),
      PCIN(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 4),
      PCIN(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 3),
      PCIN(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 2),
      PCIN(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 1),
      PCIN(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_pc(0, 0),
      B(17) => BU2_N0,
      B(16) => BU2_N0,
      B(15) => BU2_N0,
      B(14) => BU2_N0,
      B(13) => BU2_N0,
      B(12) => BU2_N0,
      B(11) => BU2_N0,
      B(10) => BU2_N0,
      B(9) => BU2_N0,
      B(8) => BU2_N0,
      B(7) => BU2_N0,
      B(6) => BU2_N0,
      B(5) => BU2_N0,
      B(4) => BU2_N0,
      B(3) => BU2_N0,
      B(2) => BU2_N0,
      B(1) => BU2_N0,
      B(0) => BU2_N0,
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N0,
      C(38) => BU2_N0,
      C(37) => BU2_N0,
      C(36) => BU2_N0,
      C(35) => BU2_N0,
      C(34) => BU2_N0,
      C(33) => BU2_N0,
      C(32) => BU2_N0,
      C(31) => BU2_N0,
      C(30) => BU2_N0,
      C(29) => BU2_N0,
      C(28) => BU2_N0,
      C(27) => BU2_N0,
      C(26) => BU2_N0,
      C(25) => BU2_N0,
      C(24) => BU2_N0,
      C(23) => BU2_N0,
      C(22) => BU2_N0,
      C(21) => BU2_N0,
      C(20) => BU2_N0,
      C(19) => BU2_N0,
      C(18) => BU2_N0,
      C(17) => BU2_N0,
      C(16) => BU2_N0,
      C(15) => BU2_N0,
      C(14) => BU2_N0,
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N1,
      OPMODE(5) => BU2_N0,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_N0,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 17),
      BCIN(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 16),
      BCIN(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 15),
      BCIN(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 14),
      BCIN(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 13),
      BCIN(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 12),
      BCIN(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 11),
      BCIN(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 10),
      BCIN(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 9),
      BCIN(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 8),
      BCIN(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 7),
      BCIN(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 6),
      BCIN(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 5),
      BCIN(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 4),
      BCIN(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 3),
      BCIN(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 2),
      BCIN(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 1),
      BCIN(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_bc(0, 0),
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_sub_del_first_q,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_sub_del_first_q,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(27),
      P(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(26),
      P(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(25),
      P(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(24),
      P(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(23),
      P(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(22),
      P(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(21),
      P(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(20),
      P(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(19),
      P(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_scaledenom(18),
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_virtex_i_many_i_cascmult_1_i_cascmult_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_N0,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_extra_digits_i_extra_digits_1_lower_digits_i_extra_digit_carousel_first_q_0_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(26),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(25),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(24),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(23),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(22),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(21),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(20),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(19),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_partprod(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_prescaler_i_small_partprod_i_partprod_del_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_A_Z_DET_delay_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_all_bits_zero_del
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_A_Z_DET_delay_0_1013

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_1_Q
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_1_1011

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_0 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_DIST_DEL_delay_0_0_1009

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_int(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_0_1008

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_int(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_int(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_2_1007

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_int(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_3_1006

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_int(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_0_1005

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_int(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_1_1004

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_int(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_2_1003

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_int(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_OP_DEL_delay_0_3_1002

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_int
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_NO_RTL_USE_MUX7_W_MUX_3_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a(3)
,
      I1 => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_int(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_NO_RTL_USE_MUX7_W_MUX_2_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_int(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_NO_RTL_USE_MUX7_W_MUX_1_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_int(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_a(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_b(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_op_int(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_3_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a(3)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b(3)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_int(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_2_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a(2)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b(2)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_int(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_1_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a(1)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b(1)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_int(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_a(0)
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_b(0)
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_0_op_int(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_op_a
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_op_b
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      O => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_Z_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP_O_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_NO_RTL_USE_MUX7_W_MUX_0_MUX_OP : 
MUXF7
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_a
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_b
,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_0_MUX_Z_OP_DEL_delay_0_1_975
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_op_int

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_7_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(7)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_6_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(6)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_5_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(5)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_4_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(4)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_3_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(3)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_2_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(2)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_1_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(1)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_0_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_7_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_norm_dist_skew_4_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_6_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_5_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_4_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_3_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_2_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_1_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_CHAIN_GEN_0_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_1_carry(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_5_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(5)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_4_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(4)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_3_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(3)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_2_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(2)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_1_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(1)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_0_YES_RLOCS_CARRY_MUX : 
MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_chunk_is_zero(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_5_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_13_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_4_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_12_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_3_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_11_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_2_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_10_Q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_1_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_CHAIN_GEN_0_YES_RLOCS_CARRYS_DEL_NEED_DEL_CARRYS_FD : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ZERO_DET_CC_2_carry(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_c_int_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ff_co_YES_REG_r_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(27)
,
      Q => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ff_co_YES_REG_r_n_eOn_f_Q_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_0_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_27_121
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_26_125
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_0_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_round_bit
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_0_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_round_bit
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_1_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_26_125
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_25_737
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_1_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(1)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_1_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_2_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_25_737
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_24_735
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_2_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(2)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_2_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_3_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_24_735
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_23_733
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_3_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(3)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_3_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_4_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_23_733
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_22_731
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_4_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(4)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_4_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_5_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_22_731
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_21_729
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_5_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(5)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_5_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_6_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_21_729
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_20_727
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_6_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(6)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_6_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_7_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_20_727
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_19_725
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_7_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(7)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_7_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_8_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_19_725
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_18_723
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_8_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(8)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_8_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_9_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_18_723
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_17_721
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_9_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(9)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_9_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_10_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_17_721
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_16_719
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_10_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(10)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_10_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_11_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_16_719
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_15_717
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_11_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(11)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_11_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_12_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_15_717
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_14_715
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_12_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(12)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_12_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_13_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_14_715
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_13_713
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_13_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(13)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_13_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_14_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_13_713
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_12_711
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_14_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(14)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_14_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_15_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_12_711
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_11_709
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_15_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(15)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_15_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_16_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_11_709
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_10_707
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_16_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(16)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_16_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_17_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_10_707
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_9_705
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_17_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(17)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_17_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_18_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_9_705
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_8_703
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_18_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(18)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_18_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(18)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_19_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_8_703
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_7_701
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_19_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(19)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_19_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(19)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_20_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_7_701
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_6_699
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_20_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(20)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_20_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(20)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_21_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_6_699
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_5_697
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_21_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(21)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_21_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(21)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_22_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_5_697
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_4_695
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_22_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(22)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_22_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(22)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_23_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_4_695
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_3_693
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_23_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(23)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_23_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(23)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_24_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_3_693
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_2_691
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_24_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(24)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_24_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(24)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_25_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_2_691
,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_1_689
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_25_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(25)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_25_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(25)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_26_muxSingleGen_mlut : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => BU2_N0,
      I1 => BU2_N0,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_26_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(26)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_inc_26_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_cInt(26)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_lutOp(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_26_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_exp_inc
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_25_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_24_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_23_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_22_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_21_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_20_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_19_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_18_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_17_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_16_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_15_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_14_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_13_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_12_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_11_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_10_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_9_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_8_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_7_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_6_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_5_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_4_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_3_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_2_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_1_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_ffs_YES_REG_l_0_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_SINGLE_RND_RND_sInt(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_round_mant(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_0_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(0),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_0_mc : 
MUXCY
    port map (
      CI => divisor_3(26),
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_0_nx_xcy : 
XORCY
    port map (
      CI => divisor_3(26),
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(0)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_1_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(1),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_1_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(1)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_1_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(1)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(1)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_2_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(2),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_2_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(2)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_2_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(2)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(2)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_3_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(3),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_3_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(3)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_3_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(3)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(3)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_4_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(4),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_4_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(4)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_4_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(4)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(4)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_5_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(5),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_5_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(5)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_5_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(5)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(5)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_6_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(6),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_6_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(6)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_6_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(6)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(6)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_7_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(7),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_7_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(7)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_7_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(7)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(7)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_8_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(8),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_8_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(8)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_8_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(8)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(8)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_9_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(9),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_9_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(9)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_9_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(9)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(9)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_10_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(10),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_10_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(10)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_10_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(10)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(10)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_11_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(11),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(11)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_11_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(11)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_11_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(11)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(11)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_12_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(12),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(12)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_12_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(12)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_12_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(12)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(12)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_13_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(13),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(13)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_13_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(13)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_13_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(13)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(13)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_14_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(14),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(14)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_14_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(14)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_14_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(14)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(14)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_15_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(15),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(15)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_15_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(15)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_15_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(15)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(15)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_16_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(16),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(16)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_16_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(16)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_16_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(16)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(16)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_17_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(17),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(17)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_17_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(17)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_17_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(17)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(17)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_18_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(18),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(18)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_18_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(18)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_18_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(18)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(18)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_19_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(19),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(19)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_19_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(19)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_19_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(19)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(19)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_20_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(20),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(20)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_20_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(20)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_20_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(20)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(20)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_21_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(21),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(21)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_21_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(21)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_21_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(21)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(21)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_22_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(22),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(22)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_22_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(22)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_22_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(22)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(22)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_23_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(23),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(23)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_23_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(23)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_23_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(23)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(23)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_24_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(24),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(24)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_24_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(24)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_24_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(24)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(24)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_25_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(25),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(25)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_25_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(25)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_25_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(25)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(25)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_26_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(26),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(26)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_26_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(26)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_26_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(26)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(26)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_27_ngtb_OTHERS_mlut : 
LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => BU2_N0,
      I1 => divisor_3(26),
      I2 => divisor_3(26),
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(27)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_27_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(27)
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(27)
,
      O => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_27_mc_O_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_as_27_nx_xcy : 
XORCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_cInt(27)
,
      LI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_sInt(27)
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_27_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(27),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_26_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(26),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_25_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(25),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_24_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(24),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_23_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(23),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_22_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(22),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_21_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(21),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_20_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(20),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_19_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(19),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_18_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(18),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_17_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_16_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_15_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_14_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_13_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_12_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_11_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_10_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_9_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_8_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_7_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_6_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_5_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_4_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_3_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_2_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_1_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_f_YES_REG_l_0_reg_n_eOn_f : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_M_ABS_su(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_27_121

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_26_125

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_25_737

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_24_735

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_23_733

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_22_731

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_21_729

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_20_727

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_19_725

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_18_723

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_17_721

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_16_719

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_15_717

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_14_715

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_13_713

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_12_711

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_11_709

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_10_707

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_9_705

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_8_703

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_7_701

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_6_699

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_5_697

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_4_695

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_3_693

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_2_691

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp0(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_1_689

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(27)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_27_687

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(26)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_26_685

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(25)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_25_683

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(24)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_24_681

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(23)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_23_679

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(22)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_22_677

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(21)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_21_675

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(20)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_20_673

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(19)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_19_671

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(18)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_18_669

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(17)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_17_667

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(16)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_16_665

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(15)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_15_663

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(14)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_14_661

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(13)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_13_659

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(12)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_12_657

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(11)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_11_655

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_10_653

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_9_651

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_8_649

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_7_647

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_6_645

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_5_643

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_4_641

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_3_639

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_2_637

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_shifted_temp(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_0_DEL_SHIFT_delay_0_1_635

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_ctrl_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_shift_sel(0, 1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_ctrl_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_numer_del_pipe_9_26_615,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(28),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(27),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(26),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(25),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(24),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(23),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(22),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(21),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(20),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(19),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op0(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_41 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_2_i_shift_data_first_q(29),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_40 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(40),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(40)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_39 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(39),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(39)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_38 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(38),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(38)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_37 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(37),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(37)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_36 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(36),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(36)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_35 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(35),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(35)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_34 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(34),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(34)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_33 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(33),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(33)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_32 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(32),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(32)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(31),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(31)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_30 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(30),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(30)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(29),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(29)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_28 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(28),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(28)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_27 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(27),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(27)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(26),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(26)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(25),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(25)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(24),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(24)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(23),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(23)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(22),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(22)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(21),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(20),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(19),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op2(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_89 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_4_i_shift_data_first_q(41),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(89)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_40 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_40_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(40)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_39 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_39_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(39)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_38 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_38_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(38)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_37 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_37_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(37)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_36 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_36_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(36)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_35 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_35_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(35)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_34 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_34_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(34)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_33 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_33_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(33)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_32 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_32_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(32)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_15_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_14_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_13_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_12_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_11_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_10_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_9_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_8_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_7_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_6_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_5_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_4_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_3_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_2_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_1_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_mux_op4_0_Q,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fix_prenorm_i_prenormalizer_i_layer_6_i_shift_data_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(0)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_0_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_1_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_2_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_3_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_4_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(5)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_5_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(6)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_6_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(7)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_7_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(8)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_8_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(9)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_9_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(10)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_10_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_11_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_12_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_13_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_14_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_15_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_16_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_17_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_18_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_19_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_20_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_21_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_22_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_23_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_24_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_25_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_26_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_27 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_27_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_28 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_28_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_fractional(18),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_29_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_30 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_30_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_31_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_32 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_32_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_33 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_33_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_44 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_44_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_45 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_45_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_46 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_46_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_47 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_47_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_48 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(18),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_48_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_49 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(19),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_49_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_50 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(20),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_50_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_51 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(21),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_51_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_52 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(22),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_52_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_53 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(23),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_53_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_54 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(24),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_54_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_55 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(25),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_55_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_56 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => NlwRenamedSig_OI_quotient(26),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_56_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_57 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(57),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_57_Q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q_47 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(0)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(1)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(2)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(3)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(4)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(5)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(6)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(7)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(8)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(9)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q(10)

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(11),
      Q => NlwRenamedSig_OI_fractional(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(12),
      Q => NlwRenamedSig_OI_fractional(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(13),
      Q => NlwRenamedSig_OI_fractional(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(14),
      Q => NlwRenamedSig_OI_fractional(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(15),
      Q => NlwRenamedSig_OI_fractional(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(16),
      Q => NlwRenamedSig_OI_fractional(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(17),
      Q => NlwRenamedSig_OI_fractional(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(18),
      Q => NlwRenamedSig_OI_fractional(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(19),
      Q => NlwRenamedSig_OI_fractional(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(20),
      Q => NlwRenamedSig_OI_fractional(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(21),
      Q => NlwRenamedSig_OI_fractional(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(22),
      Q => NlwRenamedSig_OI_fractional(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(23),
      Q => NlwRenamedSig_OI_fractional(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(24),
      Q => NlwRenamedSig_OI_fractional(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(25),
      Q => NlwRenamedSig_OI_fractional(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(26),
      Q => NlwRenamedSig_OI_fractional(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(27),
      Q => NlwRenamedSig_OI_fractional(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_28 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(28),
      Q => NlwRenamedSig_OI_fractional(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_29 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(29),
      Q => NlwRenamedSig_OI_fractional(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_30 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(30),
      Q => NlwRenamedSig_OI_quotient(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_31 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(31),
      Q => NlwRenamedSig_OI_quotient(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_32 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(32),
      Q => NlwRenamedSig_OI_quotient(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_33 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(33),
      Q => NlwRenamedSig_OI_quotient(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_34 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(34),
      Q => NlwRenamedSig_OI_quotient(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_35 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(35),
      Q => NlwRenamedSig_OI_quotient(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_36 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(36),
      Q => NlwRenamedSig_OI_quotient(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_37 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(37),
      Q => NlwRenamedSig_OI_quotient(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_38 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(38),
      Q => NlwRenamedSig_OI_quotient(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_39 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(39),
      Q => NlwRenamedSig_OI_quotient(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_40 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(40),
      Q => NlwRenamedSig_OI_quotient(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_41 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(41),
      Q => NlwRenamedSig_OI_quotient(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_42 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(42),
      Q => NlwRenamedSig_OI_quotient(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_43 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(43),
      Q => NlwRenamedSig_OI_quotient(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_44 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(44),
      Q => NlwRenamedSig_OI_quotient(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_45 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(45),
      Q => NlwRenamedSig_OI_quotient(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_46 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(46),
      Q => NlwRenamedSig_OI_quotient(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_p_balance_first_q_47 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(47),
      Q => NlwRenamedSig_OI_quotient(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(19)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(20)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out1(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(21)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_pipe_2_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_first_q(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_pipe_2_16_256
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_0_389

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_1 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(1),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_1_387

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_2 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(2),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_2_385

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_3 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(3),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_3_383

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_4 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(4),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_4_381

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_5 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(5),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_5_379

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_6 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(6),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_6_377

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_7 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(7),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_7_375

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_8 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(8),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_8_373

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_9 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(9),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_9_371

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_10 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(10),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_10_369

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_11 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(11),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_11_367

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_12 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(12),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_12_365

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_13 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(13),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_13_363

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_14 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(14),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_14_361

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_15 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(15),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_15_359

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_16 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(16),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_16_357

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_17 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(17),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_17_355

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_18 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(18),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_18_353

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_19 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(19),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_19_351

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_20 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(20),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_20_349

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_21 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(21),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_21_347

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_22 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(22),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_22_345

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_23 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(23),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_23_343

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_24 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(24),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_24_341

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_25 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(25),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_25_339

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_26 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(26),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_26_337

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_27 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_abs_a(27),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_Z_C_DEL_delay_0_27_335

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(1),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(1)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(2),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(2)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(3),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(3)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(4),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(4)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(5),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(5)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(6),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(6)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(7),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(7)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(8),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(8)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(9),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(9)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(10),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(10)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(11),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(11)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(12),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(12)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(13),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(13)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(14),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(14)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(15)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(16),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(16)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(17),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(17)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_est_prescale_balance_first_q(18)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_nd_pipe(15),
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(0)
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 0,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 1,
      MULTCARRYINREG => 0,
      OPMODEREG => 0,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "MULT_S",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N0,
      CEP => BU2_N1,
      CEM => BU2_N1,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N0,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_N1,
      A(28) => BU2_N1,
      A(27) => BU2_N1,
      A(26) => BU2_N1,
      A(25) => BU2_N1,
      A(24) => BU2_N1,
      A(23) => BU2_N1,
      A(22) => BU2_N1,
      A(21) => BU2_N1,
      A(20) => BU2_N1,
      A(19) => BU2_N1,
      A(18) => BU2_N1,
      A(17) => BU2_N1,
      A(16) => BU2_N1,
      A(15) => BU2_N1,
      A(14) => BU2_N1,
      A(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(13),
      A(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(12),
      A(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(11),
      A(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(10),
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(9),
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(8),
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(7),
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(6),
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(5),
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(4),
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(3),
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(2),
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(1),
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_lut_out2(0),
      PCIN(47) => BU2_N0,
      PCIN(46) => BU2_N0,
      PCIN(45) => BU2_N0,
      PCIN(44) => BU2_N0,
      PCIN(43) => BU2_N0,
      PCIN(42) => BU2_N0,
      PCIN(41) => BU2_N0,
      PCIN(40) => BU2_N0,
      PCIN(39) => BU2_N0,
      PCIN(38) => BU2_N0,
      PCIN(37) => BU2_N0,
      PCIN(36) => BU2_N0,
      PCIN(35) => BU2_N0,
      PCIN(34) => BU2_N0,
      PCIN(33) => BU2_N0,
      PCIN(32) => BU2_N0,
      PCIN(31) => BU2_N0,
      PCIN(30) => BU2_N0,
      PCIN(29) => BU2_N0,
      PCIN(28) => BU2_N0,
      PCIN(27) => BU2_N0,
      PCIN(26) => BU2_N0,
      PCIN(25) => BU2_N0,
      PCIN(24) => BU2_N0,
      PCIN(23) => BU2_N0,
      PCIN(22) => BU2_N0,
      PCIN(21) => BU2_N0,
      PCIN(20) => BU2_N0,
      PCIN(19) => BU2_N0,
      PCIN(18) => BU2_N0,
      PCIN(17) => BU2_N0,
      PCIN(16) => BU2_N0,
      PCIN(15) => BU2_N0,
      PCIN(14) => BU2_N0,
      PCIN(13) => BU2_N0,
      PCIN(12) => BU2_N0,
      PCIN(11) => BU2_N0,
      PCIN(10) => BU2_N0,
      PCIN(9) => BU2_N0,
      PCIN(8) => BU2_N0,
      PCIN(7) => BU2_N0,
      PCIN(6) => BU2_N0,
      PCIN(5) => BU2_N0,
      PCIN(4) => BU2_N0,
      PCIN(3) => BU2_N0,
      PCIN(2) => BU2_N0,
      PCIN(1) => BU2_N0,
      PCIN(0) => BU2_N0,
      B(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_pipe_2_16_256,
      B(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_x_bypass_pipe_2_16_256,
      B(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_15_257,
      B(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_14_258,
      B(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_13_259,
      B(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_12_260,
      B(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_11_261,
      B(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_10_262,
      B(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_9_263,
      B(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_8_264,
      B(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_7_265,
      B(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_6_266,
      B(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_5_267,
      B(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_4_268,
      B(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_3_269,
      B(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_2_270,
      B(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_1_271,
      B(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_denom_est_bypass_pipe_2_0_272,
      C(47) => BU2_N0,
      C(46) => BU2_N0,
      C(45) => BU2_N0,
      C(44) => BU2_N0,
      C(43) => BU2_N0,
      C(42) => BU2_N0,
      C(41) => BU2_N0,
      C(40) => BU2_N0,
      C(39) => BU2_N1,
      C(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(21),
      C(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(20),
      C(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(19),
      C(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(18),
      C(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(17),
      C(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(16),
      C(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(15),
      C(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(14),
      C(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(13),
      C(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(12),
      C(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(11),
      C(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(10),
      C(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(9),
      C(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(8),
      C(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(7),
      C(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(6),
      C(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(5),
      C(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(4),
      C(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(3),
      C(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(2),
      C(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(1),
      C(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_coarse_est_first_q(0),
      C(16) => BU2_N0,
      C(15) => BU2_N0,
      C(14) => BU2_N0,
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_N0,
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => BU2_N1,
      OPMODE(4) => BU2_N1,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N1,
      OPMODE(1) => BU2_N0,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_N0,
      ALUMODE(0) => BU2_N0,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(18),
      P(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(17),
      P(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(16),
      P(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(15),
      P(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(14),
      P(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(13),
      P(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(12),
      P(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(11),
      P(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(10),
      P(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(9),
      P(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(8),
      P(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(7),
      P(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(6),
      P(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(5),
      P(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(4),
      P(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(3),
      P(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(2),
      P(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(1),
      P(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_estimate(0),
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_9_UNCONNECTED
,
      P(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_8_UNCONNECTED
,
      P(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_7_UNCONNECTED
,
      P(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_6_UNCONNECTED
,
      P(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_5_UNCONNECTED
,
      P(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_4_UNCONNECTED
,
      P(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_3_UNCONNECTED
,
      P(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_2_UNCONNECTED
,
      P(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_1_UNCONNECTED
,
      P(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_0_UNCONNECTED
,
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_estimator_i_multadd_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_N0,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_N0,
      CARRYCASCOUT => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_carrycascout
,
      MULTSIGNIN => BU2_N1,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      A(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      PCIN(47) => BU2_N0,
      PCIN(46) => BU2_N0,
      PCIN(45) => BU2_N0,
      PCIN(44) => BU2_N0,
      PCIN(43) => BU2_N0,
      PCIN(42) => BU2_N0,
      PCIN(41) => BU2_N0,
      PCIN(40) => BU2_N0,
      PCIN(39) => BU2_N0,
      PCIN(38) => BU2_N0,
      PCIN(37) => BU2_N0,
      PCIN(36) => BU2_N0,
      PCIN(35) => BU2_N0,
      PCIN(34) => BU2_N0,
      PCIN(33) => BU2_N0,
      PCIN(32) => BU2_N0,
      PCIN(31) => BU2_N0,
      PCIN(30) => BU2_N0,
      PCIN(29) => BU2_N0,
      PCIN(28) => BU2_N0,
      PCIN(27) => BU2_N0,
      PCIN(26) => BU2_N0,
      PCIN(25) => BU2_N0,
      PCIN(24) => BU2_N0,
      PCIN(23) => BU2_N0,
      PCIN(22) => BU2_N0,
      PCIN(21) => BU2_N0,
      PCIN(20) => BU2_N0,
      PCIN(19) => BU2_N0,
      PCIN(18) => BU2_N0,
      PCIN(17) => BU2_N0,
      PCIN(16) => BU2_N0,
      PCIN(15) => BU2_N0,
      PCIN(14) => BU2_N0,
      PCIN(13) => BU2_N0,
      PCIN(12) => BU2_N0,
      PCIN(11) => BU2_N0,
      PCIN(10) => BU2_N0,
      PCIN(9) => BU2_N0,
      PCIN(8) => BU2_N0,
      PCIN(7) => BU2_N0,
      PCIN(6) => BU2_N0,
      PCIN(5) => BU2_N0,
      PCIN(4) => BU2_N0,
      PCIN(3) => BU2_N0,
      PCIN(2) => BU2_N0,
      PCIN(1) => BU2_N0,
      PCIN(0) => BU2_N0,
      B(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      B(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      B(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(15),
      B(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(14),
      B(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(13),
      B(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(12),
      B(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(11),
      B(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(10),
      B(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(9),
      B(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(8),
      B(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(7),
      B(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(6),
      B(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(5),
      B(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(4),
      B(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(3),
      B(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(2),
      B(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(1),
      B(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_quot_digit(0),
      C(47) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_33_Q,
      C(46) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_32_Q,
      C(45) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_31_Q,
      C(44) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_30_Q,
      C(43) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_29_Q,
      C(42) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_28_Q,
      C(41) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_27_Q,
      C(40) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_26_Q,
      C(39) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_25_Q,
      C(38) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_24_Q,
      C(37) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_23_Q,
      C(36) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_22_Q,
      C(35) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_21_Q,
      C(34) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_20_Q,
      C(33) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_19_Q,
      C(32) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_18_Q,
      C(31) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_17_Q,
      C(30) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_16_Q,
      C(29) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_15_Q,
      C(28) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_14_Q,
      C(27) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_13_Q,
      C(26) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_12_Q,
      C(25) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_11_Q,
      C(24) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_10_Q,
      C(23) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_9_Q,
      C(22) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_8_Q,
      C(21) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_7_Q,
      C(20) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_6_Q,
      C(19) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_5_Q,
      C(18) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_4_Q,
      C(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_3_Q,
      C(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_2_Q,
      C(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_1_Q,
      C(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_quot_carousel_balance_first_q_0_Q,
      C(13) => BU2_N0,
      C(12) => BU2_N0,
      C(11) => BU2_N0,
      C(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(3),
      C(9) => BU2_N0,
      C(8) => BU2_N0,
      C(7) => BU2_N0,
      C(6) => BU2_N0,
      C(5) => BU2_N0,
      C(4) => BU2_N0,
      C(3) => BU2_N0,
      C(2) => BU2_N0,
      C(1) => BU2_N0,
      C(0) => BU2_N0,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N0,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opmode(4)
,
      OPMODE(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opmode(4)
,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N0,
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux,
      ALUMODE(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(47),
      P(46) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(46),
      P(45) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(45),
      P(44) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(44),
      P(43) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(43),
      P(42) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(42),
      P(41) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(41),
      P(40) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(40),
      P(39) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(39),
      P(38) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(38),
      P(37) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(37),
      P(36) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(36),
      P(35) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(35),
      P(34) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(34),
      P(33) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(33),
      P(32) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(32),
      P(31) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(31),
      P(30) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(30),
      P(29) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(29),
      P(28) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(28),
      P(27) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(27),
      P(26) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(26),
      P(25) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(25),
      P(24) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(24),
      P(23) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(23),
      P(22) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(22),
      P(21) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(21),
      P(20) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(20),
      P(19) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(19),
      P(18) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(18),
      P(17) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(17),
      P(16) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(16),
      P(15) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(15),
      P(14) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(14),
      P(13) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(13),
      P(12) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(12),
      P(11) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(11),
      P(10) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(10),
      P(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(9),
      P(8) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(8),
      P(7) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(7),
      P(6) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(6),
      P(5) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(5),
      P(4) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(4),
      P(3) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(3),
      P(2) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(2),
      P(1) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(1),
      P(0) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_pport1(0),
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_lower_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive : 
DSP48E
    generic map(
      ACASCREG => 1,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      PATTERN => X"000000000000",
      MREG => 0,
      MULTCARRYINREG => 0,
      OPMODEREG => 1,
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      SEL_ROUNDING_MASK => "SEL_MASK",
      SIM_MODE => "SAFE",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      MASK => X"3FFFFFFFFFFF"
    )
    port map (
      CARRYIN => BU2_N0,
      CEA1 => BU2_N0,
      CEA2 => BU2_N1,
      CEB1 => BU2_N0,
      CEB2 => BU2_N1,
      CEC => BU2_N1,
      CECTRL => BU2_N1,
      CEP => BU2_N1,
      CEM => BU2_N0,
      CECARRYIN => BU2_N1,
      CEMULTCARRYIN => BU2_N0,
      CLK => clk,
      RSTA => BU2_N0,
      RSTB => BU2_N0,
      RSTC => BU2_N0,
      RSTCTRL => BU2_N0,
      RSTP => BU2_N0,
      RSTM => BU2_N0,
      RSTALLCARRYIN => BU2_N0,
      CEALUMODE => BU2_N1,
      RSTALUMODE => BU2_N0,
      PATTERNBDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNBDETECT_UNCONNECTED
,
      PATTERNDETECT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PATTERNDETECT_UNCONNECTED
,
      OVERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_OVERFLOW_UNCONNECTED
,
      UNDERFLOW => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_UNDERFLOW_UNCONNECTED
,
      CARRYCASCIN => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_carrycascout,
      CARRYCASCOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYCASCOUT_UNCONNECTED
,
      MULTSIGNIN => BU2_N1,
      MULTSIGNOUT => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_MULTSIGNOUT_UNCONNECTED
,
      A(29) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(28) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(27) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(26) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(25) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(24) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(23) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(22) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(21) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(20) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(19) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(18) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(13) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(12) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(11) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(10) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(9) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(8) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(7) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(6) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(3) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(2) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(1) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      A(0) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      PCIN(47) => BU2_N0,
      PCIN(46) => BU2_N0,
      PCIN(45) => BU2_N0,
      PCIN(44) => BU2_N0,
      PCIN(43) => BU2_N0,
      PCIN(42) => BU2_N0,
      PCIN(41) => BU2_N0,
      PCIN(40) => BU2_N0,
      PCIN(39) => BU2_N0,
      PCIN(38) => BU2_N0,
      PCIN(37) => BU2_N0,
      PCIN(36) => BU2_N0,
      PCIN(35) => BU2_N0,
      PCIN(34) => BU2_N0,
      PCIN(33) => BU2_N0,
      PCIN(32) => BU2_N0,
      PCIN(31) => BU2_N0,
      PCIN(30) => BU2_N0,
      PCIN(29) => BU2_N0,
      PCIN(28) => BU2_N0,
      PCIN(27) => BU2_N0,
      PCIN(26) => BU2_N0,
      PCIN(25) => BU2_N0,
      PCIN(24) => BU2_N0,
      PCIN(23) => BU2_N0,
      PCIN(22) => BU2_N0,
      PCIN(21) => BU2_N0,
      PCIN(20) => BU2_N0,
      PCIN(19) => BU2_N0,
      PCIN(18) => BU2_N0,
      PCIN(17) => BU2_N0,
      PCIN(16) => BU2_N0,
      PCIN(15) => BU2_N0,
      PCIN(14) => BU2_N0,
      PCIN(13) => BU2_N0,
      PCIN(12) => BU2_N0,
      PCIN(11) => BU2_N0,
      PCIN(10) => BU2_N0,
      PCIN(9) => BU2_N0,
      PCIN(8) => BU2_N0,
      PCIN(7) => BU2_N0,
      PCIN(6) => BU2_N0,
      PCIN(5) => BU2_N0,
      PCIN(4) => BU2_N0,
      PCIN(3) => BU2_N0,
      PCIN(2) => BU2_N0,
      PCIN(1) => BU2_N0,
      PCIN(0) => BU2_N0,
      B(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(13) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(12) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(11) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(10) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(9) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(8) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(7) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(6) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(3) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(2) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(1) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      B(0) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_digit_balance_first_q(0)
,
      C(47) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(46) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(45) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(44) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(43) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(42) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(41) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(40) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(39) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(38) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(37) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(36) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(35) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(34) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(33) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(32) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(31) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(30) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(29) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(28) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(27) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(26) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(25) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(24) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(23) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(22) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(21) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(20) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(19) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(18) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(17) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(16) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(15) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(14) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(13) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(12) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(11) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(10) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(9) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(9)
,
      C(8) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(8)
,
      C(7) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(7)
,
      C(6) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(6)
,
      C(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(5)
,
      C(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(4)
,
      C(3) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(3)
,
      C(2) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(2)
,
      C(1) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(1)
,
      C(0) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_result_balance_first_q(0)
,
      CARRYINSEL(2) => BU2_N0,
      CARRYINSEL(1) => BU2_N1,
      CARRYINSEL(0) => BU2_N0,
      OPMODE(6) => BU2_N0,
      OPMODE(5) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opmode(4)
,
      OPMODE(4) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opmode(4)
,
      OPMODE(3) => BU2_N0,
      OPMODE(2) => BU2_N0,
      OPMODE(1) => BU2_N1,
      OPMODE(0) => BU2_N1,
      BCIN(17) => BU2_N0,
      BCIN(16) => BU2_N0,
      BCIN(15) => BU2_N0,
      BCIN(14) => BU2_N0,
      BCIN(13) => BU2_N0,
      BCIN(12) => BU2_N0,
      BCIN(11) => BU2_N0,
      BCIN(10) => BU2_N0,
      BCIN(9) => BU2_N0,
      BCIN(8) => BU2_N0,
      BCIN(7) => BU2_N0,
      BCIN(6) => BU2_N0,
      BCIN(5) => BU2_N0,
      BCIN(4) => BU2_N0,
      BCIN(3) => BU2_N0,
      BCIN(2) => BU2_N0,
      BCIN(1) => BU2_N0,
      BCIN(0) => BU2_N0,
      ALUMODE(3) => BU2_N0,
      ALUMODE(2) => BU2_N0,
      ALUMODE(1) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_negate_balance_first_q
,
      ALUMODE(0) => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_negate_balance_first_q
,
      PCOUT(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_47_UNCONNECTED
,
      PCOUT(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_46_UNCONNECTED
,
      PCOUT(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_45_UNCONNECTED
,
      PCOUT(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_44_UNCONNECTED
,
      PCOUT(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_43_UNCONNECTED
,
      PCOUT(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_42_UNCONNECTED
,
      PCOUT(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_41_UNCONNECTED
,
      PCOUT(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_40_UNCONNECTED
,
      PCOUT(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_39_UNCONNECTED
,
      PCOUT(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_38_UNCONNECTED
,
      PCOUT(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_37_UNCONNECTED
,
      PCOUT(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_36_UNCONNECTED
,
      PCOUT(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_35_UNCONNECTED
,
      PCOUT(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_34_UNCONNECTED
,
      PCOUT(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_33_UNCONNECTED
,
      PCOUT(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_32_UNCONNECTED
,
      PCOUT(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_31_UNCONNECTED
,
      PCOUT(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_30_UNCONNECTED
,
      PCOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_29_UNCONNECTED
,
      PCOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_28_UNCONNECTED
,
      PCOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_27_UNCONNECTED
,
      PCOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_26_UNCONNECTED
,
      PCOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_25_UNCONNECTED
,
      PCOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_24_UNCONNECTED
,
      PCOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_23_UNCONNECTED
,
      PCOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_22_UNCONNECTED
,
      PCOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_21_UNCONNECTED
,
      PCOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_20_UNCONNECTED
,
      PCOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_19_UNCONNECTED
,
      PCOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_18_UNCONNECTED
,
      PCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_17_UNCONNECTED
,
      PCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_16_UNCONNECTED
,
      PCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_15_UNCONNECTED
,
      PCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_14_UNCONNECTED
,
      PCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_13_UNCONNECTED
,
      PCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_12_UNCONNECTED
,
      PCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_11_UNCONNECTED
,
      PCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_10_UNCONNECTED
,
      PCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_9_UNCONNECTED
,
      PCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_8_UNCONNECTED
,
      PCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_7_UNCONNECTED
,
      PCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_6_UNCONNECTED
,
      PCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_5_UNCONNECTED
,
      PCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_4_UNCONNECTED
,
      PCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_3_UNCONNECTED
,
      PCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_2_UNCONNECTED
,
      PCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_1_UNCONNECTED
,
      PCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_PCOUT_0_UNCONNECTED
,
      P(47) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_47_UNCONNECTED
,
      P(46) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_46_UNCONNECTED
,
      P(45) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_45_UNCONNECTED
,
      P(44) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_44_UNCONNECTED
,
      P(43) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_43_UNCONNECTED
,
      P(42) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_42_UNCONNECTED
,
      P(41) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_41_UNCONNECTED
,
      P(40) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_40_UNCONNECTED
,
      P(39) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_39_UNCONNECTED
,
      P(38) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_38_UNCONNECTED
,
      P(37) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_37_UNCONNECTED
,
      P(36) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_36_UNCONNECTED
,
      P(35) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_35_UNCONNECTED
,
      P(34) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_34_UNCONNECTED
,
      P(33) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_33_UNCONNECTED
,
      P(32) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_32_UNCONNECTED
,
      P(31) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_31_UNCONNECTED
,
      P(30) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_30_UNCONNECTED
,
      P(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_29_UNCONNECTED
,
      P(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_28_UNCONNECTED
,
      P(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_27_UNCONNECTED
,
      P(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_26_UNCONNECTED
,
      P(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_25_UNCONNECTED
,
      P(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_24_UNCONNECTED
,
      P(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_23_UNCONNECTED
,
      P(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_22_UNCONNECTED
,
      P(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_21_UNCONNECTED
,
      P(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_20_UNCONNECTED
,
      P(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_19_UNCONNECTED
,
      P(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_18_UNCONNECTED
,
      P(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_17_UNCONNECTED
,
      P(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_16_UNCONNECTED
,
      P(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_15_UNCONNECTED
,
      P(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_14_UNCONNECTED
,
      P(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_13_UNCONNECTED
,
      P(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_12_UNCONNECTED
,
      P(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_11_UNCONNECTED
,
      P(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_P_10_UNCONNECTED
,
      P(9) => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_result(57),
      P(8) => NlwRenamedSig_OI_quotient(26),
      P(7) => NlwRenamedSig_OI_quotient(25),
      P(6) => NlwRenamedSig_OI_quotient(24),
      P(5) => NlwRenamedSig_OI_quotient(23),
      P(4) => NlwRenamedSig_OI_quotient(22),
      P(3) => NlwRenamedSig_OI_quotient(21),
      P(2) => NlwRenamedSig_OI_quotient(20),
      P(1) => NlwRenamedSig_OI_quotient(19),
      P(0) => NlwRenamedSig_OI_quotient(18),
      BCOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_17_UNCONNECTED
,
      BCOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_16_UNCONNECTED
,
      BCOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_15_UNCONNECTED
,
      BCOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_14_UNCONNECTED
,
      BCOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_13_UNCONNECTED
,
      BCOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_12_UNCONNECTED
,
      BCOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_11_UNCONNECTED
,
      BCOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_10_UNCONNECTED
,
      BCOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_9_UNCONNECTED
,
      BCOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_8_UNCONNECTED
,
      BCOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_7_UNCONNECTED
,
      BCOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_6_UNCONNECTED
,
      BCOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_5_UNCONNECTED
,
      BCOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_4_UNCONNECTED
,
      BCOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_3_UNCONNECTED
,
      BCOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_2_UNCONNECTED
,
      BCOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_1_UNCONNECTED
,
      BCOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_BCOUT_0_UNCONNECTED
,
      ACIN(29) => BU2_N0,
      ACIN(28) => BU2_N0,
      ACIN(27) => BU2_N0,
      ACIN(26) => BU2_N0,
      ACIN(25) => BU2_N0,
      ACIN(24) => BU2_N0,
      ACIN(23) => BU2_N0,
      ACIN(22) => BU2_N0,
      ACIN(21) => BU2_N0,
      ACIN(20) => BU2_N0,
      ACIN(19) => BU2_N0,
      ACIN(18) => BU2_N0,
      ACIN(17) => BU2_N0,
      ACIN(16) => BU2_N0,
      ACIN(15) => BU2_N0,
      ACIN(14) => BU2_N0,
      ACIN(13) => BU2_N0,
      ACIN(12) => BU2_N0,
      ACIN(11) => BU2_N0,
      ACIN(10) => BU2_N0,
      ACIN(9) => BU2_N0,
      ACIN(8) => BU2_N0,
      ACIN(7) => BU2_N0,
      ACIN(6) => BU2_N0,
      ACIN(5) => BU2_N0,
      ACIN(4) => BU2_N0,
      ACIN(3) => BU2_N0,
      ACIN(2) => BU2_N0,
      ACIN(1) => BU2_N0,
      ACIN(0) => BU2_N0,
      ACOUT(29) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_29_UNCONNECTED
,
      ACOUT(28) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_28_UNCONNECTED
,
      ACOUT(27) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_27_UNCONNECTED
,
      ACOUT(26) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_26_UNCONNECTED
,
      ACOUT(25) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_25_UNCONNECTED
,
      ACOUT(24) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_24_UNCONNECTED
,
      ACOUT(23) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_23_UNCONNECTED
,
      ACOUT(22) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_22_UNCONNECTED
,
      ACOUT(21) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_21_UNCONNECTED
,
      ACOUT(20) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_20_UNCONNECTED
,
      ACOUT(19) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_19_UNCONNECTED
,
      ACOUT(18) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_18_UNCONNECTED
,
      ACOUT(17) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_17_UNCONNECTED
,
      ACOUT(16) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_16_UNCONNECTED
,
      ACOUT(15) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_15_UNCONNECTED
,
      ACOUT(14) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_14_UNCONNECTED
,
      ACOUT(13) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_13_UNCONNECTED
,
      ACOUT(12) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_12_UNCONNECTED
,
      ACOUT(11) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_11_UNCONNECTED
,
      ACOUT(10) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_10_UNCONNECTED
,
      ACOUT(9) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_9_UNCONNECTED
,
      ACOUT(8) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_8_UNCONNECTED
,
      ACOUT(7) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_7_UNCONNECTED
,
      ACOUT(6) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_6_UNCONNECTED
,
      ACOUT(5) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_5_UNCONNECTED
,
      ACOUT(4) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_4_UNCONNECTED
,
      ACOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_3_UNCONNECTED
,
      ACOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_2_UNCONNECTED
,
      ACOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_1_UNCONNECTED
,
      ACOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_ACOUT_0_UNCONNECTED
,
      CARRYOUT(3) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_3_UNCONNECTED
,
      CARRYOUT(2) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_2_UNCONNECTED
,
      CARRYOUT(1) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_1_UNCONNECTED
,
      CARRYOUT(0) => 
NLW_BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_upper_addsub_i_synth_option_i_synth_model_opt_vx5_i_uniwrap_i_primitive_CARRYOUT_0_UNCONNECTED

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_rndGen_mc : 
MUXCY
    port map (
      CI => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_round_bit_0
,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_rndGen_qNoReg
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_round_bit

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_rndGen_lt_lt4_lt : 
LUT4
    generic map(
      INIT => X"FDCC"
    )
    port map (
      I0 => BU2_N1,
      I1 => BU2_N0,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_26_125
,
      I3 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_rndGen_qNoReg

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_mantshit_mc : 
MUXCY
    port map (
      CI => BU2_N1,
      DI => BU2_N0,
      S => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_mantshit_qNoReg
,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_round_bit_0

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_mantshit_lt_lt4_lt : 
LUT4
    generic map(
      INIT => X"C8CA"
    )
    port map (
      I0 => BU2_N0,
      I1 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_NORM_SHIFT_MUX_LOOP_1_DEL_SHIFT_delay_0_27_121
,
      I2 => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_LZE_ENCODE_1_MUX_0_OP_DEL_delay_0_122
,
      I3 => BU2_N1,
      O => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_ROUND_ONE_Z_RB_mantshit_qNoReg

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_first_q_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_flow_ctrl_new_data,
      Q => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_nd_bypass_first_q
    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_bypass_balance_first_q_0 : 
FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_iterative_unit_i_nd_pipe2_first_q(0),
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_bypass_balance_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_negate_carousel_first_q_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => BU2_N1,
      D => BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_negate_mux,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_quotient_collector_i_typical_case_i_addsub_i_vx5_sp3_i_casc_dsp48_i_negate_balance_first_q

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_exp_norm(1)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_1_114

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_2 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_exp_norm(2)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_2_112

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_3 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_exp_norm(3)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_3_110

    );
  BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_4 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      D => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_exp_norm(4)
,
      Q => 
BU2_U0_i_synth_opt_i_nonzero_fract_i_synth_opt_high_radix_i_high_radix_i_fixed_i_fix_to_flt_i_fpo_FLT_PT_OP_SPEED_OP_FIX_TO_FLT_OP_FP_OP_EXP_EXP_MOD_DEL_delay_0_4_108

    );
  BU2_XST_VCC : VCC
    port map (
      P => BU2_N1
    );
  BU2_XST_GND : GND
    port map (
      G => BU2_N0
    );

end STRUCTURE;

-- synthesis translate_on
