
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035589                       # Number of seconds simulated
sim_ticks                                 35589281583                       # Number of ticks simulated
final_tick                               562555644768                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152245                       # Simulator instruction rate (inst/s)
host_op_rate                                   191814                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2458753                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915088                       # Number of bytes of host memory used
host_seconds                                 14474.52                       # Real time elapsed on the host
sim_insts                                  2203679955                       # Number of instructions simulated
sim_ops                                    2776422056                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1095808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       247808                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1347456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       986496                       # Number of bytes written to this memory
system.physmem.bytes_written::total            986496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8561                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1936                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10527                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7707                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7707                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30790394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6962995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37861287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57545                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             107898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27718907                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27718907                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27718907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30790394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6962995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65580194                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85346000                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31075614                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25256885                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120113                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13145201                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12133325                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280698                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89939                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31201797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172366767                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31075614                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15414023                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37910508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11380931                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6068450                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15280320                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84394568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.523129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46484060     55.08%     55.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333032      3.95%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2687588      3.18%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6545941      7.76%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1769805      2.10%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2282680      2.70%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652060      1.96%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          927820      1.10%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18711582     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84394568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364113                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019623                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32638813                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5876480                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36462870                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       243946                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9172457                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308030                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41694                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206098142                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77148                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9172457                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35024544                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1268909                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1092693                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34264470                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3571493                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198834371                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        27272                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1480244                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1111842                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          578                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278398514                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928268635                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928268635                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107702965                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40571                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22748                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9793981                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18528890                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9441709                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148308                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3027686                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188022143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149377412                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289619                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64929953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198331589                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5934                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84394568                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.769988                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888298                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29072585     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18241634     21.61%     56.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11921932     14.13%     70.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8844817     10.48%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7628499      9.04%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3946967      4.68%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3381253      4.01%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633934      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722947      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84394568                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         876280     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             9      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178182     14.46%     85.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177854     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124460235     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125523      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14830412      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7944708      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149377412                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.750257                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1232325                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008250                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384671334                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252991763                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145569406                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150609737                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559207                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7294922                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2937                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          667                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2415933                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9172457                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         533181                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80915                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188061145                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       414173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18528890                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9441709                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22468                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72666                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          667                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2460761                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146999345                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914966                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378065                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21650112                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20737731                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7735146                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.722393                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145666217                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145569406                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94853790                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267834643                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.705638                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354151                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65252418                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125340                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75222111                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632624                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28976978     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20967962     27.87%     66.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8538410     11.35%     77.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795080      6.37%     84.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3916950      5.21%     89.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591258      2.12%     91.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1889832      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948797      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3596844      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75222111                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3596844                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259687120                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385301994                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 951432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853460                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853460                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171701                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171701                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661303267                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201205772                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190158803                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85346000                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32292664                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26365278                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2154916                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13737979                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12731668                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3345964                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94675                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33439165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175427968                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32292664                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16077632                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38047263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11239924                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4494932                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16290396                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       847229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85048581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.550218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47001318     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3134446      3.69%     58.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4688017      5.51%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3239647      3.81%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2263498      2.66%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2208147      2.60%     73.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1345075      1.58%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2849631      3.35%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18318802     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85048581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378373                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.055491                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34379242                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4729725                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36342177                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       530461                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9066975                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5426305                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210154803                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1244                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9066975                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36319078                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         507618                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1441873                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34893459                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2819574                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     203887054                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1176264                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       959405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286022751                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    949102565                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    949102565                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176102628                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109920105                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36792                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17555                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8368103                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18701580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9563340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113636                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3004397                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190002169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35051                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151786793                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       301786                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63307654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193787649                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85048581                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917083                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30081311     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17070341     20.07%     55.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12454569     14.64%     70.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8218430      9.66%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8246970      9.70%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3973143      4.67%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3534345      4.16%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       663417      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       806055      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85048581                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         827210     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164032     14.10%     85.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171732     14.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126963654     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1917007      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17496      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14926029      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7962607      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151786793                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.778487                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1162974                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390086923                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    253345272                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147601645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152949767                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       476155                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7258367                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6498                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2286268                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9066975                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         265257                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50021                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190037224                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       725895                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18701580                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9563340                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17555                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1312449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1172426                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2484875                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149017264                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13951755                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2769525                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21727580                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21177110                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7775825                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.746037                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147665237                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147601645                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95651348                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271746207                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.729450                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351988                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102391318                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126212205                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63825238                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2172260                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75981606                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.661089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177976                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28744843     37.83%     37.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21906610     28.83%     66.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8277185     10.89%     77.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4635603      6.10%     83.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3928433      5.17%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1756908      2.31%     91.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1681136      2.21%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1147776      1.51%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3903112      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75981606                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102391318                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126212205                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18720282                       # Number of memory references committed
system.switch_cpus1.commit.loads             11443210                       # Number of loads committed
system.switch_cpus1.commit.membars              17496                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18312001                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113623649                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2610510                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3903112                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262115937                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389147705                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 297419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102391318                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126212205                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102391318                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.833528                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.833528                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.199720                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.199720                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       669286482                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205332613                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193122847                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34992                       # number of misc regfile writes
system.l2.replacements                          10527                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1425562                       # Total number of references to valid blocks.
system.l2.sampled_refs                         141599                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.067599                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         76734.709200                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.995826                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4538.745828                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.996668                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    993.777323                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     3                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          35838.082015                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12793.693139                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.585439                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.034628                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.007582                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000023                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.273423                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.097608                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        64049                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31929                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   95978                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39558                       # number of Writeback hits
system.l2.Writeback_hits::total                 39558                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        64049                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31929                       # number of demand (read+write) hits
system.l2.demand_hits::total                    95978                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        64049                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31929                       # number of overall hits
system.l2.overall_hits::total                   95978                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8561                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1936                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10527                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8561                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1936                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10527                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8561                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1936                       # number of overall misses
system.l2.overall_misses::total                 10527                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       587540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    436928778                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       767913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    105368053                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       543652284                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       587540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    436928778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       767913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    105368053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        543652284                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       587540                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    436928778                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       767913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    105368053                       # number of overall miss cycles
system.l2.overall_miss_latency::total       543652284                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33865                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106505                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39558                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39558                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72610                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33865                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106505                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72610                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33865                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106505                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.117904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.057168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.098840                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.117904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.057168                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098840                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.117904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.057168                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098840                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41967.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51037.119262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54425.647211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51643.610145                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41967.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51037.119262                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54425.647211                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51643.610145                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41967.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51037.119262                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54425.647211                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51643.610145                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7707                       # number of writebacks
system.l2.writebacks::total                      7707                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8561                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1936                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10527                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10527                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10527                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       506359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    387281814                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       677197                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     94158664                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    482624034                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       506359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    387281814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       677197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     94158664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    482624034                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       506359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    387281814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       677197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     94158664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    482624034                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.117904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.057168                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.098840                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.117904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.057168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.117904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.057168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098840                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36168.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45237.917767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42324.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48635.673554                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45846.303220                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36168.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45237.917767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42324.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48635.673554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45846.303220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36168.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45237.917767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42324.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48635.673554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45846.303220                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995824                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015287921                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042832.839034                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995824                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15280304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15280304                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15280304                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15280304                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15280304                       # number of overall hits
system.cpu0.icache.overall_hits::total       15280304                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       752302                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       752302                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       752302                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       752302                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       752302                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       752302                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15280320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15280320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15280320                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15280320                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15280320                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15280320                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47018.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47018.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47018.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47018.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47018.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47018.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       601540                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       601540                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       601540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       601540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       601540                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       601540                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42967.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42967.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42967.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42967.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42967.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42967.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72610                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563741                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72866                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2478.024607                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.509741                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.490259                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900429                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099571                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571895                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571895                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22123                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564600                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564600                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564600                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564600                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154634                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154634                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154634                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154634                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154634                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154634                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4070272078                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4070272078                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4070272078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4070272078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4070272078                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4070272078                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10726529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10726529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17719234                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17719234                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17719234                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17719234                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014416                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014416                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008727                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26321.973680                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26321.973680                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26321.973680                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26321.973680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26321.973680                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26321.973680                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        28053                       # number of writebacks
system.cpu0.dcache.writebacks::total            28053                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82024                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82024                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82024                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82024                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82024                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72610                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72610                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72610                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72610                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72610                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72610                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    971337115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    971337115                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    971337115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    971337115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    971337115                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    971337115                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004098                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004098                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13377.456480                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13377.456480                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13377.456480                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13377.456480                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13377.456480                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13377.456480                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996665                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017586664                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202568.536797                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996665                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16290378                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16290378                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16290378                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16290378                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16290378                       # number of overall hits
system.cpu1.icache.overall_hits::total       16290378                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       966444                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       966444                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       966444                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       966444                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       966444                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       966444                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16290396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16290396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16290396                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16290396                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16290396                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16290396                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53691.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53691.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53691.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       815942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       815942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       815942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       815942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       815942                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       815942                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50996.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33865                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164267901                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34121                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4814.275695                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.073048                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.926952                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902629                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097371                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10621273                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10621273                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7242081                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7242081                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17528                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17528                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17496                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17496                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17863354                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17863354                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17863354                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17863354                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68633                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68633                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68633                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68633                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68633                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68633                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1547956805                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1547956805                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1547956805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1547956805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1547956805                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1547956805                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10689906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10689906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7242081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7242081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17931987                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17931987                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17931987                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17931987                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006420                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006420                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003827                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003827                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003827                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003827                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 22554.118354                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22554.118354                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 22554.118354                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22554.118354                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 22554.118354                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22554.118354                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11505                       # number of writebacks
system.cpu1.dcache.writebacks::total            11505                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34768                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34768                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34768                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34768                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34768                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34768                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33865                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33865                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33865                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33865                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33865                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33865                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    381060641                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    381060641                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    381060641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    381060641                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    381060641                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    381060641                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11252.344338                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11252.344338                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11252.344338                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11252.344338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11252.344338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11252.344338                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
