{"vcs1":{"timestamp_begin":1769501714.388859948, "rt":6.65, "ut":6.42, "st":0.17}}
{"vcselab":{"timestamp_begin":1769501721.089911403, "rt":0.31, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769501721.440155084, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769501714.135072697}
{"VCS_COMP_START_TIME": 1769501714.135072697}
{"VCS_COMP_END_TIME": 1769501721.727768453}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350976}}
{"vcselab": {"peak_mem": 173712}}
