--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml schematvga.twx schematvga.ncd -o schematvga.twr
schematvga.pcf -ucf LCD.ucf -ucf GenIO.ucf

Design file:              schematvga.ncd
Physical constraint file: schematvga.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17357 paths analyzed, 1013 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.103ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/targetX_1 (SLICE_X20Y60.CE), 304 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/targetX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.103ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/targetX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.YQ      Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X21Y67.F1      net (fanout=3)        0.953   XLXI_1/targetY<0>
    SLICE_X21Y67.COUT    Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X21Y72.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X21Y72.Y       Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X23Y72.G2      net (fanout=2)        0.366   XLXI_1/RGB_add0000<11>
    SLICE_X23Y72.COUT    Topcyg                0.871   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X22Y63.F4      net (fanout=1)        0.977   XLXI_1/targetX_cmp_ge0001
    SLICE_X22Y63.X       Tilo                  0.660   XLXI_1/targetX_not0001
                                                       XLXI_1/targetX_not000156
    SLICE_X20Y60.CE      net (fanout=12)       1.047   XLXI_1/targetX_not0001
    SLICE_X20Y60.CLK     Tceck                 0.483   XLXI_1/targetX<1>
                                                       XLXI_1/targetX_1
    -------------------------------------------------  ---------------------------
    Total                                      8.103ns (4.760ns logic, 3.343ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/targetX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/targetX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.YQ      Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X21Y67.F1      net (fanout=3)        0.953   XLXI_1/targetY<0>
    SLICE_X21Y67.COUT    Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.Y       Tciny                 0.756   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_xor<5>
    SLICE_X23Y69.G2      net (fanout=2)        0.350   XLXI_1/RGB_add0000<5>
    SLICE_X23Y69.COUT    Topcyg                0.871   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<5>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<5>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<5>
    SLICE_X23Y70.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<5>
    SLICE_X23Y70.COUT    Tbyp                  0.103   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<7>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<6>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<7>
    SLICE_X23Y71.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<7>
    SLICE_X23Y71.COUT    Tbyp                  0.103   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<8>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.COUT    Tbyp                  0.103   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<10>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X22Y63.F4      net (fanout=1)        0.977   XLXI_1/targetX_cmp_ge0001
    SLICE_X22Y63.X       Tilo                  0.660   XLXI_1/targetX_not0001
                                                       XLXI_1/targetX_not000156
    SLICE_X20Y60.CE      net (fanout=12)       1.047   XLXI_1/targetX_not0001
    SLICE_X20Y60.CLK     Tceck                 0.483   XLXI_1/targetX<1>
                                                       XLXI_1/targetX_1
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (4.760ns logic, 3.327ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/targetX_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/targetX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.YQ      Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X21Y67.F1      net (fanout=3)        0.953   XLXI_1/targetY<0>
    SLICE_X21Y67.COUT    Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.Y       Tciny                 0.756   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_xor<9>
    SLICE_X23Y71.G2      net (fanout=2)        0.350   XLXI_1/RGB_add0000<9>
    SLICE_X23Y71.COUT    Topcyg                0.871   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<9>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.COUT    Tbyp                  0.103   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<10>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X22Y63.F4      net (fanout=1)        0.977   XLXI_1/targetX_cmp_ge0001
    SLICE_X22Y63.X       Tilo                  0.660   XLXI_1/targetX_not0001
                                                       XLXI_1/targetX_not000156
    SLICE_X20Y60.CE      net (fanout=12)       1.047   XLXI_1/targetX_not0001
    SLICE_X20Y60.CLK     Tceck                 0.483   XLXI_1/targetX<1>
                                                       XLXI_1/targetX_1
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (4.760ns logic, 3.327ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/targetX_0 (SLICE_X20Y60.CE), 304 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/targetX_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.103ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/targetX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.YQ      Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X21Y67.F1      net (fanout=3)        0.953   XLXI_1/targetY<0>
    SLICE_X21Y67.COUT    Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X21Y72.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X21Y72.Y       Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X23Y72.G2      net (fanout=2)        0.366   XLXI_1/RGB_add0000<11>
    SLICE_X23Y72.COUT    Topcyg                0.871   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X22Y63.F4      net (fanout=1)        0.977   XLXI_1/targetX_cmp_ge0001
    SLICE_X22Y63.X       Tilo                  0.660   XLXI_1/targetX_not0001
                                                       XLXI_1/targetX_not000156
    SLICE_X20Y60.CE      net (fanout=12)       1.047   XLXI_1/targetX_not0001
    SLICE_X20Y60.CLK     Tceck                 0.483   XLXI_1/targetX<1>
                                                       XLXI_1/targetX_0
    -------------------------------------------------  ---------------------------
    Total                                      8.103ns (4.760ns logic, 3.343ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/targetX_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/targetX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.YQ      Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X21Y67.F1      net (fanout=3)        0.953   XLXI_1/targetY<0>
    SLICE_X21Y67.COUT    Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.Y       Tciny                 0.756   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_xor<5>
    SLICE_X23Y69.G2      net (fanout=2)        0.350   XLXI_1/RGB_add0000<5>
    SLICE_X23Y69.COUT    Topcyg                0.871   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<5>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<5>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<5>
    SLICE_X23Y70.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<5>
    SLICE_X23Y70.COUT    Tbyp                  0.103   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<7>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<6>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<7>
    SLICE_X23Y71.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<7>
    SLICE_X23Y71.COUT    Tbyp                  0.103   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<8>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.COUT    Tbyp                  0.103   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<10>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X22Y63.F4      net (fanout=1)        0.977   XLXI_1/targetX_cmp_ge0001
    SLICE_X22Y63.X       Tilo                  0.660   XLXI_1/targetX_not0001
                                                       XLXI_1/targetX_not000156
    SLICE_X20Y60.CE      net (fanout=12)       1.047   XLXI_1/targetX_not0001
    SLICE_X20Y60.CLK     Tceck                 0.483   XLXI_1/targetX<1>
                                                       XLXI_1/targetX_0
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (4.760ns logic, 3.327ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/targetX_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/targetX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.YQ      Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X21Y67.F1      net (fanout=3)        0.953   XLXI_1/targetY<0>
    SLICE_X21Y67.COUT    Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.Y       Tciny                 0.756   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_xor<9>
    SLICE_X23Y71.G2      net (fanout=2)        0.350   XLXI_1/RGB_add0000<9>
    SLICE_X23Y71.COUT    Topcyg                0.871   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<9>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.COUT    Tbyp                  0.103   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<10>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X22Y63.F4      net (fanout=1)        0.977   XLXI_1/targetX_cmp_ge0001
    SLICE_X22Y63.X       Tilo                  0.660   XLXI_1/targetX_not0001
                                                       XLXI_1/targetX_not000156
    SLICE_X20Y60.CE      net (fanout=12)       1.047   XLXI_1/targetX_not0001
    SLICE_X20Y60.CLK     Tceck                 0.483   XLXI_1/targetX<1>
                                                       XLXI_1/targetX_0
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (4.760ns logic, 3.327ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/targetX_3 (SLICE_X20Y61.CE), 304 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/targetX_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.103ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/targetX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.YQ      Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X21Y67.F1      net (fanout=3)        0.953   XLXI_1/targetY<0>
    SLICE_X21Y67.COUT    Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X21Y72.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<9>
    SLICE_X21Y72.Y       Tciny                 0.756   XLXI_1/RGB_add0000<10>
                                                       XLXI_1/Madd_RGB_add0000_cy<10>
                                                       XLXI_1/Madd_RGB_add0000_xor<11>
    SLICE_X23Y72.G2      net (fanout=2)        0.366   XLXI_1/RGB_add0000<11>
    SLICE_X23Y72.COUT    Topcyg                0.871   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<11>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X22Y63.F4      net (fanout=1)        0.977   XLXI_1/targetX_cmp_ge0001
    SLICE_X22Y63.X       Tilo                  0.660   XLXI_1/targetX_not0001
                                                       XLXI_1/targetX_not000156
    SLICE_X20Y61.CE      net (fanout=12)       1.047   XLXI_1/targetX_not0001
    SLICE_X20Y61.CLK     Tceck                 0.483   XLXI_1/targetX<3>
                                                       XLXI_1/targetX_3
    -------------------------------------------------  ---------------------------
    Total                                      8.103ns (4.760ns logic, 3.343ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/targetX_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/targetX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.YQ      Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X21Y67.F1      net (fanout=3)        0.953   XLXI_1/targetY<0>
    SLICE_X21Y67.COUT    Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.Y       Tciny                 0.756   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_xor<5>
    SLICE_X23Y69.G2      net (fanout=2)        0.350   XLXI_1/RGB_add0000<5>
    SLICE_X23Y69.COUT    Topcyg                0.871   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<5>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<5>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<5>
    SLICE_X23Y70.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<5>
    SLICE_X23Y70.COUT    Tbyp                  0.103   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<7>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<6>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<7>
    SLICE_X23Y71.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<7>
    SLICE_X23Y71.COUT    Tbyp                  0.103   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<8>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.COUT    Tbyp                  0.103   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<10>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X22Y63.F4      net (fanout=1)        0.977   XLXI_1/targetX_cmp_ge0001
    SLICE_X22Y63.X       Tilo                  0.660   XLXI_1/targetX_not0001
                                                       XLXI_1/targetX_not000156
    SLICE_X20Y61.CE      net (fanout=12)       1.047   XLXI_1/targetX_not0001
    SLICE_X20Y61.CLK     Tceck                 0.483   XLXI_1/targetX<3>
                                                       XLXI_1/targetX_3
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (4.760ns logic, 3.327ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/targetY_0 (FF)
  Destination:          XLXI_1/targetX_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.087ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/targetY_0 to XLXI_1/targetX_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y62.YQ      Tcko                  0.567   XLXI_1/targetY<1>
                                                       XLXI_1/targetY_0
    SLICE_X21Y67.F1      net (fanout=3)        0.953   XLXI_1/targetY<0>
    SLICE_X21Y67.COUT    Topcyf                1.011   XLXI_1/RGB_add0000<0>
                                                       XLXI_1/Madd_RGB_add0000_lut<0>_INV_0
                                                       XLXI_1/Madd_RGB_add0000_cy<0>
                                                       XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<1>
    SLICE_X21Y68.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<2>
                                                       XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<3>
    SLICE_X21Y69.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<4>
                                                       XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<5>
    SLICE_X21Y70.COUT    Tbyp                  0.103   XLXI_1/RGB_add0000<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<6>
                                                       XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.CIN     net (fanout=1)        0.000   XLXI_1/Madd_RGB_add0000_cy<7>
    SLICE_X21Y71.Y       Tciny                 0.756   XLXI_1/RGB_add0000<8>
                                                       XLXI_1/Madd_RGB_add0000_cy<8>
                                                       XLXI_1/Madd_RGB_add0000_xor<9>
    SLICE_X23Y71.G2      net (fanout=2)        0.350   XLXI_1/RGB_add0000<9>
    SLICE_X23Y71.COUT    Topcyg                0.871   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_lut<9>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.CIN     net (fanout=1)        0.000   XLXI_1/Mcompar_targetX_cmp_ge0001_cy<9>
    SLICE_X23Y72.COUT    Tbyp                  0.103   XLXI_1/targetX_cmp_ge0001
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<10>
                                                       XLXI_1/Mcompar_targetX_cmp_ge0001_cy<11>
    SLICE_X22Y63.F4      net (fanout=1)        0.977   XLXI_1/targetX_cmp_ge0001
    SLICE_X22Y63.X       Tilo                  0.660   XLXI_1/targetX_not0001
                                                       XLXI_1/targetX_not000156
    SLICE_X20Y61.CE      net (fanout=12)       1.047   XLXI_1/targetX_not0001
    SLICE_X20Y61.CLK     Tceck                 0.483   XLXI_1/targetX<3>
                                                       XLXI_1/targetX_3
    -------------------------------------------------  ---------------------------
    Total                                      8.087ns (4.760ns logic, 3.327ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/Mshreg_srCmdF4_5 (SLICE_X64Y67.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/srCmdF4_9 (FF)
  Destination:          XLXI_3/Mshreg_srCmdF4_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.747ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/srCmdF4_9 to XLXI_3/Mshreg_srCmdF4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y66.XQ      Tcko                  0.411   XLXI_3/srCmdF4<9>
                                                       XLXI_3/srCmdF4_9
    SLICE_X64Y67.BY      net (fanout=1)        0.446   XLXI_3/srCmdF4<9>
    SLICE_X64Y67.CLK     Tdh         (-Th)     0.110   XLXI_3/srCmdF4_51
                                                       XLXI_3/Mshreg_srCmdF4_5
    -------------------------------------------------  ---------------------------
    Total                                      0.747ns (0.301ns logic, 0.446ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/srCmdF4_3 (SLICE_X65Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/srCmdF4_4 (FF)
  Destination:          XLXI_3/srCmdF4_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/srCmdF4_4 to XLXI_3/srCmdF4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y66.YQ      Tcko                  0.409   XLXI_3/srCmdF4<9>
                                                       XLXI_3/srCmdF4_4
    SLICE_X65Y68.BX      net (fanout=1)        0.310   XLXI_3/srCmdF4<4>
    SLICE_X65Y68.CLK     Tckdi       (-Th)    -0.080   XLXI_3/srCmdF4<3>
                                                       XLXI_3/srCmdF4_3
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.489ns logic, 0.310ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/State_FSM_FFd10_shift2 (SLICE_X65Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/State_FSM_FFd10_shift1 (FF)
  Destination:          XLXI_3/State_FSM_FFd10_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/State_FSM_FFd10_shift1 to XLXI_3/State_FSM_FFd10_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y69.YQ      Tcko                  0.409   XLXI_3/State_FSM_FFd10_shift2
                                                       XLXI_3/State_FSM_FFd10_shift1
    SLICE_X65Y69.BX      net (fanout=1)        0.317   XLXI_3/State_FSM_FFd10_shift1
    SLICE_X65Y69.CLK     Tckdi       (-Th)    -0.080   XLXI_3/State_FSM_FFd10_shift2
                                                       XLXI_3/State_FSM_FFd10_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_2/h_cnt<0>/CLK
  Logical resource: XLXI_2/h_cnt_0/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_2/h_cnt<0>/CLK
  Logical resource: XLXI_2/h_cnt_0/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_2/h_cnt<0>/CLK
  Logical resource: XLXI_2/h_cnt_1/CK
  Location pin: SLICE_X32Y67.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHz      |    8.103|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17357 paths, 0 nets, and 1668 connections

Design statistics:
   Minimum period:   8.103ns{1}   (Maximum frequency: 123.411MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 06 13:34:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



