Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: AllComps.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AllComps.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AllComps"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : AllComps
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\CLK_DIV_10.vf" into library work
Parsing module <CLK_DIV_10>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\CLK_DIV_10M.vf" into library work
Parsing module <CLK_DIV_10_MUSER_CLK_DIV_10M>.
Parsing module <CLK_DIV_10M>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\Decoder_FullStep_OnePhase.vf" into library work
Parsing module <D2_4E_HXILINX_Decoder_FullStep_OnePhase>.
Parsing module <Decoder_FullStep_OnePhase>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\Counter_UP_0_3_withTC.vf" into library work
Parsing module <FJKC_HXILINX_Counter_UP_0_3_withTC>.
Parsing module <Counter_UP_0_3_withTC>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\Counter_Up_0_3.vf" into library work
Parsing module <FJKC_HXILINX_Counter_Up_0_3>.
Parsing module <Counter_Up_0_3>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\Counter_Down_3_0.vf" into library work
Parsing module <FJKC_HXILINX_Counter_Down_3_0>.
Parsing module <Counter_Down_3_0>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\CLK_DIV_20M.vf" into library work
Parsing module <FTC_HXILINX_CLK_DIV_20M>.
Parsing module <CLK_DIV_10_MUSER_CLK_DIV_20M>.
Parsing module <CLK_DIV_10M_MUSER_CLK_DIV_20M>.
Parsing module <CLK_DIV_20M>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\CLK_DIV_100K.vf" into library work
Parsing module <CLK_DIV_10_MUSER_CLK_DIV_100K>.
Parsing module <CLK_DIV_100K>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\Regular_LED_V3.vf" into library work
Parsing module <Regular_LED_V3>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\LDR_LED_V3.vf" into library work
Parsing module <FTC_HXILINX_LDR_LED_V3>.
Parsing module <FJKC_HXILINX_LDR_LED_V3>.
Parsing module <CLK_DIV_10_MUSER_LDR_LED_V3>.
Parsing module <CLK_DIV_10M_MUSER_LDR_LED_V3>.
Parsing module <CLK_DIV_20M_MUSER_LDR_LED_V3>.
Parsing module <Counter_UP_0_3_withTC_MUSER_LDR_LED_V3>.
Parsing module <LDR_LED_V3>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\Garage_Door_V6.vf" into library work
Parsing module <FJKC_HXILINX_Garage_Door_V6>.
Parsing module <D2_4E_HXILINX_Garage_Door_V6>.
Parsing module <M2_1_HXILINX_Garage_Door_V6>.
Parsing module <Decoder_FullStep_OnePhase_MUSER_Garage_Door_V6>.
Parsing module <CLK_DIV_10_MUSER_Garage_Door_V6>.
Parsing module <CLK_DIV_100K_MUSER_Garage_Door_V6>.
Parsing module <Counter_Down_3_0_MUSER_Garage_Door_V6>.
Parsing module <Counter_Up_0_3_MUSER_Garage_Door_V6>.
Parsing module <Garage_Door_V6>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\Alarm_Garage_V6.vf" into library work
Parsing module <Alarm_Garage_V6>.
Analyzing Verilog file "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf" into library work
Parsing module <FTC_HXILINX_AllComps>.
Parsing module <FJKC_HXILINX_AllComps>.
Parsing module <D2_4E_HXILINX_AllComps>.
Parsing module <M2_1_HXILINX_AllComps>.
Parsing module <Alarm_Garage_V6_MUSER_AllComps>.
Parsing module <Decoder_FullStep_OnePhase_MUSER_AllComps>.
Parsing module <CLK_DIV_10_MUSER_AllComps>.
Parsing module <CLK_DIV_100K_MUSER_AllComps>.
Parsing module <Counter_Down_3_0_MUSER_AllComps>.
Parsing module <Counter_Up_0_3_MUSER_AllComps>.
Parsing module <Garage_Door_V6_MUSER_AllComps>.
Parsing module <Regular_LED_V3_MUSER_AllComps>.
Parsing module <CLK_DIV_10M_MUSER_AllComps>.
Parsing module <CLK_DIV_20M_MUSER_AllComps>.
Parsing module <Counter_UP_0_3_withTC_MUSER_AllComps>.
Parsing module <LDR_LED_V3_MUSER_AllComps>.
Parsing module <AllComps>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <AllComps>.

Elaborating module <AND2>.

Elaborating module <CLK_DIV_20M_MUSER_AllComps>.

Elaborating module <CLK_DIV_10M_MUSER_AllComps>.

Elaborating module <CLK_DIV_10_MUSER_AllComps>.

Elaborating module <INV>.

Elaborating module <FDC>.

Elaborating module <FTC_HXILINX_AllComps>.

Elaborating module <GND>.

Elaborating module <LDR_LED_V3_MUSER_AllComps>.

Elaborating module <Counter_UP_0_3_withTC_MUSER_AllComps>.

Elaborating module <FJKC_HXILINX_AllComps>.

Elaborating module <VCC>.

Elaborating module <BUF>.

Elaborating module <Regular_LED_V3_MUSER_AllComps>.

Elaborating module <OR2>.

Elaborating module <Garage_Door_V6_MUSER_AllComps>.

Elaborating module <Counter_Down_3_0_MUSER_AllComps>.

Elaborating module <Counter_Up_0_3_MUSER_AllComps>.

Elaborating module <AND3>.

Elaborating module <CLK_DIV_100K_MUSER_AllComps>.

Elaborating module <Decoder_FullStep_OnePhase_MUSER_AllComps>.

Elaborating module <D2_4E_HXILINX_AllComps>.

Elaborating module <M2_1_HXILINX_AllComps>.

Elaborating module <Alarm_Garage_V6_MUSER_AllComps>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Summary:
	no macro.
Unit <AllComps> synthesized.

Synthesizing Unit <CLK_DIV_20M_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Set property "HU_SET = XLXI_2_25" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <CLK_DIV_20M_MUSER_AllComps> synthesized.

Synthesizing Unit <CLK_DIV_10M_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Summary:
	no macro.
Unit <CLK_DIV_10M_MUSER_AllComps> synthesized.

Synthesizing Unit <CLK_DIV_10_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Summary:
	no macro.
Unit <CLK_DIV_10_MUSER_AllComps> synthesized.

Synthesizing Unit <FTC_HXILINX_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_AllComps> synthesized.

Synthesizing Unit <LDR_LED_V3_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Set property "HU_SET = XLXI_8_28" for instance <XLXI_8>.
INFO:Xst:3210 - "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf" line 530: Output port <D0> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf" line 530: Output port <D1> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LDR_LED_V3_MUSER_AllComps> synthesized.

Synthesizing Unit <Counter_UP_0_3_withTC_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Set property "HU_SET = XLXI_1_26" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_27" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <Counter_UP_0_3_withTC_MUSER_AllComps> synthesized.

Synthesizing Unit <FJKC_HXILINX_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_AllComps> synthesized.

Synthesizing Unit <Regular_LED_V3_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Summary:
	no macro.
Unit <Regular_LED_V3_MUSER_AllComps> synthesized.

Synthesizing Unit <Garage_Door_V6_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Set property "HU_SET = XLXI_54_23" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_55_24" for instance <XLXI_55>.
    Summary:
	no macro.
Unit <Garage_Door_V6_MUSER_AllComps> synthesized.

Synthesizing Unit <Counter_Down_3_0_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Set property "HU_SET = XLXI_1_19" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_20" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <Counter_Down_3_0_MUSER_AllComps> synthesized.

Synthesizing Unit <Counter_Up_0_3_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Set property "HU_SET = XLXI_1_21" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_22" for instance <XLXI_2>.
    Summary:
	no macro.
Unit <Counter_Up_0_3_MUSER_AllComps> synthesized.

Synthesizing Unit <CLK_DIV_100K_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Summary:
	no macro.
Unit <CLK_DIV_100K_MUSER_AllComps> synthesized.

Synthesizing Unit <Decoder_FullStep_OnePhase_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Set property "HU_SET = XLXI_1_18" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <Decoder_FullStep_OnePhase_MUSER_AllComps> synthesized.

Synthesizing Unit <D2_4E_HXILINX_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_AllComps> synthesized.

Synthesizing Unit <M2_1_HXILINX_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_AllComps> synthesized.

Synthesizing Unit <Alarm_Garage_V6_MUSER_AllComps>.
    Related source file is "E:\2D\Digital\finalAssignment\Final_Assignment_Digital_SmartHome\AllComps.vf".
    Summary:
	no macro.
Unit <Alarm_Garage_V6_MUSER_AllComps> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 13
 1-bit register                                        : 13
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 34

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 30

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <AllComps> ...

Optimizing unit <CLK_DIV_10_MUSER_AllComps> ...

Optimizing unit <LDR_LED_V3_MUSER_AllComps> ...

Optimizing unit <FTC_HXILINX_AllComps> ...

Optimizing unit <FJKC_HXILINX_AllComps> ...

Optimizing unit <XLXI_55> ...

Optimizing unit <XLXI_54> ...

Optimizing unit <Garage_Door_V6_MUSER_AllComps> ...

Optimizing unit <D2_4E_HXILINX_AllComps> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AllComps, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : AllComps.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 189
#      AND2                        : 31
#      AND3                        : 4
#      BUF                         : 13
#      GND                         : 1
#      INV                         : 111
#      LUT2                        : 11
#      LUT3                        : 9
#      OR2                         : 8
#      VCC                         : 1
# FlipFlops/Latches                : 109
#      FDC                         : 104
#      FDCE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 19
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             109  out of  11440     0%  
 Number of Slice LUTs:                  131  out of   5720     2%  
    Number used as Logic:               131  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    240
   Number with an unused Flip Flop:     131  out of    240    54%  
   Number with an unused LUT:           109  out of    240    45%  
   Number of fully used LUT-FF pairs:     0  out of    240     0%  
   Number of unique control sets:       109

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    102    36%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)                    | Load  |
------------------------------------+------------------------------------------+-------+
XLXI_64/XLXI_1/XLXI_8/XLXN_13       | NONE(XLXI_64/XLXI_1/XLXI_8/XLXI_9)       | 1     |
XLXI_64/XLXI_1/XLXI_8/XLXN_16       | NONE(XLXI_64/XLXI_1/XLXI_8/XLXI_8)       | 1     |
XLXI_64/XLXI_1/XLXI_8/XLXN_17       | NONE(XLXI_64/XLXI_1/XLXI_8/XLXI_6)       | 1     |
XLXI_64/XLXI_1/XLXI_7/XLXN_8        | NONE(XLXI_64/XLXI_1/XLXI_8/XLXI_3)       | 1     |
XLXI_64/XLXI_1/XLXI_7/XLXN_13       | NONE(XLXI_64/XLXI_1/XLXI_7/XLXI_9)       | 1     |
XLXI_64/XLXI_1/XLXI_7/XLXN_16       | NONE(XLXI_64/XLXI_1/XLXI_7/XLXI_8)       | 1     |
XLXI_64/XLXI_1/XLXI_7/XLXN_17       | NONE(XLXI_64/XLXI_1/XLXI_7/XLXI_6)       | 1     |
XLXI_64/XLXI_1/XLXI_6/XLXN_8        | NONE(XLXI_64/XLXI_1/XLXI_7/XLXI_3)       | 1     |
XLXI_64/XLXI_1/XLXI_6/XLXN_13       | NONE(XLXI_64/XLXI_1/XLXI_6/XLXI_9)       | 1     |
XLXI_64/XLXI_1/XLXI_6/XLXN_16       | NONE(XLXI_64/XLXI_1/XLXI_6/XLXI_8)       | 1     |
XLXI_64/XLXI_1/XLXI_6/XLXN_17       | NONE(XLXI_64/XLXI_1/XLXI_6/XLXI_6)       | 1     |
XLXI_64/XLXI_1/XLXI_5/XLXN_8        | NONE(XLXI_64/XLXI_1/XLXI_6/XLXI_3)       | 1     |
XLXI_64/XLXI_1/XLXI_5/XLXN_13       | NONE(XLXI_64/XLXI_1/XLXI_5/XLXI_9)       | 1     |
XLXI_64/XLXI_1/XLXI_5/XLXN_16       | NONE(XLXI_64/XLXI_1/XLXI_5/XLXI_8)       | 1     |
XLXI_64/XLXI_1/XLXI_5/XLXN_17       | NONE(XLXI_64/XLXI_1/XLXI_5/XLXI_6)       | 1     |
XLXI_64/XLXI_1/XLXI_4/XLXN_8        | NONE(XLXI_64/XLXI_1/XLXI_5/XLXI_3)       | 1     |
XLXI_64/XLXI_1/XLXI_4/XLXN_13       | NONE(XLXI_64/XLXI_1/XLXI_4/XLXI_9)       | 1     |
XLXI_64/XLXI_1/XLXI_4/XLXN_16       | NONE(XLXI_64/XLXI_1/XLXI_4/XLXI_8)       | 1     |
XLXI_64/XLXI_1/XLXI_4/XLXN_17       | NONE(XLXI_64/XLXI_1/XLXI_4/XLXI_6)       | 1     |
XLXI_64/XLXI_1/XLXI_3/XLXN_8        | NONE(XLXI_64/XLXI_1/XLXI_4/XLXI_3)       | 1     |
XLXI_64/XLXI_1/XLXI_3/XLXN_13       | NONE(XLXI_64/XLXI_1/XLXI_3/XLXI_9)       | 1     |
XLXI_64/XLXI_1/XLXI_3/XLXN_16       | NONE(XLXI_64/XLXI_1/XLXI_3/XLXI_8)       | 1     |
XLXI_64/XLXI_1/XLXI_3/XLXN_17       | NONE(XLXI_64/XLXI_1/XLXI_3/XLXI_6)       | 1     |
XLXI_64/XLXI_1/XLXI_2/XLXN_8        | NONE(XLXI_64/XLXI_1/XLXI_3/XLXI_3)       | 1     |
XLXI_64/XLXI_1/XLXI_2/XLXN_13       | NONE(XLXI_64/XLXI_1/XLXI_2/XLXI_9)       | 1     |
XLXI_64/XLXI_1/XLXI_2/XLXN_16       | NONE(XLXI_64/XLXI_1/XLXI_2/XLXI_8)       | 1     |
XLXI_64/XLXI_1/XLXI_2/XLXN_17       | NONE(XLXI_64/XLXI_1/XLXI_2/XLXI_6)       | 1     |
CLK_IN_P123                         | BUFGP                                    | 4     |
XLXI_64/XLXI_1/XLXI_8/XLXN_8        | NONE(XLXI_64/XLXI_2/Q)                   | 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_8 | NONE(XLXI_80/XLXI_7/XLXI_2/Q)            | 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_17| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_6)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_16| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_8)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_9)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_8 | NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_3)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_6)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_16| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_8)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_9)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_8 | NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_3)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_6)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_16| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_8)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_9)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_8 | NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_3)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_6)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_16| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_8)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_9)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_8 | NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_3)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_6)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_16| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_8)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_9)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_8 | NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_3)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_6)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_16| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_8)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_9)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_8 | NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_3)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_6)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_16| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_8)| 1     |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13| NONE(XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_9)| 1     |
XLXI_80/XLXN_3(XLXI_80/XLXI_3:O)    | NONE(*)(XLXI_80/XLXI_4/XLXI_1/Q)         | 2     |
XLXI_80/XLXN_21(XLXI_80/XLXI_1:O)   | NONE(*)(XLXI_80/XLXI_8/Q)                | 1     |
XLXI_218/XLXN_9(XLXI_218/XLXI_26:O) | NONE(*)(XLXI_218/XLXI_19/XLXI_1/Q)       | 2     |
XLXI_218/XLXN_10(XLXI_218/XLXI_25:O)| NONE(*)(XLXI_218/XLXI_20/XLXI_1/Q)       | 2     |
XLXI_218/XLXI_33/XLXI_1/XLXN_17     | NONE(XLXI_218/XLXI_33/XLXI_1/XLXI_6)     | 1     |
XLXI_218/XLXI_33/XLXI_1/XLXN_16     | NONE(XLXI_218/XLXI_33/XLXI_1/XLXI_8)     | 1     |
XLXI_218/XLXI_33/XLXI_1/XLXN_13     | NONE(XLXI_218/XLXI_33/XLXI_1/XLXI_9)     | 1     |
XLXI_218/XLXI_33/XLXI_1/XLXN_8      | NONE(XLXI_218/XLXI_33/XLXI_2/XLXI_3)     | 1     |
XLXI_218/XLXI_33/XLXI_2/XLXN_17     | NONE(XLXI_218/XLXI_33/XLXI_2/XLXI_6)     | 1     |
XLXI_218/XLXI_33/XLXI_2/XLXN_16     | NONE(XLXI_218/XLXI_33/XLXI_2/XLXI_8)     | 1     |
XLXI_218/XLXI_33/XLXI_2/XLXN_13     | NONE(XLXI_218/XLXI_33/XLXI_2/XLXI_9)     | 1     |
XLXI_218/XLXI_33/XLXI_2/XLXN_8      | NONE(XLXI_218/XLXI_33/XLXI_3/XLXI_3)     | 1     |
XLXI_218/XLXI_33/XLXI_3/XLXN_17     | NONE(XLXI_218/XLXI_33/XLXI_3/XLXI_6)     | 1     |
XLXI_218/XLXI_33/XLXI_3/XLXN_16     | NONE(XLXI_218/XLXI_33/XLXI_3/XLXI_8)     | 1     |
XLXI_218/XLXI_33/XLXI_3/XLXN_13     | NONE(XLXI_218/XLXI_33/XLXI_3/XLXI_9)     | 1     |
XLXI_218/XLXI_33/XLXI_3/XLXN_8      | NONE(XLXI_218/XLXI_33/XLXI_4/XLXI_3)     | 1     |
XLXI_218/XLXI_33/XLXI_4/XLXN_17     | NONE(XLXI_218/XLXI_33/XLXI_4/XLXI_6)     | 1     |
XLXI_218/XLXI_33/XLXI_4/XLXN_16     | NONE(XLXI_218/XLXI_33/XLXI_4/XLXI_8)     | 1     |
XLXI_218/XLXI_33/XLXI_4/XLXN_13     | NONE(XLXI_218/XLXI_33/XLXI_4/XLXI_9)     | 1     |
XLXI_218/XLXI_33/XLXI_4/XLXN_8      | NONE(XLXI_218/XLXI_33/XLXI_5/XLXI_3)     | 1     |
XLXI_218/XLXI_33/XLXI_5/XLXN_17     | NONE(XLXI_218/XLXI_33/XLXI_5/XLXI_6)     | 1     |
XLXI_218/XLXI_33/XLXI_5/XLXN_16     | NONE(XLXI_218/XLXI_33/XLXI_5/XLXI_8)     | 1     |
XLXI_218/XLXI_33/XLXI_5/XLXN_13     | NONE(XLXI_218/XLXI_33/XLXI_5/XLXI_9)     | 1     |
XLXI_214/XLXN_9(XLXI_214/XLXI_26:O) | NONE(*)(XLXI_214/XLXI_19/XLXI_1/Q)       | 2     |
XLXI_214/XLXN_10(XLXI_214/XLXI_25:O)| NONE(*)(XLXI_214/XLXI_20/XLXI_1/Q)       | 2     |
XLXI_214/XLXI_33/XLXI_1/XLXN_17     | NONE(XLXI_214/XLXI_33/XLXI_1/XLXI_6)     | 1     |
XLXI_214/XLXI_33/XLXI_1/XLXN_16     | NONE(XLXI_214/XLXI_33/XLXI_1/XLXI_8)     | 1     |
XLXI_214/XLXI_33/XLXI_1/XLXN_13     | NONE(XLXI_214/XLXI_33/XLXI_1/XLXI_9)     | 1     |
XLXI_214/XLXI_33/XLXI_1/XLXN_8      | NONE(XLXI_214/XLXI_33/XLXI_2/XLXI_3)     | 1     |
XLXI_214/XLXI_33/XLXI_2/XLXN_17     | NONE(XLXI_214/XLXI_33/XLXI_2/XLXI_6)     | 1     |
XLXI_214/XLXI_33/XLXI_2/XLXN_16     | NONE(XLXI_214/XLXI_33/XLXI_2/XLXI_8)     | 1     |
XLXI_214/XLXI_33/XLXI_2/XLXN_13     | NONE(XLXI_214/XLXI_33/XLXI_2/XLXI_9)     | 1     |
XLXI_214/XLXI_33/XLXI_2/XLXN_8      | NONE(XLXI_214/XLXI_33/XLXI_3/XLXI_3)     | 1     |
XLXI_214/XLXI_33/XLXI_3/XLXN_17     | NONE(XLXI_214/XLXI_33/XLXI_3/XLXI_6)     | 1     |
XLXI_214/XLXI_33/XLXI_3/XLXN_16     | NONE(XLXI_214/XLXI_33/XLXI_3/XLXI_8)     | 1     |
XLXI_214/XLXI_33/XLXI_3/XLXN_13     | NONE(XLXI_214/XLXI_33/XLXI_3/XLXI_9)     | 1     |
XLXI_214/XLXI_33/XLXI_3/XLXN_8      | NONE(XLXI_214/XLXI_33/XLXI_4/XLXI_3)     | 1     |
XLXI_214/XLXI_33/XLXI_4/XLXN_17     | NONE(XLXI_214/XLXI_33/XLXI_4/XLXI_6)     | 1     |
XLXI_214/XLXI_33/XLXI_4/XLXN_16     | NONE(XLXI_214/XLXI_33/XLXI_4/XLXI_8)     | 1     |
XLXI_214/XLXI_33/XLXI_4/XLXN_13     | NONE(XLXI_214/XLXI_33/XLXI_4/XLXI_9)     | 1     |
XLXI_214/XLXI_33/XLXI_4/XLXN_8      | NONE(XLXI_214/XLXI_33/XLXI_5/XLXI_3)     | 1     |
XLXI_214/XLXI_33/XLXI_5/XLXN_17     | NONE(XLXI_214/XLXI_33/XLXI_5/XLXI_6)     | 1     |
XLXI_214/XLXI_33/XLXI_5/XLXN_16     | NONE(XLXI_214/XLXI_33/XLXI_5/XLXI_8)     | 1     |
XLXI_214/XLXI_33/XLXI_5/XLXN_13     | NONE(XLXI_214/XLXI_33/XLXI_5/XLXI_9)     | 1     |
------------------------------------+------------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.744ns (Maximum Frequency: 364.458MHz)
   Minimum input arrival time before clock: 3.449ns
   Maximum output required time after clock: 6.693ns
   Maximum combinational path delay: 8.810ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_8/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_8/XLXI_9 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_8/XLXI_9 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_8/XLXN_13 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_8/XLXN_13 falling

  Data Path: XLXI_64/XLXI_1/XLXI_8/XLXI_9 to XLXI_64/XLXI_1/XLXI_8/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_64/XLXI_1/XLXI_8/XLXI_9 (XLXI_64/XLXI_1/XLXI_8/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_64/XLXI_1/XLXI_8/XLXI_4 (XLXI_64/XLXI_1/XLXI_8/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_8/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_8/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_8/XLXI_8 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_8/XLXI_8 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_8/XLXN_16 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_8/XLXN_16 falling

  Data Path: XLXI_64/XLXI_1/XLXI_8/XLXI_8 to XLXI_64/XLXI_1/XLXI_8/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_8/XLXI_8 (XLXI_64/XLXI_1/XLXI_8/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_8/XLXI_7 (XLXI_64/XLXI_1/XLXI_8/XLXN_3)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_8/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_8/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_8/XLXI_6 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_8/XLXI_6 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_8/XLXN_17 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_8/XLXN_17 falling

  Data Path: XLXI_64/XLXI_1/XLXI_8/XLXI_6 to XLXI_64/XLXI_1/XLXI_8/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_64/XLXI_1/XLXI_8/XLXI_6 (XLXI_64/XLXI_1/XLXI_8/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_64/XLXI_1/XLXI_8/XLXI_4 (XLXI_64/XLXI_1/XLXI_8/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_8/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_7/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_8/XLXI_3 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_8/XLXI_3 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_7/XLXN_8 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_7/XLXN_8 falling

  Data Path: XLXI_64/XLXI_1/XLXI_8/XLXI_3 to XLXI_64/XLXI_1/XLXI_8/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_8/XLXI_3 (XLXI_64/XLXI_1/XLXI_8/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_8/XLXI_2 (XLXI_64/XLXI_1/XLXI_8/XLXN_1)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_8/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_7/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_7/XLXI_9 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_7/XLXI_9 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_7/XLXN_13 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_7/XLXN_13 falling

  Data Path: XLXI_64/XLXI_1/XLXI_7/XLXI_9 to XLXI_64/XLXI_1/XLXI_7/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_64/XLXI_1/XLXI_7/XLXI_9 (XLXI_64/XLXI_1/XLXI_7/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_64/XLXI_1/XLXI_7/XLXI_4 (XLXI_64/XLXI_1/XLXI_7/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_7/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_7/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_7/XLXI_8 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_7/XLXI_8 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_7/XLXN_16 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_7/XLXN_16 falling

  Data Path: XLXI_64/XLXI_1/XLXI_7/XLXI_8 to XLXI_64/XLXI_1/XLXI_7/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_7/XLXI_8 (XLXI_64/XLXI_1/XLXI_7/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_7/XLXI_7 (XLXI_64/XLXI_1/XLXI_7/XLXN_3)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_7/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_7/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_7/XLXI_6 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_7/XLXI_6 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_7/XLXN_17 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_7/XLXN_17 falling

  Data Path: XLXI_64/XLXI_1/XLXI_7/XLXI_6 to XLXI_64/XLXI_1/XLXI_7/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_64/XLXI_1/XLXI_7/XLXI_6 (XLXI_64/XLXI_1/XLXI_7/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_64/XLXI_1/XLXI_7/XLXI_4 (XLXI_64/XLXI_1/XLXI_7/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_7/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_6/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_7/XLXI_3 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_7/XLXI_3 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_6/XLXN_8 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_6/XLXN_8 falling

  Data Path: XLXI_64/XLXI_1/XLXI_7/XLXI_3 to XLXI_64/XLXI_1/XLXI_7/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_7/XLXI_3 (XLXI_64/XLXI_1/XLXI_7/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_7/XLXI_2 (XLXI_64/XLXI_1/XLXI_7/XLXN_1)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_7/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_6/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_6/XLXI_9 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_6/XLXI_9 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_6/XLXN_13 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_6/XLXN_13 falling

  Data Path: XLXI_64/XLXI_1/XLXI_6/XLXI_9 to XLXI_64/XLXI_1/XLXI_6/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_64/XLXI_1/XLXI_6/XLXI_9 (XLXI_64/XLXI_1/XLXI_6/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_64/XLXI_1/XLXI_6/XLXI_4 (XLXI_64/XLXI_1/XLXI_6/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_6/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_6/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_6/XLXI_8 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_6/XLXI_8 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_6/XLXN_16 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_6/XLXN_16 falling

  Data Path: XLXI_64/XLXI_1/XLXI_6/XLXI_8 to XLXI_64/XLXI_1/XLXI_6/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_6/XLXI_8 (XLXI_64/XLXI_1/XLXI_6/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_6/XLXI_7 (XLXI_64/XLXI_1/XLXI_6/XLXN_3)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_6/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_6/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_6/XLXI_6 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_6/XLXI_6 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_6/XLXN_17 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_6/XLXN_17 falling

  Data Path: XLXI_64/XLXI_1/XLXI_6/XLXI_6 to XLXI_64/XLXI_1/XLXI_6/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_64/XLXI_1/XLXI_6/XLXI_6 (XLXI_64/XLXI_1/XLXI_6/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_64/XLXI_1/XLXI_6/XLXI_4 (XLXI_64/XLXI_1/XLXI_6/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_6/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_5/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_6/XLXI_3 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_6/XLXI_3 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_5/XLXN_8 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_5/XLXN_8 falling

  Data Path: XLXI_64/XLXI_1/XLXI_6/XLXI_3 to XLXI_64/XLXI_1/XLXI_6/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_6/XLXI_3 (XLXI_64/XLXI_1/XLXI_6/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_6/XLXI_2 (XLXI_64/XLXI_1/XLXI_6/XLXN_1)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_6/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_5/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_5/XLXI_9 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_5/XLXI_9 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_5/XLXN_13 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_5/XLXN_13 falling

  Data Path: XLXI_64/XLXI_1/XLXI_5/XLXI_9 to XLXI_64/XLXI_1/XLXI_5/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_64/XLXI_1/XLXI_5/XLXI_9 (XLXI_64/XLXI_1/XLXI_5/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_64/XLXI_1/XLXI_5/XLXI_4 (XLXI_64/XLXI_1/XLXI_5/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_5/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_5/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_5/XLXI_8 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_5/XLXI_8 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_5/XLXN_16 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_5/XLXN_16 falling

  Data Path: XLXI_64/XLXI_1/XLXI_5/XLXI_8 to XLXI_64/XLXI_1/XLXI_5/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_5/XLXI_8 (XLXI_64/XLXI_1/XLXI_5/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_5/XLXI_7 (XLXI_64/XLXI_1/XLXI_5/XLXN_3)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_5/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_5/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_5/XLXI_6 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_5/XLXI_6 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_5/XLXN_17 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_5/XLXN_17 falling

  Data Path: XLXI_64/XLXI_1/XLXI_5/XLXI_6 to XLXI_64/XLXI_1/XLXI_5/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_64/XLXI_1/XLXI_5/XLXI_6 (XLXI_64/XLXI_1/XLXI_5/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_64/XLXI_1/XLXI_5/XLXI_4 (XLXI_64/XLXI_1/XLXI_5/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_5/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_4/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_5/XLXI_3 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_5/XLXI_3 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_4/XLXN_8 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_4/XLXN_8 falling

  Data Path: XLXI_64/XLXI_1/XLXI_5/XLXI_3 to XLXI_64/XLXI_1/XLXI_5/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_5/XLXI_3 (XLXI_64/XLXI_1/XLXI_5/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_5/XLXI_2 (XLXI_64/XLXI_1/XLXI_5/XLXN_1)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_5/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_4/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_4/XLXI_9 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_4/XLXI_9 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_4/XLXN_13 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_4/XLXN_13 falling

  Data Path: XLXI_64/XLXI_1/XLXI_4/XLXI_9 to XLXI_64/XLXI_1/XLXI_4/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_64/XLXI_1/XLXI_4/XLXI_9 (XLXI_64/XLXI_1/XLXI_4/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_64/XLXI_1/XLXI_4/XLXI_4 (XLXI_64/XLXI_1/XLXI_4/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_4/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_4/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_4/XLXI_8 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_4/XLXI_8 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_4/XLXN_16 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_4/XLXN_16 falling

  Data Path: XLXI_64/XLXI_1/XLXI_4/XLXI_8 to XLXI_64/XLXI_1/XLXI_4/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_4/XLXI_8 (XLXI_64/XLXI_1/XLXI_4/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_4/XLXI_7 (XLXI_64/XLXI_1/XLXI_4/XLXN_3)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_4/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_4/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_4/XLXI_6 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_4/XLXI_6 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_4/XLXN_17 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_4/XLXN_17 falling

  Data Path: XLXI_64/XLXI_1/XLXI_4/XLXI_6 to XLXI_64/XLXI_1/XLXI_4/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_64/XLXI_1/XLXI_4/XLXI_6 (XLXI_64/XLXI_1/XLXI_4/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_64/XLXI_1/XLXI_4/XLXI_4 (XLXI_64/XLXI_1/XLXI_4/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_4/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_3/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_4/XLXI_3 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_4/XLXI_3 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_3/XLXN_8 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_3/XLXN_8 falling

  Data Path: XLXI_64/XLXI_1/XLXI_4/XLXI_3 to XLXI_64/XLXI_1/XLXI_4/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_4/XLXI_3 (XLXI_64/XLXI_1/XLXI_4/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_4/XLXI_2 (XLXI_64/XLXI_1/XLXI_4/XLXN_1)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_4/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_3/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_3/XLXI_9 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_3/XLXI_9 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_3/XLXN_13 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_3/XLXN_13 falling

  Data Path: XLXI_64/XLXI_1/XLXI_3/XLXI_9 to XLXI_64/XLXI_1/XLXI_3/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_64/XLXI_1/XLXI_3/XLXI_9 (XLXI_64/XLXI_1/XLXI_3/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_64/XLXI_1/XLXI_3/XLXI_4 (XLXI_64/XLXI_1/XLXI_3/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_3/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_3/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_3/XLXI_8 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_3/XLXI_8 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_3/XLXN_16 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_3/XLXN_16 falling

  Data Path: XLXI_64/XLXI_1/XLXI_3/XLXI_8 to XLXI_64/XLXI_1/XLXI_3/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_3/XLXI_8 (XLXI_64/XLXI_1/XLXI_3/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_3/XLXI_7 (XLXI_64/XLXI_1/XLXI_3/XLXN_3)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_3/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_3/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_3/XLXI_6 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_3/XLXI_6 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_3/XLXN_17 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_3/XLXN_17 falling

  Data Path: XLXI_64/XLXI_1/XLXI_3/XLXI_6 to XLXI_64/XLXI_1/XLXI_3/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_64/XLXI_1/XLXI_3/XLXI_6 (XLXI_64/XLXI_1/XLXI_3/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_64/XLXI_1/XLXI_3/XLXI_4 (XLXI_64/XLXI_1/XLXI_3/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_3/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_2/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_3/XLXI_3 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_3/XLXI_3 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_2/XLXN_8 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_2/XLXN_8 falling

  Data Path: XLXI_64/XLXI_1/XLXI_3/XLXI_3 to XLXI_64/XLXI_1/XLXI_3/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_3/XLXI_3 (XLXI_64/XLXI_1/XLXI_3/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_3/XLXI_2 (XLXI_64/XLXI_1/XLXI_3/XLXN_1)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_3/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_2/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_2/XLXN_13 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_2/XLXN_13 falling

  Data Path: XLXI_64/XLXI_1/XLXI_2/XLXI_9 to XLXI_64/XLXI_1/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_64/XLXI_1/XLXI_2/XLXI_9 (XLXI_64/XLXI_1/XLXI_2/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_64/XLXI_1/XLXI_2/XLXI_4 (XLXI_64/XLXI_1/XLXI_2/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_2/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_2/XLXI_8 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_2/XLXI_8 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_2/XLXN_16 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_2/XLXN_16 falling

  Data Path: XLXI_64/XLXI_1/XLXI_2/XLXI_8 to XLXI_64/XLXI_1/XLXI_2/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_2/XLXI_8 (XLXI_64/XLXI_1/XLXI_2/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_2/XLXI_7 (XLXI_64/XLXI_1/XLXI_2/XLXN_3)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_2/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_2/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_2/XLXI_6 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_2/XLXI_6 (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_2/XLXN_17 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_2/XLXN_17 falling

  Data Path: XLXI_64/XLXI_1/XLXI_2/XLXI_6 to XLXI_64/XLXI_1/XLXI_2/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_64/XLXI_1/XLXI_2/XLXI_6 (XLXI_64/XLXI_1/XLXI_2/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_64/XLXI_1/XLXI_2/XLXI_4 (XLXI_64/XLXI_1/XLXI_2/XLXN_4)
     FDC:CLR                   0.430          XLXI_64/XLXI_1/XLXI_2/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN_P123'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_1/XLXI_2/XLXI_3 (FF)
  Destination:       XLXI_64/XLXI_1/XLXI_2/XLXI_3 (FF)
  Source Clock:      CLK_IN_P123 rising
  Destination Clock: CLK_IN_P123 rising

  Data Path: XLXI_64/XLXI_1/XLXI_2/XLXI_3 to XLXI_64/XLXI_1/XLXI_2/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_64/XLXI_1/XLXI_2/XLXI_3 (XLXI_64/XLXI_1/XLXI_2/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_64/XLXI_1/XLXI_2/XLXI_2 (XLXI_64/XLXI_1/XLXI_2/XLXN_1)
     FDC:D                     0.102          XLXI_64/XLXI_1/XLXI_2/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_64/XLXI_1/XLXI_8/XLXN_8'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_64/XLXI_2/Q (FF)
  Destination:       XLXI_64/XLXI_2/Q (FF)
  Source Clock:      XLXI_64/XLXI_1/XLXI_8/XLXN_8 falling
  Destination Clock: XLXI_64/XLXI_1/XLXI_8/XLXN_8 falling

  Data Path: XLXI_64/XLXI_2/Q to XLXI_64/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_8'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_2/Q (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_2/Q (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_8 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_8 falling

  Data Path: XLXI_80/XLXI_7/XLXI_2/Q to XLXI_80/XLXI_7/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_1_o1_INV_0 (Q_INV_1_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_6 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_6 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_17 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_17 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_6 to XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_6 (XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_8 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_8 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_16 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_16 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_8 to XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_8 (XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_7 (XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_3)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_9 to XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_9 (XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_3 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_3 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_8 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_8 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_3 to XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_3 (XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_2 (XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_1)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_6 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_6 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_6 to XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_6 (XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_8 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_8 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_16 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_16 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_8 to XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_8 (XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_7 (XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_3)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_9 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_9 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_9 to XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_9 (XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_3 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_3 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_8 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_8 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_3 to XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_3 (XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_2 (XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_1)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_6 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_6 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_6 to XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_6 (XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_8 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_8 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_16 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_16 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_8 to XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_8 (XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_7 (XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_3)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_9 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_9 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_9 to XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_9 (XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_3 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_3 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_8 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_8 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_3 to XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_3 (XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_2 (XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_1)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_6 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_6 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_6 to XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_6 (XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_8 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_8 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_16 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_16 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_8 to XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_8 (XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_7 (XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_3)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_9 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_9 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_9 to XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_9 (XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_3 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_3 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_8 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_8 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_3 to XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_3 (XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_2 (XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_1)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_6 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_6 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_6 to XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_6 (XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_8 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_8 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_16 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_16 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_8 to XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_8 (XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_7 (XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_3)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_9 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_9 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_9 to XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_9 (XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_3 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_3 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_8 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_8 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_3 to XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_3 (XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_2 (XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_1)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_6 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_6 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_6 to XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_6 (XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_8 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_8 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_16 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_16 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_8 to XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_8 (XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_7 (XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_3)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_9 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_9 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_9 to XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_9 (XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_3 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_3 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_8 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_8 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_3 to XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_3 (XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_2 (XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_1)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_6 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_6 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_6 to XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_6 (XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_8 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_8 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_16 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_16 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_8 to XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_8 (XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_7 (XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_3)
     FDC:D                     0.102          XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_9 (FF)
  Destination:       XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_9 (FF)
  Source Clock:      XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13 falling
  Destination Clock: XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13 falling

  Data Path: XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_9 to XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_9 (XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_4 (XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_4)
     FDC:CLR                   0.430          XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXN_3'
  Clock period: 2.400ns (frequency: 416.736MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.400ns (Levels of Logic = 2)
  Source:            XLXI_80/XLXI_4/XLXI_1/Q (FF)
  Destination:       XLXI_80/XLXI_4/XLXI_2/Q (FF)
  Source Clock:      XLXI_80/XLXN_3 rising
  Destination Clock: XLXI_80/XLXN_3 rising

  Data Path: XLXI_80/XLXI_4/XLXI_1/Q to XLXI_80/XLXI_4/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.849  Q (Q)
     end scope: 'XLXI_80/XLXI_4/XLXI_1:Q'
     begin scope: 'XLXI_80/XLXI_4/XLXI_2:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      2.400ns (0.972ns logic, 1.428ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_80/XLXN_21'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_80/XLXI_8/Q (FF)
  Destination:       XLXI_80/XLXI_8/Q (FF)
  Source Clock:      XLXI_80/XLXN_21 rising
  Destination Clock: XLXI_80/XLXN_21 rising

  Data Path: XLXI_80/XLXI_8/Q to XLXI_80/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_4_o11_INV_0 (Q_Q_MUX_4_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXN_9'
  Clock period: 2.692ns (frequency: 371.540MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               2.692ns (Levels of Logic = 3)
  Source:            XLXI_218/XLXI_19/XLXI_2/Q (FF)
  Destination:       XLXI_218/XLXI_19/XLXI_1/Q (FF)
  Source Clock:      XLXI_218/XLXN_9 rising
  Destination Clock: XLXI_218/XLXN_9 rising

  Data Path: XLXI_218/XLXI_19/XLXI_2/Q to XLXI_218/XLXI_19/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_218/XLXI_19/XLXI_2:Q'
     INV:I->O              2   0.568   0.721  XLXI_218/XLXI_19/XLXI_5 (XLXI_218/XLXI_19/XLXN_10)
     begin scope: 'XLXI_218/XLXI_19/XLXI_1:J'
     LUT3:I1->O            1   0.203   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.692ns (1.320ns logic, 1.372ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXN_10'
  Clock period: 2.400ns (frequency: 416.736MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.400ns (Levels of Logic = 2)
  Source:            XLXI_218/XLXI_20/XLXI_2/Q (FF)
  Destination:       XLXI_218/XLXI_20/XLXI_1/Q (FF)
  Source Clock:      XLXI_218/XLXN_10 rising
  Destination Clock: XLXI_218/XLXN_10 rising

  Data Path: XLXI_218/XLXI_20/XLXI_2/Q to XLXI_218/XLXI_20/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.849  Q (Q)
     end scope: 'XLXI_218/XLXI_20/XLXI_2:Q'
     begin scope: 'XLXI_218/XLXI_20/XLXI_1:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      2.400ns (0.972ns logic, 1.428ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_1/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_1/XLXI_6 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_1/XLXI_6 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_1/XLXN_17 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_1/XLXN_17 falling

  Data Path: XLXI_218/XLXI_33/XLXI_1/XLXI_6 to XLXI_218/XLXI_33/XLXI_1/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_218/XLXI_33/XLXI_1/XLXI_6 (XLXI_218/XLXI_33/XLXI_1/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_218/XLXI_33/XLXI_1/XLXI_4 (XLXI_218/XLXI_33/XLXI_1/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_1/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_1/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_1/XLXI_8 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_1/XLXI_8 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_1/XLXN_16 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_1/XLXN_16 falling

  Data Path: XLXI_218/XLXI_33/XLXI_1/XLXI_8 to XLXI_218/XLXI_33/XLXI_1/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_218/XLXI_33/XLXI_1/XLXI_8 (XLXI_218/XLXI_33/XLXI_1/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_218/XLXI_33/XLXI_1/XLXI_7 (XLXI_218/XLXI_33/XLXI_1/XLXN_3)
     FDC:D                     0.102          XLXI_218/XLXI_33/XLXI_1/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_1/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_1/XLXI_9 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_1/XLXI_9 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_1/XLXN_13 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_1/XLXN_13 falling

  Data Path: XLXI_218/XLXI_33/XLXI_1/XLXI_9 to XLXI_218/XLXI_33/XLXI_1/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_218/XLXI_33/XLXI_1/XLXI_9 (XLXI_218/XLXI_33/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_218/XLXI_33/XLXI_1/XLXI_4 (XLXI_218/XLXI_33/XLXI_1/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_1/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_1/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_2/XLXI_3 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_2/XLXI_3 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_1/XLXN_8 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_1/XLXN_8 falling

  Data Path: XLXI_218/XLXI_33/XLXI_2/XLXI_3 to XLXI_218/XLXI_33/XLXI_2/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_218/XLXI_33/XLXI_2/XLXI_3 (XLXI_218/XLXI_33/XLXI_2/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_218/XLXI_33/XLXI_2/XLXI_2 (XLXI_218/XLXI_33/XLXI_2/XLXN_1)
     FDC:D                     0.102          XLXI_218/XLXI_33/XLXI_2/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_2/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_2/XLXI_6 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_2/XLXI_6 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_2/XLXN_17 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_2/XLXN_17 falling

  Data Path: XLXI_218/XLXI_33/XLXI_2/XLXI_6 to XLXI_218/XLXI_33/XLXI_2/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_218/XLXI_33/XLXI_2/XLXI_6 (XLXI_218/XLXI_33/XLXI_2/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_218/XLXI_33/XLXI_2/XLXI_4 (XLXI_218/XLXI_33/XLXI_2/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_2/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_2/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_2/XLXI_8 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_2/XLXI_8 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_2/XLXN_16 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_2/XLXN_16 falling

  Data Path: XLXI_218/XLXI_33/XLXI_2/XLXI_8 to XLXI_218/XLXI_33/XLXI_2/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_218/XLXI_33/XLXI_2/XLXI_8 (XLXI_218/XLXI_33/XLXI_2/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_218/XLXI_33/XLXI_2/XLXI_7 (XLXI_218/XLXI_33/XLXI_2/XLXN_3)
     FDC:D                     0.102          XLXI_218/XLXI_33/XLXI_2/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_2/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_2/XLXN_13 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_2/XLXN_13 falling

  Data Path: XLXI_218/XLXI_33/XLXI_2/XLXI_9 to XLXI_218/XLXI_33/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_218/XLXI_33/XLXI_2/XLXI_9 (XLXI_218/XLXI_33/XLXI_2/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_218/XLXI_33/XLXI_2/XLXI_4 (XLXI_218/XLXI_33/XLXI_2/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_2/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_3/XLXI_3 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_3/XLXI_3 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_2/XLXN_8 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_2/XLXN_8 falling

  Data Path: XLXI_218/XLXI_33/XLXI_3/XLXI_3 to XLXI_218/XLXI_33/XLXI_3/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_218/XLXI_33/XLXI_3/XLXI_3 (XLXI_218/XLXI_33/XLXI_3/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_218/XLXI_33/XLXI_3/XLXI_2 (XLXI_218/XLXI_33/XLXI_3/XLXN_1)
     FDC:D                     0.102          XLXI_218/XLXI_33/XLXI_3/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_3/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_3/XLXI_6 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_3/XLXI_6 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_3/XLXN_17 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_3/XLXN_17 falling

  Data Path: XLXI_218/XLXI_33/XLXI_3/XLXI_6 to XLXI_218/XLXI_33/XLXI_3/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_218/XLXI_33/XLXI_3/XLXI_6 (XLXI_218/XLXI_33/XLXI_3/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_218/XLXI_33/XLXI_3/XLXI_4 (XLXI_218/XLXI_33/XLXI_3/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_3/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_3/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_3/XLXI_8 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_3/XLXI_8 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_3/XLXN_16 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_3/XLXN_16 falling

  Data Path: XLXI_218/XLXI_33/XLXI_3/XLXI_8 to XLXI_218/XLXI_33/XLXI_3/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_218/XLXI_33/XLXI_3/XLXI_8 (XLXI_218/XLXI_33/XLXI_3/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_218/XLXI_33/XLXI_3/XLXI_7 (XLXI_218/XLXI_33/XLXI_3/XLXN_3)
     FDC:D                     0.102          XLXI_218/XLXI_33/XLXI_3/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_3/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_3/XLXI_9 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_3/XLXI_9 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_3/XLXN_13 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_3/XLXN_13 falling

  Data Path: XLXI_218/XLXI_33/XLXI_3/XLXI_9 to XLXI_218/XLXI_33/XLXI_3/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_218/XLXI_33/XLXI_3/XLXI_9 (XLXI_218/XLXI_33/XLXI_3/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_218/XLXI_33/XLXI_3/XLXI_4 (XLXI_218/XLXI_33/XLXI_3/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_3/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_3/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_4/XLXI_3 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_4/XLXI_3 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_3/XLXN_8 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_3/XLXN_8 falling

  Data Path: XLXI_218/XLXI_33/XLXI_4/XLXI_3 to XLXI_218/XLXI_33/XLXI_4/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_218/XLXI_33/XLXI_4/XLXI_3 (XLXI_218/XLXI_33/XLXI_4/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_218/XLXI_33/XLXI_4/XLXI_2 (XLXI_218/XLXI_33/XLXI_4/XLXN_1)
     FDC:D                     0.102          XLXI_218/XLXI_33/XLXI_4/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_4/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_4/XLXI_6 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_4/XLXI_6 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_4/XLXN_17 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_4/XLXN_17 falling

  Data Path: XLXI_218/XLXI_33/XLXI_4/XLXI_6 to XLXI_218/XLXI_33/XLXI_4/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_218/XLXI_33/XLXI_4/XLXI_6 (XLXI_218/XLXI_33/XLXI_4/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_218/XLXI_33/XLXI_4/XLXI_4 (XLXI_218/XLXI_33/XLXI_4/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_4/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_4/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_4/XLXI_8 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_4/XLXI_8 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_4/XLXN_16 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_4/XLXN_16 falling

  Data Path: XLXI_218/XLXI_33/XLXI_4/XLXI_8 to XLXI_218/XLXI_33/XLXI_4/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_218/XLXI_33/XLXI_4/XLXI_8 (XLXI_218/XLXI_33/XLXI_4/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_218/XLXI_33/XLXI_4/XLXI_7 (XLXI_218/XLXI_33/XLXI_4/XLXN_3)
     FDC:D                     0.102          XLXI_218/XLXI_33/XLXI_4/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_4/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_4/XLXI_9 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_4/XLXI_9 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_4/XLXN_13 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_4/XLXN_13 falling

  Data Path: XLXI_218/XLXI_33/XLXI_4/XLXI_9 to XLXI_218/XLXI_33/XLXI_4/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_218/XLXI_33/XLXI_4/XLXI_9 (XLXI_218/XLXI_33/XLXI_4/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_218/XLXI_33/XLXI_4/XLXI_4 (XLXI_218/XLXI_33/XLXI_4/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_4/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_4/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_5/XLXI_3 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_5/XLXI_3 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_4/XLXN_8 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_4/XLXN_8 falling

  Data Path: XLXI_218/XLXI_33/XLXI_5/XLXI_3 to XLXI_218/XLXI_33/XLXI_5/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_218/XLXI_33/XLXI_5/XLXI_3 (XLXI_218/XLXI_33/XLXI_5/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_218/XLXI_33/XLXI_5/XLXI_2 (XLXI_218/XLXI_33/XLXI_5/XLXN_1)
     FDC:D                     0.102          XLXI_218/XLXI_33/XLXI_5/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_5/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_5/XLXI_6 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_5/XLXI_6 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_5/XLXN_17 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_5/XLXN_17 falling

  Data Path: XLXI_218/XLXI_33/XLXI_5/XLXI_6 to XLXI_218/XLXI_33/XLXI_5/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_218/XLXI_33/XLXI_5/XLXI_6 (XLXI_218/XLXI_33/XLXI_5/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_218/XLXI_33/XLXI_5/XLXI_4 (XLXI_218/XLXI_33/XLXI_5/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_5/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_5/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_5/XLXI_8 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_5/XLXI_8 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_5/XLXN_16 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_5/XLXN_16 falling

  Data Path: XLXI_218/XLXI_33/XLXI_5/XLXI_8 to XLXI_218/XLXI_33/XLXI_5/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_218/XLXI_33/XLXI_5/XLXI_8 (XLXI_218/XLXI_33/XLXI_5/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_218/XLXI_33/XLXI_5/XLXI_7 (XLXI_218/XLXI_33/XLXI_5/XLXN_3)
     FDC:D                     0.102          XLXI_218/XLXI_33/XLXI_5/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_218/XLXI_33/XLXI_5/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_218/XLXI_33/XLXI_5/XLXI_9 (FF)
  Destination:       XLXI_218/XLXI_33/XLXI_5/XLXI_9 (FF)
  Source Clock:      XLXI_218/XLXI_33/XLXI_5/XLXN_13 falling
  Destination Clock: XLXI_218/XLXI_33/XLXI_5/XLXN_13 falling

  Data Path: XLXI_218/XLXI_33/XLXI_5/XLXI_9 to XLXI_218/XLXI_33/XLXI_5/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_218/XLXI_33/XLXI_5/XLXI_9 (XLXI_218/XLXI_33/XLXI_5/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_218/XLXI_33/XLXI_5/XLXI_4 (XLXI_218/XLXI_33/XLXI_5/XLXN_4)
     FDC:CLR                   0.430          XLXI_218/XLXI_33/XLXI_5/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXN_9'
  Clock period: 2.692ns (frequency: 371.540MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               2.692ns (Levels of Logic = 3)
  Source:            XLXI_214/XLXI_19/XLXI_2/Q (FF)
  Destination:       XLXI_214/XLXI_19/XLXI_1/Q (FF)
  Source Clock:      XLXI_214/XLXN_9 rising
  Destination Clock: XLXI_214/XLXN_9 rising

  Data Path: XLXI_214/XLXI_19/XLXI_2/Q to XLXI_214/XLXI_19/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  Q (Q)
     end scope: 'XLXI_214/XLXI_19/XLXI_2:Q'
     INV:I->O              2   0.568   0.721  XLXI_214/XLXI_19/XLXI_5 (XLXI_214/XLXI_19/XLXN_10)
     begin scope: 'XLXI_214/XLXI_19/XLXI_1:J'
     LUT3:I1->O            1   0.203   0.000  Q_rstpot (Q_rstpot)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.692ns (1.320ns logic, 1.372ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXN_10'
  Clock period: 2.400ns (frequency: 416.736MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.400ns (Levels of Logic = 2)
  Source:            XLXI_214/XLXI_20/XLXI_2/Q (FF)
  Destination:       XLXI_214/XLXI_20/XLXI_1/Q (FF)
  Source Clock:      XLXI_214/XLXN_10 rising
  Destination Clock: XLXI_214/XLXN_10 rising

  Data Path: XLXI_214/XLXI_20/XLXI_2/Q to XLXI_214/XLXI_20/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.849  Q (Q)
     end scope: 'XLXI_214/XLXI_20/XLXI_2:Q'
     begin scope: 'XLXI_214/XLXI_20/XLXI_1:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      2.400ns (0.972ns logic, 1.428ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_1/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_1/XLXI_6 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_1/XLXI_6 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_1/XLXN_17 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_1/XLXN_17 falling

  Data Path: XLXI_214/XLXI_33/XLXI_1/XLXI_6 to XLXI_214/XLXI_33/XLXI_1/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_214/XLXI_33/XLXI_1/XLXI_6 (XLXI_214/XLXI_33/XLXI_1/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_214/XLXI_33/XLXI_1/XLXI_4 (XLXI_214/XLXI_33/XLXI_1/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_1/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_1/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_1/XLXI_8 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_1/XLXI_8 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_1/XLXN_16 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_1/XLXN_16 falling

  Data Path: XLXI_214/XLXI_33/XLXI_1/XLXI_8 to XLXI_214/XLXI_33/XLXI_1/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_214/XLXI_33/XLXI_1/XLXI_8 (XLXI_214/XLXI_33/XLXI_1/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_214/XLXI_33/XLXI_1/XLXI_7 (XLXI_214/XLXI_33/XLXI_1/XLXN_3)
     FDC:D                     0.102          XLXI_214/XLXI_33/XLXI_1/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_1/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_1/XLXI_9 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_1/XLXI_9 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_1/XLXN_13 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_1/XLXN_13 falling

  Data Path: XLXI_214/XLXI_33/XLXI_1/XLXI_9 to XLXI_214/XLXI_33/XLXI_1/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_214/XLXI_33/XLXI_1/XLXI_9 (XLXI_214/XLXI_33/XLXI_1/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_214/XLXI_33/XLXI_1/XLXI_4 (XLXI_214/XLXI_33/XLXI_1/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_1/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_1/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_2/XLXI_3 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_2/XLXI_3 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_1/XLXN_8 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_1/XLXN_8 falling

  Data Path: XLXI_214/XLXI_33/XLXI_2/XLXI_3 to XLXI_214/XLXI_33/XLXI_2/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_214/XLXI_33/XLXI_2/XLXI_3 (XLXI_214/XLXI_33/XLXI_2/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_214/XLXI_33/XLXI_2/XLXI_2 (XLXI_214/XLXI_33/XLXI_2/XLXN_1)
     FDC:D                     0.102          XLXI_214/XLXI_33/XLXI_2/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_2/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_2/XLXI_6 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_2/XLXI_6 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_2/XLXN_17 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_2/XLXN_17 falling

  Data Path: XLXI_214/XLXI_33/XLXI_2/XLXI_6 to XLXI_214/XLXI_33/XLXI_2/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_214/XLXI_33/XLXI_2/XLXI_6 (XLXI_214/XLXI_33/XLXI_2/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_214/XLXI_33/XLXI_2/XLXI_4 (XLXI_214/XLXI_33/XLXI_2/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_2/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_2/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_2/XLXI_8 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_2/XLXI_8 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_2/XLXN_16 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_2/XLXN_16 falling

  Data Path: XLXI_214/XLXI_33/XLXI_2/XLXI_8 to XLXI_214/XLXI_33/XLXI_2/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_214/XLXI_33/XLXI_2/XLXI_8 (XLXI_214/XLXI_33/XLXI_2/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_214/XLXI_33/XLXI_2/XLXI_7 (XLXI_214/XLXI_33/XLXI_2/XLXN_3)
     FDC:D                     0.102          XLXI_214/XLXI_33/XLXI_2/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_2/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_2/XLXN_13 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_2/XLXN_13 falling

  Data Path: XLXI_214/XLXI_33/XLXI_2/XLXI_9 to XLXI_214/XLXI_33/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_214/XLXI_33/XLXI_2/XLXI_9 (XLXI_214/XLXI_33/XLXI_2/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_214/XLXI_33/XLXI_2/XLXI_4 (XLXI_214/XLXI_33/XLXI_2/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_2/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_3/XLXI_3 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_3/XLXI_3 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_2/XLXN_8 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_2/XLXN_8 falling

  Data Path: XLXI_214/XLXI_33/XLXI_3/XLXI_3 to XLXI_214/XLXI_33/XLXI_3/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_214/XLXI_33/XLXI_3/XLXI_3 (XLXI_214/XLXI_33/XLXI_3/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_214/XLXI_33/XLXI_3/XLXI_2 (XLXI_214/XLXI_33/XLXI_3/XLXN_1)
     FDC:D                     0.102          XLXI_214/XLXI_33/XLXI_3/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_3/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_3/XLXI_6 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_3/XLXI_6 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_3/XLXN_17 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_3/XLXN_17 falling

  Data Path: XLXI_214/XLXI_33/XLXI_3/XLXI_6 to XLXI_214/XLXI_33/XLXI_3/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_214/XLXI_33/XLXI_3/XLXI_6 (XLXI_214/XLXI_33/XLXI_3/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_214/XLXI_33/XLXI_3/XLXI_4 (XLXI_214/XLXI_33/XLXI_3/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_3/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_3/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_3/XLXI_8 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_3/XLXI_8 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_3/XLXN_16 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_3/XLXN_16 falling

  Data Path: XLXI_214/XLXI_33/XLXI_3/XLXI_8 to XLXI_214/XLXI_33/XLXI_3/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_214/XLXI_33/XLXI_3/XLXI_8 (XLXI_214/XLXI_33/XLXI_3/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_214/XLXI_33/XLXI_3/XLXI_7 (XLXI_214/XLXI_33/XLXI_3/XLXN_3)
     FDC:D                     0.102          XLXI_214/XLXI_33/XLXI_3/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_3/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_3/XLXI_9 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_3/XLXI_9 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_3/XLXN_13 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_3/XLXN_13 falling

  Data Path: XLXI_214/XLXI_33/XLXI_3/XLXI_9 to XLXI_214/XLXI_33/XLXI_3/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_214/XLXI_33/XLXI_3/XLXI_9 (XLXI_214/XLXI_33/XLXI_3/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_214/XLXI_33/XLXI_3/XLXI_4 (XLXI_214/XLXI_33/XLXI_3/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_3/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_3/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_4/XLXI_3 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_4/XLXI_3 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_3/XLXN_8 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_3/XLXN_8 falling

  Data Path: XLXI_214/XLXI_33/XLXI_4/XLXI_3 to XLXI_214/XLXI_33/XLXI_4/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_214/XLXI_33/XLXI_4/XLXI_3 (XLXI_214/XLXI_33/XLXI_4/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_214/XLXI_33/XLXI_4/XLXI_2 (XLXI_214/XLXI_33/XLXI_4/XLXN_1)
     FDC:D                     0.102          XLXI_214/XLXI_33/XLXI_4/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_4/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_4/XLXI_6 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_4/XLXI_6 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_4/XLXN_17 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_4/XLXN_17 falling

  Data Path: XLXI_214/XLXI_33/XLXI_4/XLXI_6 to XLXI_214/XLXI_33/XLXI_4/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_214/XLXI_33/XLXI_4/XLXI_6 (XLXI_214/XLXI_33/XLXI_4/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_214/XLXI_33/XLXI_4/XLXI_4 (XLXI_214/XLXI_33/XLXI_4/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_4/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_4/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_4/XLXI_8 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_4/XLXI_8 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_4/XLXN_16 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_4/XLXN_16 falling

  Data Path: XLXI_214/XLXI_33/XLXI_4/XLXI_8 to XLXI_214/XLXI_33/XLXI_4/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_214/XLXI_33/XLXI_4/XLXI_8 (XLXI_214/XLXI_33/XLXI_4/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_214/XLXI_33/XLXI_4/XLXI_7 (XLXI_214/XLXI_33/XLXI_4/XLXN_3)
     FDC:D                     0.102          XLXI_214/XLXI_33/XLXI_4/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_4/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_4/XLXI_9 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_4/XLXI_9 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_4/XLXN_13 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_4/XLXN_13 falling

  Data Path: XLXI_214/XLXI_33/XLXI_4/XLXI_9 to XLXI_214/XLXI_33/XLXI_4/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_214/XLXI_33/XLXI_4/XLXI_9 (XLXI_214/XLXI_33/XLXI_4/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_214/XLXI_33/XLXI_4/XLXI_4 (XLXI_214/XLXI_33/XLXI_4/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_4/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_4/XLXN_8'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_5/XLXI_3 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_5/XLXI_3 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_4/XLXN_8 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_4/XLXN_8 falling

  Data Path: XLXI_214/XLXI_33/XLXI_5/XLXI_3 to XLXI_214/XLXI_33/XLXI_5/XLXI_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_214/XLXI_33/XLXI_5/XLXI_3 (XLXI_214/XLXI_33/XLXI_5/XLXN_17)
     INV:I->O              2   0.568   0.616  XLXI_214/XLXI_33/XLXI_5/XLXI_2 (XLXI_214/XLXI_33/XLXI_5/XLXN_1)
     FDC:D                     0.102          XLXI_214/XLXI_33/XLXI_5/XLXI_3
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_5/XLXN_17'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_5/XLXI_6 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_5/XLXI_6 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_5/XLXN_17 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_5/XLXN_17 falling

  Data Path: XLXI_214/XLXI_33/XLXI_5/XLXI_6 to XLXI_214/XLXI_33/XLXI_5/XLXI_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  XLXI_214/XLXI_33/XLXI_5/XLXI_6 (XLXI_214/XLXI_33/XLXI_5/XLXN_16)
     AND2:I0->O            4   0.203   0.683  XLXI_214/XLXI_33/XLXI_5/XLXI_4 (XLXI_214/XLXI_33/XLXI_5/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_5/XLXI_6
    ----------------------------------------
    Total                      2.744ns (1.080ns logic, 1.664ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_5/XLXN_16'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_5/XLXI_8 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_5/XLXI_8 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_5/XLXN_16 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_5/XLXN_16 falling

  Data Path: XLXI_214/XLXI_33/XLXI_5/XLXI_8 to XLXI_214/XLXI_33/XLXI_5/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_214/XLXI_33/XLXI_5/XLXI_8 (XLXI_214/XLXI_33/XLXI_5/XLXN_13)
     INV:I->O              2   0.568   0.616  XLXI_214/XLXI_33/XLXI_5/XLXI_7 (XLXI_214/XLXI_33/XLXI_5/XLXN_3)
     FDC:D                     0.102          XLXI_214/XLXI_33/XLXI_5/XLXI_8
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_214/XLXI_33/XLXI_5/XLXN_13'
  Clock period: 2.744ns (frequency: 364.458MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 1)
  Source:            XLXI_214/XLXI_33/XLXI_5/XLXI_9 (FF)
  Destination:       XLXI_214/XLXI_33/XLXI_5/XLXI_9 (FF)
  Source Clock:      XLXI_214/XLXI_33/XLXI_5/XLXN_13 falling
  Destination Clock: XLXI_214/XLXI_33/XLXI_5/XLXN_13 falling

  Data Path: XLXI_214/XLXI_33/XLXI_5/XLXI_9 to XLXI_214/XLXI_33/XLXI_5/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_214/XLXI_33/XLXI_5/XLXI_9 (XLXI_214/XLXI_33/XLXI_5/XLXN_8)
     AND2:I1->O            4   0.223   0.683  XLXI_214/XLXI_33/XLXI_5/XLXI_4 (XLXI_214/XLXI_33/XLXI_5/XLXN_4)
     FDC:CLR                   0.430          XLXI_214/XLXI_33/XLXI_5/XLXI_9
    ----------------------------------------
    Total                      2.744ns (1.100ns logic, 1.644ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_80/XLXN_21'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.449ns (Levels of Logic = 3)
  Source:            LDR_SS_K6_15_P99 (PAD)
  Destination:       XLXI_80/XLXI_8/Q (FF)
  Destination Clock: XLXI_80/XLXN_21 rising

  Data Path: LDR_SS_K6_15_P99 to XLXI_80/XLXI_8/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  LDR_SS_K6_15_P99_IBUF (LDR_SS_K6_15_P99_IBUF)
     INV:I->O              1   0.568   0.579  XLXI_80/XLXI_5 (XLXI_80/XLXN_17)
     begin scope: 'XLXI_80/XLXI_8:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      3.449ns (2.220ns logic, 1.229ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_214/XLXN_10'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.684ns (Levels of Logic = 7)
  Source:            XLXI_214/XLXI_20/XLXI_2/Q (FF)
  Destination:       BD1_3__K3_7_P138 (PAD)
  Source Clock:      XLXI_214/XLXN_10 rising

  Data Path: XLXI_214/XLXI_20/XLXI_2/Q to BD1_3__K3_7_P138
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.745  Q (Q)
     end scope: 'XLXI_214/XLXI_20/XLXI_2:Q'
     begin scope: 'XLXI_214/XLXI_54:D1'
     LUT3:I2->O            4   0.205   0.788  Mmux_O11 (O)
     end scope: 'XLXI_214/XLXI_54:O'
     begin scope: 'XLXI_214/XLXI_49/XLXI_1:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_D211 (D2)
     end scope: 'XLXI_214/XLXI_49/XLXI_1:D2'
     BUF:I->O              1   0.568   0.579  XLXI_86 (BD1_3__K3_7_P138_OBUF)
     OBUF:I->O                 2.571          BD1_3__K3_7_P138_OBUF (BD1_3__K3_7_P138)
    ----------------------------------------
    Total                      6.684ns (3.994ns logic, 2.690ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_214/XLXN_9'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.693ns (Levels of Logic = 7)
  Source:            XLXI_214/XLXI_19/XLXI_2/Q (FF)
  Destination:       BD1_3__K3_7_P138 (PAD)
  Source Clock:      XLXI_214/XLXN_9 rising

  Data Path: XLXI_214/XLXI_19/XLXI_2/Q to BD1_3__K3_7_P138
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  Q (Q)
     end scope: 'XLXI_214/XLXI_19/XLXI_2:Q'
     begin scope: 'XLXI_214/XLXI_54:D0'
     LUT3:I1->O            4   0.203   0.788  Mmux_O11 (O)
     end scope: 'XLXI_214/XLXI_54:O'
     begin scope: 'XLXI_214/XLXI_49/XLXI_1:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_D211 (D2)
     end scope: 'XLXI_214/XLXI_49/XLXI_1:D2'
     BUF:I->O              1   0.568   0.579  XLXI_86 (BD1_3__K3_7_P138_OBUF)
     OBUF:I->O                 2.571          BD1_3__K3_7_P138_OBUF (BD1_3__K3_7_P138)
    ----------------------------------------
    Total                      6.693ns (3.992ns logic, 2.701ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_218/XLXN_10'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.684ns (Levels of Logic = 7)
  Source:            XLXI_218/XLXI_20/XLXI_2/Q (FF)
  Destination:       BD2_3_K4_7_P139 (PAD)
  Source Clock:      XLXI_218/XLXN_10 rising

  Data Path: XLXI_218/XLXI_20/XLXI_2/Q to BD2_3_K4_7_P139
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.745  Q (Q)
     end scope: 'XLXI_218/XLXI_20/XLXI_2:Q'
     begin scope: 'XLXI_218/XLXI_54:D1'
     LUT3:I2->O            4   0.205   0.788  Mmux_O11 (O)
     end scope: 'XLXI_218/XLXI_54:O'
     begin scope: 'XLXI_218/XLXI_49/XLXI_1:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_D211 (D2)
     end scope: 'XLXI_218/XLXI_49/XLXI_1:D2'
     BUF:I->O              1   0.568   0.579  XLXI_98 (BD2_3_K4_7_P139_OBUF)
     OBUF:I->O                 2.571          BD2_3_K4_7_P139_OBUF (BD2_3_K4_7_P139)
    ----------------------------------------
    Total                      6.684ns (3.994ns logic, 2.690ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_218/XLXN_9'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              6.693ns (Levels of Logic = 7)
  Source:            XLXI_218/XLXI_19/XLXI_2/Q (FF)
  Destination:       BD2_3_K4_7_P139 (PAD)
  Source Clock:      XLXI_218/XLXN_9 rising

  Data Path: XLXI_218/XLXI_19/XLXI_2/Q to BD2_3_K4_7_P139
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  Q (Q)
     end scope: 'XLXI_218/XLXI_19/XLXI_2:Q'
     begin scope: 'XLXI_218/XLXI_54:D0'
     LUT3:I1->O            4   0.203   0.788  Mmux_O11 (O)
     end scope: 'XLXI_218/XLXI_54:O'
     begin scope: 'XLXI_218/XLXI_49/XLXI_1:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_D211 (D2)
     end scope: 'XLXI_218/XLXI_49/XLXI_1:D2'
     BUF:I->O              1   0.568   0.579  XLXI_98 (BD2_3_K4_7_P139_OBUF)
     OBUF:I->O                 2.571          BD2_3_K4_7_P139_OBUF (BD2_3_K4_7_P139)
    ----------------------------------------
    Total                      6.693ns (3.992ns logic, 2.701ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_64/XLXI_1/XLXI_8/XLXN_8'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 3)
  Source:            XLXI_64/XLXI_2/Q (FF)
  Destination:       BUZZER_P83 (PAD)
  Source Clock:      XLXI_64/XLXI_1/XLXI_8/XLXN_8 falling

  Data Path: XLXI_64/XLXI_2/Q to BUZZER_P83
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  Q (Q)
     end scope: 'XLXI_64/XLXI_2:Q'
     AND2:I0->O            1   0.203   0.579  XLXI_63 (BUZZER_P83_OBUF)
     OBUF:I->O                 2.571          BUZZER_P83_OBUF (BUZZER_P83)
    ----------------------------------------
    Total                      4.815ns (3.221ns logic, 1.594ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_80/XLXN_21'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.847ns (Levels of Logic = 3)
  Source:            XLXI_80/XLXI_8/Q (FF)
  Destination:       LED_LDR_K1_13_P7 (PAD)
  Source Clock:      XLXI_80/XLXN_21 rising

  Data Path: XLXI_80/XLXI_8/Q to LED_LDR_K1_13_P7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   1.048  Q (Q)
     end scope: 'XLXI_80/XLXI_8:Q'
     AND2:I0->O            1   0.203   0.579  XLXI_80/XLXI_18 (LED_LDR_K1_13_P7_OBUF)
     OBUF:I->O                 2.571          LED_LDR_K1_13_P7_OBUF (LED_LDR_K1_13_P7)
    ----------------------------------------
    Total                      4.847ns (3.221ns logic, 1.626ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 50 / 16
-------------------------------------------------------------------------
Delay:               8.810ns (Levels of Logic = 8)
  Source:            SW2_P61 (PAD)
  Destination:       BD1_1_K3_3_P142 (PAD)

  Data Path: SW2_P61 to BD1_1_K3_3_P142
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  SW2_P61_IBUF (SW2_P61_IBUF)
     OR2:I1->O             4   0.223   0.912  XLXI_214/XLXI_7 (XLXI_214/XLXN_99)
     begin scope: 'XLXI_214/XLXI_55:S0'
     LUT3:I0->O            4   0.205   0.788  Mmux_O11 (O)
     end scope: 'XLXI_214/XLXI_55:O'
     begin scope: 'XLXI_214/XLXI_49/XLXI_1:A1'
     LUT2:I0->O            1   0.203   0.579  Mmux_D011 (D0)
     end scope: 'XLXI_214/XLXI_49/XLXI_1:D0'
     BUF:I->O              1   0.568   0.579  XLXI_84 (BD1_1_K3_3_P142_OBUF)
     OBUF:I->O                 2.571          BD1_1_K3_3_P142_OBUF (BD1_1_K3_3_P142)
    ----------------------------------------
    Total                      8.810ns (4.992ns logic, 3.818ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_IN_P123
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
CLK_IN_P123                         |    2.312|         |         |         |
XLXI_214/XLXI_33/XLXI_1/XLXN_13     |         |    2.744|         |         |
XLXI_214/XLXI_33/XLXI_1/XLXN_17     |         |    2.744|         |         |
XLXI_218/XLXI_33/XLXI_1/XLXN_13     |         |    2.744|         |         |
XLXI_218/XLXI_33/XLXI_1/XLXN_17     |         |    2.744|         |         |
XLXI_64/XLXI_1/XLXI_2/XLXN_13       |         |    2.744|         |         |
XLXI_64/XLXI_1/XLXI_2/XLXN_17       |         |    2.744|         |         |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13|         |    2.744|         |         |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_17|         |    2.744|         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_1/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_1/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_1/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_1/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_1/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_1/XLXN_16|         |         |    2.312|         |
XLXI_214/XLXI_33/XLXI_1/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_1/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_1/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_1/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_1/XLXN_8
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_1/XLXN_8 |         |         |    2.312|         |
XLXI_214/XLXI_33/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_2/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_2/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_2/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_2/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_2/XLXN_16|         |         |    2.312|         |
XLXI_214/XLXI_33/XLXI_2/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_2/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_2/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_2/XLXN_8
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_2/XLXN_8 |         |         |    2.312|         |
XLXI_214/XLXI_33/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_3/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_3/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_3/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_3/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_3/XLXN_16|         |         |    2.312|         |
XLXI_214/XLXI_33/XLXI_3/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_3/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_3/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_3/XLXN_8
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_3/XLXN_8 |         |         |    2.312|         |
XLXI_214/XLXI_33/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_4/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_4/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_4/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_4/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_4/XLXN_16|         |         |    2.312|         |
XLXI_214/XLXI_33/XLXI_4/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_4/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_4/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_4/XLXN_8
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_4/XLXN_8 |         |         |    2.312|         |
XLXI_214/XLXI_33/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_5/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_5/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_5/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_5/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_5/XLXN_16|         |         |    2.312|         |
XLXI_214/XLXI_33/XLXI_5/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXI_33/XLXI_5/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_214/XLXI_33/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_214/XLXI_33/XLXI_5/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXN_10
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_214/XLXN_10|    2.400|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_214/XLXN_9
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_214/XLXN_9|    2.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_1/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_1/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_1/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_1/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_1/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_1/XLXN_16|         |         |    2.312|         |
XLXI_218/XLXI_33/XLXI_1/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_1/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_1/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_1/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_1/XLXN_8
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_1/XLXN_8 |         |         |    2.312|         |
XLXI_218/XLXI_33/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_2/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_2/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_2/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_2/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_2/XLXN_16|         |         |    2.312|         |
XLXI_218/XLXI_33/XLXI_2/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_2/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_2/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_2/XLXN_8
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_2/XLXN_8 |         |         |    2.312|         |
XLXI_218/XLXI_33/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_3/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_3/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_3/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_3/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_3/XLXN_16|         |         |    2.312|         |
XLXI_218/XLXI_33/XLXI_3/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_3/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_3/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_3/XLXN_8
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_3/XLXN_8 |         |         |    2.312|         |
XLXI_218/XLXI_33/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_4/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_4/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_4/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_4/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_4/XLXN_16|         |         |    2.312|         |
XLXI_218/XLXI_33/XLXI_4/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_4/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_4/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_4/XLXN_8
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_4/XLXN_8 |         |         |    2.312|         |
XLXI_218/XLXI_33/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_5/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_5/XLXN_13
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_5/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_5/XLXN_16
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_5/XLXN_16|         |         |    2.312|         |
XLXI_218/XLXI_33/XLXI_5/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXI_33/XLXI_5/XLXN_17
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
XLXI_218/XLXI_33/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_218/XLXI_33/XLXI_5/XLXN_17|         |         |    2.744|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXN_10
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_218/XLXN_10|    2.400|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_218/XLXN_9
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_218/XLXN_9|    2.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_2/XLXN_13
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_2/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_2/XLXN_16
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_2/XLXN_16|         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_2/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_2/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_2/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_2/XLXN_8
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_2/XLXN_8 |         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_3/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_3/XLXN_13
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_3/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_3/XLXN_16
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_3/XLXN_16|         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_3/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_3/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_3/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_3/XLXN_8
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_3/XLXN_8 |         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_4/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_4/XLXN_13
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_4/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_4/XLXN_16
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_4/XLXN_16|         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_4/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_4/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_4/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_4/XLXN_8
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_4/XLXN_8 |         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_5/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_5/XLXN_13
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_5/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_5/XLXN_16
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_5/XLXN_16|         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_5/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_5/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_5/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_5/XLXN_8
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_5/XLXN_8 |         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_6/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_6/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_6/XLXN_13
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_6/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_6/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_6/XLXN_16
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_6/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_6/XLXN_16|         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_6/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_6/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_6/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_6/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_6/XLXN_8
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_6/XLXN_8 |         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_7/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_7/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_7/XLXN_13
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_7/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_7/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_7/XLXN_16
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_7/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_7/XLXN_16|         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_7/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_7/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_7/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_7/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_7/XLXN_8
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_7/XLXN_8 |         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_8/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_8/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_8/XLXN_13
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_8/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_8/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_8/XLXN_16
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_8/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_8/XLXN_16|         |         |    2.312|         |
XLXI_64/XLXI_1/XLXI_8/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_8/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_8/XLXN_13|         |         |    2.744|         |
XLXI_64/XLXI_1/XLXI_8/XLXN_17|         |         |    2.744|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_64/XLXI_1/XLXI_8/XLXN_8
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_64/XLXI_1/XLXI_8/XLXN_13|         |         |    2.604|         |
XLXI_64/XLXI_1/XLXI_8/XLXN_8 |         |         |    1.984|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_16
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_16|         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_17
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_8
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_2/XLXN_8 |         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_16
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_16|         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_8
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_3/XLXN_8 |         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_16
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_16|         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_8
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_4/XLXN_8 |         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_16
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_16|         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_8
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_5/XLXN_8 |         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_16
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_16|         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_8
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_6/XLXN_8 |         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_16
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_16|         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_8
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_7/XLXN_8 |         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_16
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_16|         |         |    2.312|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13|         |         |    2.744|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_17|         |         |    2.744|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_8
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_13|         |         |    2.604|         |
XLXI_80/XLXI_7/XLXI_1/XLXI_8/XLXN_8 |         |         |    1.950|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXN_21
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_80/XLXN_21|    2.016|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_80/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_80/XLXN_21|    1.560|         |         |         |
XLXI_80/XLXN_3 |    2.400|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.12 secs
 
--> 

Total memory usage is 4486908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

