Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 187af8a495184054bb5c8a627193d90c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_top_gray_en' [C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sim_1/new/test_7_seg.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_top_inverse_gray_en' [C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sim_1/new/test_7_seg.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_top_high_contrast_en' [C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sim_1/new/test_7_seg.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_top_seven_seg_en' [C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sim_1/new/test_7_seg.v:67]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'in_datab' [C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv:110]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 7. Module CNN_pixel(TOTAL_PIX=900,total_pix_out=784,pix_out_size=28) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 7. Module CNN_pixel(TOTAL_PIX=256,total_pix_out=196,pix_out_size=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 7. Module CNN_pixel(TOTAL_PIX=81,total_pix_out=49,pix_out_size=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 367. Module mult8x8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/final_merge/cam_0/cam_0.srcs/sources_1/new/CNN_pixel.sv" Line 389. Module reg32p32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.debouncer(DELAY=240000)
Compiling module xil_defaultlib.cam_rom
Compiling module xil_defaultlib.cam_config_default
Compiling module xil_defaultlib.sccb_master_default
Compiling module xil_defaultlib.cam_init
Compiling module xil_defaultlib.cam_capture
Compiling module xil_defaultlib.cam_top
Compiling module xil_defaultlib.mem_bram(WIDTH=12)
Compiling module xil_defaultlib.vga_driver_default
Compiling module xil_defaultlib.grayscale
Compiling module xil_defaultlib.segmentation
Compiling module xil_defaultlib.rescaling_default
Compiling module xil_defaultlib.mem_control
Compiling module xil_defaultlib.vga_top
Compiling module xil_defaultlib.seven_seg_display_interface
Compiling module xil_defaultlib.cnn_to_seven
Compiling module xil_defaultlib.custom_clk_gen
Compiling module xil_defaultlib.padding_zeros_default
Compiling module xil_defaultlib.mult8x8
Compiling module xil_defaultlib.reg32p32
Compiling module xil_defaultlib.CNN_pixel(TOTAL_PIX=900,total_pi...
Compiling module xil_defaultlib.maxpooling(SMALL_SIZE=14,LARGE_S...
Compiling module xil_defaultlib.padding_zeros(WIDTH=14)
Compiling module xil_defaultlib.CNN_pixel(TOTAL_PIX=256,total_pi...
Compiling module xil_defaultlib.maxpooling(SMALL_SIZE=7,LARGE_SI...
Compiling module xil_defaultlib.padding_zeros(WIDTH=7)
Compiling module xil_defaultlib.CNN_pixel(TOTAL_PIX=81,total_pix...
Compiling module xil_defaultlib.size_trim_default
Compiling module xil_defaultlib.maxpooling(LARGE_SIZE=6)
Compiling module xil_defaultlib.dense_layer_1_default
Compiling module xil_defaultlib.dense_layer_2_default
Compiling module xil_defaultlib.cnn_interface
Compiling module xil_defaultlib.top(SMALL_DEPTH=784,LARGE_DEPTH=...
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
