MIPS A
"SyncdWRNaA FreANa PodWRNaA FreANa"
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=SyncdWRNaA FreANa PodWRNaA FreANa

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rx=x;

}

 P0                | P1                ;
 li r2,1           | li r2,1           ;
 sw r2,0( rx)      | sw r2,0( ry)      ;
 sync              | Loop01:           ;
 Loop00:           | ll r3,0( rx)      ;
 ll r3,0( ry)      | ori r9992,r3,0      ;
 ori r9992,r3,0      | sc r9992,0( rx)     ;
 sc r9992,0( ry)     | beq r9992,0,Loop01 ;
 beq r9992,0,Loop00 |                   ;
exists
(x=1 /\ y=1 /\ 0:r3=0 /\ 1:r3=0)

