

================================================================
== Vivado HLS Report for 'buildDoGPyramid'
================================================================
* Date:           Wed Dec  5 18:29:49 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.712|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   16|  331536|   16|  331536|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+-----------+-----------+-----------+------+----------+
        |          |    Latency   | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name| min |   max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------+-----+--------+-----------+-----------+-----------+------+----------+
        |- Loop 1  |   15|  331535| 3 ~ 66307 |          -|          -|     5|    no    |
        +----------+-----+--------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%dog_pyr_4_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_4_cols_read)"   --->   Operation 4 'read' 'dog_pyr_4_cols_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dog_pyr_3_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_3_cols_read)"   --->   Operation 5 'read' 'dog_pyr_3_cols_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dog_pyr_2_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_2_cols_read)"   --->   Operation 6 'read' 'dog_pyr_2_cols_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dog_pyr_1_cols_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_1_cols_read)"   --->   Operation 7 'read' 'dog_pyr_1_cols_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dog_pyr_0_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_0_cols_read)"   --->   Operation 8 'read' 'dog_pyr_0_cols_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dog_pyr_4_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_4_rows_read)"   --->   Operation 9 'read' 'dog_pyr_4_rows_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dog_pyr_3_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_3_rows_read)"   --->   Operation 10 'read' 'dog_pyr_3_rows_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dog_pyr_2_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_2_rows_read)"   --->   Operation 11 'read' 'dog_pyr_2_rows_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dog_pyr_1_rows_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_1_rows_read)"   --->   Operation 12 'read' 'dog_pyr_1_rows_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dog_pyr_0_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dog_pyr_0_rows_read)"   --->   Operation 13 'read' 'dog_pyr_0_rows_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gauss_pyr_5_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_cols_read)"   --->   Operation 14 'read' 'gauss_pyr_5_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gauss_pyr_4_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_cols_read)"   --->   Operation 15 'read' 'gauss_pyr_4_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gauss_pyr_3_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_cols_read)"   --->   Operation 16 'read' 'gauss_pyr_3_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gauss_pyr_2_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_cols_read)"   --->   Operation 17 'read' 'gauss_pyr_2_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gauss_pyr_1_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_cols_read)"   --->   Operation 18 'read' 'gauss_pyr_1_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gauss_pyr_5_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_rows_read)"   --->   Operation 19 'read' 'gauss_pyr_5_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gauss_pyr_4_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_rows_read)"   --->   Operation 20 'read' 'gauss_pyr_4_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%gauss_pyr_3_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_rows_read)"   --->   Operation 21 'read' 'gauss_pyr_3_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gauss_pyr_2_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_rows_read)"   --->   Operation 22 'read' 'gauss_pyr_2_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gauss_pyr_1_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_rows_read)"   --->   Operation 23 'read' 'gauss_pyr_1_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "br label %branch17" [./sift.h:150]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag2 = phi i1 [ false, %0 ], [ %write_flag18_1, %branch1 ]" [./sift.h:151]   --->   Operation 25 'phi' 'write_flag2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%dog_pyr_rows22_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows22_1, %branch1 ]" [./sift.h:151]   --->   Operation 26 'phi' 'dog_pyr_rows22_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_flag3 = phi i1 [ false, %0 ], [ %write_flag21_1, %branch1 ]" [./sift.h:151]   --->   Operation 27 'phi' 'write_flag3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%dog_pyr_rows21_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows21_1, %branch1 ]" [./sift.h:151]   --->   Operation 28 'phi' 'dog_pyr_rows21_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%dog_pyr_rows23_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows23_1, %branch1 ]" [./sift.h:151]   --->   Operation 29 'phi' 'dog_pyr_rows23_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_flag4 = phi i1 [ false, %0 ], [ %write_flag24_be, %branch1 ]" [./sift.h:151]   --->   Operation 30 'phi' 'write_flag4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_flag5 = phi i1 [ false, %0 ], [ %write_flag15_1, %branch1 ]" [./sift.h:151]   --->   Operation 31 'phi' 'write_flag5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%dog_pyr_cols_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols_be, %branch1 ]" [./sift.h:151]   --->   Operation 32 'phi' 'dog_pyr_cols_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_flag6 = phi i1 [ false, %0 ], [ %write_flag27_be, %branch1 ]" [./sift.h:151]   --->   Operation 33 'phi' 'write_flag6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dog_pyr_rows20_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows20_1, %branch1 ]" [./sift.h:151]   --->   Operation 34 'phi' 'dog_pyr_rows20_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%dog_pyr_cols24_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols24_be, %branch1 ]" [./sift.h:151]   --->   Operation 35 'phi' 'dog_pyr_cols24_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_flag7 = phi i1 [ false, %0 ], [ %write_flag31_be, %branch1 ]" [./sift.h:151]   --->   Operation 36 'phi' 'write_flag7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag8 = phi i1 [ false, %0 ], [ %write_flag12_1, %branch1 ]" [./sift.h:151]   --->   Operation 37 'phi' 'write_flag8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%dog_pyr_cols2533_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols2533_be, %branch1 ]" [./sift.h:151]   --->   Operation 38 'phi' 'dog_pyr_cols2533_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_flag9 = phi i1 [ false, %0 ], [ %write_flag35_be, %branch1 ]" [./sift.h:151]   --->   Operation 39 'phi' 'write_flag9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dog_pyr_rows_s = phi i32 [ undef, %0 ], [ %dog_pyr_rows_1, %branch1 ]" [./sift.h:151]   --->   Operation 40 'phi' 'dog_pyr_rows_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dog_pyr_cols26_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols26_be, %branch1 ]" [./sift.h:151]   --->   Operation 41 'phi' 'dog_pyr_cols26_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_flag1 = phi i1 [ false, %0 ], [ %write_flag38_be, %branch1 ]" [./sift.h:151]   --->   Operation 42 'phi' 'write_flag1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_flag = phi i1 [ false, %0 ], [ %write_flag_1, %branch1 ]" [./sift.h:151]   --->   Operation 43 'phi' 'write_flag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dog_pyr_cols27_s = phi i32 [ undef, %0 ], [ %dog_pyr_cols27_be, %branch1 ]" [./sift.h:151]   --->   Operation 44 'phi' 'dog_pyr_cols27_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_19, %branch1 ]"   --->   Operation 45 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.63ns)   --->   "%exitcond = icmp eq i3 %i, -3" [./sift.h:150]   --->   Operation 46 'icmp' 'exitcond' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 47 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.94ns)   --->   "%i_19 = add i3 %i, 1" [./sift.h:151]   --->   Operation 48 'add' 'i_19' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [./sift.h:150]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.07ns)   --->   "switch i3 %i, label %branch5 [
    i3 0, label %branch1
    i3 1, label %branch2
    i3 2, label %branch3
    i3 3, label %branch4
  ]" [./sift.h:151]   --->   Operation 50 'switch' <Predicate = (!exitcond)> <Delay = 1.07>
ST_2 : Operation 51 [1/1] (1.07ns)   --->   "br label %branch1" [./sift.h:151]   --->   Operation 51 'br' <Predicate = (!exitcond & i == 3)> <Delay = 1.07>
ST_2 : Operation 52 [1/1] (1.07ns)   --->   "br label %branch1" [./sift.h:151]   --->   Operation 52 'br' <Predicate = (!exitcond & i == 2)> <Delay = 1.07>
ST_2 : Operation 53 [1/1] (1.07ns)   --->   "br label %branch1" [./sift.h:151]   --->   Operation 53 'br' <Predicate = (!exitcond & i == 1)> <Delay = 1.07>
ST_2 : Operation 54 [1/1] (1.07ns)   --->   "br label %branch1" [./sift.h:151]   --->   Operation 54 'br' <Predicate = (!exitcond & i != 0 & i != 1 & i != 2 & i != 3)> <Delay = 1.07>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%gauss_pyr_rows_addr6 = phi i32 [ %gauss_pyr_2_rows_re, %branch2 ], [ %gauss_pyr_3_rows_re, %branch3 ], [ %gauss_pyr_4_rows_re, %branch4 ], [ %gauss_pyr_5_rows_re, %branch5 ], [ %gauss_pyr_1_rows_re, %1 ]" [./sift.h:151]   --->   Operation 55 'phi' 'gauss_pyr_rows_addr6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.11ns)   --->   "%gauss_pyr_cols_addr9 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_5_cols_re, i32 %gauss_pyr_1_cols_re, i32 %gauss_pyr_2_cols_re, i32 %gauss_pyr_3_cols_re, i32 %gauss_pyr_4_cols_re, i32 %gauss_pyr_5_cols_re, i32 %gauss_pyr_5_cols_re, i32 %gauss_pyr_5_cols_re, i3 %i_19)" [./sift.h:151]   --->   Operation 56 'mux' 'gauss_pyr_cols_addr9' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [2/2] (0.00ns)   --->   "%tmp_s = call fastcc { i32, i32 } @SubArray2D([65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i_19, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr9, [65536 x i32]* %gauss_pyr_0_val_V, i3 %i, [65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V)" [./sift.h:151]   --->   Operation 57 'call' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/1] (1.11ns)   --->   "%write_flag_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 true, i1 %write_flag, i1 %write_flag, i1 %write_flag, i1 %write_flag, i1 %write_flag, i1 %write_flag, i1 %write_flag, i3 %i)" [./sift.h:151]   --->   Operation 58 'mux' 'write_flag_1' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.11ns)   --->   "%write_flag12_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag8, i1 true, i1 %write_flag8, i1 %write_flag8, i1 %write_flag8, i1 %write_flag8, i1 %write_flag8, i1 %write_flag8, i3 %i)" [./sift.h:151]   --->   Operation 59 'mux' 'write_flag12_1' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.11ns)   --->   "%write_flag15_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag5, i1 %write_flag5, i1 true, i1 %write_flag5, i1 %write_flag5, i1 %write_flag5, i1 %write_flag5, i1 %write_flag5, i3 %i)" [./sift.h:151]   --->   Operation 60 'mux' 'write_flag15_1' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.11ns)   --->   "%write_flag21_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag3, i1 %write_flag3, i1 %write_flag3, i1 %write_flag3, i1 true, i1 true, i1 true, i1 true, i3 %i)" [./sift.h:151]   --->   Operation 61 'mux' 'write_flag21_1' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.11ns)   --->   "%write_flag18_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag2, i1 %write_flag2, i1 %write_flag2, i1 true, i1 %write_flag2, i1 %write_flag2, i1 %write_flag2, i1 %write_flag2, i3 %i)" [./sift.h:151]   --->   Operation 62 'mux' 'write_flag18_1' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.11ns)   --->   "%write_flag38_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag1, i1 %write_flag1, i1 %write_flag1, i1 %write_flag1, i1 true, i1 true, i1 true, i1 true, i3 %i)" [./sift.h:151]   --->   Operation 63 'mux' 'write_flag38_be' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.11ns)   --->   "%write_flag35_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag9, i1 %write_flag9, i1 %write_flag9, i1 true, i1 %write_flag9, i1 %write_flag9, i1 %write_flag9, i1 %write_flag9, i3 %i)" [./sift.h:151]   --->   Operation 64 'mux' 'write_flag35_be' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.11ns)   --->   "%write_flag31_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag7, i1 %write_flag7, i1 true, i1 %write_flag7, i1 %write_flag7, i1 %write_flag7, i1 %write_flag7, i1 %write_flag7, i3 %i)" [./sift.h:151]   --->   Operation 65 'mux' 'write_flag31_be' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.11ns)   --->   "%write_flag27_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 %write_flag6, i1 true, i1 %write_flag6, i1 %write_flag6, i1 %write_flag6, i1 %write_flag6, i1 %write_flag6, i1 %write_flag6, i3 %i)" [./sift.h:151]   --->   Operation 66 'mux' 'write_flag27_be' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.11ns)   --->   "%write_flag24_be = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 true, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i1 %write_flag4, i3 %i)" [./sift.h:151]   --->   Operation 67 'mux' 'write_flag24_be' <Predicate = (!exitcond)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.45ns)   --->   "%dog_pyr_0_rows_writ = select i1 %write_flag, i32 %dog_pyr_rows_s, i32 %dog_pyr_0_rows_read_2" [./sift.h:153]   --->   Operation 68 'select' 'dog_pyr_0_rows_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.45ns)   --->   "%dog_pyr_1_rows_writ = select i1 %write_flag8, i32 %dog_pyr_rows20_s, i32 %dog_pyr_1_rows_read_1" [./sift.h:153]   --->   Operation 69 'select' 'dog_pyr_1_rows_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.45ns)   --->   "%dog_pyr_2_rows_writ = select i1 %write_flag5, i32 %dog_pyr_rows21_s, i32 %dog_pyr_2_rows_read_1" [./sift.h:153]   --->   Operation 70 'select' 'dog_pyr_2_rows_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.45ns)   --->   "%dog_pyr_3_rows_writ = select i1 %write_flag2, i32 %dog_pyr_rows22_s, i32 %dog_pyr_3_rows_read_1" [./sift.h:153]   --->   Operation 71 'select' 'dog_pyr_3_rows_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.45ns)   --->   "%dog_pyr_4_rows_writ = select i1 %write_flag3, i32 %dog_pyr_rows23_s, i32 %dog_pyr_4_rows_read_1" [./sift.h:153]   --->   Operation 72 'select' 'dog_pyr_4_rows_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.45ns)   --->   "%dog_pyr_0_cols_writ = select i1 %write_flag4, i32 %dog_pyr_cols_s, i32 %dog_pyr_0_cols_read_2" [./sift.h:153]   --->   Operation 73 'select' 'dog_pyr_0_cols_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.45ns)   --->   "%dog_pyr_1_cols_writ = select i1 %write_flag6, i32 %dog_pyr_cols24_s, i32 %dog_pyr_1_cols_read_1" [./sift.h:153]   --->   Operation 74 'select' 'dog_pyr_1_cols_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.45ns)   --->   "%dog_pyr_2_cols_writ = select i1 %write_flag7, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_2_cols_read_1" [./sift.h:153]   --->   Operation 75 'select' 'dog_pyr_2_cols_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.45ns)   --->   "%dog_pyr_3_cols_writ = select i1 %write_flag9, i32 %dog_pyr_cols26_s, i32 %dog_pyr_3_cols_read_1" [./sift.h:153]   --->   Operation 76 'select' 'dog_pyr_3_cols_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.45ns)   --->   "%dog_pyr_4_cols_writ = select i1 %write_flag1, i32 %dog_pyr_cols27_s, i32 %dog_pyr_4_cols_read_1" [./sift.h:153]   --->   Operation 77 'select' 'dog_pyr_4_cols_writ' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %dog_pyr_0_rows_writ, 0" [./sift.h:153]   --->   Operation 78 'insertvalue' 'mrv' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %dog_pyr_1_rows_writ, 1" [./sift.h:153]   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %dog_pyr_2_rows_writ, 2" [./sift.h:153]   --->   Operation 80 'insertvalue' 'mrv_2' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %dog_pyr_3_rows_writ, 3" [./sift.h:153]   --->   Operation 81 'insertvalue' 'mrv_3' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %dog_pyr_4_rows_writ, 4" [./sift.h:153]   --->   Operation 82 'insertvalue' 'mrv_4' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %dog_pyr_0_cols_writ, 5" [./sift.h:153]   --->   Operation 83 'insertvalue' 'mrv_5' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %dog_pyr_1_cols_writ, 6" [./sift.h:153]   --->   Operation 84 'insertvalue' 'mrv_6' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %dog_pyr_2_cols_writ, 7" [./sift.h:153]   --->   Operation 85 'insertvalue' 'mrv_7' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %dog_pyr_3_cols_writ, 8" [./sift.h:153]   --->   Operation 86 'insertvalue' 'mrv_8' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %dog_pyr_4_cols_writ, 9" [./sift.h:153]   --->   Operation 87 'insertvalue' 'mrv_9' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9" [./sift.h:153]   --->   Operation 88 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.11>
ST_3 : Operation 89 [1/2] (0.00ns)   --->   "%tmp_s = call fastcc { i32, i32 } @SubArray2D([65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i_19, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr9, [65536 x i32]* %gauss_pyr_0_val_V, i3 %i, [65536 x i32]* %dog_pyr_0_val_V, [65536 x i32]* %dog_pyr_1_val_V, [65536 x i32]* %dog_pyr_2_val_V, [65536 x i32]* %dog_pyr_3_val_V, [65536 x i32]* %dog_pyr_4_val_V)" [./sift.h:151]   --->   Operation 89 'call' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%dog_pyr_rows = extractvalue { i32, i32 } %tmp_s, 0" [./sift.h:151]   --->   Operation 90 'extractvalue' 'dog_pyr_rows' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.11ns)   --->   "%dog_pyr_rows_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i32 %dog_pyr_rows_s, i3 %i)" [./sift.h:151]   --->   Operation 91 'mux' 'dog_pyr_rows_1' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.11ns)   --->   "%dog_pyr_rows20_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i32 %dog_pyr_rows20_s, i3 %i)" [./sift.h:151]   --->   Operation 92 'mux' 'dog_pyr_rows20_1' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.11ns)   --->   "%dog_pyr_rows23_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows23_s, i32 %dog_pyr_rows23_s, i32 %dog_pyr_rows23_s, i32 %dog_pyr_rows23_s, i32 %dog_pyr_rows, i32 %dog_pyr_rows, i32 %dog_pyr_rows, i32 %dog_pyr_rows, i3 %i)" [./sift.h:151]   --->   Operation 93 'mux' 'dog_pyr_rows23_1' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.11ns)   --->   "%dog_pyr_rows21_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i32 %dog_pyr_rows21_s, i3 %i)" [./sift.h:151]   --->   Operation 94 'mux' 'dog_pyr_rows21_1' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.11ns)   --->   "%dog_pyr_rows22_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i32 %dog_pyr_rows22_s, i3 %i)" [./sift.h:151]   --->   Operation 95 'mux' 'dog_pyr_rows22_1' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%dog_pyr_cols = extractvalue { i32, i32 } %tmp_s, 1" [./sift.h:151]   --->   Operation 96 'extractvalue' 'dog_pyr_cols' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.11ns)   --->   "%dog_pyr_cols27_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols27_s, i32 %dog_pyr_cols27_s, i32 %dog_pyr_cols27_s, i32 %dog_pyr_cols27_s, i32 %dog_pyr_cols, i32 %dog_pyr_cols, i32 %dog_pyr_cols, i32 %dog_pyr_cols, i3 %i)" [./sift.h:151]   --->   Operation 97 'mux' 'dog_pyr_cols27_be' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.11ns)   --->   "%dog_pyr_cols26_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i32 %dog_pyr_cols26_s, i3 %i)" [./sift.h:151]   --->   Operation 98 'mux' 'dog_pyr_cols26_be' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.11ns)   --->   "%dog_pyr_cols2533_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i32 %dog_pyr_cols2533_s, i3 %i)" [./sift.h:151]   --->   Operation 99 'mux' 'dog_pyr_cols2533_be' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.11ns)   --->   "%dog_pyr_cols24_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i32 %dog_pyr_cols24_s, i3 %i)" [./sift.h:151]   --->   Operation 100 'mux' 'dog_pyr_cols24_be' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.11ns)   --->   "%dog_pyr_cols_be = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %dog_pyr_cols, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i32 %dog_pyr_cols_s, i3 %i)" [./sift.h:151]   --->   Operation 101 'mux' 'dog_pyr_cols_be' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %branch17"   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('write_flag2', ./sift.h:151) with incoming values : ('write_flag18_1', ./sift.h:151) [54]  (0.978 ns)

 <State 2>: 2.06ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./sift.h:151) [74]  (0 ns)
	'add' operation ('i', ./sift.h:151) [77]  (0.949 ns)
	'mux' operation ('gauss_pyr_cols_addr9', ./sift.h:151) [91]  (1.11 ns)

 <State 3>: 1.11ns
The critical path consists of the following:
	'call' operation ('tmp_s', ./sift.h:151) to 'SubArray2D' [92]  (0 ns)
	'mux' operation ('dog_pyr_rows20_1', ./sift.h:151) [97]  (1.11 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
