
ChassisController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e78  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08008078  08008078  00018078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008218  08008218  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  08008218  08008218  00018218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008220  08008220  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008220  08008220  00018220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008224  08008224  00018224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08008228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ac4  20000094  080082bc  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004b58  080082bc  00024b58  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   000222e0  00000000  00000000  000200c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000044e0  00000000  00000000  000423a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017a8  00000000  00000000  00046888  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001590  00000000  00000000  00048030  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002b670  00000000  00000000  000495c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000160f1  00000000  00000000  00074c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001022a7  00000000  00000000  0008ad21  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018cfc8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000645c  00000000  00000000  0018d044  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000094 	.word	0x20000094
 800021c:	00000000 	.word	0x00000000
 8000220:	08008060 	.word	0x08008060

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000098 	.word	0x20000098
 800023c:	08008060 	.word	0x08008060

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b972 	b.w	80005dc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <Parse_AMS_HeartbeatResponse>:

	return p;
}

void Parse_AMS_HeartbeatResponse(AMS_HeartbeatResponse_t packet, bool* HVAn, bool* HVBn, bool* precharge, bool* HVAp, bool* HVBp, uint16_t* averageVoltage, uint16_t* runtime)
{
 80005e0:	b490      	push	{r4, r7}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	1d3c      	adds	r4, r7, #4
 80005e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80005ec:	603b      	str	r3, [r7, #0]
	*HVAn = (bool)(packet.data[0] & 0x1);
 80005ee:	7a3b      	ldrb	r3, [r7, #8]
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	bf14      	ite	ne
 80005f8:	2301      	movne	r3, #1
 80005fa:	2300      	moveq	r3, #0
 80005fc:	b2da      	uxtb	r2, r3
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	701a      	strb	r2, [r3, #0]
	*HVBn = (bool)(packet.data[0] & 0x2);
 8000602:	7a3b      	ldrb	r3, [r7, #8]
 8000604:	f003 0302 	and.w	r3, r3, #2
 8000608:	2b00      	cmp	r3, #0
 800060a:	bf14      	ite	ne
 800060c:	2301      	movne	r3, #1
 800060e:	2300      	moveq	r3, #0
 8000610:	b2da      	uxtb	r2, r3
 8000612:	69bb      	ldr	r3, [r7, #24]
 8000614:	701a      	strb	r2, [r3, #0]
	*precharge = (bool)(packet.data[0] & 0x4);
 8000616:	7a3b      	ldrb	r3, [r7, #8]
 8000618:	f003 0304 	and.w	r3, r3, #4
 800061c:	2b00      	cmp	r3, #0
 800061e:	bf14      	ite	ne
 8000620:	2301      	movne	r3, #1
 8000622:	2300      	moveq	r3, #0
 8000624:	b2da      	uxtb	r2, r3
 8000626:	69fb      	ldr	r3, [r7, #28]
 8000628:	701a      	strb	r2, [r3, #0]

	*HVAp = (bool)(packet.data[0] & 0x10);
 800062a:	7a3b      	ldrb	r3, [r7, #8]
 800062c:	f003 0310 	and.w	r3, r3, #16
 8000630:	2b00      	cmp	r3, #0
 8000632:	bf14      	ite	ne
 8000634:	2301      	movne	r3, #1
 8000636:	2300      	moveq	r3, #0
 8000638:	b2da      	uxtb	r2, r3
 800063a:	6a3b      	ldr	r3, [r7, #32]
 800063c:	701a      	strb	r2, [r3, #0]
	*HVBp = (bool)(packet.data[0] & 0x20);
 800063e:	7a3b      	ldrb	r3, [r7, #8]
 8000640:	f003 0320 	and.w	r3, r3, #32
 8000644:	2b00      	cmp	r3, #0
 8000646:	bf14      	ite	ne
 8000648:	2301      	movne	r3, #1
 800064a:	2300      	moveq	r3, #0
 800064c:	b2da      	uxtb	r2, r3
 800064e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000650:	701a      	strb	r2, [r3, #0]

	*averageVoltage = (uint16_t)((packet.data[1] & 0x3F) << 6 | (packet.data[0]));
 8000652:	7a7b      	ldrb	r3, [r7, #9]
 8000654:	019b      	lsls	r3, r3, #6
 8000656:	b21b      	sxth	r3, r3
 8000658:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 800065c:	b21a      	sxth	r2, r3
 800065e:	7a3b      	ldrb	r3, [r7, #8]
 8000660:	b21b      	sxth	r3, r3
 8000662:	4313      	orrs	r3, r2
 8000664:	b21b      	sxth	r3, r3
 8000666:	b29a      	uxth	r2, r3
 8000668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800066a:	801a      	strh	r2, [r3, #0]
	*runtime = (uint16_t)(packet.data[3] << 8 | packet.data[2]);
 800066c:	7afb      	ldrb	r3, [r7, #11]
 800066e:	021b      	lsls	r3, r3, #8
 8000670:	b21a      	sxth	r2, r3
 8000672:	7abb      	ldrb	r3, [r7, #10]
 8000674:	b21b      	sxth	r3, r3
 8000676:	4313      	orrs	r3, r2
 8000678:	b21b      	sxth	r3, r3
 800067a:	b29a      	uxth	r2, r3
 800067c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800067e:	801a      	strh	r2, [r3, #0]
}
 8000680:	bf00      	nop
 8000682:	3710      	adds	r7, #16
 8000684:	46bd      	mov	sp, r7
 8000686:	bc90      	pop	{r4, r7}
 8000688:	4770      	bx	lr

0800068a <Compose_CC_FatalShutdown>:
	p.id = Compose_CANId(0x2, 0x16, 0x0, 0x0, 0x0, 0x0);
	return p;
}

CC_FatalShutdown_t Compose_CC_FatalShutdown(void)
{
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af02      	add	r7, sp, #8
	CC_FatalShutdown_t p;
	p.id = Compose_CANId(0x2, 0x17, 0x0, 0x0, 0x0, 0x0);
 8000690:	2300      	movs	r3, #0
 8000692:	9301      	str	r3, [sp, #4]
 8000694:	2300      	movs	r3, #0
 8000696:	9300      	str	r3, [sp, #0]
 8000698:	2300      	movs	r3, #0
 800069a:	2200      	movs	r2, #0
 800069c:	2117      	movs	r1, #23
 800069e:	2002      	movs	r0, #2
 80006a0:	f000 f990 	bl	80009c4 <Compose_CANId>
 80006a4:	4603      	mov	r3, r0
 80006a6:	607b      	str	r3, [r7, #4]
	return p;
 80006a8:	687b      	ldr	r3, [r7, #4]
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <fsm_new>:
 */

#include <FSM.h>

fsm_t *fsm_new(state_t *beginState)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b084      	sub	sp, #16
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	6078      	str	r0, [r7, #4]
	// malloc, 0 memory then set state
	fsm_t *fsm = malloc(sizeof(fsm_t));
 80006ba:	2010      	movs	r0, #16
 80006bc:	f007 f8b8 	bl	8007830 <malloc>
 80006c0:	4603      	mov	r3, r0
 80006c2:	60fb      	str	r3, [r7, #12]
	memset(fsm, 0, sizeof(fsm_t));
 80006c4:	2210      	movs	r2, #16
 80006c6:	2100      	movs	r1, #0
 80006c8:	68f8      	ldr	r0, [r7, #12]
 80006ca:	f007 f8c4 	bl	8007856 <memset>
	fsm->currentState = beginState;
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	601a      	str	r2, [r3, #0]

	// Set semaphores
	fsm->sem = osSemaphoreNew(3U, 3U, NULL);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2103      	movs	r1, #3
 80006d8:	2003      	movs	r0, #3
 80006da:	f003 fdc1 	bl	8004260 <osSemaphoreNew>
 80006de:	4602      	mov	r2, r0
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	609a      	str	r2, [r3, #8]
	fsm->updating = osSemaphoreNew(3U, 3U, NULL);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2103      	movs	r1, #3
 80006e8:	2003      	movs	r0, #3
 80006ea:	f003 fdb9 	bl	8004260 <osSemaphoreNew>
 80006ee:	4602      	mov	r2, r0
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	60da      	str	r2, [r3, #12]

	// Enter state
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	689b      	ldr	r3, [r3, #8]
 80006f8:	2120      	movs	r1, #32
 80006fa:	4618      	mov	r0, r3
 80006fc:	f003 fe4e 	bl	800439c <osSemaphoreAcquire>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d109      	bne.n	800071a <fsm_new+0x68>
	{
		fsm->currentState->enter(fsm);
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	68f8      	ldr	r0, [r7, #12]
 800070e:	4798      	blx	r3
		osSemaphoreRelease(fsm->sem);
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	4618      	mov	r0, r3
 8000716:	f003 fea7 	bl	8004468 <osSemaphoreRelease>
	}

	return fsm;
 800071a:	68fb      	ldr	r3, [r7, #12]
}
 800071c:	4618      	mov	r0, r3
 800071e:	3710      	adds	r7, #16
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}

08000724 <fsm_iterate>:

void fsm_iterate(fsm_t *fsm)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
	if(osSemaphoreAcquire(fsm->updating, 32U) == osOK) {
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	68db      	ldr	r3, [r3, #12]
 8000730:	2120      	movs	r1, #32
 8000732:	4618      	mov	r0, r3
 8000734:	f003 fe32 	bl	800439c <osSemaphoreAcquire>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d10a      	bne.n	8000754 <fsm_iterate+0x30>
		fsm->currentState->iter(fsm);
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	4798      	blx	r3
		osSemaphoreRelease(fsm->updating);
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	68db      	ldr	r3, [r3, #12]
 800074c:	4618      	mov	r0, r3
 800074e:	f003 fe8b 	bl	8004468 <osSemaphoreRelease>
	} else
	{
		fsm_log(fsm, "Unable to gain fsm updating semaphore", strlen("Unable to gain fsm updating semaphore"));
	}
}
 8000752:	e004      	b.n	800075e <fsm_iterate+0x3a>
		fsm_log(fsm, "Unable to gain fsm updating semaphore", strlen("Unable to gain fsm updating semaphore"));
 8000754:	2225      	movs	r2, #37	; 0x25
 8000756:	4904      	ldr	r1, [pc, #16]	; (8000768 <fsm_iterate+0x44>)
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f000 f8ab 	bl	80008b4 <fsm_log>
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	08008078 	.word	0x08008078

0800076c <fsm_changeState>:

void fsm_changeState(fsm_t *fsm, state_t *newState, char* changeReason)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b09c      	sub	sp, #112	; 0x70
 8000770:	af02      	add	r7, sp, #8
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	60b9      	str	r1, [r7, #8]
 8000776:	607a      	str	r2, [r7, #4]
	if(fsm->currentState == newState)
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	68ba      	ldr	r2, [r7, #8]
 800077e:	429a      	cmp	r2, r3
 8000780:	d036      	beq.n	80007f0 <fsm_changeState+0x84>
	{
		return;
	}
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	2120      	movs	r1, #32
 8000788:	4618      	mov	r0, r3
 800078a:	f003 fe07 	bl	800439c <osSemaphoreAcquire>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d127      	bne.n	80007e4 <fsm_changeState+0x78>
	{
		char x[80];
		int len = sprintf(x, "Changing FSM State: %s->%s (%s)\r\n", fsm->currentState->stateName, newState->stateName, changeReason);
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	68da      	ldr	r2, [r3, #12]
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	68d9      	ldr	r1, [r3, #12]
 800079e:	f107 0014 	add.w	r0, r7, #20
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	9300      	str	r3, [sp, #0]
 80007a6:	460b      	mov	r3, r1
 80007a8:	4913      	ldr	r1, [pc, #76]	; (80007f8 <fsm_changeState+0x8c>)
 80007aa:	f007 f915 	bl	80079d8 <siprintf>
 80007ae:	6678      	str	r0, [r7, #100]	; 0x64
		fsm_log(fsm, x, len);
 80007b0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80007b2:	f107 0314 	add.w	r3, r7, #20
 80007b6:	4619      	mov	r1, r3
 80007b8:	68f8      	ldr	r0, [r7, #12]
 80007ba:	f000 f87b 	bl	80008b4 <fsm_log>
		fsm->currentState->exit(fsm);
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	689b      	ldr	r3, [r3, #8]
 80007c4:	68f8      	ldr	r0, [r7, #12]
 80007c6:	4798      	blx	r3

		fsm->currentState = newState;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	68ba      	ldr	r2, [r7, #8]
 80007cc:	601a      	str	r2, [r3, #0]
		fsm->currentState->enter(fsm);
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	68f8      	ldr	r0, [r7, #12]
 80007d6:	4798      	blx	r3

		osSemaphoreRelease(fsm->sem);
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	689b      	ldr	r3, [r3, #8]
 80007dc:	4618      	mov	r0, r3
 80007de:	f003 fe43 	bl	8004468 <osSemaphoreRelease>
 80007e2:	e006      	b.n	80007f2 <fsm_changeState+0x86>
	} else
	{
		fsm_log(fsm, "Unable to gain fsm sem semaphore", strlen("Unable to gain fsm sem semaphore"));
 80007e4:	2220      	movs	r2, #32
 80007e6:	4905      	ldr	r1, [pc, #20]	; (80007fc <fsm_changeState+0x90>)
 80007e8:	68f8      	ldr	r0, [r7, #12]
 80007ea:	f000 f863 	bl	80008b4 <fsm_log>
 80007ee:	e000      	b.n	80007f2 <fsm_changeState+0x86>
		return;
 80007f0:	bf00      	nop
	}
}
 80007f2:	3768      	adds	r7, #104	; 0x68
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	080080a0 	.word	0x080080a0
 80007fc:	080080c4 	.word	0x080080c4

08000800 <fsm_reset>:
	}
	return NULL;
}

void fsm_reset(fsm_t *fsm, state_t *resetState)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b098      	sub	sp, #96	; 0x60
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
	char x[80];
	int len = sprintf(x, "Resetting FSM to: %s\r\n", resetState->stateName);
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	68da      	ldr	r2, [r3, #12]
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	4920      	ldr	r1, [pc, #128]	; (8000894 <fsm_reset+0x94>)
 8000814:	4618      	mov	r0, r3
 8000816:	f007 f8df 	bl	80079d8 <siprintf>
 800081a:	65f8      	str	r0, [r7, #92]	; 0x5c
	fsm_log(fsm, x, len);
 800081c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800081e:	f107 0308 	add.w	r3, r7, #8
 8000822:	4619      	mov	r1, r3
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f000 f845 	bl	80008b4 <fsm_log>
	fsm_log_function f = fsm->log;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	65bb      	str	r3, [r7, #88]	; 0x58
	memset(fsm, 0, sizeof(fsm_t));
 8000830:	2210      	movs	r2, #16
 8000832:	2100      	movs	r1, #0
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	f007 f80e 	bl	8007856 <memset>
	fsm->log = f;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800083e:	605a      	str	r2, [r3, #4]
	fsm->currentState = resetState;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	683a      	ldr	r2, [r7, #0]
 8000844:	601a      	str	r2, [r3, #0]

	// Set semaphores
	fsm->sem = osSemaphoreNew(3U, 3U, NULL);
 8000846:	2200      	movs	r2, #0
 8000848:	2103      	movs	r1, #3
 800084a:	2003      	movs	r0, #3
 800084c:	f003 fd08 	bl	8004260 <osSemaphoreNew>
 8000850:	4602      	mov	r2, r0
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	609a      	str	r2, [r3, #8]
	fsm->updating = osSemaphoreNew(3U, 3U, NULL);
 8000856:	2200      	movs	r2, #0
 8000858:	2103      	movs	r1, #3
 800085a:	2003      	movs	r0, #3
 800085c:	f003 fd00 	bl	8004260 <osSemaphoreNew>
 8000860:	4602      	mov	r2, r0
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	60da      	str	r2, [r3, #12]

	// Enter state
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	689b      	ldr	r3, [r3, #8]
 800086a:	2120      	movs	r1, #32
 800086c:	4618      	mov	r0, r3
 800086e:	f003 fd95 	bl	800439c <osSemaphoreAcquire>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d109      	bne.n	800088c <fsm_reset+0x8c>
	{
		fsm->currentState->enter(fsm);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	6878      	ldr	r0, [r7, #4]
 8000880:	4798      	blx	r3
		osSemaphoreRelease(fsm->sem);
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	4618      	mov	r0, r3
 8000888:	f003 fdee 	bl	8004468 <osSemaphoreRelease>
	}
}
 800088c:	bf00      	nop
 800088e:	3760      	adds	r7, #96	; 0x60
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	080080e8 	.word	0x080080e8

08000898 <fsm_setLogFunction>:
	free(fsm);
	fsm = NULL;
}

void fsm_setLogFunction(fsm_t *fsm, fsm_log_function func)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]
	// To be defined by programmer
	fsm->log = func;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	683a      	ldr	r2, [r7, #0]
 80008a6:	605a      	str	r2, [r3, #4]
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <fsm_log>:

void fsm_log(fsm_t *fsm, char* msg, size_t length)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	60f8      	str	r0, [r7, #12]
 80008bc:	60b9      	str	r1, [r7, #8]
 80008be:	607a      	str	r2, [r7, #4]
	fsm->log(msg, length);
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	6879      	ldr	r1, [r7, #4]
 80008c6:	68b8      	ldr	r0, [r7, #8]
 80008c8:	4798      	blx	r3
}
 80008ca:	bf00      	nop
 80008cc:	3710      	adds	r7, #16
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <Compose_PDM_InitiateStartup>:
 */

#include "PDM_CAN_Messages.h"

PDM_InitiateStartup_t Compose_PDM_InitiateStartup(void)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b084      	sub	sp, #16
 80008d6:	af02      	add	r7, sp, #8
	PDM_InitiateStartup_t p;
	p.id = Compose_CANId(0x2, 0x14, 0x0, 0x2, 0x00, 0x0);
 80008d8:	2300      	movs	r3, #0
 80008da:	9301      	str	r3, [sp, #4]
 80008dc:	2300      	movs	r3, #0
 80008de:	9300      	str	r3, [sp, #0]
 80008e0:	2302      	movs	r3, #2
 80008e2:	2200      	movs	r2, #0
 80008e4:	2114      	movs	r1, #20
 80008e6:	2002      	movs	r0, #2
 80008e8:	f000 f86c 	bl	80009c4 <Compose_CANId>
 80008ec:	4603      	mov	r3, r0
 80008ee:	607b      	str	r3, [r7, #4]
	return p;
 80008f0:	687b      	ldr	r3, [r7, #4]
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <Parse_PDM_StartupOk>:

	return packet;
}

void Parse_PDM_StartupOk(PDM_StartupOk_t packet, uint32_t* powerChannels)
{
 80008fa:	b480      	push	{r7}
 80008fc:	b085      	sub	sp, #20
 80008fe:	af00      	add	r7, sp, #0
 8000900:	f107 0308 	add.w	r3, r7, #8
 8000904:	e883 0003 	stmia.w	r3, {r0, r1}
 8000908:	607a      	str	r2, [r7, #4]
	*powerChannels = (packet.data[0] << 24) + (packet.data[1] << 16) + (packet.data[2] << 8) + packet.data[3];
 800090a:	7b3b      	ldrb	r3, [r7, #12]
 800090c:	061a      	lsls	r2, r3, #24
 800090e:	7b7b      	ldrb	r3, [r7, #13]
 8000910:	041b      	lsls	r3, r3, #16
 8000912:	441a      	add	r2, r3
 8000914:	7bbb      	ldrb	r3, [r7, #14]
 8000916:	021b      	lsls	r3, r3, #8
 8000918:	4413      	add	r3, r2
 800091a:	7bfa      	ldrb	r2, [r7, #15]
 800091c:	4413      	add	r3, r2
 800091e:	461a      	mov	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	601a      	str	r2, [r3, #0]
}
 8000924:	bf00      	nop
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <Compose_PDM_SelectStartup>:

PDM_SelectStartup_t Compose_PDM_SelectStartup(uint32_t powerChannels)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b08a      	sub	sp, #40	; 0x28
 8000934:	af02      	add	r7, sp, #8
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
	PDM_SelectStartup_t packet;
	packet.id = Compose_CANId(0x2, 0x14, 0x0, 0x2, 0x01, 0x0);
 800093a:	2300      	movs	r3, #0
 800093c:	9301      	str	r3, [sp, #4]
 800093e:	2301      	movs	r3, #1
 8000940:	9300      	str	r3, [sp, #0]
 8000942:	2302      	movs	r3, #2
 8000944:	2200      	movs	r2, #0
 8000946:	2114      	movs	r1, #20
 8000948:	2002      	movs	r0, #2
 800094a:	f000 f83b 	bl	80009c4 <Compose_CANId>
 800094e:	4603      	mov	r3, r0
 8000950:	613b      	str	r3, [r7, #16]

	uint8_t d[4] = {0};
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<4 ;++i)
 8000956:	2300      	movs	r3, #0
 8000958:	61fb      	str	r3, [r7, #28]
 800095a:	e00f      	b.n	800097c <Compose_PDM_SelectStartup+0x4c>
		d[i] = ((uint8_t*)&powerChannels)[3-i];
 800095c:	69fb      	ldr	r3, [r7, #28]
 800095e:	f1c3 0303 	rsb	r3, r3, #3
 8000962:	461a      	mov	r2, r3
 8000964:	463b      	mov	r3, r7
 8000966:	4413      	add	r3, r2
 8000968:	7819      	ldrb	r1, [r3, #0]
 800096a:	f107 020c 	add.w	r2, r7, #12
 800096e:	69fb      	ldr	r3, [r7, #28]
 8000970:	4413      	add	r3, r2
 8000972:	460a      	mov	r2, r1
 8000974:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<4 ;++i)
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	3301      	adds	r3, #1
 800097a:	61fb      	str	r3, [r7, #28]
 800097c:	69fb      	ldr	r3, [r7, #28]
 800097e:	2b03      	cmp	r3, #3
 8000980:	ddec      	ble.n	800095c <Compose_PDM_SelectStartup+0x2c>

	for (int i=0; i<4 ;++i)
 8000982:	2300      	movs	r3, #0
 8000984:	61bb      	str	r3, [r7, #24]
 8000986:	e00d      	b.n	80009a4 <Compose_PDM_SelectStartup+0x74>
		packet.data[i] = d[i];
 8000988:	f107 020c 	add.w	r2, r7, #12
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	4413      	add	r3, r2
 8000990:	7819      	ldrb	r1, [r3, #0]
 8000992:	f107 0214 	add.w	r2, r7, #20
 8000996:	69bb      	ldr	r3, [r7, #24]
 8000998:	4413      	add	r3, r2
 800099a:	460a      	mov	r2, r1
 800099c:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<4 ;++i)
 800099e:	69bb      	ldr	r3, [r7, #24]
 80009a0:	3301      	adds	r3, #1
 80009a2:	61bb      	str	r3, [r7, #24]
 80009a4:	69bb      	ldr	r3, [r7, #24]
 80009a6:	2b03      	cmp	r3, #3
 80009a8:	ddee      	ble.n	8000988 <Compose_PDM_SelectStartup+0x58>

	return packet;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	461a      	mov	r2, r3
 80009ae:	f107 0310 	add.w	r3, r7, #16
 80009b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80009b6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	3720      	adds	r7, #32
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
	...

080009c4 <Compose_CANId>:

/* USER CODE BEGIN 0 */

/* CANId */
uint32_t Compose_CANId(uint8_t priority, uint16_t sourceId, uint8_t autonomous, uint8_t type, uint16_t extra, uint8_t BMSId)
{
 80009c4:	b490      	push	{r4, r7}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4604      	mov	r4, r0
 80009cc:	4608      	mov	r0, r1
 80009ce:	4611      	mov	r1, r2
 80009d0:	461a      	mov	r2, r3
 80009d2:	4623      	mov	r3, r4
 80009d4:	71fb      	strb	r3, [r7, #7]
 80009d6:	4603      	mov	r3, r0
 80009d8:	80bb      	strh	r3, [r7, #4]
 80009da:	460b      	mov	r3, r1
 80009dc:	71bb      	strb	r3, [r7, #6]
 80009de:	4613      	mov	r3, r2
 80009e0:	70fb      	strb	r3, [r7, #3]
	uint32_t id = (priority & 0x3) << 27
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	06db      	lsls	r3, r3, #27
 80009e6:	f003 52c0 	and.w	r2, r3, #402653184	; 0x18000000
				| (sourceId & 0x1FF) << 18
 80009ea:	88bb      	ldrh	r3, [r7, #4]
 80009ec:	0499      	lsls	r1, r3, #18
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <Compose_CANId+0x68>)
 80009f0:	400b      	ands	r3, r1
 80009f2:	431a      	orrs	r2, r3
				| (autonomous & 0x1) << 17
 80009f4:	79bb      	ldrb	r3, [r7, #6]
 80009f6:	045b      	lsls	r3, r3, #17
 80009f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009fc:	431a      	orrs	r2, r3
				| (type & 0x7) << 14
 80009fe:	78fb      	ldrb	r3, [r7, #3]
 8000a00:	039b      	lsls	r3, r3, #14
 8000a02:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
 8000a06:	431a      	orrs	r2, r3
				| (extra & 0x3FF) << 4
 8000a08:	8b3b      	ldrh	r3, [r7, #24]
 8000a0a:	0119      	lsls	r1, r3, #4
 8000a0c:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 8000a10:	400b      	ands	r3, r1
 8000a12:	431a      	orrs	r2, r3
				| (BMSId & 0xF);
 8000a14:	7f3b      	ldrb	r3, [r7, #28]
 8000a16:	f003 030f 	and.w	r3, r3, #15
 8000a1a:	4313      	orrs	r3, r2
	uint32_t id = (priority & 0x3) << 27
 8000a1c:	60fb      	str	r3, [r7, #12]
	return id;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3710      	adds	r7, #16
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bc90      	pop	{r4, r7}
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	07fc0000 	.word	0x07fc0000

08000a30 <Parse_SHDN_IMD_HeartbeatResponse>:
	p.data = pwmState;
	return p;
}

void Parse_SHDN_IMD_HeartbeatResponse(SHDN_IMD_HeartbeatResponse_t packet, uint8_t* pwmState)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	f107 0308 	add.w	r3, r7, #8
 8000a3a:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a3e:	607a      	str	r2, [r7, #4]
	*pwmState = packet.data;
 8000a40:	7b3a      	ldrb	r2, [r7, #12]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	701a      	strb	r2, [r3, #0]
}
 8000a46:	bf00      	nop
 8000a48:	3714      	adds	r7, #20
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
	...

08000a54 <state_start_enter>:
}

state_t startState = {&state_start_enter, &state_start_iterate, &state_start_exit, "Start_s"};

void state_start_enter(fsm_t *fsm)
{
 8000a54:	b590      	push	{r4, r7, lr}
 8000a56:	b08b      	sub	sp, #44	; 0x2c
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
	if(CC_GlobalState == NULL)
 8000a5c:	4b25      	ldr	r3, [pc, #148]	; (8000af4 <state_start_enter+0xa0>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d126      	bne.n	8000ab2 <state_start_enter+0x5e>
	{
		CC_GlobalState = malloc(sizeof(CC_GlobalState_t));
 8000a64:	2030      	movs	r0, #48	; 0x30
 8000a66:	f006 fee3 	bl	8007830 <malloc>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	4b21      	ldr	r3, [pc, #132]	; (8000af4 <state_start_enter+0xa0>)
 8000a70:	601a      	str	r2, [r3, #0]
		memset(CC_GlobalState, 0, sizeof(CC_GlobalState_t));
 8000a72:	4b20      	ldr	r3, [pc, #128]	; (8000af4 <state_start_enter+0xa0>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2230      	movs	r2, #48	; 0x30
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f006 feeb 	bl	8007856 <memset>

		// As CC_GlobalState is accessible across threads, we need to use a semaphore to access it
		CC_GlobalState->sem = osSemaphoreNew(3U, 3U, NULL);
 8000a80:	4b1c      	ldr	r3, [pc, #112]	; (8000af4 <state_start_enter+0xa0>)
 8000a82:	681c      	ldr	r4, [r3, #0]
 8000a84:	2200      	movs	r2, #0
 8000a86:	2103      	movs	r1, #3
 8000a88:	2003      	movs	r0, #3
 8000a8a:	f003 fbe9 	bl	8004260 <osSemaphoreNew>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	62e3      	str	r3, [r4, #44]	; 0x2c
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8000a92:	4b18      	ldr	r3, [pc, #96]	; (8000af4 <state_start_enter+0xa0>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a98:	2120      	movs	r1, #32
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f003 fc7e 	bl	800439c <osSemaphoreAcquire>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d105      	bne.n	8000ab2 <state_start_enter+0x5e>
		{
			// TODO Bind and configure initial global states

			osSemaphoreRelease(CC_GlobalState->sem);
 8000aa6:	4b13      	ldr	r3, [pc, #76]	; (8000af4 <state_start_enter+0xa0>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aac:	4618      	mov	r0, r3
 8000aae:	f003 fcdb 	bl	8004468 <osSemaphoreRelease>
	}

	/* Set initial pin states */

	/* Initiate Startup on PDM */
	PDM_InitiateStartup_t pdmStartup = Compose_PDM_InitiateStartup();
 8000ab2:	f7ff ff0e 	bl	80008d2 <Compose_PDM_InitiateStartup>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 8000aba:	f107 030c 	add.w	r3, r7, #12
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	605a      	str	r2, [r3, #4]
 8000ac4:	609a      	str	r2, [r3, #8]
 8000ac6:	60da      	str	r2, [r3, #12]
 8000ac8:	611a      	str	r2, [r3, #16]
 8000aca:	615a      	str	r2, [r3, #20]
	{
			.ExtId = pdmStartup.id,
 8000acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	2304      	movs	r3, #4
 8000ad2:	617b      	str	r3, [r7, #20]
 8000ad4:	2304      	movs	r3, #4
 8000ad6:	61fb      	str	r3, [r7, #28]
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = sizeof(0x0),
			.TransmitGlobalTime = DISABLE,
	};
	HAL_CAN_AddTxMessage(&hcan2, &header, 0x0, &CC_GlobalState->CAN2_TxMailbox);
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <state_start_enter+0xa0>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	3308      	adds	r3, #8
 8000ade:	f107 010c 	add.w	r1, r7, #12
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	4804      	ldr	r0, [pc, #16]	; (8000af8 <state_start_enter+0xa4>)
 8000ae6:	f000 ff1c 	bl	8001922 <HAL_CAN_AddTxMessage>
}
 8000aea:	bf00      	nop
 8000aec:	372c      	adds	r7, #44	; 0x2c
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd90      	pop	{r4, r7, pc}
 8000af2:	bf00      	nop
 8000af4:	200049d0 	.word	0x200049d0
 8000af8:	200049fc 	.word	0x200049fc

08000afc <state_start_iterate>:

void state_start_iterate(fsm_t *fsm)
{
 8000afc:	b590      	push	{r4, r7, lr}
 8000afe:	b099      	sub	sp, #100	; 0x64
 8000b00:	af02      	add	r7, sp, #8
 8000b02:	6078      	str	r0, [r7, #4]
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 8000b04:	e05d      	b.n	8000bc2 <state_start_iterate+0xc6>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CANQueue, &msg, 0U, 0U) == osOK)
 8000b06:	4b35      	ldr	r3, [pc, #212]	; (8000bdc <state_start_iterate+0xe0>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	6a18      	ldr	r0, [r3, #32]
 8000b0c:	f107 0108 	add.w	r1, r7, #8
 8000b10:	2300      	movs	r3, #0
 8000b12:	2200      	movs	r2, #0
 8000b14:	f003 fd00 	bl	8004518 <osMessageQueueGet>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d151      	bne.n	8000bc2 <state_start_iterate+0xc6>
		{
			/* Packet Handler */

			/* If Startup Ok */
			if(msg.header.ExtId == Compose_CANId(0x2, 0x14, 0x0, 0x3, 0x00, 0x0))
 8000b1e:	68fc      	ldr	r4, [r7, #12]
 8000b20:	2300      	movs	r3, #0
 8000b22:	9301      	str	r3, [sp, #4]
 8000b24:	2300      	movs	r3, #0
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	2303      	movs	r3, #3
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2114      	movs	r1, #20
 8000b2e:	2002      	movs	r0, #2
 8000b30:	f7ff ff48 	bl	80009c4 <Compose_CANId>
 8000b34:	4603      	mov	r3, r0
 8000b36:	429c      	cmp	r4, r3
 8000b38:	d143      	bne.n	8000bc2 <state_start_iterate+0xc6>
			{
				/* Get Power Channel Values at Boot */
				uint32_t getPowerChannels;
				Parse_PDM_StartupOk(*((PDM_StartupOk_t*)&(msg.data)), &getPowerChannels);
 8000b3a:	f107 0308 	add.w	r3, r7, #8
 8000b3e:	331c      	adds	r3, #28
 8000b40:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000b44:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000b48:	f7ff fed7 	bl	80008fa <Parse_PDM_StartupOk>

				/* Set Power Channel Values to Enable on Start */
				uint32_t setPowerChannels;
				setPowerChannels |= 1 << getPowerChannels;
 8000b4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000b4e:	2201      	movs	r2, #1
 8000b50:	fa02 f303 	lsl.w	r3, r2, r3
 8000b54:	461a      	mov	r2, r3
 8000b56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	657b      	str	r3, [r7, #84]	; 0x54
				PDM_SelectStartup_t pdmStartup = Compose_PDM_SelectStartup(setPowerChannels);
 8000b5c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000b60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff fee4 	bl	8000930 <Compose_PDM_SelectStartup>
				CAN_TxHeaderTypeDef header =
 8000b68:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
 8000b78:	615a      	str	r2, [r3, #20]
				{
						.ExtId = pdmStartup.id,
 8000b7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
				CAN_TxHeaderTypeDef header =
 8000b7c:	637b      	str	r3, [r7, #52]	; 0x34
 8000b7e:	2304      	movs	r3, #4
 8000b80:	63bb      	str	r3, [r7, #56]	; 0x38
 8000b82:	2304      	movs	r3, #4
 8000b84:	643b      	str	r3, [r7, #64]	; 0x40
						.IDE = CAN_ID_EXT,
						.RTR = CAN_RTR_DATA,
						.DLC = sizeof(pdmStartup.data),
						.TransmitGlobalTime = DISABLE,
				};
				HAL_CAN_AddTxMessage(&hcan2, &header, pdmStartup.data, &CC_GlobalState->CAN2_TxMailbox);
 8000b86:	4b15      	ldr	r3, [pc, #84]	; (8000bdc <state_start_iterate+0xe0>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f103 0008 	add.w	r0, r3, #8
 8000b8e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000b92:	1d1a      	adds	r2, r3, #4
 8000b94:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000b98:	4603      	mov	r3, r0
 8000b9a:	4811      	ldr	r0, [pc, #68]	; (8000be0 <state_start_iterate+0xe4>)
 8000b9c:	f000 fec1 	bl	8001922 <HAL_CAN_AddTxMessage>

				/* Set Heartbeat Timers */
				CC_GlobalState->amsTicks = HAL_GetTick();
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <state_start_iterate+0xe0>)
 8000ba2:	681c      	ldr	r4, [r3, #0]
 8000ba4:	f000 fdb6 	bl	8001714 <HAL_GetTick>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	61a3      	str	r3, [r4, #24]
				CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 8000bac:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <state_start_iterate+0xe0>)
 8000bae:	681c      	ldr	r4, [r3, #0]
 8000bb0:	f000 fdb0 	bl	8001714 <HAL_GetTick>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	61e3      	str	r3, [r4, #28]

				/* Engage Idle State (Waiting for RTD) */
				fsm_changeState(fsm, &idleState, "PDM Boot Sequence Initiated");
 8000bb8:	4a0a      	ldr	r2, [pc, #40]	; (8000be4 <state_start_iterate+0xe8>)
 8000bba:	490b      	ldr	r1, [pc, #44]	; (8000be8 <state_start_iterate+0xec>)
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f7ff fdd5 	bl	800076c <fsm_changeState>
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <state_start_iterate+0xe0>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	6a1b      	ldr	r3, [r3, #32]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f003 fd17 	bl	80045fc <osMessageQueueGetCount>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d198      	bne.n	8000b06 <state_start_iterate+0xa>
			}
		}
	}
	return;
 8000bd4:	bf00      	nop
}
 8000bd6:	375c      	adds	r7, #92	; 0x5c
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd90      	pop	{r4, r7, pc}
 8000bdc:	200049d0 	.word	0x200049d0
 8000be0:	200049fc 	.word	0x200049fc
 8000be4:	08008124 	.word	0x08008124
 8000be8:	20000010 	.word	0x20000010

08000bec <state_start_exit>:

void state_start_exit(fsm_t *fsm)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	/* Wake/Ready to Idle over CAN */
	return;
 8000bf4:	bf00      	nop
}
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <state_idle_enter>:

state_t idleState = {&state_idle_enter, &state_idle_iterate, &state_idle_exit, "Idle_s"};

void state_idle_enter(fsm_t *fsm)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
	return;
 8000c08:	bf00      	nop
}
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <state_idle_iterate>:

void state_idle_iterate(fsm_t *fsm)
{
 8000c14:	b590      	push	{r4, r7, lr}
 8000c16:	b0a5      	sub	sp, #148	; 0x94
 8000c18:	af06      	add	r7, sp, #24
 8000c1a:	6078      	str	r0, [r7, #4]
	/* Check for Heartbeat Expiry */
	if((HAL_GetTick() - CC_GlobalState->amsTicks) > 100)
 8000c1c:	f000 fd7a 	bl	8001714 <HAL_GetTick>
 8000c20:	4602      	mov	r2, r0
 8000c22:	4b69      	ldr	r3, [pc, #420]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	2b64      	cmp	r3, #100	; 0x64
 8000c2c:	d92c      	bls.n	8000c88 <state_idle_iterate+0x74>
	{
		/* AMS Heartbeat Expiry - Fatal Shutdown */
		CC_FatalShutdown_t fatalShutdown = Compose_CC_FatalShutdown();
 8000c2e:	f7ff fd2c 	bl	800068a <Compose_CC_FatalShutdown>
 8000c32:	4603      	mov	r3, r0
 8000c34:	677b      	str	r3, [r7, #116]	; 0x74
		CAN_TxHeaderTypeDef header =
 8000c36:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]
 8000c46:	615a      	str	r2, [r3, #20]
		{
				.ExtId = fatalShutdown.id,
 8000c48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
		CAN_TxHeaderTypeDef header =
 8000c4a:	663b      	str	r3, [r7, #96]	; 0x60
 8000c4c:	2304      	movs	r3, #4
 8000c4e:	667b      	str	r3, [r7, #100]	; 0x64
 8000c50:	2304      	movs	r3, #4
 8000c52:	66fb      	str	r3, [r7, #108]	; 0x6c
				.IDE = CAN_ID_EXT,
				.RTR = CAN_RTR_DATA,
				.DLC = sizeof(0x0),
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&hcan1, &header, 0x0, &CC_GlobalState->CAN1_TxMailbox);
 8000c54:	4b5c      	ldr	r3, [pc, #368]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	485b      	ldr	r0, [pc, #364]	; (8000dcc <state_idle_iterate+0x1b8>)
 8000c60:	f000 fe5f 	bl	8001922 <HAL_CAN_AddTxMessage>
		HAL_CAN_AddTxMessage(&hcan2, &header, 0x0, &CC_GlobalState->CAN2_TxMailbox);
 8000c64:	4b58      	ldr	r3, [pc, #352]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	3308      	adds	r3, #8
 8000c6a:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8000c6e:	2200      	movs	r2, #0
 8000c70:	4857      	ldr	r0, [pc, #348]	; (8000dd0 <state_idle_iterate+0x1bc>)
 8000c72:	f000 fe56 	bl	8001922 <HAL_CAN_AddTxMessage>
		HAL_CAN_AddTxMessage(&hcan3, &header, 0x0, &CC_GlobalState->CAN3_TxMailbox);
 8000c76:	4b54      	ldr	r3, [pc, #336]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	3310      	adds	r3, #16
 8000c7c:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8000c80:	2200      	movs	r2, #0
 8000c82:	4854      	ldr	r0, [pc, #336]	; (8000dd4 <state_idle_iterate+0x1c0>)
 8000c84:	f000 fe4d 	bl	8001922 <HAL_CAN_AddTxMessage>
	}
	if((HAL_GetTick() - CC_GlobalState->shutdownImdTicks) > 100)
 8000c88:	f000 fd44 	bl	8001714 <HAL_GetTick>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	4b4e      	ldr	r3, [pc, #312]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	69db      	ldr	r3, [r3, #28]
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	2b64      	cmp	r3, #100	; 0x64
 8000c98:	f240 8088 	bls.w	8000dac <state_idle_iterate+0x198>
	{
		/* Shutdown IMD Heartbeat Expiry - Fatal Shutdown */
		CC_FatalShutdown_t fatalShutdown = Compose_CC_FatalShutdown();
 8000c9c:	f7ff fcf5 	bl	800068a <Compose_CC_FatalShutdown>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	65bb      	str	r3, [r7, #88]	; 0x58
		CAN_TxHeaderTypeDef header =
 8000ca4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
 8000cb2:	611a      	str	r2, [r3, #16]
 8000cb4:	615a      	str	r2, [r3, #20]
		{
				.ExtId = fatalShutdown.id,
 8000cb6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		CAN_TxHeaderTypeDef header =
 8000cb8:	647b      	str	r3, [r7, #68]	; 0x44
 8000cba:	2304      	movs	r3, #4
 8000cbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8000cbe:	2304      	movs	r3, #4
 8000cc0:	653b      	str	r3, [r7, #80]	; 0x50
				.IDE = CAN_ID_EXT,
				.RTR = CAN_RTR_DATA,
				.DLC = sizeof(0x0),
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&hcan1, &header, 0x0, &CC_GlobalState->CAN1_TxMailbox);
 8000cc2:	4b41      	ldr	r3, [pc, #260]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000cca:	2200      	movs	r2, #0
 8000ccc:	483f      	ldr	r0, [pc, #252]	; (8000dcc <state_idle_iterate+0x1b8>)
 8000cce:	f000 fe28 	bl	8001922 <HAL_CAN_AddTxMessage>
		HAL_CAN_AddTxMessage(&hcan2, &header, 0x0, &CC_GlobalState->CAN2_TxMailbox);
 8000cd2:	4b3d      	ldr	r3, [pc, #244]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	3308      	adds	r3, #8
 8000cd8:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000cdc:	2200      	movs	r2, #0
 8000cde:	483c      	ldr	r0, [pc, #240]	; (8000dd0 <state_idle_iterate+0x1bc>)
 8000ce0:	f000 fe1f 	bl	8001922 <HAL_CAN_AddTxMessage>
		HAL_CAN_AddTxMessage(&hcan3, &header, 0x0, &CC_GlobalState->CAN3_TxMailbox);
 8000ce4:	4b38      	ldr	r3, [pc, #224]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	3310      	adds	r3, #16
 8000cea:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000cee:	2200      	movs	r2, #0
 8000cf0:	4838      	ldr	r0, [pc, #224]	; (8000dd4 <state_idle_iterate+0x1c0>)
 8000cf2:	f000 fe16 	bl	8001922 <HAL_CAN_AddTxMessage>
	}

	/* Check for Queued CAN Packets */
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 8000cf6:	e059      	b.n	8000dac <state_idle_iterate+0x198>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CANQueue, &msg, 0U, 0U) == osOK)
 8000cf8:	4b33      	ldr	r3, [pc, #204]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	6a18      	ldr	r0, [r3, #32]
 8000cfe:	f107 010c 	add.w	r1, r7, #12
 8000d02:	2300      	movs	r3, #0
 8000d04:	2200      	movs	r2, #0
 8000d06:	f003 fc07 	bl	8004518 <osMessageQueueGet>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d14d      	bne.n	8000dac <state_idle_iterate+0x198>
		{
			/* Packet Handler */

			/* AMS Heartbeat */
			if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 8000d10:	693c      	ldr	r4, [r7, #16]
 8000d12:	2300      	movs	r3, #0
 8000d14:	9301      	str	r3, [sp, #4]
 8000d16:	2301      	movs	r3, #1
 8000d18:	9300      	str	r3, [sp, #0]
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2110      	movs	r1, #16
 8000d20:	2001      	movs	r0, #1
 8000d22:	f7ff fe4f 	bl	80009c4 <Compose_CANId>
 8000d26:	4603      	mov	r3, r0
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d122      	bne.n	8000d72 <state_idle_iterate+0x15e>
			{
				bool HVAn; bool HVBn; bool precharge; bool HVAp; bool HVBp; uint16_t averageVoltage; uint16_t runtime;
				Parse_AMS_HeartbeatResponse(*((AMS_HeartbeatResponse_t*)&(msg.data)), &HVAn, &HVBn, &precharge, &HVAp, &HVBp, &averageVoltage, &runtime);
 8000d2c:	f107 030c 	add.w	r3, r7, #12
 8000d30:	f103 021c 	add.w	r2, r3, #28
 8000d34:	f107 013f 	add.w	r1, r7, #63	; 0x3f
 8000d38:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8000d3c:	9305      	str	r3, [sp, #20]
 8000d3e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d42:	9304      	str	r3, [sp, #16]
 8000d44:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 8000d48:	9303      	str	r3, [sp, #12]
 8000d4a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d4e:	9302      	str	r3, [sp, #8]
 8000d50:	f107 033d 	add.w	r3, r7, #61	; 0x3d
 8000d54:	9301      	str	r3, [sp, #4]
 8000d56:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 8000d5a:	9300      	str	r3, [sp, #0]
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d60:	f7ff fc3e 	bl	80005e0 <Parse_AMS_HeartbeatResponse>
				CC_GlobalState->amsTicks = HAL_GetTick();
 8000d64:	4b18      	ldr	r3, [pc, #96]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000d66:	681c      	ldr	r4, [r3, #0]
 8000d68:	f000 fcd4 	bl	8001714 <HAL_GetTick>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	61a3      	str	r3, [r4, #24]
 8000d70:	e01c      	b.n	8000dac <state_idle_iterate+0x198>
			}
			/* Shutdown IMD Heartbeat */
			else if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 8000d72:	693c      	ldr	r4, [r7, #16]
 8000d74:	2300      	movs	r3, #0
 8000d76:	9301      	str	r3, [sp, #4]
 8000d78:	2301      	movs	r3, #1
 8000d7a:	9300      	str	r3, [sp, #0]
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2110      	movs	r1, #16
 8000d82:	2001      	movs	r0, #1
 8000d84:	f7ff fe1e 	bl	80009c4 <Compose_CANId>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	429c      	cmp	r4, r3
 8000d8c:	d10e      	bne.n	8000dac <state_idle_iterate+0x198>
			{
				uint8_t pwmState;
				Parse_SHDN_IMD_HeartbeatResponse(*((SHDN_IMD_HeartbeatResponse_t*)&(msg.data)), &pwmState);
 8000d8e:	f107 030c 	add.w	r3, r7, #12
 8000d92:	331c      	adds	r3, #28
 8000d94:	f107 0235 	add.w	r2, r7, #53	; 0x35
 8000d98:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000d9c:	f7ff fe48 	bl	8000a30 <Parse_SHDN_IMD_HeartbeatResponse>
				CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 8000da0:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000da2:	681c      	ldr	r4, [r3, #0]
 8000da4:	f000 fcb6 	bl	8001714 <HAL_GetTick>
 8000da8:	4603      	mov	r3, r0
 8000daa:	61e3      	str	r3, [r4, #28]
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 8000dac:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <state_idle_iterate+0x1b4>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	6a1b      	ldr	r3, [r3, #32]
 8000db2:	4618      	mov	r0, r3
 8000db4:	f003 fc22 	bl	80045fc <osMessageQueueGetCount>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d19c      	bne.n	8000cf8 <state_idle_iterate+0xe4>

	/* If RTD Button Engaged */

	/* Enter Driving State */
	//fsm_changeState(fsm, &drivingState, "RTD Engaged");
}
 8000dbe:	bf00      	nop
 8000dc0:	377c      	adds	r7, #124	; 0x7c
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd90      	pop	{r4, r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200049d0 	.word	0x200049d0
 8000dcc:	20004a24 	.word	0x20004a24
 8000dd0:	200049fc 	.word	0x200049fc
 8000dd4:	200049d4 	.word	0x200049d4

08000dd8 <state_idle_exit>:

void state_idle_exit(fsm_t *fsm)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
	/* Broadcast RTD on all CAN lines */

	return;
 8000de0:	bf00      	nop
}
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <MX_CAN1_Init>:
CAN_HandleTypeDef hcan2;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8000df0:	4b16      	ldr	r3, [pc, #88]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000df2:	4a17      	ldr	r2, [pc, #92]	; (8000e50 <MX_CAN1_Init+0x64>)
 8000df4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000df6:	4b15      	ldr	r3, [pc, #84]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000df8:	2210      	movs	r2, #16
 8000dfa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000dfc:	4b13      	ldr	r3, [pc, #76]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e02:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000e08:	4b10      	ldr	r3, [pc, #64]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000e0e:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000e14:	4b0d      	ldr	r3, [pc, #52]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000e1a:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000e20:	4b0a      	ldr	r3, [pc, #40]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000e26:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000e2c:	4b07      	ldr	r3, [pc, #28]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000e32:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000e38:	4804      	ldr	r0, [pc, #16]	; (8000e4c <MX_CAN1_Init+0x60>)
 8000e3a:	f000 fc77 	bl	800172c <HAL_CAN_Init>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000e44:	f000 fab6 	bl	80013b4 <Error_Handler>
  }

}
 8000e48:	bf00      	nop
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20004a24 	.word	0x20004a24
 8000e50:	40006400 	.word	0x40006400

08000e54 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0

  hcan2.Instance = CAN2;
 8000e58:	4b16      	ldr	r3, [pc, #88]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e5a:	4a17      	ldr	r2, [pc, #92]	; (8000eb8 <MX_CAN2_Init+0x64>)
 8000e5c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8000e5e:	4b15      	ldr	r3, [pc, #84]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e60:	2210      	movs	r2, #16
 8000e62:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000e64:	4b13      	ldr	r3, [pc, #76]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e6a:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000e70:	4b10      	ldr	r3, [pc, #64]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000e76:	4b0f      	ldr	r3, [pc, #60]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000e7c:	4b0d      	ldr	r3, [pc, #52]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000e82:	4b0c      	ldr	r3, [pc, #48]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000e88:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000e8e:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000e94:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000e9a:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000ea0:	4804      	ldr	r0, [pc, #16]	; (8000eb4 <MX_CAN2_Init+0x60>)
 8000ea2:	f000 fc43 	bl	800172c <HAL_CAN_Init>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8000eac:	f000 fa82 	bl	80013b4 <Error_Handler>
  }

}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	200049fc 	.word	0x200049fc
 8000eb8:	40006800 	.word	0x40006800

08000ebc <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0

  hcan3.Instance = CAN3;
 8000ec0:	4b16      	ldr	r3, [pc, #88]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000ec2:	4a17      	ldr	r2, [pc, #92]	; (8000f20 <MX_CAN3_Init+0x64>)
 8000ec4:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 16;
 8000ec6:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000ec8:	2210      	movs	r2, #16
 8000eca:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8000ecc:	4b13      	ldr	r3, [pc, #76]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ed2:	4b12      	ldr	r3, [pc, #72]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000ed8:	4b10      	ldr	r3, [pc, #64]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000ede:	4b0f      	ldr	r3, [pc, #60]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 8000eea:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8000ef0:	4b0a      	ldr	r3, [pc, #40]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 8000ef6:	4b09      	ldr	r3, [pc, #36]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 8000efc:	4b07      	ldr	r3, [pc, #28]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 8000f02:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 8000f08:	4804      	ldr	r0, [pc, #16]	; (8000f1c <MX_CAN3_Init+0x60>)
 8000f0a:	f000 fc0f 	bl	800172c <HAL_CAN_Init>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_CAN3_Init+0x5c>
  {
    Error_Handler();
 8000f14:	f000 fa4e 	bl	80013b4 <Error_Handler>
  }

}
 8000f18:	bf00      	nop
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	200049d4 	.word	0x200049d4
 8000f20:	40003400 	.word	0x40003400

08000f24 <HAL_CAN_MspInit>:
static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
static uint32_t HAL_RCC_CAN3_CLK_ENABLED=0;
static uint32_t HAL_RCC_CAN2_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b092      	sub	sp, #72	; 0x48
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a7e      	ldr	r2, [pc, #504]	; (800113c <HAL_CAN_MspInit+0x218>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d132      	bne.n	8000fac <HAL_CAN_MspInit+0x88>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000f46:	4b7e      	ldr	r3, [pc, #504]	; (8001140 <HAL_CAN_MspInit+0x21c>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	4a7c      	ldr	r2, [pc, #496]	; (8001140 <HAL_CAN_MspInit+0x21c>)
 8000f4e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000f50:	4b7b      	ldr	r3, [pc, #492]	; (8001140 <HAL_CAN_MspInit+0x21c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d10b      	bne.n	8000f70 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000f58:	4b7a      	ldr	r3, [pc, #488]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5c:	4a79      	ldr	r2, [pc, #484]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000f5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f62:	6413      	str	r3, [r2, #64]	; 0x40
 8000f64:	4b77      	ldr	r3, [pc, #476]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f6c:	633b      	str	r3, [r7, #48]	; 0x30
 8000f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f70:	4b74      	ldr	r3, [pc, #464]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f74:	4a73      	ldr	r2, [pc, #460]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7c:	4b71      	ldr	r3, [pc, #452]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f80:	f003 0301 	and.w	r3, r3, #1
 8000f84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f88:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000f8c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f96:	2303      	movs	r3, #3
 8000f98:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f9a:	2309      	movs	r3, #9
 8000f9c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4868      	ldr	r0, [pc, #416]	; (8001148 <HAL_CAN_MspInit+0x224>)
 8000fa6:	f000 fe79 	bl	8001c9c <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 8000faa:	e0c2      	b.n	8001132 <HAL_CAN_MspInit+0x20e>
  else if(canHandle->Instance==CAN2)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a66      	ldr	r2, [pc, #408]	; (800114c <HAL_CAN_MspInit+0x228>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d15c      	bne.n	8001070 <HAL_CAN_MspInit+0x14c>
    HAL_RCC_CAN3_CLK_ENABLED++;
 8000fb6:	4b66      	ldr	r3, [pc, #408]	; (8001150 <HAL_CAN_MspInit+0x22c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	4a64      	ldr	r2, [pc, #400]	; (8001150 <HAL_CAN_MspInit+0x22c>)
 8000fbe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN3_CLK_ENABLED==1){
 8000fc0:	4b63      	ldr	r3, [pc, #396]	; (8001150 <HAL_CAN_MspInit+0x22c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d10b      	bne.n	8000fe0 <HAL_CAN_MspInit+0xbc>
      __HAL_RCC_CAN3_CLK_ENABLE();
 8000fc8:	4b5e      	ldr	r3, [pc, #376]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fcc:	4a5d      	ldr	r2, [pc, #372]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000fce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fd2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fd4:	4b5b      	ldr	r3, [pc, #364]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
    HAL_RCC_CAN2_CLK_ENABLED++;
 8000fe0:	4b5c      	ldr	r3, [pc, #368]	; (8001154 <HAL_CAN_MspInit+0x230>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	4a5b      	ldr	r2, [pc, #364]	; (8001154 <HAL_CAN_MspInit+0x230>)
 8000fe8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN2_CLK_ENABLED==1){
 8000fea:	4b5a      	ldr	r3, [pc, #360]	; (8001154 <HAL_CAN_MspInit+0x230>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d10b      	bne.n	800100a <HAL_CAN_MspInit+0xe6>
      __HAL_RCC_CAN2_CLK_ENABLE();
 8000ff2:	4b54      	ldr	r3, [pc, #336]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff6:	4a53      	ldr	r2, [pc, #332]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8000ff8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000ffc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ffe:	4b51      	ldr	r3, [pc, #324]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8001000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001002:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001006:	627b      	str	r3, [r7, #36]	; 0x24
 8001008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_RCC_CAN1_CLK_ENABLED++;
 800100a:	4b4d      	ldr	r3, [pc, #308]	; (8001140 <HAL_CAN_MspInit+0x21c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	3301      	adds	r3, #1
 8001010:	4a4b      	ldr	r2, [pc, #300]	; (8001140 <HAL_CAN_MspInit+0x21c>)
 8001012:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001014:	4b4a      	ldr	r3, [pc, #296]	; (8001140 <HAL_CAN_MspInit+0x21c>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b01      	cmp	r3, #1
 800101a:	d10b      	bne.n	8001034 <HAL_CAN_MspInit+0x110>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800101c:	4b49      	ldr	r3, [pc, #292]	; (8001144 <HAL_CAN_MspInit+0x220>)
 800101e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001020:	4a48      	ldr	r2, [pc, #288]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8001022:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001026:	6413      	str	r3, [r2, #64]	; 0x40
 8001028:	4b46      	ldr	r3, [pc, #280]	; (8001144 <HAL_CAN_MspInit+0x220>)
 800102a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001030:	623b      	str	r3, [r7, #32]
 8001032:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001034:	4b43      	ldr	r3, [pc, #268]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8001036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001038:	4a42      	ldr	r2, [pc, #264]	; (8001144 <HAL_CAN_MspInit+0x220>)
 800103a:	f043 0302 	orr.w	r3, r3, #2
 800103e:	6313      	str	r3, [r2, #48]	; 0x30
 8001040:	4b40      	ldr	r3, [pc, #256]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8001042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001044:	f003 0302 	and.w	r3, r3, #2
 8001048:	61fb      	str	r3, [r7, #28]
 800104a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800104c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001050:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001052:	2302      	movs	r3, #2
 8001054:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105a:	2303      	movs	r3, #3
 800105c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800105e:	2309      	movs	r3, #9
 8001060:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001062:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001066:	4619      	mov	r1, r3
 8001068:	483b      	ldr	r0, [pc, #236]	; (8001158 <HAL_CAN_MspInit+0x234>)
 800106a:	f000 fe17 	bl	8001c9c <HAL_GPIO_Init>
}
 800106e:	e060      	b.n	8001132 <HAL_CAN_MspInit+0x20e>
  else if(canHandle->Instance==CAN3)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a39      	ldr	r2, [pc, #228]	; (800115c <HAL_CAN_MspInit+0x238>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d15b      	bne.n	8001132 <HAL_CAN_MspInit+0x20e>
    HAL_RCC_CAN3_CLK_ENABLED++;
 800107a:	4b35      	ldr	r3, [pc, #212]	; (8001150 <HAL_CAN_MspInit+0x22c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	3301      	adds	r3, #1
 8001080:	4a33      	ldr	r2, [pc, #204]	; (8001150 <HAL_CAN_MspInit+0x22c>)
 8001082:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN3_CLK_ENABLED==1){
 8001084:	4b32      	ldr	r3, [pc, #200]	; (8001150 <HAL_CAN_MspInit+0x22c>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d10b      	bne.n	80010a4 <HAL_CAN_MspInit+0x180>
      __HAL_RCC_CAN3_CLK_ENABLE();
 800108c:	4b2d      	ldr	r3, [pc, #180]	; (8001144 <HAL_CAN_MspInit+0x220>)
 800108e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001090:	4a2c      	ldr	r2, [pc, #176]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8001092:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001096:	6413      	str	r3, [r2, #64]	; 0x40
 8001098:	4b2a      	ldr	r3, [pc, #168]	; (8001144 <HAL_CAN_MspInit+0x220>)
 800109a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010a0:	61bb      	str	r3, [r7, #24]
 80010a2:	69bb      	ldr	r3, [r7, #24]
    HAL_RCC_CAN2_CLK_ENABLED++;
 80010a4:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <HAL_CAN_MspInit+0x230>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	3301      	adds	r3, #1
 80010aa:	4a2a      	ldr	r2, [pc, #168]	; (8001154 <HAL_CAN_MspInit+0x230>)
 80010ac:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN2_CLK_ENABLED==1){
 80010ae:	4b29      	ldr	r3, [pc, #164]	; (8001154 <HAL_CAN_MspInit+0x230>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d10b      	bne.n	80010ce <HAL_CAN_MspInit+0x1aa>
      __HAL_RCC_CAN2_CLK_ENABLE();
 80010b6:	4b23      	ldr	r3, [pc, #140]	; (8001144 <HAL_CAN_MspInit+0x220>)
 80010b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ba:	4a22      	ldr	r2, [pc, #136]	; (8001144 <HAL_CAN_MspInit+0x220>)
 80010bc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010c0:	6413      	str	r3, [r2, #64]	; 0x40
 80010c2:	4b20      	ldr	r3, [pc, #128]	; (8001144 <HAL_CAN_MspInit+0x220>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80010ca:	617b      	str	r3, [r7, #20]
 80010cc:	697b      	ldr	r3, [r7, #20]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <HAL_CAN_MspInit+0x21c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	3301      	adds	r3, #1
 80010d4:	4a1a      	ldr	r2, [pc, #104]	; (8001140 <HAL_CAN_MspInit+0x21c>)
 80010d6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80010d8:	4b19      	ldr	r3, [pc, #100]	; (8001140 <HAL_CAN_MspInit+0x21c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d10b      	bne.n	80010f8 <HAL_CAN_MspInit+0x1d4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80010e0:	4b18      	ldr	r3, [pc, #96]	; (8001144 <HAL_CAN_MspInit+0x220>)
 80010e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e4:	4a17      	ldr	r2, [pc, #92]	; (8001144 <HAL_CAN_MspInit+0x220>)
 80010e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010ea:	6413      	str	r3, [r2, #64]	; 0x40
 80010ec:	4b15      	ldr	r3, [pc, #84]	; (8001144 <HAL_CAN_MspInit+0x220>)
 80010ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f4:	613b      	str	r3, [r7, #16]
 80010f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <HAL_CAN_MspInit+0x220>)
 80010fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fc:	4a11      	ldr	r2, [pc, #68]	; (8001144 <HAL_CAN_MspInit+0x220>)
 80010fe:	f043 0301 	orr.w	r3, r3, #1
 8001102:	6313      	str	r3, [r2, #48]	; 0x30
 8001104:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <HAL_CAN_MspInit+0x220>)
 8001106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8001110:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001114:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001116:	2302      	movs	r3, #2
 8001118:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111e:	2303      	movs	r3, #3
 8001120:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8001122:	230b      	movs	r3, #11
 8001124:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001126:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800112a:	4619      	mov	r1, r3
 800112c:	4806      	ldr	r0, [pc, #24]	; (8001148 <HAL_CAN_MspInit+0x224>)
 800112e:	f000 fdb5 	bl	8001c9c <HAL_GPIO_Init>
}
 8001132:	bf00      	nop
 8001134:	3748      	adds	r7, #72	; 0x48
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40006400 	.word	0x40006400
 8001140:	200000b0 	.word	0x200000b0
 8001144:	40023800 	.word	0x40023800
 8001148:	40020000 	.word	0x40020000
 800114c:	40006800 	.word	0x40006800
 8001150:	200000b4 	.word	0x200000b4
 8001154:	200000b8 	.word	0x200000b8
 8001158:	40020400 	.word	0x40020400
 800115c:	40003400 	.word	0x40003400

08001160 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001164:	4a04      	ldr	r2, [pc, #16]	; (8001178 <MX_FREERTOS_Init+0x18>)
 8001166:	2100      	movs	r1, #0
 8001168:	4804      	ldr	r0, [pc, #16]	; (800117c <MX_FREERTOS_Init+0x1c>)
 800116a:	f002 ffa5 	bl	80040b8 <osThreadNew>
 800116e:	4602      	mov	r2, r0
 8001170:	4b03      	ldr	r3, [pc, #12]	; (8001180 <MX_FREERTOS_Init+0x20>)
 8001172:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001174:	bf00      	nop
 8001176:	bd80      	pop	{r7, pc}
 8001178:	08008184 	.word	0x08008184
 800117c:	08001185 	.word	0x08001185
 8001180:	20004a4c 	.word	0x20004a4c

08001184 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800118c:	2001      	movs	r0, #1
 800118e:	f003 f839 	bl	8004204 <osDelay>
 8001192:	e7fb      	b.n	800118c <StartDefaultTask+0x8>

08001194 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119a:	4b0f      	ldr	r3, [pc, #60]	; (80011d8 <MX_GPIO_Init+0x44>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	4a0e      	ldr	r2, [pc, #56]	; (80011d8 <MX_GPIO_Init+0x44>)
 80011a0:	f043 0302 	orr.w	r3, r3, #2
 80011a4:	6313      	str	r3, [r2, #48]	; 0x30
 80011a6:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <MX_GPIO_Init+0x44>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <MX_GPIO_Init+0x44>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	4a08      	ldr	r2, [pc, #32]	; (80011d8 <MX_GPIO_Init+0x44>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	6313      	str	r3, [r2, #48]	; 0x30
 80011be:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <MX_GPIO_Init+0x44>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	603b      	str	r3, [r7, #0]
 80011c8:	683b      	ldr	r3, [r7, #0]

}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	40023800 	.word	0x40023800

080011dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e2:	f000 fa76 	bl	80016d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e6:	f000 f821 	bl	800122c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ea:	f7ff ffd3 	bl	8001194 <MX_GPIO_Init>
  MX_CAN1_Init();
 80011ee:	f7ff fdfd 	bl	8000dec <MX_CAN1_Init>
  MX_USART3_UART_Init();
 80011f2:	f000 f9d1 	bl	8001598 <MX_USART3_UART_Init>
  MX_CAN2_Init();
 80011f6:	f7ff fe2d 	bl	8000e54 <MX_CAN2_Init>
  MX_CAN3_Init();
 80011fa:	f7ff fe5f 	bl	8000ebc <MX_CAN3_Init>
  /* USER CODE BEGIN 2 */

	//Create FSM instance
	fsm_t *fsm = fsm_new(&startState);
 80011fe:	4808      	ldr	r0, [pc, #32]	; (8001220 <main+0x44>)
 8001200:	f7ff fa57 	bl	80006b2 <fsm_new>
 8001204:	6078      	str	r0, [r7, #4]

	// Create a new thread, where our FSM will run.
	osThreadNew(fsm_thread_mainLoop, fsm, &fsmThreadAttr);
 8001206:	4a07      	ldr	r2, [pc, #28]	; (8001224 <main+0x48>)
 8001208:	6879      	ldr	r1, [r7, #4]
 800120a:	4807      	ldr	r0, [pc, #28]	; (8001228 <main+0x4c>)
 800120c:	f002 ff54 	bl	80040b8 <osThreadNew>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001210:	f002 fee8 	bl	8003fe4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001214:	f7ff ffa4 	bl	8001160 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001218:	f002 ff18 	bl	800404c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800121c:	e7fe      	b.n	800121c <main+0x40>
 800121e:	bf00      	nop
 8001220:	20000000 	.word	0x20000000
 8001224:	080081a8 	.word	0x080081a8
 8001228:	08001349 	.word	0x08001349

0800122c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b0b8      	sub	sp, #224	; 0xe0
 8001230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001232:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001236:	2234      	movs	r2, #52	; 0x34
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f006 fb0b 	bl	8007856 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001240:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001250:	f107 0308 	add.w	r3, r7, #8
 8001254:	2290      	movs	r2, #144	; 0x90
 8001256:	2100      	movs	r1, #0
 8001258:	4618      	mov	r0, r3
 800125a:	f006 fafc 	bl	8007856 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800125e:	4b2e      	ldr	r3, [pc, #184]	; (8001318 <SystemClock_Config+0xec>)
 8001260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001262:	4a2d      	ldr	r2, [pc, #180]	; (8001318 <SystemClock_Config+0xec>)
 8001264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001268:	6413      	str	r3, [r2, #64]	; 0x40
 800126a:	4b2b      	ldr	r3, [pc, #172]	; (8001318 <SystemClock_Config+0xec>)
 800126c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001276:	4b29      	ldr	r3, [pc, #164]	; (800131c <SystemClock_Config+0xf0>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800127e:	4a27      	ldr	r2, [pc, #156]	; (800131c <SystemClock_Config+0xf0>)
 8001280:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001284:	6013      	str	r3, [r2, #0]
 8001286:	4b25      	ldr	r3, [pc, #148]	; (800131c <SystemClock_Config+0xf0>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001292:	2302      	movs	r3, #2
 8001294:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001298:	2301      	movs	r3, #1
 800129a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800129e:	2310      	movs	r3, #16
 80012a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012a4:	2300      	movs	r3, #0
 80012a6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012aa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 fe9e 	bl	8001ff0 <HAL_RCC_OscConfig>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0x92>
  {
    Error_Handler();
 80012ba:	f000 f87b 	bl	80013b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012be:	230f      	movs	r3, #15
 80012c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012dc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f001 f932 	bl	800254c <HAL_RCC_ClockConfig>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012ee:	f000 f861 	bl	80013b4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80012f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012f6:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80012f8:	2300      	movs	r3, #0
 80012fa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012fc:	f107 0308 	add.w	r3, r7, #8
 8001300:	4618      	mov	r0, r3
 8001302:	f001 fb27 	bl	8002954 <HAL_RCCEx_PeriphCLKConfig>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800130c:	f000 f852 	bl	80013b4 <Error_Handler>
  }
}
 8001310:	bf00      	nop
 8001312:	37e0      	adds	r7, #224	; 0xe0
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40023800 	.word	0x40023800
 800131c:	40007000 	.word	0x40007000

08001320 <CC_LogInfo>:
 * @param Subsystem of error eg. "CAN SEND"
 * @param error Full error string
 * @retval None
 */
void CC_LogInfo(char* msg, size_t length)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)msg, length, HAL_MAX_DELAY);
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	b29a      	uxth	r2, r3
 800132e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	4803      	ldr	r0, [pc, #12]	; (8001344 <CC_LogInfo+0x24>)
 8001336:	f002 f9af 	bl	8003698 <HAL_UART_Transmit>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20004a90 	.word	0x20004a90

08001348 <fsm_thread_mainLoop>:
 * @brief FSM thread main loop task for RTOS
 * @param fsm the FSM object passed to the loop
 * @retval None
 */
__NO_RETURN void fsm_thread_mainLoop(void *fsm)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	CC_LogInfo("Entering FSM Thread\r\n", strlen("Entering FSM Thread\r\n"));
 8001350:	2115      	movs	r1, #21
 8001352:	480b      	ldr	r0, [pc, #44]	; (8001380 <fsm_thread_mainLoop+0x38>)
 8001354:	f7ff ffe4 	bl	8001320 <CC_LogInfo>
	// Reset our FSM in idleState, as we are just starting
	fsm_setLogFunction(fsm, &CC_LogInfo);
 8001358:	490a      	ldr	r1, [pc, #40]	; (8001384 <fsm_thread_mainLoop+0x3c>)
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fa9c 	bl	8000898 <fsm_setLogFunction>
	fsm_reset(fsm, &startState);
 8001360:	4909      	ldr	r1, [pc, #36]	; (8001388 <fsm_thread_mainLoop+0x40>)
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff fa4c 	bl	8000800 <fsm_reset>
	for(;;)
	{
		CC_LogInfo("test\r\n", 6);
 8001368:	2106      	movs	r1, #6
 800136a:	4808      	ldr	r0, [pc, #32]	; (800138c <fsm_thread_mainLoop+0x44>)
 800136c:	f7ff ffd8 	bl	8001320 <CC_LogInfo>
		osDelay(100);
 8001370:	2064      	movs	r0, #100	; 0x64
 8001372:	f002 ff47 	bl	8004204 <osDelay>
		fsm_iterate(fsm);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff f9d4 	bl	8000724 <fsm_iterate>
		CC_LogInfo("test\r\n", 6);
 800137c:	e7f4      	b.n	8001368 <fsm_thread_mainLoop+0x20>
 800137e:	bf00      	nop
 8001380:	0800814c 	.word	0x0800814c
 8001384:	08001321 	.word	0x08001321
 8001388:	20000000 	.word	0x20000000
 800138c:	08008164 	.word	0x08008164

08001390 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a04      	ldr	r2, [pc, #16]	; (80013b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d101      	bne.n	80013a6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013a2:	f000 f9a3 	bl	80016ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40001400 	.word	0x40001400

080013b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013b8:	bf00      	nop
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
	...

080013c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <HAL_MspInit+0x44>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ce:	4a0e      	ldr	r2, [pc, #56]	; (8001408 <HAL_MspInit+0x44>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d4:	6413      	str	r3, [r2, #64]	; 0x40
 80013d6:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <HAL_MspInit+0x44>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <HAL_MspInit+0x44>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	4a08      	ldr	r2, [pc, #32]	; (8001408 <HAL_MspInit+0x44>)
 80013e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013ec:	6453      	str	r3, [r2, #68]	; 0x44
 80013ee:	4b06      	ldr	r3, [pc, #24]	; (8001408 <HAL_MspInit+0x44>)
 80013f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40023800 	.word	0x40023800

0800140c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08c      	sub	sp, #48	; 0x30
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 800141c:	2200      	movs	r2, #0
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	2037      	movs	r0, #55	; 0x37
 8001422:	f000 fc11 	bl	8001c48 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001426:	2037      	movs	r0, #55	; 0x37
 8001428:	f000 fc2a 	bl	8001c80 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800142c:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <HAL_InitTick+0x9c>)
 800142e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001430:	4a1d      	ldr	r2, [pc, #116]	; (80014a8 <HAL_InitTick+0x9c>)
 8001432:	f043 0320 	orr.w	r3, r3, #32
 8001436:	6413      	str	r3, [r2, #64]	; 0x40
 8001438:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <HAL_InitTick+0x9c>)
 800143a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143c:	f003 0320 	and.w	r3, r3, #32
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001444:	f107 0210 	add.w	r2, r7, #16
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	4611      	mov	r1, r2
 800144e:	4618      	mov	r0, r3
 8001450:	f001 fa4e 	bl	80028f0 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001454:	f001 fa24 	bl	80028a0 <HAL_RCC_GetPCLK1Freq>
 8001458:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800145a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800145c:	4a13      	ldr	r2, [pc, #76]	; (80014ac <HAL_InitTick+0xa0>)
 800145e:	fba2 2303 	umull	r2, r3, r2, r3
 8001462:	0c9b      	lsrs	r3, r3, #18
 8001464:	3b01      	subs	r3, #1
 8001466:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001468:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <HAL_InitTick+0xa4>)
 800146a:	4a12      	ldr	r2, [pc, #72]	; (80014b4 <HAL_InitTick+0xa8>)
 800146c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <HAL_InitTick+0xa4>)
 8001470:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001474:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001476:	4a0e      	ldr	r2, [pc, #56]	; (80014b0 <HAL_InitTick+0xa4>)
 8001478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800147a:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <HAL_InitTick+0xa4>)
 800147e:	2200      	movs	r2, #0
 8001480:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001482:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <HAL_InitTick+0xa4>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8001488:	4809      	ldr	r0, [pc, #36]	; (80014b0 <HAL_InitTick+0xa4>)
 800148a:	f001 fe51 	bl	8003130 <HAL_TIM_Base_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d104      	bne.n	800149e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8001494:	4806      	ldr	r0, [pc, #24]	; (80014b0 <HAL_InitTick+0xa4>)
 8001496:	f001 fe81 	bl	800319c <HAL_TIM_Base_Start_IT>
 800149a:	4603      	mov	r3, r0
 800149c:	e000      	b.n	80014a0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3730      	adds	r7, #48	; 0x30
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40023800 	.word	0x40023800
 80014ac:	431bde83 	.word	0x431bde83
 80014b0:	20004a50 	.word	0x20004a50
 80014b4:	40001400 	.word	0x40001400

080014b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr

080014c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ca:	e7fe      	b.n	80014ca <HardFault_Handler+0x4>

080014cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d0:	e7fe      	b.n	80014d0 <MemManage_Handler+0x4>

080014d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d6:	e7fe      	b.n	80014d6 <BusFault_Handler+0x4>

080014d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014dc:	e7fe      	b.n	80014dc <UsageFault_Handler+0x4>

080014de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80014f0:	4802      	ldr	r0, [pc, #8]	; (80014fc <TIM7_IRQHandler+0x10>)
 80014f2:	f001 fe7d 	bl	80031f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20004a50 	.word	0x20004a50

08001500 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001508:	4a14      	ldr	r2, [pc, #80]	; (800155c <_sbrk+0x5c>)
 800150a:	4b15      	ldr	r3, [pc, #84]	; (8001560 <_sbrk+0x60>)
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001514:	4b13      	ldr	r3, [pc, #76]	; (8001564 <_sbrk+0x64>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d102      	bne.n	8001522 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800151c:	4b11      	ldr	r3, [pc, #68]	; (8001564 <_sbrk+0x64>)
 800151e:	4a12      	ldr	r2, [pc, #72]	; (8001568 <_sbrk+0x68>)
 8001520:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001522:	4b10      	ldr	r3, [pc, #64]	; (8001564 <_sbrk+0x64>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4413      	add	r3, r2
 800152a:	693a      	ldr	r2, [r7, #16]
 800152c:	429a      	cmp	r2, r3
 800152e:	d207      	bcs.n	8001540 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001530:	f006 f954 	bl	80077dc <__errno>
 8001534:	4602      	mov	r2, r0
 8001536:	230c      	movs	r3, #12
 8001538:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800153a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800153e:	e009      	b.n	8001554 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001540:	4b08      	ldr	r3, [pc, #32]	; (8001564 <_sbrk+0x64>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001546:	4b07      	ldr	r3, [pc, #28]	; (8001564 <_sbrk+0x64>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4413      	add	r3, r2
 800154e:	4a05      	ldr	r2, [pc, #20]	; (8001564 <_sbrk+0x64>)
 8001550:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001552:	68fb      	ldr	r3, [r7, #12]
}
 8001554:	4618      	mov	r0, r3
 8001556:	3718      	adds	r7, #24
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20080000 	.word	0x20080000
 8001560:	00000400 	.word	0x00000400
 8001564:	200000bc 	.word	0x200000bc
 8001568:	20004b58 	.word	0x20004b58

0800156c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001570:	4b08      	ldr	r3, [pc, #32]	; (8001594 <SystemInit+0x28>)
 8001572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001576:	4a07      	ldr	r2, [pc, #28]	; (8001594 <SystemInit+0x28>)
 8001578:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800157c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001580:	4b04      	ldr	r3, [pc, #16]	; (8001594 <SystemInit+0x28>)
 8001582:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001586:	609a      	str	r2, [r3, #8]
#endif
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800159c:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 800159e:	4a15      	ldr	r2, [pc, #84]	; (80015f4 <MX_USART3_UART_Init+0x5c>)
 80015a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015a2:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015aa:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015be:	220c      	movs	r2, #12
 80015c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015c8:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ce:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015da:	4805      	ldr	r0, [pc, #20]	; (80015f0 <MX_USART3_UART_Init+0x58>)
 80015dc:	f002 f80e 	bl	80035fc <HAL_UART_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80015e6:	f7ff fee5 	bl	80013b4 <Error_Handler>
  }

}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20004a90 	.word	0x20004a90
 80015f4:	40004800 	.word	0x40004800

080015f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08a      	sub	sp, #40	; 0x28
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a17      	ldr	r2, [pc, #92]	; (8001674 <HAL_UART_MspInit+0x7c>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d128      	bne.n	800166c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800161a:	4b17      	ldr	r3, [pc, #92]	; (8001678 <HAL_UART_MspInit+0x80>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a16      	ldr	r2, [pc, #88]	; (8001678 <HAL_UART_MspInit+0x80>)
 8001620:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
 8001626:	4b14      	ldr	r3, [pc, #80]	; (8001678 <HAL_UART_MspInit+0x80>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001632:	4b11      	ldr	r3, [pc, #68]	; (8001678 <HAL_UART_MspInit+0x80>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a10      	ldr	r2, [pc, #64]	; (8001678 <HAL_UART_MspInit+0x80>)
 8001638:	f043 0302 	orr.w	r3, r3, #2
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <HAL_UART_MspInit+0x80>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800164a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800164e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001658:	2303      	movs	r3, #3
 800165a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800165c:	2307      	movs	r3, #7
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	4619      	mov	r1, r3
 8001666:	4805      	ldr	r0, [pc, #20]	; (800167c <HAL_UART_MspInit+0x84>)
 8001668:	f000 fb18 	bl	8001c9c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800166c:	bf00      	nop
 800166e:	3728      	adds	r7, #40	; 0x28
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40004800 	.word	0x40004800
 8001678:	40023800 	.word	0x40023800
 800167c:	40020400 	.word	0x40020400

08001680 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001680:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001684:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001686:	e003      	b.n	8001690 <LoopCopyDataInit>

08001688 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001688:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800168a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800168c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800168e:	3104      	adds	r1, #4

08001690 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001690:	480b      	ldr	r0, [pc, #44]	; (80016c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001692:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001694:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001696:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001698:	d3f6      	bcc.n	8001688 <CopyDataInit>
  ldr  r2, =_sbss
 800169a:	4a0b      	ldr	r2, [pc, #44]	; (80016c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800169c:	e002      	b.n	80016a4 <LoopFillZerobss>

0800169e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800169e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80016a0:	f842 3b04 	str.w	r3, [r2], #4

080016a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80016a4:	4b09      	ldr	r3, [pc, #36]	; (80016cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80016a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80016a8:	d3f9      	bcc.n	800169e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016aa:	f7ff ff5f 	bl	800156c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016ae:	f006 f89b 	bl	80077e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016b2:	f7ff fd93 	bl	80011dc <main>
  bx  lr    
 80016b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016b8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80016bc:	08008228 	.word	0x08008228
  ldr  r0, =_sdata
 80016c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80016c4:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 80016c8:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 80016cc:	20004b58 	.word	0x20004b58

080016d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016d0:	e7fe      	b.n	80016d0 <ADC_IRQHandler>

080016d2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016d6:	2003      	movs	r0, #3
 80016d8:	f000 faab 	bl	8001c32 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016dc:	2000      	movs	r0, #0
 80016de:	f7ff fe95 	bl	800140c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80016e2:	f7ff fe6f 	bl	80013c4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <HAL_IncTick+0x20>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b06      	ldr	r3, [pc, #24]	; (8001710 <HAL_IncTick+0x24>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4413      	add	r3, r2
 80016fc:	4a04      	ldr	r2, [pc, #16]	; (8001710 <HAL_IncTick+0x24>)
 80016fe:	6013      	str	r3, [r2, #0]
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	20000028 	.word	0x20000028
 8001710:	20004b10 	.word	0x20004b10

08001714 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  return uwTick;
 8001718:	4b03      	ldr	r3, [pc, #12]	; (8001728 <HAL_GetTick+0x14>)
 800171a:	681b      	ldr	r3, [r3, #0]
}
 800171c:	4618      	mov	r0, r3
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	20004b10 	.word	0x20004b10

0800172c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e0ed      	b.n	800191a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d102      	bne.n	8001750 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f7ff fbea 	bl	8000f24 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0202 	bic.w	r2, r2, #2
 800175e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001760:	f7ff ffd8 	bl	8001714 <HAL_GetTick>
 8001764:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001766:	e012      	b.n	800178e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001768:	f7ff ffd4 	bl	8001714 <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	2b0a      	cmp	r3, #10
 8001774:	d90b      	bls.n	800178e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2205      	movs	r2, #5
 8001786:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e0c5      	b.n	800191a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d1e5      	bne.n	8001768 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f042 0201 	orr.w	r2, r2, #1
 80017aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017ac:	f7ff ffb2 	bl	8001714 <HAL_GetTick>
 80017b0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80017b2:	e012      	b.n	80017da <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017b4:	f7ff ffae 	bl	8001714 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b0a      	cmp	r3, #10
 80017c0:	d90b      	bls.n	80017da <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2205      	movs	r2, #5
 80017d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e09f      	b.n	800191a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0e5      	beq.n	80017b4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	7e1b      	ldrb	r3, [r3, #24]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d108      	bne.n	8001802 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	e007      	b.n	8001812 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001810:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	7e5b      	ldrb	r3, [r3, #25]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d108      	bne.n	800182c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	e007      	b.n	800183c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800183a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	7e9b      	ldrb	r3, [r3, #26]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d108      	bne.n	8001856 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f042 0220 	orr.w	r2, r2, #32
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	e007      	b.n	8001866 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f022 0220 	bic.w	r2, r2, #32
 8001864:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	7edb      	ldrb	r3, [r3, #27]
 800186a:	2b01      	cmp	r3, #1
 800186c:	d108      	bne.n	8001880 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f022 0210 	bic.w	r2, r2, #16
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	e007      	b.n	8001890 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f042 0210 	orr.w	r2, r2, #16
 800188e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	7f1b      	ldrb	r3, [r3, #28]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d108      	bne.n	80018aa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f042 0208 	orr.w	r2, r2, #8
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	e007      	b.n	80018ba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f022 0208 	bic.w	r2, r2, #8
 80018b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	7f5b      	ldrb	r3, [r3, #29]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d108      	bne.n	80018d4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f042 0204 	orr.w	r2, r2, #4
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	e007      	b.n	80018e4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 0204 	bic.w	r2, r2, #4
 80018e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	431a      	orrs	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	431a      	orrs	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	695b      	ldr	r3, [r3, #20]
 80018f8:	ea42 0103 	orr.w	r1, r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	1e5a      	subs	r2, r3, #1
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	430a      	orrs	r2, r1
 8001908:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001922:	b480      	push	{r7}
 8001924:	b089      	sub	sp, #36	; 0x24
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
 800192e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001936:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001940:	7ffb      	ldrb	r3, [r7, #31]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d003      	beq.n	800194e <HAL_CAN_AddTxMessage+0x2c>
 8001946:	7ffb      	ldrb	r3, [r7, #31]
 8001948:	2b02      	cmp	r3, #2
 800194a:	f040 80b8 	bne.w	8001abe <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d10a      	bne.n	800196e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800195e:	2b00      	cmp	r3, #0
 8001960:	d105      	bne.n	800196e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001968:	2b00      	cmp	r3, #0
 800196a:	f000 80a0 	beq.w	8001aae <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	0e1b      	lsrs	r3, r3, #24
 8001972:	f003 0303 	and.w	r3, r3, #3
 8001976:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	2b02      	cmp	r3, #2
 800197c:	d907      	bls.n	800198e <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001982:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e09e      	b.n	8001acc <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800198e:	2201      	movs	r2, #1
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	409a      	lsls	r2, r3
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10d      	bne.n	80019bc <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80019aa:	68f9      	ldr	r1, [r7, #12]
 80019ac:	6809      	ldr	r1, [r1, #0]
 80019ae:	431a      	orrs	r2, r3
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	3318      	adds	r3, #24
 80019b4:	011b      	lsls	r3, r3, #4
 80019b6:	440b      	add	r3, r1
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	e00f      	b.n	80019dc <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80019c6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80019cc:	68f9      	ldr	r1, [r7, #12]
 80019ce:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80019d0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	3318      	adds	r3, #24
 80019d6:	011b      	lsls	r3, r3, #4
 80019d8:	440b      	add	r3, r1
 80019da:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6819      	ldr	r1, [r3, #0]
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	691a      	ldr	r2, [r3, #16]
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	3318      	adds	r3, #24
 80019e8:	011b      	lsls	r3, r3, #4
 80019ea:	440b      	add	r3, r1
 80019ec:	3304      	adds	r3, #4
 80019ee:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	7d1b      	ldrb	r3, [r3, #20]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d111      	bne.n	8001a1c <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	3318      	adds	r3, #24
 8001a00:	011b      	lsls	r3, r3, #4
 8001a02:	4413      	add	r3, r2
 8001a04:	3304      	adds	r3, #4
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	6811      	ldr	r1, [r2, #0]
 8001a0c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	3318      	adds	r3, #24
 8001a14:	011b      	lsls	r3, r3, #4
 8001a16:	440b      	add	r3, r1
 8001a18:	3304      	adds	r3, #4
 8001a1a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3307      	adds	r3, #7
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	061a      	lsls	r2, r3, #24
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3306      	adds	r3, #6
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	041b      	lsls	r3, r3, #16
 8001a2c:	431a      	orrs	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	3305      	adds	r3, #5
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	021b      	lsls	r3, r3, #8
 8001a36:	4313      	orrs	r3, r2
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	3204      	adds	r2, #4
 8001a3c:	7812      	ldrb	r2, [r2, #0]
 8001a3e:	4610      	mov	r0, r2
 8001a40:	68fa      	ldr	r2, [r7, #12]
 8001a42:	6811      	ldr	r1, [r2, #0]
 8001a44:	ea43 0200 	orr.w	r2, r3, r0
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	011b      	lsls	r3, r3, #4
 8001a4c:	440b      	add	r3, r1
 8001a4e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001a52:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3303      	adds	r3, #3
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	061a      	lsls	r2, r3, #24
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3302      	adds	r3, #2
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	041b      	lsls	r3, r3, #16
 8001a64:	431a      	orrs	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	021b      	lsls	r3, r3, #8
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	7812      	ldrb	r2, [r2, #0]
 8001a74:	4610      	mov	r0, r2
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	6811      	ldr	r1, [r2, #0]
 8001a7a:	ea43 0200 	orr.w	r2, r3, r0
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	011b      	lsls	r3, r3, #4
 8001a82:	440b      	add	r3, r1
 8001a84:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001a88:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	3318      	adds	r3, #24
 8001a92:	011b      	lsls	r3, r3, #4
 8001a94:	4413      	add	r3, r2
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68fa      	ldr	r2, [r7, #12]
 8001a9a:	6811      	ldr	r1, [r2, #0]
 8001a9c:	f043 0201 	orr.w	r2, r3, #1
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3318      	adds	r3, #24
 8001aa4:	011b      	lsls	r3, r3, #4
 8001aa6:	440b      	add	r3, r1
 8001aa8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e00e      	b.n	8001acc <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e006      	b.n	8001acc <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
  }
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3724      	adds	r7, #36	; 0x24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae8:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <__NVIC_SetPriorityGrouping+0x40>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aee:	68ba      	ldr	r2, [r7, #8]
 8001af0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001af4:	4013      	ands	r3, r2
 8001af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b00:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <__NVIC_SetPriorityGrouping+0x44>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b06:	4a04      	ldr	r2, [pc, #16]	; (8001b18 <__NVIC_SetPriorityGrouping+0x40>)
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	60d3      	str	r3, [r2, #12]
}
 8001b0c:	bf00      	nop
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	e000ed00 	.word	0xe000ed00
 8001b1c:	05fa0000 	.word	0x05fa0000

08001b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b24:	4b04      	ldr	r3, [pc, #16]	; (8001b38 <__NVIC_GetPriorityGrouping+0x18>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	0a1b      	lsrs	r3, r3, #8
 8001b2a:	f003 0307 	and.w	r3, r3, #7
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	db0b      	blt.n	8001b66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	f003 021f 	and.w	r2, r3, #31
 8001b54:	4907      	ldr	r1, [pc, #28]	; (8001b74 <__NVIC_EnableIRQ+0x38>)
 8001b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5a:	095b      	lsrs	r3, r3, #5
 8001b5c:	2001      	movs	r0, #1
 8001b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b66:	bf00      	nop
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	e000e100 	.word	0xe000e100

08001b78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	6039      	str	r1, [r7, #0]
 8001b82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	db0a      	blt.n	8001ba2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	490c      	ldr	r1, [pc, #48]	; (8001bc4 <__NVIC_SetPriority+0x4c>)
 8001b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b96:	0112      	lsls	r2, r2, #4
 8001b98:	b2d2      	uxtb	r2, r2
 8001b9a:	440b      	add	r3, r1
 8001b9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ba0:	e00a      	b.n	8001bb8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	b2da      	uxtb	r2, r3
 8001ba6:	4908      	ldr	r1, [pc, #32]	; (8001bc8 <__NVIC_SetPriority+0x50>)
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	f003 030f 	and.w	r3, r3, #15
 8001bae:	3b04      	subs	r3, #4
 8001bb0:	0112      	lsls	r2, r2, #4
 8001bb2:	b2d2      	uxtb	r2, r2
 8001bb4:	440b      	add	r3, r1
 8001bb6:	761a      	strb	r2, [r3, #24]
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	e000e100 	.word	0xe000e100
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b089      	sub	sp, #36	; 0x24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60f8      	str	r0, [r7, #12]
 8001bd4:	60b9      	str	r1, [r7, #8]
 8001bd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	f1c3 0307 	rsb	r3, r3, #7
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	bf28      	it	cs
 8001bea:	2304      	movcs	r3, #4
 8001bec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	3304      	adds	r3, #4
 8001bf2:	2b06      	cmp	r3, #6
 8001bf4:	d902      	bls.n	8001bfc <NVIC_EncodePriority+0x30>
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	3b03      	subs	r3, #3
 8001bfa:	e000      	b.n	8001bfe <NVIC_EncodePriority+0x32>
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	43da      	mvns	r2, r3
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	401a      	ands	r2, r3
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c14:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1e:	43d9      	mvns	r1, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c24:	4313      	orrs	r3, r2
         );
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3724      	adds	r7, #36	; 0x24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff ff4c 	bl	8001ad8 <__NVIC_SetPriorityGrouping>
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
 8001c54:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c56:	2300      	movs	r3, #0
 8001c58:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c5a:	f7ff ff61 	bl	8001b20 <__NVIC_GetPriorityGrouping>
 8001c5e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	68b9      	ldr	r1, [r7, #8]
 8001c64:	6978      	ldr	r0, [r7, #20]
 8001c66:	f7ff ffb1 	bl	8001bcc <NVIC_EncodePriority>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c70:	4611      	mov	r1, r2
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff ff80 	bl	8001b78 <__NVIC_SetPriority>
}
 8001c78:	bf00      	nop
 8001c7a:	3718      	adds	r7, #24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff ff54 	bl	8001b3c <__NVIC_EnableIRQ>
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]
 8001cba:	e175      	b.n	8001fa8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	697a      	ldr	r2, [r7, #20]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cd0:	693a      	ldr	r2, [r7, #16]
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	f040 8164 	bne.w	8001fa2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d00b      	beq.n	8001cfa <HAL_GPIO_Init+0x5e>
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d007      	beq.n	8001cfa <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cee:	2b11      	cmp	r3, #17
 8001cf0:	d003      	beq.n	8001cfa <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	2b12      	cmp	r3, #18
 8001cf8:	d130      	bne.n	8001d5c <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	2203      	movs	r2, #3
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d30:	2201      	movs	r2, #1
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	091b      	lsrs	r3, r3, #4
 8001d46:	f003 0201 	and.w	r2, r3, #1
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	2203      	movs	r2, #3
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d003      	beq.n	8001d9c <HAL_GPIO_Init+0x100>
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b12      	cmp	r3, #18
 8001d9a:	d123      	bne.n	8001de4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	08da      	lsrs	r2, r3, #3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3208      	adds	r2, #8
 8001da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001da8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	f003 0307 	and.w	r3, r3, #7
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	220f      	movs	r2, #15
 8001db4:	fa02 f303 	lsl.w	r3, r2, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	691a      	ldr	r2, [r3, #16]
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	08da      	lsrs	r2, r3, #3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	3208      	adds	r2, #8
 8001dde:	69b9      	ldr	r1, [r7, #24]
 8001de0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	2203      	movs	r2, #3
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f003 0203 	and.w	r2, r3, #3
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f000 80be 	beq.w	8001fa2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e26:	4b65      	ldr	r3, [pc, #404]	; (8001fbc <HAL_GPIO_Init+0x320>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	4a64      	ldr	r2, [pc, #400]	; (8001fbc <HAL_GPIO_Init+0x320>)
 8001e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e30:	6453      	str	r3, [r2, #68]	; 0x44
 8001e32:	4b62      	ldr	r3, [pc, #392]	; (8001fbc <HAL_GPIO_Init+0x320>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001e3e:	4a60      	ldr	r2, [pc, #384]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	089b      	lsrs	r3, r3, #2
 8001e44:	3302      	adds	r3, #2
 8001e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	f003 0303 	and.w	r3, r3, #3
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	220f      	movs	r2, #15
 8001e56:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a57      	ldr	r2, [pc, #348]	; (8001fc4 <HAL_GPIO_Init+0x328>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d037      	beq.n	8001eda <HAL_GPIO_Init+0x23e>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a56      	ldr	r2, [pc, #344]	; (8001fc8 <HAL_GPIO_Init+0x32c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d031      	beq.n	8001ed6 <HAL_GPIO_Init+0x23a>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a55      	ldr	r2, [pc, #340]	; (8001fcc <HAL_GPIO_Init+0x330>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d02b      	beq.n	8001ed2 <HAL_GPIO_Init+0x236>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a54      	ldr	r2, [pc, #336]	; (8001fd0 <HAL_GPIO_Init+0x334>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d025      	beq.n	8001ece <HAL_GPIO_Init+0x232>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a53      	ldr	r2, [pc, #332]	; (8001fd4 <HAL_GPIO_Init+0x338>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d01f      	beq.n	8001eca <HAL_GPIO_Init+0x22e>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a52      	ldr	r2, [pc, #328]	; (8001fd8 <HAL_GPIO_Init+0x33c>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d019      	beq.n	8001ec6 <HAL_GPIO_Init+0x22a>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a51      	ldr	r2, [pc, #324]	; (8001fdc <HAL_GPIO_Init+0x340>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d013      	beq.n	8001ec2 <HAL_GPIO_Init+0x226>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a50      	ldr	r2, [pc, #320]	; (8001fe0 <HAL_GPIO_Init+0x344>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d00d      	beq.n	8001ebe <HAL_GPIO_Init+0x222>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a4f      	ldr	r2, [pc, #316]	; (8001fe4 <HAL_GPIO_Init+0x348>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d007      	beq.n	8001eba <HAL_GPIO_Init+0x21e>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a4e      	ldr	r2, [pc, #312]	; (8001fe8 <HAL_GPIO_Init+0x34c>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d101      	bne.n	8001eb6 <HAL_GPIO_Init+0x21a>
 8001eb2:	2309      	movs	r3, #9
 8001eb4:	e012      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001eb6:	230a      	movs	r3, #10
 8001eb8:	e010      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001eba:	2308      	movs	r3, #8
 8001ebc:	e00e      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001ebe:	2307      	movs	r3, #7
 8001ec0:	e00c      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001ec2:	2306      	movs	r3, #6
 8001ec4:	e00a      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001ec6:	2305      	movs	r3, #5
 8001ec8:	e008      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001eca:	2304      	movs	r3, #4
 8001ecc:	e006      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e004      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	e002      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <HAL_GPIO_Init+0x240>
 8001eda:	2300      	movs	r3, #0
 8001edc:	69fa      	ldr	r2, [r7, #28]
 8001ede:	f002 0203 	and.w	r2, r2, #3
 8001ee2:	0092      	lsls	r2, r2, #2
 8001ee4:	4093      	lsls	r3, r2
 8001ee6:	69ba      	ldr	r2, [r7, #24]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001eec:	4934      	ldr	r1, [pc, #208]	; (8001fc0 <HAL_GPIO_Init+0x324>)
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	089b      	lsrs	r3, r3, #2
 8001ef2:	3302      	adds	r3, #2
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001efa:	4b3c      	ldr	r3, [pc, #240]	; (8001fec <HAL_GPIO_Init+0x350>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	43db      	mvns	r3, r3
 8001f04:	69ba      	ldr	r2, [r7, #24]
 8001f06:	4013      	ands	r3, r2
 8001f08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d003      	beq.n	8001f1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f1e:	4a33      	ldr	r2, [pc, #204]	; (8001fec <HAL_GPIO_Init+0x350>)
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f24:	4b31      	ldr	r3, [pc, #196]	; (8001fec <HAL_GPIO_Init+0x350>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	69ba      	ldr	r2, [r7, #24]
 8001f30:	4013      	ands	r3, r2
 8001f32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d003      	beq.n	8001f48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f48:	4a28      	ldr	r2, [pc, #160]	; (8001fec <HAL_GPIO_Init+0x350>)
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f4e:	4b27      	ldr	r3, [pc, #156]	; (8001fec <HAL_GPIO_Init+0x350>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	43db      	mvns	r3, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f72:	4a1e      	ldr	r2, [pc, #120]	; (8001fec <HAL_GPIO_Init+0x350>)
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f78:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <HAL_GPIO_Init+0x350>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	4013      	ands	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f9c:	4a13      	ldr	r2, [pc, #76]	; (8001fec <HAL_GPIO_Init+0x350>)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	61fb      	str	r3, [r7, #28]
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	2b0f      	cmp	r3, #15
 8001fac:	f67f ae86 	bls.w	8001cbc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001fb0:	bf00      	nop
 8001fb2:	3724      	adds	r7, #36	; 0x24
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40013800 	.word	0x40013800
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	40020400 	.word	0x40020400
 8001fcc:	40020800 	.word	0x40020800
 8001fd0:	40020c00 	.word	0x40020c00
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40021400 	.word	0x40021400
 8001fdc:	40021800 	.word	0x40021800
 8001fe0:	40021c00 	.word	0x40021c00
 8001fe4:	40022000 	.word	0x40022000
 8001fe8:	40022400 	.word	0x40022400
 8001fec:	40013c00 	.word	0x40013c00

08001ff0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d101      	bne.n	8002006 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e29b      	b.n	800253e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	2b00      	cmp	r3, #0
 8002010:	f000 8087 	beq.w	8002122 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002014:	4b96      	ldr	r3, [pc, #600]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f003 030c 	and.w	r3, r3, #12
 800201c:	2b04      	cmp	r3, #4
 800201e:	d00c      	beq.n	800203a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002020:	4b93      	ldr	r3, [pc, #588]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 030c 	and.w	r3, r3, #12
 8002028:	2b08      	cmp	r3, #8
 800202a:	d112      	bne.n	8002052 <HAL_RCC_OscConfig+0x62>
 800202c:	4b90      	ldr	r3, [pc, #576]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002034:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002038:	d10b      	bne.n	8002052 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800203a:	4b8d      	ldr	r3, [pc, #564]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d06c      	beq.n	8002120 <HAL_RCC_OscConfig+0x130>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d168      	bne.n	8002120 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e275      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800205a:	d106      	bne.n	800206a <HAL_RCC_OscConfig+0x7a>
 800205c:	4b84      	ldr	r3, [pc, #528]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a83      	ldr	r2, [pc, #524]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002062:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002066:	6013      	str	r3, [r2, #0]
 8002068:	e02e      	b.n	80020c8 <HAL_RCC_OscConfig+0xd8>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d10c      	bne.n	800208c <HAL_RCC_OscConfig+0x9c>
 8002072:	4b7f      	ldr	r3, [pc, #508]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a7e      	ldr	r2, [pc, #504]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002078:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	4b7c      	ldr	r3, [pc, #496]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a7b      	ldr	r2, [pc, #492]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002084:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002088:	6013      	str	r3, [r2, #0]
 800208a:	e01d      	b.n	80020c8 <HAL_RCC_OscConfig+0xd8>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002094:	d10c      	bne.n	80020b0 <HAL_RCC_OscConfig+0xc0>
 8002096:	4b76      	ldr	r3, [pc, #472]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a75      	ldr	r2, [pc, #468]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800209c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020a0:	6013      	str	r3, [r2, #0]
 80020a2:	4b73      	ldr	r3, [pc, #460]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a72      	ldr	r2, [pc, #456]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80020a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ac:	6013      	str	r3, [r2, #0]
 80020ae:	e00b      	b.n	80020c8 <HAL_RCC_OscConfig+0xd8>
 80020b0:	4b6f      	ldr	r3, [pc, #444]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a6e      	ldr	r2, [pc, #440]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80020b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020ba:	6013      	str	r3, [r2, #0]
 80020bc:	4b6c      	ldr	r3, [pc, #432]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a6b      	ldr	r2, [pc, #428]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80020c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d013      	beq.n	80020f8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d0:	f7ff fb20 	bl	8001714 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020d6:	e008      	b.n	80020ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d8:	f7ff fb1c 	bl	8001714 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b64      	cmp	r3, #100	; 0x64
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e229      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ea:	4b61      	ldr	r3, [pc, #388]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d0f0      	beq.n	80020d8 <HAL_RCC_OscConfig+0xe8>
 80020f6:	e014      	b.n	8002122 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f8:	f7ff fb0c 	bl	8001714 <HAL_GetTick>
 80020fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020fe:	e008      	b.n	8002112 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002100:	f7ff fb08 	bl	8001714 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	2b64      	cmp	r3, #100	; 0x64
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e215      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002112:	4b57      	ldr	r3, [pc, #348]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1f0      	bne.n	8002100 <HAL_RCC_OscConfig+0x110>
 800211e:	e000      	b.n	8002122 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d069      	beq.n	8002202 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800212e:	4b50      	ldr	r3, [pc, #320]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f003 030c 	and.w	r3, r3, #12
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00b      	beq.n	8002152 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800213a:	4b4d      	ldr	r3, [pc, #308]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f003 030c 	and.w	r3, r3, #12
 8002142:	2b08      	cmp	r3, #8
 8002144:	d11c      	bne.n	8002180 <HAL_RCC_OscConfig+0x190>
 8002146:	4b4a      	ldr	r3, [pc, #296]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d116      	bne.n	8002180 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002152:	4b47      	ldr	r3, [pc, #284]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d005      	beq.n	800216a <HAL_RCC_OscConfig+0x17a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d001      	beq.n	800216a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e1e9      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800216a:	4b41      	ldr	r3, [pc, #260]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	00db      	lsls	r3, r3, #3
 8002178:	493d      	ldr	r1, [pc, #244]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800217a:	4313      	orrs	r3, r2
 800217c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800217e:	e040      	b.n	8002202 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d023      	beq.n	80021d0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002188:	4b39      	ldr	r3, [pc, #228]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a38      	ldr	r2, [pc, #224]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800218e:	f043 0301 	orr.w	r3, r3, #1
 8002192:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002194:	f7ff fabe 	bl	8001714 <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800219c:	f7ff faba 	bl	8001714 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e1c7      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ae:	4b30      	ldr	r3, [pc, #192]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0f0      	beq.n	800219c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ba:	4b2d      	ldr	r3, [pc, #180]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	4929      	ldr	r1, [pc, #164]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	600b      	str	r3, [r1, #0]
 80021ce:	e018      	b.n	8002202 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021d0:	4b27      	ldr	r3, [pc, #156]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a26      	ldr	r2, [pc, #152]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80021d6:	f023 0301 	bic.w	r3, r3, #1
 80021da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021dc:	f7ff fa9a 	bl	8001714 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021e4:	f7ff fa96 	bl	8001714 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e1a3      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021f6:	4b1e      	ldr	r3, [pc, #120]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1f0      	bne.n	80021e4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0308 	and.w	r3, r3, #8
 800220a:	2b00      	cmp	r3, #0
 800220c:	d038      	beq.n	8002280 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d019      	beq.n	800224a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002216:	4b16      	ldr	r3, [pc, #88]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002218:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800221a:	4a15      	ldr	r2, [pc, #84]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800221c:	f043 0301 	orr.w	r3, r3, #1
 8002220:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002222:	f7ff fa77 	bl	8001714 <HAL_GetTick>
 8002226:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002228:	e008      	b.n	800223c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800222a:	f7ff fa73 	bl	8001714 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e180      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800223e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0f0      	beq.n	800222a <HAL_RCC_OscConfig+0x23a>
 8002248:	e01a      	b.n	8002280 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800224a:	4b09      	ldr	r3, [pc, #36]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 800224c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800224e:	4a08      	ldr	r2, [pc, #32]	; (8002270 <HAL_RCC_OscConfig+0x280>)
 8002250:	f023 0301 	bic.w	r3, r3, #1
 8002254:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002256:	f7ff fa5d 	bl	8001714 <HAL_GetTick>
 800225a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800225c:	e00a      	b.n	8002274 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800225e:	f7ff fa59 	bl	8001714 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d903      	bls.n	8002274 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e166      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
 8002270:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002274:	4b92      	ldr	r3, [pc, #584]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002276:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1ee      	bne.n	800225e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80a4 	beq.w	80023d6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800228e:	4b8c      	ldr	r3, [pc, #560]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10d      	bne.n	80022b6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800229a:	4b89      	ldr	r3, [pc, #548]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 800229c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229e:	4a88      	ldr	r2, [pc, #544]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80022a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022a4:	6413      	str	r3, [r2, #64]	; 0x40
 80022a6:	4b86      	ldr	r3, [pc, #536]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ae:	60bb      	str	r3, [r7, #8]
 80022b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022b2:	2301      	movs	r3, #1
 80022b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022b6:	4b83      	ldr	r3, [pc, #524]	; (80024c4 <HAL_RCC_OscConfig+0x4d4>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d118      	bne.n	80022f4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80022c2:	4b80      	ldr	r3, [pc, #512]	; (80024c4 <HAL_RCC_OscConfig+0x4d4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a7f      	ldr	r2, [pc, #508]	; (80024c4 <HAL_RCC_OscConfig+0x4d4>)
 80022c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022ce:	f7ff fa21 	bl	8001714 <HAL_GetTick>
 80022d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022d4:	e008      	b.n	80022e8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022d6:	f7ff fa1d 	bl	8001714 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b64      	cmp	r3, #100	; 0x64
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e12a      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022e8:	4b76      	ldr	r3, [pc, #472]	; (80024c4 <HAL_RCC_OscConfig+0x4d4>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d0f0      	beq.n	80022d6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d106      	bne.n	800230a <HAL_RCC_OscConfig+0x31a>
 80022fc:	4b70      	ldr	r3, [pc, #448]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80022fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002300:	4a6f      	ldr	r2, [pc, #444]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002302:	f043 0301 	orr.w	r3, r3, #1
 8002306:	6713      	str	r3, [r2, #112]	; 0x70
 8002308:	e02d      	b.n	8002366 <HAL_RCC_OscConfig+0x376>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d10c      	bne.n	800232c <HAL_RCC_OscConfig+0x33c>
 8002312:	4b6b      	ldr	r3, [pc, #428]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002316:	4a6a      	ldr	r2, [pc, #424]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002318:	f023 0301 	bic.w	r3, r3, #1
 800231c:	6713      	str	r3, [r2, #112]	; 0x70
 800231e:	4b68      	ldr	r3, [pc, #416]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002322:	4a67      	ldr	r2, [pc, #412]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002324:	f023 0304 	bic.w	r3, r3, #4
 8002328:	6713      	str	r3, [r2, #112]	; 0x70
 800232a:	e01c      	b.n	8002366 <HAL_RCC_OscConfig+0x376>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	2b05      	cmp	r3, #5
 8002332:	d10c      	bne.n	800234e <HAL_RCC_OscConfig+0x35e>
 8002334:	4b62      	ldr	r3, [pc, #392]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002338:	4a61      	ldr	r2, [pc, #388]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 800233a:	f043 0304 	orr.w	r3, r3, #4
 800233e:	6713      	str	r3, [r2, #112]	; 0x70
 8002340:	4b5f      	ldr	r3, [pc, #380]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002344:	4a5e      	ldr	r2, [pc, #376]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002346:	f043 0301 	orr.w	r3, r3, #1
 800234a:	6713      	str	r3, [r2, #112]	; 0x70
 800234c:	e00b      	b.n	8002366 <HAL_RCC_OscConfig+0x376>
 800234e:	4b5c      	ldr	r3, [pc, #368]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002352:	4a5b      	ldr	r2, [pc, #364]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002354:	f023 0301 	bic.w	r3, r3, #1
 8002358:	6713      	str	r3, [r2, #112]	; 0x70
 800235a:	4b59      	ldr	r3, [pc, #356]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 800235c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800235e:	4a58      	ldr	r2, [pc, #352]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002360:	f023 0304 	bic.w	r3, r3, #4
 8002364:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d015      	beq.n	800239a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800236e:	f7ff f9d1 	bl	8001714 <HAL_GetTick>
 8002372:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002374:	e00a      	b.n	800238c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002376:	f7ff f9cd 	bl	8001714 <HAL_GetTick>
 800237a:	4602      	mov	r2, r0
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	f241 3288 	movw	r2, #5000	; 0x1388
 8002384:	4293      	cmp	r3, r2
 8002386:	d901      	bls.n	800238c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e0d8      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800238c:	4b4c      	ldr	r3, [pc, #304]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 800238e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d0ee      	beq.n	8002376 <HAL_RCC_OscConfig+0x386>
 8002398:	e014      	b.n	80023c4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800239a:	f7ff f9bb 	bl	8001714 <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a0:	e00a      	b.n	80023b8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023a2:	f7ff f9b7 	bl	8001714 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e0c2      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b8:	4b41      	ldr	r3, [pc, #260]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80023ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1ee      	bne.n	80023a2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023c4:	7dfb      	ldrb	r3, [r7, #23]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d105      	bne.n	80023d6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023ca:	4b3d      	ldr	r3, [pc, #244]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ce:	4a3c      	ldr	r2, [pc, #240]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80023d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023d4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	f000 80ae 	beq.w	800253c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023e0:	4b37      	ldr	r3, [pc, #220]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f003 030c 	and.w	r3, r3, #12
 80023e8:	2b08      	cmp	r3, #8
 80023ea:	d06d      	beq.n	80024c8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d14b      	bne.n	800248c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f4:	4b32      	ldr	r3, [pc, #200]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a31      	ldr	r2, [pc, #196]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80023fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002400:	f7ff f988 	bl	8001714 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002406:	e008      	b.n	800241a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002408:	f7ff f984 	bl	8001714 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e091      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800241a:	4b29      	ldr	r3, [pc, #164]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1f0      	bne.n	8002408 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	69da      	ldr	r2, [r3, #28]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	431a      	orrs	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002434:	019b      	lsls	r3, r3, #6
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	085b      	lsrs	r3, r3, #1
 800243e:	3b01      	subs	r3, #1
 8002440:	041b      	lsls	r3, r3, #16
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002448:	061b      	lsls	r3, r3, #24
 800244a:	431a      	orrs	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002450:	071b      	lsls	r3, r3, #28
 8002452:	491b      	ldr	r1, [pc, #108]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002458:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a18      	ldr	r2, [pc, #96]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 800245e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002462:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002464:	f7ff f956 	bl	8001714 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800246c:	f7ff f952 	bl	8001714 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e05f      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800247e:	4b10      	ldr	r3, [pc, #64]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d0f0      	beq.n	800246c <HAL_RCC_OscConfig+0x47c>
 800248a:	e057      	b.n	800253c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800248c:	4b0c      	ldr	r3, [pc, #48]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0b      	ldr	r2, [pc, #44]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 8002492:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002496:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002498:	f7ff f93c 	bl	8001714 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024a0:	f7ff f938 	bl	8001714 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e045      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024b2:	4b03      	ldr	r3, [pc, #12]	; (80024c0 <HAL_RCC_OscConfig+0x4d0>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1f0      	bne.n	80024a0 <HAL_RCC_OscConfig+0x4b0>
 80024be:	e03d      	b.n	800253c <HAL_RCC_OscConfig+0x54c>
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80024c8:	4b1f      	ldr	r3, [pc, #124]	; (8002548 <HAL_RCC_OscConfig+0x558>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d030      	beq.n	8002538 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d129      	bne.n	8002538 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d122      	bne.n	8002538 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024f8:	4013      	ands	r3, r2
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80024fe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002500:	4293      	cmp	r3, r2
 8002502:	d119      	bne.n	8002538 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800250e:	085b      	lsrs	r3, r3, #1
 8002510:	3b01      	subs	r3, #1
 8002512:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002514:	429a      	cmp	r2, r3
 8002516:	d10f      	bne.n	8002538 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002522:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002524:	429a      	cmp	r2, r3
 8002526:	d107      	bne.n	8002538 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002532:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002534:	429a      	cmp	r2, r3
 8002536:	d001      	beq.n	800253c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e000      	b.n	800253e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3718      	adds	r7, #24
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	40023800 	.word	0x40023800

0800254c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d101      	bne.n	8002564 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e0d0      	b.n	8002706 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002564:	4b6a      	ldr	r3, [pc, #424]	; (8002710 <HAL_RCC_ClockConfig+0x1c4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 030f 	and.w	r3, r3, #15
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	429a      	cmp	r2, r3
 8002570:	d910      	bls.n	8002594 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002572:	4b67      	ldr	r3, [pc, #412]	; (8002710 <HAL_RCC_ClockConfig+0x1c4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f023 020f 	bic.w	r2, r3, #15
 800257a:	4965      	ldr	r1, [pc, #404]	; (8002710 <HAL_RCC_ClockConfig+0x1c4>)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	4313      	orrs	r3, r2
 8002580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002582:	4b63      	ldr	r3, [pc, #396]	; (8002710 <HAL_RCC_ClockConfig+0x1c4>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 030f 	and.w	r3, r3, #15
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	429a      	cmp	r2, r3
 800258e:	d001      	beq.n	8002594 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e0b8      	b.n	8002706 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d020      	beq.n	80025e2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0304 	and.w	r3, r3, #4
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d005      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025ac:	4b59      	ldr	r3, [pc, #356]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	4a58      	ldr	r2, [pc, #352]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80025b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80025b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0308 	and.w	r3, r3, #8
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d005      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025c4:	4b53      	ldr	r3, [pc, #332]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	4a52      	ldr	r2, [pc, #328]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80025ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80025ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025d0:	4b50      	ldr	r3, [pc, #320]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	494d      	ldr	r1, [pc, #308]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d040      	beq.n	8002670 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d107      	bne.n	8002606 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f6:	4b47      	ldr	r3, [pc, #284]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d115      	bne.n	800262e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e07f      	b.n	8002706 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b02      	cmp	r3, #2
 800260c:	d107      	bne.n	800261e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800260e:	4b41      	ldr	r3, [pc, #260]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d109      	bne.n	800262e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e073      	b.n	8002706 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800261e:	4b3d      	ldr	r3, [pc, #244]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e06b      	b.n	8002706 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800262e:	4b39      	ldr	r3, [pc, #228]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f023 0203 	bic.w	r2, r3, #3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	4936      	ldr	r1, [pc, #216]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 800263c:	4313      	orrs	r3, r2
 800263e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002640:	f7ff f868 	bl	8001714 <HAL_GetTick>
 8002644:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002646:	e00a      	b.n	800265e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002648:	f7ff f864 	bl	8001714 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	f241 3288 	movw	r2, #5000	; 0x1388
 8002656:	4293      	cmp	r3, r2
 8002658:	d901      	bls.n	800265e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e053      	b.n	8002706 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800265e:	4b2d      	ldr	r3, [pc, #180]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 020c 	and.w	r2, r3, #12
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	429a      	cmp	r2, r3
 800266e:	d1eb      	bne.n	8002648 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002670:	4b27      	ldr	r3, [pc, #156]	; (8002710 <HAL_RCC_ClockConfig+0x1c4>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 030f 	and.w	r3, r3, #15
 8002678:	683a      	ldr	r2, [r7, #0]
 800267a:	429a      	cmp	r2, r3
 800267c:	d210      	bcs.n	80026a0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267e:	4b24      	ldr	r3, [pc, #144]	; (8002710 <HAL_RCC_ClockConfig+0x1c4>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f023 020f 	bic.w	r2, r3, #15
 8002686:	4922      	ldr	r1, [pc, #136]	; (8002710 <HAL_RCC_ClockConfig+0x1c4>)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	4313      	orrs	r3, r2
 800268c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800268e:	4b20      	ldr	r3, [pc, #128]	; (8002710 <HAL_RCC_ClockConfig+0x1c4>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	429a      	cmp	r2, r3
 800269a:	d001      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e032      	b.n	8002706 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0304 	and.w	r3, r3, #4
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d008      	beq.n	80026be <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026ac:	4b19      	ldr	r3, [pc, #100]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	4916      	ldr	r1, [pc, #88]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0308 	and.w	r3, r3, #8
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d009      	beq.n	80026de <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026ca:	4b12      	ldr	r3, [pc, #72]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	00db      	lsls	r3, r3, #3
 80026d8:	490e      	ldr	r1, [pc, #56]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026de:	f000 f821 	bl	8002724 <HAL_RCC_GetSysClockFreq>
 80026e2:	4601      	mov	r1, r0
 80026e4:	4b0b      	ldr	r3, [pc, #44]	; (8002714 <HAL_RCC_ClockConfig+0x1c8>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	091b      	lsrs	r3, r3, #4
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	4a0a      	ldr	r2, [pc, #40]	; (8002718 <HAL_RCC_ClockConfig+0x1cc>)
 80026f0:	5cd3      	ldrb	r3, [r2, r3]
 80026f2:	fa21 f303 	lsr.w	r3, r1, r3
 80026f6:	4a09      	ldr	r2, [pc, #36]	; (800271c <HAL_RCC_ClockConfig+0x1d0>)
 80026f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026fa:	4b09      	ldr	r3, [pc, #36]	; (8002720 <HAL_RCC_ClockConfig+0x1d4>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4618      	mov	r0, r3
 8002700:	f7fe fe84 	bl	800140c <HAL_InitTick>

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40023c00 	.word	0x40023c00
 8002714:	40023800 	.word	0x40023800
 8002718:	080081cc 	.word	0x080081cc
 800271c:	20000020 	.word	0x20000020
 8002720:	20000024 	.word	0x20000024

08002724 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800272a:	2300      	movs	r3, #0
 800272c:	607b      	str	r3, [r7, #4]
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	2300      	movs	r3, #0
 8002734:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002736:	2300      	movs	r3, #0
 8002738:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800273a:	4b50      	ldr	r3, [pc, #320]	; (800287c <HAL_RCC_GetSysClockFreq+0x158>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 030c 	and.w	r3, r3, #12
 8002742:	2b04      	cmp	r3, #4
 8002744:	d007      	beq.n	8002756 <HAL_RCC_GetSysClockFreq+0x32>
 8002746:	2b08      	cmp	r3, #8
 8002748:	d008      	beq.n	800275c <HAL_RCC_GetSysClockFreq+0x38>
 800274a:	2b00      	cmp	r3, #0
 800274c:	f040 808d 	bne.w	800286a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002750:	4b4b      	ldr	r3, [pc, #300]	; (8002880 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002752:	60bb      	str	r3, [r7, #8]
      break;
 8002754:	e08c      	b.n	8002870 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002756:	4b4b      	ldr	r3, [pc, #300]	; (8002884 <HAL_RCC_GetSysClockFreq+0x160>)
 8002758:	60bb      	str	r3, [r7, #8]
      break;
 800275a:	e089      	b.n	8002870 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800275c:	4b47      	ldr	r3, [pc, #284]	; (800287c <HAL_RCC_GetSysClockFreq+0x158>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002764:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002766:	4b45      	ldr	r3, [pc, #276]	; (800287c <HAL_RCC_GetSysClockFreq+0x158>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d023      	beq.n	80027ba <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002772:	4b42      	ldr	r3, [pc, #264]	; (800287c <HAL_RCC_GetSysClockFreq+0x158>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	099b      	lsrs	r3, r3, #6
 8002778:	f04f 0400 	mov.w	r4, #0
 800277c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	ea03 0501 	and.w	r5, r3, r1
 8002788:	ea04 0602 	and.w	r6, r4, r2
 800278c:	4a3d      	ldr	r2, [pc, #244]	; (8002884 <HAL_RCC_GetSysClockFreq+0x160>)
 800278e:	fb02 f106 	mul.w	r1, r2, r6
 8002792:	2200      	movs	r2, #0
 8002794:	fb02 f205 	mul.w	r2, r2, r5
 8002798:	440a      	add	r2, r1
 800279a:	493a      	ldr	r1, [pc, #232]	; (8002884 <HAL_RCC_GetSysClockFreq+0x160>)
 800279c:	fba5 0101 	umull	r0, r1, r5, r1
 80027a0:	1853      	adds	r3, r2, r1
 80027a2:	4619      	mov	r1, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f04f 0400 	mov.w	r4, #0
 80027aa:	461a      	mov	r2, r3
 80027ac:	4623      	mov	r3, r4
 80027ae:	f7fd fd97 	bl	80002e0 <__aeabi_uldivmod>
 80027b2:	4603      	mov	r3, r0
 80027b4:	460c      	mov	r4, r1
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	e049      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027ba:	4b30      	ldr	r3, [pc, #192]	; (800287c <HAL_RCC_GetSysClockFreq+0x158>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	099b      	lsrs	r3, r3, #6
 80027c0:	f04f 0400 	mov.w	r4, #0
 80027c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80027c8:	f04f 0200 	mov.w	r2, #0
 80027cc:	ea03 0501 	and.w	r5, r3, r1
 80027d0:	ea04 0602 	and.w	r6, r4, r2
 80027d4:	4629      	mov	r1, r5
 80027d6:	4632      	mov	r2, r6
 80027d8:	f04f 0300 	mov.w	r3, #0
 80027dc:	f04f 0400 	mov.w	r4, #0
 80027e0:	0154      	lsls	r4, r2, #5
 80027e2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80027e6:	014b      	lsls	r3, r1, #5
 80027e8:	4619      	mov	r1, r3
 80027ea:	4622      	mov	r2, r4
 80027ec:	1b49      	subs	r1, r1, r5
 80027ee:	eb62 0206 	sbc.w	r2, r2, r6
 80027f2:	f04f 0300 	mov.w	r3, #0
 80027f6:	f04f 0400 	mov.w	r4, #0
 80027fa:	0194      	lsls	r4, r2, #6
 80027fc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002800:	018b      	lsls	r3, r1, #6
 8002802:	1a5b      	subs	r3, r3, r1
 8002804:	eb64 0402 	sbc.w	r4, r4, r2
 8002808:	f04f 0100 	mov.w	r1, #0
 800280c:	f04f 0200 	mov.w	r2, #0
 8002810:	00e2      	lsls	r2, r4, #3
 8002812:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002816:	00d9      	lsls	r1, r3, #3
 8002818:	460b      	mov	r3, r1
 800281a:	4614      	mov	r4, r2
 800281c:	195b      	adds	r3, r3, r5
 800281e:	eb44 0406 	adc.w	r4, r4, r6
 8002822:	f04f 0100 	mov.w	r1, #0
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	02a2      	lsls	r2, r4, #10
 800282c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002830:	0299      	lsls	r1, r3, #10
 8002832:	460b      	mov	r3, r1
 8002834:	4614      	mov	r4, r2
 8002836:	4618      	mov	r0, r3
 8002838:	4621      	mov	r1, r4
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f04f 0400 	mov.w	r4, #0
 8002840:	461a      	mov	r2, r3
 8002842:	4623      	mov	r3, r4
 8002844:	f7fd fd4c 	bl	80002e0 <__aeabi_uldivmod>
 8002848:	4603      	mov	r3, r0
 800284a:	460c      	mov	r4, r1
 800284c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800284e:	4b0b      	ldr	r3, [pc, #44]	; (800287c <HAL_RCC_GetSysClockFreq+0x158>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	0c1b      	lsrs	r3, r3, #16
 8002854:	f003 0303 	and.w	r3, r3, #3
 8002858:	3301      	adds	r3, #1
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	fbb2 f3f3 	udiv	r3, r2, r3
 8002866:	60bb      	str	r3, [r7, #8]
      break;
 8002868:	e002      	b.n	8002870 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800286a:	4b05      	ldr	r3, [pc, #20]	; (8002880 <HAL_RCC_GetSysClockFreq+0x15c>)
 800286c:	60bb      	str	r3, [r7, #8]
      break;
 800286e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002870:	68bb      	ldr	r3, [r7, #8]
}
 8002872:	4618      	mov	r0, r3
 8002874:	3714      	adds	r7, #20
 8002876:	46bd      	mov	sp, r7
 8002878:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800287a:	bf00      	nop
 800287c:	40023800 	.word	0x40023800
 8002880:	00f42400 	.word	0x00f42400
 8002884:	017d7840 	.word	0x017d7840

08002888 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800288c:	4b03      	ldr	r3, [pc, #12]	; (800289c <HAL_RCC_GetHCLKFreq+0x14>)
 800288e:	681b      	ldr	r3, [r3, #0]
}
 8002890:	4618      	mov	r0, r3
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	20000020 	.word	0x20000020

080028a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028a4:	f7ff fff0 	bl	8002888 <HAL_RCC_GetHCLKFreq>
 80028a8:	4601      	mov	r1, r0
 80028aa:	4b05      	ldr	r3, [pc, #20]	; (80028c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	0a9b      	lsrs	r3, r3, #10
 80028b0:	f003 0307 	and.w	r3, r3, #7
 80028b4:	4a03      	ldr	r2, [pc, #12]	; (80028c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028b6:	5cd3      	ldrb	r3, [r2, r3]
 80028b8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028bc:	4618      	mov	r0, r3
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40023800 	.word	0x40023800
 80028c4:	080081dc 	.word	0x080081dc

080028c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028cc:	f7ff ffdc 	bl	8002888 <HAL_RCC_GetHCLKFreq>
 80028d0:	4601      	mov	r1, r0
 80028d2:	4b05      	ldr	r3, [pc, #20]	; (80028e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	0b5b      	lsrs	r3, r3, #13
 80028d8:	f003 0307 	and.w	r3, r3, #7
 80028dc:	4a03      	ldr	r2, [pc, #12]	; (80028ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80028de:	5cd3      	ldrb	r3, [r2, r3]
 80028e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40023800 	.word	0x40023800
 80028ec:	080081dc 	.word	0x080081dc

080028f0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	220f      	movs	r2, #15
 80028fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002900:	4b12      	ldr	r3, [pc, #72]	; (800294c <HAL_RCC_GetClockConfig+0x5c>)
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 0203 	and.w	r2, r3, #3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800290c:	4b0f      	ldr	r3, [pc, #60]	; (800294c <HAL_RCC_GetClockConfig+0x5c>)
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002918:	4b0c      	ldr	r3, [pc, #48]	; (800294c <HAL_RCC_GetClockConfig+0x5c>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002924:	4b09      	ldr	r3, [pc, #36]	; (800294c <HAL_RCC_GetClockConfig+0x5c>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	08db      	lsrs	r3, r3, #3
 800292a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002932:	4b07      	ldr	r3, [pc, #28]	; (8002950 <HAL_RCC_GetClockConfig+0x60>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 020f 	and.w	r2, r3, #15
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	601a      	str	r2, [r3, #0]
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	40023800 	.word	0x40023800
 8002950:	40023c00 	.word	0x40023c00

08002954 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002960:	2300      	movs	r3, #0
 8002962:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002964:	2300      	movs	r3, #0
 8002966:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002968:	2300      	movs	r3, #0
 800296a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800296c:	2300      	movs	r3, #0
 800296e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b00      	cmp	r3, #0
 800297a:	d012      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800297c:	4b69      	ldr	r3, [pc, #420]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	4a68      	ldr	r2, [pc, #416]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002982:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002986:	6093      	str	r3, [r2, #8]
 8002988:	4b66      	ldr	r3, [pc, #408]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002990:	4964      	ldr	r1, [pc, #400]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002992:	4313      	orrs	r3, r2
 8002994:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800299e:	2301      	movs	r3, #1
 80029a0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d017      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029ae:	4b5d      	ldr	r3, [pc, #372]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029bc:	4959      	ldr	r1, [pc, #356]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029cc:	d101      	bne.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80029ce:	2301      	movs	r3, #1
 80029d0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80029da:	2301      	movs	r3, #1
 80029dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d017      	beq.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80029ea:	4b4e      	ldr	r3, [pc, #312]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029f0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f8:	494a      	ldr	r1, [pc, #296]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a08:	d101      	bne.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002a16:	2301      	movs	r3, #1
 8002a18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002a26:	2301      	movs	r3, #1
 8002a28:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0320 	and.w	r3, r3, #32
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f000 808b 	beq.w	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a38:	4b3a      	ldr	r3, [pc, #232]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	4a39      	ldr	r2, [pc, #228]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a42:	6413      	str	r3, [r2, #64]	; 0x40
 8002a44:	4b37      	ldr	r3, [pc, #220]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002a50:	4b35      	ldr	r3, [pc, #212]	; (8002b28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a34      	ldr	r2, [pc, #208]	; (8002b28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a5c:	f7fe fe5a 	bl	8001714 <HAL_GetTick>
 8002a60:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002a62:	e008      	b.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a64:	f7fe fe56 	bl	8001714 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b64      	cmp	r3, #100	; 0x64
 8002a70:	d901      	bls.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e356      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002a76:	4b2c      	ldr	r3, [pc, #176]	; (8002b28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0f0      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a82:	4b28      	ldr	r3, [pc, #160]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a8a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d035      	beq.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d02e      	beq.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002aa0:	4b20      	ldr	r3, [pc, #128]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002aa8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002aaa:	4b1e      	ldr	r3, [pc, #120]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aae:	4a1d      	ldr	r2, [pc, #116]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ab6:	4b1b      	ldr	r3, [pc, #108]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aba:	4a1a      	ldr	r2, [pc, #104]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002abc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ac0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002ac2:	4a18      	ldr	r2, [pc, #96]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002ac8:	4b16      	ldr	r3, [pc, #88]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d114      	bne.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7fe fe1e 	bl	8001714 <HAL_GetTick>
 8002ad8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ada:	e00a      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002adc:	f7fe fe1a 	bl	8001714 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e318      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002af2:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d0ee      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b0a:	d111      	bne.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002b0c:	4b05      	ldr	r3, [pc, #20]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b18:	4b04      	ldr	r3, [pc, #16]	; (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002b1a:	400b      	ands	r3, r1
 8002b1c:	4901      	ldr	r1, [pc, #4]	; (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	608b      	str	r3, [r1, #8]
 8002b22:	e00b      	b.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40007000 	.word	0x40007000
 8002b2c:	0ffffcff 	.word	0x0ffffcff
 8002b30:	4bb1      	ldr	r3, [pc, #708]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	4ab0      	ldr	r2, [pc, #704]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b36:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002b3a:	6093      	str	r3, [r2, #8]
 8002b3c:	4bae      	ldr	r3, [pc, #696]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b48:	49ab      	ldr	r1, [pc, #684]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0310 	and.w	r3, r3, #16
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d010      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002b5a:	4ba7      	ldr	r3, [pc, #668]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b60:	4aa5      	ldr	r2, [pc, #660]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b66:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002b6a:	4ba3      	ldr	r3, [pc, #652]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b6c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b74:	49a0      	ldr	r1, [pc, #640]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00a      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b88:	4b9b      	ldr	r3, [pc, #620]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b8e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b96:	4998      	ldr	r1, [pc, #608]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00a      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002baa:	4b93      	ldr	r3, [pc, #588]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bb0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002bb8:	498f      	ldr	r1, [pc, #572]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00a      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002bcc:	4b8a      	ldr	r3, [pc, #552]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bda:	4987      	ldr	r1, [pc, #540]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00a      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002bee:	4b82      	ldr	r3, [pc, #520]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bfc:	497e      	ldr	r1, [pc, #504]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00a      	beq.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c10:	4b79      	ldr	r3, [pc, #484]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c16:	f023 0203 	bic.w	r2, r3, #3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1e:	4976      	ldr	r1, [pc, #472]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00a      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c32:	4b71      	ldr	r3, [pc, #452]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c38:	f023 020c 	bic.w	r2, r3, #12
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c40:	496d      	ldr	r1, [pc, #436]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00a      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c54:	4b68      	ldr	r3, [pc, #416]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c5a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c62:	4965      	ldr	r1, [pc, #404]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00a      	beq.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c76:	4b60      	ldr	r3, [pc, #384]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c7c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c84:	495c      	ldr	r1, [pc, #368]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00a      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c98:	4b57      	ldr	r3, [pc, #348]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c9e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ca6:	4954      	ldr	r1, [pc, #336]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00a      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002cba:	4b4f      	ldr	r3, [pc, #316]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc8:	494b      	ldr	r1, [pc, #300]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d00a      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002cdc:	4b46      	ldr	r3, [pc, #280]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cea:	4943      	ldr	r1, [pc, #268]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00a      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002cfe:	4b3e      	ldr	r3, [pc, #248]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d04:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d0c:	493a      	ldr	r1, [pc, #232]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00a      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002d20:	4b35      	ldr	r3, [pc, #212]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d26:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d2e:	4932      	ldr	r1, [pc, #200]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d011      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002d42:	4b2d      	ldr	r3, [pc, #180]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d48:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d50:	4929      	ldr	r1, [pc, #164]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d60:	d101      	bne.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002d62:	2301      	movs	r3, #1
 8002d64:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00a      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d72:	4b21      	ldr	r3, [pc, #132]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d78:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d80:	491d      	ldr	r1, [pc, #116]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00b      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d94:	4b18      	ldr	r3, [pc, #96]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d9a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002da4:	4914      	ldr	r1, [pc, #80]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00b      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002db8:	4b0f      	ldr	r3, [pc, #60]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dbe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002dc8:	490b      	ldr	r1, [pc, #44]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00f      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ddc:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002dde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002de2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dec:	4902      	ldr	r1, [pc, #8]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
 8002df4:	e002      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002df6:	bf00      	nop
 8002df8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00b      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002e08:	4b80      	ldr	r3, [pc, #512]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002e0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e0e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e18:	497c      	ldr	r1, [pc, #496]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d005      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002e2e:	f040 80d6 	bne.w	8002fde <HAL_RCCEx_PeriphCLKConfig+0x68a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e32:	4b76      	ldr	r3, [pc, #472]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a75      	ldr	r2, [pc, #468]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002e38:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e3e:	f7fe fc69 	bl	8001714 <HAL_GetTick>
 8002e42:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e44:	e008      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e46:	f7fe fc65 	bl	8001714 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b64      	cmp	r3, #100	; 0x64
 8002e52:	d901      	bls.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e165      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e58:	4b6c      	ldr	r3, [pc, #432]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1f0      	bne.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d021      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x560>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d11d      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x560>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002e78:	4b64      	ldr	r3, [pc, #400]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e7e:	0c1b      	lsrs	r3, r3, #16
 8002e80:	f003 0303 	and.w	r3, r3, #3
 8002e84:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e86:	4b61      	ldr	r3, [pc, #388]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e8c:	0e1b      	lsrs	r3, r3, #24
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	019a      	lsls	r2, r3, #6
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	041b      	lsls	r3, r3, #16
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	061b      	lsls	r3, r3, #24
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	071b      	lsls	r3, r3, #28
 8002eac:	4957      	ldr	r1, [pc, #348]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d004      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x576>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ec8:	d00a      	beq.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x58c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d02e      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ede:	d129      	bne.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ee0:	4b4a      	ldr	r3, [pc, #296]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ee6:	0c1b      	lsrs	r3, r3, #16
 8002ee8:	f003 0303 	and.w	r3, r3, #3
 8002eec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002eee:	4b47      	ldr	r3, [pc, #284]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002ef0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ef4:	0f1b      	lsrs	r3, r3, #28
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	019a      	lsls	r2, r3, #6
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	041b      	lsls	r3, r3, #16
 8002f06:	431a      	orrs	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	061b      	lsls	r3, r3, #24
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	071b      	lsls	r3, r3, #28
 8002f14:	493d      	ldr	r1, [pc, #244]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f1c:	4b3b      	ldr	r3, [pc, #236]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002f1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f22:	f023 021f 	bic.w	r2, r3, #31
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	4937      	ldr	r1, [pc, #220]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d01d      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x628>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002f40:	4b32      	ldr	r3, [pc, #200]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f46:	0e1b      	lsrs	r3, r3, #24
 8002f48:	f003 030f 	and.w	r3, r3, #15
 8002f4c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f4e:	4b2f      	ldr	r3, [pc, #188]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002f50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f54:	0f1b      	lsrs	r3, r3, #28
 8002f56:	f003 0307 	and.w	r3, r3, #7
 8002f5a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	019a      	lsls	r2, r3, #6
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	041b      	lsls	r3, r3, #16
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	061b      	lsls	r3, r3, #24
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	071b      	lsls	r3, r3, #28
 8002f74:	4925      	ldr	r1, [pc, #148]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d011      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x658>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	019a      	lsls	r2, r3, #6
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	041b      	lsls	r3, r3, #16
 8002f94:	431a      	orrs	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	061b      	lsls	r3, r3, #24
 8002f9c:	431a      	orrs	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	071b      	lsls	r3, r3, #28
 8002fa4:	4919      	ldr	r1, [pc, #100]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002fac:	4b17      	ldr	r3, [pc, #92]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a16      	ldr	r2, [pc, #88]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002fb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002fb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fb8:	f7fe fbac 	bl	8001714 <HAL_GetTick>
 8002fbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fbe:	e008      	b.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002fc0:	f7fe fba8 	bl	8001714 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	2b64      	cmp	r3, #100	; 0x64
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e0a8      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fd2:	4b0e      	ldr	r3, [pc, #56]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d0f0      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	f040 809e 	bne.w	8003122 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002fe6:	4b09      	ldr	r3, [pc, #36]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a08      	ldr	r2, [pc, #32]	; (800300c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8002fec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ff0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ff2:	f7fe fb8f 	bl	8001714 <HAL_GetTick>
 8002ff6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002ff8:	e00a      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002ffa:	f7fe fb8b 	bl	8001714 <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b64      	cmp	r3, #100	; 0x64
 8003006:	d903      	bls.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e08b      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 800300c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003010:	4b46      	ldr	r3, [pc, #280]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003018:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800301c:	d0ed      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x6a6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800302e:	2b00      	cmp	r3, #0
 8003030:	d009      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800303a:	2b00      	cmp	r3, #0
 800303c:	d02e      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x748>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003042:	2b00      	cmp	r3, #0
 8003044:	d12a      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x748>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003046:	4b39      	ldr	r3, [pc, #228]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304c:	0c1b      	lsrs	r3, r3, #16
 800304e:	f003 0303 	and.w	r3, r3, #3
 8003052:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003054:	4b35      	ldr	r3, [pc, #212]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800305a:	0f1b      	lsrs	r3, r3, #28
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	019a      	lsls	r2, r3, #6
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	041b      	lsls	r3, r3, #16
 800306c:	431a      	orrs	r2, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	061b      	lsls	r3, r3, #24
 8003074:	431a      	orrs	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	071b      	lsls	r3, r3, #28
 800307a:	492c      	ldr	r1, [pc, #176]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800307c:	4313      	orrs	r3, r2
 800307e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003082:	4b2a      	ldr	r3, [pc, #168]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003084:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003088:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003090:	3b01      	subs	r3, #1
 8003092:	021b      	lsls	r3, r3, #8
 8003094:	4925      	ldr	r1, [pc, #148]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003096:	4313      	orrs	r3, r2
 8003098:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d022      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x79a>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80030ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030b0:	d11d      	bne.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x79a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80030b2:	4b1e      	ldr	r3, [pc, #120]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80030b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b8:	0e1b      	lsrs	r3, r3, #24
 80030ba:	f003 030f 	and.w	r3, r3, #15
 80030be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80030c0:	4b1a      	ldr	r3, [pc, #104]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80030c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c6:	0f1b      	lsrs	r3, r3, #28
 80030c8:	f003 0307 	and.w	r3, r3, #7
 80030cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	019a      	lsls	r2, r3, #6
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	041b      	lsls	r3, r3, #16
 80030da:	431a      	orrs	r2, r3
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	061b      	lsls	r3, r3, #24
 80030e0:	431a      	orrs	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	071b      	lsls	r3, r3, #28
 80030e6:	4911      	ldr	r1, [pc, #68]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80030ee:	4b0f      	ldr	r3, [pc, #60]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a0e      	ldr	r2, [pc, #56]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80030f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030fa:	f7fe fb0b 	bl	8001714 <HAL_GetTick>
 80030fe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003100:	e008      	b.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003102:	f7fe fb07 	bl	8001714 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	2b64      	cmp	r3, #100	; 0x64
 800310e:	d901      	bls.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e007      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003114:	4b05      	ldr	r3, [pc, #20]	; (800312c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800311c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003120:	d1ef      	bne.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      }
    }
  }
  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3720      	adds	r7, #32
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40023800 	.word	0x40023800

08003130 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e01d      	b.n	800317e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d106      	bne.n	800315c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 f815 	bl	8003186 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3304      	adds	r3, #4
 800316c:	4619      	mov	r1, r3
 800316e:	4610      	mov	r0, r2
 8003170:	f000 f986 	bl	8003480 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
	...

0800319c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68da      	ldr	r2, [r3, #12]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	4b0c      	ldr	r3, [pc, #48]	; (80031ec <HAL_TIM_Base_Start_IT+0x50>)
 80031bc:	4013      	ands	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2b06      	cmp	r3, #6
 80031c4:	d00b      	beq.n	80031de <HAL_TIM_Base_Start_IT+0x42>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031cc:	d007      	beq.n	80031de <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f042 0201 	orr.w	r2, r2, #1
 80031dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	00010007 	.word	0x00010007

080031f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	691b      	ldr	r3, [r3, #16]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b02      	cmp	r3, #2
 8003204:	d122      	bne.n	800324c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b02      	cmp	r3, #2
 8003212:	d11b      	bne.n	800324c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f06f 0202 	mvn.w	r2, #2
 800321c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2201      	movs	r2, #1
 8003222:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	f003 0303 	and.w	r3, r3, #3
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 f905 	bl	8003442 <HAL_TIM_IC_CaptureCallback>
 8003238:	e005      	b.n	8003246 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 f8f7 	bl	800342e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f000 f908 	bl	8003456 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	f003 0304 	and.w	r3, r3, #4
 8003256:	2b04      	cmp	r3, #4
 8003258:	d122      	bne.n	80032a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	f003 0304 	and.w	r3, r3, #4
 8003264:	2b04      	cmp	r3, #4
 8003266:	d11b      	bne.n	80032a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f06f 0204 	mvn.w	r2, #4
 8003270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2202      	movs	r2, #2
 8003276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003282:	2b00      	cmp	r3, #0
 8003284:	d003      	beq.n	800328e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f8db 	bl	8003442 <HAL_TIM_IC_CaptureCallback>
 800328c:	e005      	b.n	800329a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f8cd 	bl	800342e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f000 f8de 	bl	8003456 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b08      	cmp	r3, #8
 80032ac:	d122      	bne.n	80032f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	f003 0308 	and.w	r3, r3, #8
 80032b8:	2b08      	cmp	r3, #8
 80032ba:	d11b      	bne.n	80032f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f06f 0208 	mvn.w	r2, #8
 80032c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2204      	movs	r2, #4
 80032ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	69db      	ldr	r3, [r3, #28]
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 f8b1 	bl	8003442 <HAL_TIM_IC_CaptureCallback>
 80032e0:	e005      	b.n	80032ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f8a3 	bl	800342e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f000 f8b4 	bl	8003456 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	f003 0310 	and.w	r3, r3, #16
 80032fe:	2b10      	cmp	r3, #16
 8003300:	d122      	bne.n	8003348 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	f003 0310 	and.w	r3, r3, #16
 800330c:	2b10      	cmp	r3, #16
 800330e:	d11b      	bne.n	8003348 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f06f 0210 	mvn.w	r2, #16
 8003318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2208      	movs	r2, #8
 800331e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	69db      	ldr	r3, [r3, #28]
 8003326:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800332a:	2b00      	cmp	r3, #0
 800332c:	d003      	beq.n	8003336 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 f887 	bl	8003442 <HAL_TIM_IC_CaptureCallback>
 8003334:	e005      	b.n	8003342 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 f879 	bl	800342e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f000 f88a 	bl	8003456 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b01      	cmp	r3, #1
 8003354:	d10e      	bne.n	8003374 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	f003 0301 	and.w	r3, r3, #1
 8003360:	2b01      	cmp	r3, #1
 8003362:	d107      	bne.n	8003374 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f06f 0201 	mvn.w	r2, #1
 800336c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7fe f80e 	bl	8001390 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800337e:	2b80      	cmp	r3, #128	; 0x80
 8003380:	d10e      	bne.n	80033a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800338c:	2b80      	cmp	r3, #128	; 0x80
 800338e:	d107      	bne.n	80033a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 f91a 	bl	80035d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033ae:	d10e      	bne.n	80033ce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ba:	2b80      	cmp	r3, #128	; 0x80
 80033bc:	d107      	bne.n	80033ce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f000 f90d 	bl	80035e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033d8:	2b40      	cmp	r3, #64	; 0x40
 80033da:	d10e      	bne.n	80033fa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e6:	2b40      	cmp	r3, #64	; 0x40
 80033e8:	d107      	bne.n	80033fa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 f838 	bl	800346a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	f003 0320 	and.w	r3, r3, #32
 8003404:	2b20      	cmp	r3, #32
 8003406:	d10e      	bne.n	8003426 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	f003 0320 	and.w	r3, r3, #32
 8003412:	2b20      	cmp	r3, #32
 8003414:	d107      	bne.n	8003426 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f06f 0220 	mvn.w	r2, #32
 800341e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 f8cd 	bl	80035c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003426:	bf00      	nop
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800342e:	b480      	push	{r7}
 8003430:	b083      	sub	sp, #12
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003436:	bf00      	nop
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr

08003442 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003442:	b480      	push	{r7}
 8003444:	b083      	sub	sp, #12
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr

08003456 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003456:	b480      	push	{r7}
 8003458:	b083      	sub	sp, #12
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr

0800346a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800346a:	b480      	push	{r7}
 800346c:	b083      	sub	sp, #12
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003472:	bf00      	nop
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
	...

08003480 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a40      	ldr	r2, [pc, #256]	; (8003594 <TIM_Base_SetConfig+0x114>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d013      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800349e:	d00f      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a3d      	ldr	r2, [pc, #244]	; (8003598 <TIM_Base_SetConfig+0x118>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d00b      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a3c      	ldr	r2, [pc, #240]	; (800359c <TIM_Base_SetConfig+0x11c>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d007      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a3b      	ldr	r2, [pc, #236]	; (80035a0 <TIM_Base_SetConfig+0x120>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d003      	beq.n	80034c0 <TIM_Base_SetConfig+0x40>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a3a      	ldr	r2, [pc, #232]	; (80035a4 <TIM_Base_SetConfig+0x124>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d108      	bne.n	80034d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a2f      	ldr	r2, [pc, #188]	; (8003594 <TIM_Base_SetConfig+0x114>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d02b      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034e0:	d027      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a2c      	ldr	r2, [pc, #176]	; (8003598 <TIM_Base_SetConfig+0x118>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d023      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a2b      	ldr	r2, [pc, #172]	; (800359c <TIM_Base_SetConfig+0x11c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d01f      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a2a      	ldr	r2, [pc, #168]	; (80035a0 <TIM_Base_SetConfig+0x120>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d01b      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a29      	ldr	r2, [pc, #164]	; (80035a4 <TIM_Base_SetConfig+0x124>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d017      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a28      	ldr	r2, [pc, #160]	; (80035a8 <TIM_Base_SetConfig+0x128>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d013      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a27      	ldr	r2, [pc, #156]	; (80035ac <TIM_Base_SetConfig+0x12c>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d00f      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a26      	ldr	r2, [pc, #152]	; (80035b0 <TIM_Base_SetConfig+0x130>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d00b      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a25      	ldr	r2, [pc, #148]	; (80035b4 <TIM_Base_SetConfig+0x134>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d007      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a24      	ldr	r2, [pc, #144]	; (80035b8 <TIM_Base_SetConfig+0x138>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d003      	beq.n	8003532 <TIM_Base_SetConfig+0xb2>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a23      	ldr	r2, [pc, #140]	; (80035bc <TIM_Base_SetConfig+0x13c>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d108      	bne.n	8003544 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4313      	orrs	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	4313      	orrs	r3, r2
 8003550:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	689a      	ldr	r2, [r3, #8]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4a0a      	ldr	r2, [pc, #40]	; (8003594 <TIM_Base_SetConfig+0x114>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d003      	beq.n	8003578 <TIM_Base_SetConfig+0xf8>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a0c      	ldr	r2, [pc, #48]	; (80035a4 <TIM_Base_SetConfig+0x124>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d103      	bne.n	8003580 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	691a      	ldr	r2, [r3, #16]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	615a      	str	r2, [r3, #20]
}
 8003586:	bf00      	nop
 8003588:	3714      	adds	r7, #20
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	40010000 	.word	0x40010000
 8003598:	40000400 	.word	0x40000400
 800359c:	40000800 	.word	0x40000800
 80035a0:	40000c00 	.word	0x40000c00
 80035a4:	40010400 	.word	0x40010400
 80035a8:	40014000 	.word	0x40014000
 80035ac:	40014400 	.word	0x40014400
 80035b0:	40014800 	.word	0x40014800
 80035b4:	40001800 	.word	0x40001800
 80035b8:	40001c00 	.word	0x40001c00
 80035bc:	40002000 	.word	0x40002000

080035c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e040      	b.n	8003690 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003612:	2b00      	cmp	r3, #0
 8003614:	d106      	bne.n	8003624 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7fd ffea 	bl	80015f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2224      	movs	r2, #36	; 0x24
 8003628:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f022 0201 	bic.w	r2, r2, #1
 8003638:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 f8be 	bl	80037bc <UART_SetConfig>
 8003640:	4603      	mov	r3, r0
 8003642:	2b01      	cmp	r3, #1
 8003644:	d101      	bne.n	800364a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e022      	b.n	8003690 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364e:	2b00      	cmp	r3, #0
 8003650:	d002      	beq.n	8003658 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 fb5c 	bl	8003d10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	685a      	ldr	r2, [r3, #4]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003666:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003676:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 fbe3 	bl	8003e54 <UART_CheckIdleState>
 800368e:	4603      	mov	r3, r0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08a      	sub	sp, #40	; 0x28
 800369c:	af02      	add	r7, sp, #8
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	603b      	str	r3, [r7, #0]
 80036a4:	4613      	mov	r3, r2
 80036a6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036ac:	2b20      	cmp	r3, #32
 80036ae:	d17f      	bne.n	80037b0 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <HAL_UART_Transmit+0x24>
 80036b6:	88fb      	ldrh	r3, [r7, #6]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e078      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d101      	bne.n	80036ce <HAL_UART_Transmit+0x36>
 80036ca:	2302      	movs	r3, #2
 80036cc:	e071      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2221      	movs	r2, #33	; 0x21
 80036e0:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80036e2:	f7fe f817 	bl	8001714 <HAL_GetTick>
 80036e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	88fa      	ldrh	r2, [r7, #6]
 80036ec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	88fa      	ldrh	r2, [r7, #6]
 80036f4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003700:	d108      	bne.n	8003714 <HAL_UART_Transmit+0x7c>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d104      	bne.n	8003714 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800370a:	2300      	movs	r3, #0
 800370c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	61bb      	str	r3, [r7, #24]
 8003712:	e003      	b.n	800371c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003718:	2300      	movs	r3, #0
 800371a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003724:	e02c      	b.n	8003780 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2200      	movs	r2, #0
 800372e:	2180      	movs	r1, #128	; 0x80
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 fbd4 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e038      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10b      	bne.n	800375e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003754:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	3302      	adds	r3, #2
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	e007      	b.n	800376e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	781a      	ldrb	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	3301      	adds	r3, #1
 800376c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003774:	b29b      	uxth	r3, r3
 8003776:	3b01      	subs	r3, #1
 8003778:	b29a      	uxth	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1cc      	bne.n	8003726 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	2200      	movs	r2, #0
 8003794:	2140      	movs	r1, #64	; 0x40
 8003796:	68f8      	ldr	r0, [r7, #12]
 8003798:	f000 fba1 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e005      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2220      	movs	r2, #32
 80037aa:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80037ac:	2300      	movs	r3, #0
 80037ae:	e000      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80037b0:	2302      	movs	r3, #2
  }
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3720      	adds	r7, #32
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
	...

080037bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80037c8:	2300      	movs	r3, #0
 80037ca:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	431a      	orrs	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	69db      	ldr	r3, [r3, #28]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	4bb1      	ldr	r3, [pc, #708]	; (8003ab0 <UART_SetConfig+0x2f4>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	6812      	ldr	r2, [r2, #0]
 80037f2:	6939      	ldr	r1, [r7, #16]
 80037f4:	430b      	orrs	r3, r1
 80037f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68da      	ldr	r2, [r3, #12]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	430a      	orrs	r2, r1
 800380c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	4313      	orrs	r3, r2
 800381c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	430a      	orrs	r2, r1
 8003830:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a9f      	ldr	r2, [pc, #636]	; (8003ab4 <UART_SetConfig+0x2f8>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d121      	bne.n	8003880 <UART_SetConfig+0xc4>
 800383c:	4b9e      	ldr	r3, [pc, #632]	; (8003ab8 <UART_SetConfig+0x2fc>)
 800383e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	2b03      	cmp	r3, #3
 8003848:	d816      	bhi.n	8003878 <UART_SetConfig+0xbc>
 800384a:	a201      	add	r2, pc, #4	; (adr r2, 8003850 <UART_SetConfig+0x94>)
 800384c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003850:	08003861 	.word	0x08003861
 8003854:	0800386d 	.word	0x0800386d
 8003858:	08003867 	.word	0x08003867
 800385c:	08003873 	.word	0x08003873
 8003860:	2301      	movs	r3, #1
 8003862:	77fb      	strb	r3, [r7, #31]
 8003864:	e151      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003866:	2302      	movs	r3, #2
 8003868:	77fb      	strb	r3, [r7, #31]
 800386a:	e14e      	b.n	8003b0a <UART_SetConfig+0x34e>
 800386c:	2304      	movs	r3, #4
 800386e:	77fb      	strb	r3, [r7, #31]
 8003870:	e14b      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003872:	2308      	movs	r3, #8
 8003874:	77fb      	strb	r3, [r7, #31]
 8003876:	e148      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003878:	2310      	movs	r3, #16
 800387a:	77fb      	strb	r3, [r7, #31]
 800387c:	bf00      	nop
 800387e:	e144      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a8d      	ldr	r2, [pc, #564]	; (8003abc <UART_SetConfig+0x300>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d134      	bne.n	80038f4 <UART_SetConfig+0x138>
 800388a:	4b8b      	ldr	r3, [pc, #556]	; (8003ab8 <UART_SetConfig+0x2fc>)
 800388c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003890:	f003 030c 	and.w	r3, r3, #12
 8003894:	2b0c      	cmp	r3, #12
 8003896:	d829      	bhi.n	80038ec <UART_SetConfig+0x130>
 8003898:	a201      	add	r2, pc, #4	; (adr r2, 80038a0 <UART_SetConfig+0xe4>)
 800389a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389e:	bf00      	nop
 80038a0:	080038d5 	.word	0x080038d5
 80038a4:	080038ed 	.word	0x080038ed
 80038a8:	080038ed 	.word	0x080038ed
 80038ac:	080038ed 	.word	0x080038ed
 80038b0:	080038e1 	.word	0x080038e1
 80038b4:	080038ed 	.word	0x080038ed
 80038b8:	080038ed 	.word	0x080038ed
 80038bc:	080038ed 	.word	0x080038ed
 80038c0:	080038db 	.word	0x080038db
 80038c4:	080038ed 	.word	0x080038ed
 80038c8:	080038ed 	.word	0x080038ed
 80038cc:	080038ed 	.word	0x080038ed
 80038d0:	080038e7 	.word	0x080038e7
 80038d4:	2300      	movs	r3, #0
 80038d6:	77fb      	strb	r3, [r7, #31]
 80038d8:	e117      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038da:	2302      	movs	r3, #2
 80038dc:	77fb      	strb	r3, [r7, #31]
 80038de:	e114      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038e0:	2304      	movs	r3, #4
 80038e2:	77fb      	strb	r3, [r7, #31]
 80038e4:	e111      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038e6:	2308      	movs	r3, #8
 80038e8:	77fb      	strb	r3, [r7, #31]
 80038ea:	e10e      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038ec:	2310      	movs	r3, #16
 80038ee:	77fb      	strb	r3, [r7, #31]
 80038f0:	bf00      	nop
 80038f2:	e10a      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a71      	ldr	r2, [pc, #452]	; (8003ac0 <UART_SetConfig+0x304>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d120      	bne.n	8003940 <UART_SetConfig+0x184>
 80038fe:	4b6e      	ldr	r3, [pc, #440]	; (8003ab8 <UART_SetConfig+0x2fc>)
 8003900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003904:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003908:	2b10      	cmp	r3, #16
 800390a:	d00f      	beq.n	800392c <UART_SetConfig+0x170>
 800390c:	2b10      	cmp	r3, #16
 800390e:	d802      	bhi.n	8003916 <UART_SetConfig+0x15a>
 8003910:	2b00      	cmp	r3, #0
 8003912:	d005      	beq.n	8003920 <UART_SetConfig+0x164>
 8003914:	e010      	b.n	8003938 <UART_SetConfig+0x17c>
 8003916:	2b20      	cmp	r3, #32
 8003918:	d005      	beq.n	8003926 <UART_SetConfig+0x16a>
 800391a:	2b30      	cmp	r3, #48	; 0x30
 800391c:	d009      	beq.n	8003932 <UART_SetConfig+0x176>
 800391e:	e00b      	b.n	8003938 <UART_SetConfig+0x17c>
 8003920:	2300      	movs	r3, #0
 8003922:	77fb      	strb	r3, [r7, #31]
 8003924:	e0f1      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003926:	2302      	movs	r3, #2
 8003928:	77fb      	strb	r3, [r7, #31]
 800392a:	e0ee      	b.n	8003b0a <UART_SetConfig+0x34e>
 800392c:	2304      	movs	r3, #4
 800392e:	77fb      	strb	r3, [r7, #31]
 8003930:	e0eb      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003932:	2308      	movs	r3, #8
 8003934:	77fb      	strb	r3, [r7, #31]
 8003936:	e0e8      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003938:	2310      	movs	r3, #16
 800393a:	77fb      	strb	r3, [r7, #31]
 800393c:	bf00      	nop
 800393e:	e0e4      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a5f      	ldr	r2, [pc, #380]	; (8003ac4 <UART_SetConfig+0x308>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d120      	bne.n	800398c <UART_SetConfig+0x1d0>
 800394a:	4b5b      	ldr	r3, [pc, #364]	; (8003ab8 <UART_SetConfig+0x2fc>)
 800394c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003950:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003954:	2b40      	cmp	r3, #64	; 0x40
 8003956:	d00f      	beq.n	8003978 <UART_SetConfig+0x1bc>
 8003958:	2b40      	cmp	r3, #64	; 0x40
 800395a:	d802      	bhi.n	8003962 <UART_SetConfig+0x1a6>
 800395c:	2b00      	cmp	r3, #0
 800395e:	d005      	beq.n	800396c <UART_SetConfig+0x1b0>
 8003960:	e010      	b.n	8003984 <UART_SetConfig+0x1c8>
 8003962:	2b80      	cmp	r3, #128	; 0x80
 8003964:	d005      	beq.n	8003972 <UART_SetConfig+0x1b6>
 8003966:	2bc0      	cmp	r3, #192	; 0xc0
 8003968:	d009      	beq.n	800397e <UART_SetConfig+0x1c2>
 800396a:	e00b      	b.n	8003984 <UART_SetConfig+0x1c8>
 800396c:	2300      	movs	r3, #0
 800396e:	77fb      	strb	r3, [r7, #31]
 8003970:	e0cb      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003972:	2302      	movs	r3, #2
 8003974:	77fb      	strb	r3, [r7, #31]
 8003976:	e0c8      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003978:	2304      	movs	r3, #4
 800397a:	77fb      	strb	r3, [r7, #31]
 800397c:	e0c5      	b.n	8003b0a <UART_SetConfig+0x34e>
 800397e:	2308      	movs	r3, #8
 8003980:	77fb      	strb	r3, [r7, #31]
 8003982:	e0c2      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003984:	2310      	movs	r3, #16
 8003986:	77fb      	strb	r3, [r7, #31]
 8003988:	bf00      	nop
 800398a:	e0be      	b.n	8003b0a <UART_SetConfig+0x34e>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a4d      	ldr	r2, [pc, #308]	; (8003ac8 <UART_SetConfig+0x30c>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d124      	bne.n	80039e0 <UART_SetConfig+0x224>
 8003996:	4b48      	ldr	r3, [pc, #288]	; (8003ab8 <UART_SetConfig+0x2fc>)
 8003998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800399c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039a4:	d012      	beq.n	80039cc <UART_SetConfig+0x210>
 80039a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039aa:	d802      	bhi.n	80039b2 <UART_SetConfig+0x1f6>
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d007      	beq.n	80039c0 <UART_SetConfig+0x204>
 80039b0:	e012      	b.n	80039d8 <UART_SetConfig+0x21c>
 80039b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039b6:	d006      	beq.n	80039c6 <UART_SetConfig+0x20a>
 80039b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039bc:	d009      	beq.n	80039d2 <UART_SetConfig+0x216>
 80039be:	e00b      	b.n	80039d8 <UART_SetConfig+0x21c>
 80039c0:	2300      	movs	r3, #0
 80039c2:	77fb      	strb	r3, [r7, #31]
 80039c4:	e0a1      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039c6:	2302      	movs	r3, #2
 80039c8:	77fb      	strb	r3, [r7, #31]
 80039ca:	e09e      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039cc:	2304      	movs	r3, #4
 80039ce:	77fb      	strb	r3, [r7, #31]
 80039d0:	e09b      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039d2:	2308      	movs	r3, #8
 80039d4:	77fb      	strb	r3, [r7, #31]
 80039d6:	e098      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039d8:	2310      	movs	r3, #16
 80039da:	77fb      	strb	r3, [r7, #31]
 80039dc:	bf00      	nop
 80039de:	e094      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a39      	ldr	r2, [pc, #228]	; (8003acc <UART_SetConfig+0x310>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d124      	bne.n	8003a34 <UART_SetConfig+0x278>
 80039ea:	4b33      	ldr	r3, [pc, #204]	; (8003ab8 <UART_SetConfig+0x2fc>)
 80039ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80039f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039f8:	d012      	beq.n	8003a20 <UART_SetConfig+0x264>
 80039fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039fe:	d802      	bhi.n	8003a06 <UART_SetConfig+0x24a>
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <UART_SetConfig+0x258>
 8003a04:	e012      	b.n	8003a2c <UART_SetConfig+0x270>
 8003a06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a0a:	d006      	beq.n	8003a1a <UART_SetConfig+0x25e>
 8003a0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a10:	d009      	beq.n	8003a26 <UART_SetConfig+0x26a>
 8003a12:	e00b      	b.n	8003a2c <UART_SetConfig+0x270>
 8003a14:	2301      	movs	r3, #1
 8003a16:	77fb      	strb	r3, [r7, #31]
 8003a18:	e077      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	77fb      	strb	r3, [r7, #31]
 8003a1e:	e074      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a20:	2304      	movs	r3, #4
 8003a22:	77fb      	strb	r3, [r7, #31]
 8003a24:	e071      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a26:	2308      	movs	r3, #8
 8003a28:	77fb      	strb	r3, [r7, #31]
 8003a2a:	e06e      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a2c:	2310      	movs	r3, #16
 8003a2e:	77fb      	strb	r3, [r7, #31]
 8003a30:	bf00      	nop
 8003a32:	e06a      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a25      	ldr	r2, [pc, #148]	; (8003ad0 <UART_SetConfig+0x314>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d124      	bne.n	8003a88 <UART_SetConfig+0x2cc>
 8003a3e:	4b1e      	ldr	r3, [pc, #120]	; (8003ab8 <UART_SetConfig+0x2fc>)
 8003a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a44:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003a48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a4c:	d012      	beq.n	8003a74 <UART_SetConfig+0x2b8>
 8003a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a52:	d802      	bhi.n	8003a5a <UART_SetConfig+0x29e>
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d007      	beq.n	8003a68 <UART_SetConfig+0x2ac>
 8003a58:	e012      	b.n	8003a80 <UART_SetConfig+0x2c4>
 8003a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a5e:	d006      	beq.n	8003a6e <UART_SetConfig+0x2b2>
 8003a60:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a64:	d009      	beq.n	8003a7a <UART_SetConfig+0x2be>
 8003a66:	e00b      	b.n	8003a80 <UART_SetConfig+0x2c4>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	77fb      	strb	r3, [r7, #31]
 8003a6c:	e04d      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a6e:	2302      	movs	r3, #2
 8003a70:	77fb      	strb	r3, [r7, #31]
 8003a72:	e04a      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a74:	2304      	movs	r3, #4
 8003a76:	77fb      	strb	r3, [r7, #31]
 8003a78:	e047      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a7a:	2308      	movs	r3, #8
 8003a7c:	77fb      	strb	r3, [r7, #31]
 8003a7e:	e044      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a80:	2310      	movs	r3, #16
 8003a82:	77fb      	strb	r3, [r7, #31]
 8003a84:	bf00      	nop
 8003a86:	e040      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a11      	ldr	r2, [pc, #68]	; (8003ad4 <UART_SetConfig+0x318>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d139      	bne.n	8003b06 <UART_SetConfig+0x34a>
 8003a92:	4b09      	ldr	r3, [pc, #36]	; (8003ab8 <UART_SetConfig+0x2fc>)
 8003a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a98:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003a9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aa0:	d027      	beq.n	8003af2 <UART_SetConfig+0x336>
 8003aa2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aa6:	d817      	bhi.n	8003ad8 <UART_SetConfig+0x31c>
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d01c      	beq.n	8003ae6 <UART_SetConfig+0x32a>
 8003aac:	e027      	b.n	8003afe <UART_SetConfig+0x342>
 8003aae:	bf00      	nop
 8003ab0:	efff69f3 	.word	0xefff69f3
 8003ab4:	40011000 	.word	0x40011000
 8003ab8:	40023800 	.word	0x40023800
 8003abc:	40004400 	.word	0x40004400
 8003ac0:	40004800 	.word	0x40004800
 8003ac4:	40004c00 	.word	0x40004c00
 8003ac8:	40005000 	.word	0x40005000
 8003acc:	40011400 	.word	0x40011400
 8003ad0:	40007800 	.word	0x40007800
 8003ad4:	40007c00 	.word	0x40007c00
 8003ad8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003adc:	d006      	beq.n	8003aec <UART_SetConfig+0x330>
 8003ade:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ae2:	d009      	beq.n	8003af8 <UART_SetConfig+0x33c>
 8003ae4:	e00b      	b.n	8003afe <UART_SetConfig+0x342>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	77fb      	strb	r3, [r7, #31]
 8003aea:	e00e      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003aec:	2302      	movs	r3, #2
 8003aee:	77fb      	strb	r3, [r7, #31]
 8003af0:	e00b      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003af2:	2304      	movs	r3, #4
 8003af4:	77fb      	strb	r3, [r7, #31]
 8003af6:	e008      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003af8:	2308      	movs	r3, #8
 8003afa:	77fb      	strb	r3, [r7, #31]
 8003afc:	e005      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003afe:	2310      	movs	r3, #16
 8003b00:	77fb      	strb	r3, [r7, #31]
 8003b02:	bf00      	nop
 8003b04:	e001      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003b06:	2310      	movs	r3, #16
 8003b08:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	69db      	ldr	r3, [r3, #28]
 8003b0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b12:	d17f      	bne.n	8003c14 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8003b14:	7ffb      	ldrb	r3, [r7, #31]
 8003b16:	2b08      	cmp	r3, #8
 8003b18:	d85c      	bhi.n	8003bd4 <UART_SetConfig+0x418>
 8003b1a:	a201      	add	r2, pc, #4	; (adr r2, 8003b20 <UART_SetConfig+0x364>)
 8003b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b20:	08003b45 	.word	0x08003b45
 8003b24:	08003b65 	.word	0x08003b65
 8003b28:	08003b85 	.word	0x08003b85
 8003b2c:	08003bd5 	.word	0x08003bd5
 8003b30:	08003b9d 	.word	0x08003b9d
 8003b34:	08003bd5 	.word	0x08003bd5
 8003b38:	08003bd5 	.word	0x08003bd5
 8003b3c:	08003bd5 	.word	0x08003bd5
 8003b40:	08003bbd 	.word	0x08003bbd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b44:	f7fe feac 	bl	80028a0 <HAL_RCC_GetPCLK1Freq>
 8003b48:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	005a      	lsls	r2, r3, #1
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	085b      	lsrs	r3, r3, #1
 8003b54:	441a      	add	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	61bb      	str	r3, [r7, #24]
        break;
 8003b62:	e03a      	b.n	8003bda <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b64:	f7fe feb0 	bl	80028c8 <HAL_RCC_GetPCLK2Freq>
 8003b68:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	005a      	lsls	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	085b      	lsrs	r3, r3, #1
 8003b74:	441a      	add	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	61bb      	str	r3, [r7, #24]
        break;
 8003b82:	e02a      	b.n	8003bda <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	085a      	lsrs	r2, r3, #1
 8003b8a:	4b5f      	ldr	r3, [pc, #380]	; (8003d08 <UART_SetConfig+0x54c>)
 8003b8c:	4413      	add	r3, r2
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6852      	ldr	r2, [r2, #4]
 8003b92:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	61bb      	str	r3, [r7, #24]
        break;
 8003b9a:	e01e      	b.n	8003bda <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b9c:	f7fe fdc2 	bl	8002724 <HAL_RCC_GetSysClockFreq>
 8003ba0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	005a      	lsls	r2, r3, #1
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	085b      	lsrs	r3, r3, #1
 8003bac:	441a      	add	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	61bb      	str	r3, [r7, #24]
        break;
 8003bba:	e00e      	b.n	8003bda <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	085b      	lsrs	r3, r3, #1
 8003bc2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	61bb      	str	r3, [r7, #24]
        break;
 8003bd2:	e002      	b.n	8003bda <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	75fb      	strb	r3, [r7, #23]
        break;
 8003bd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	2b0f      	cmp	r3, #15
 8003bde:	d916      	bls.n	8003c0e <UART_SetConfig+0x452>
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003be6:	d212      	bcs.n	8003c0e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	f023 030f 	bic.w	r3, r3, #15
 8003bf0:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	085b      	lsrs	r3, r3, #1
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	897b      	ldrh	r3, [r7, #10]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	897a      	ldrh	r2, [r7, #10]
 8003c0a:	60da      	str	r2, [r3, #12]
 8003c0c:	e070      	b.n	8003cf0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	75fb      	strb	r3, [r7, #23]
 8003c12:	e06d      	b.n	8003cf0 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8003c14:	7ffb      	ldrb	r3, [r7, #31]
 8003c16:	2b08      	cmp	r3, #8
 8003c18:	d859      	bhi.n	8003cce <UART_SetConfig+0x512>
 8003c1a:	a201      	add	r2, pc, #4	; (adr r2, 8003c20 <UART_SetConfig+0x464>)
 8003c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c20:	08003c45 	.word	0x08003c45
 8003c24:	08003c63 	.word	0x08003c63
 8003c28:	08003c81 	.word	0x08003c81
 8003c2c:	08003ccf 	.word	0x08003ccf
 8003c30:	08003c99 	.word	0x08003c99
 8003c34:	08003ccf 	.word	0x08003ccf
 8003c38:	08003ccf 	.word	0x08003ccf
 8003c3c:	08003ccf 	.word	0x08003ccf
 8003c40:	08003cb7 	.word	0x08003cb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c44:	f7fe fe2c 	bl	80028a0 <HAL_RCC_GetPCLK1Freq>
 8003c48:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	085a      	lsrs	r2, r3, #1
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	441a      	add	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	61bb      	str	r3, [r7, #24]
        break;
 8003c60:	e038      	b.n	8003cd4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c62:	f7fe fe31 	bl	80028c8 <HAL_RCC_GetPCLK2Freq>
 8003c66:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	085a      	lsrs	r2, r3, #1
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	441a      	add	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	61bb      	str	r3, [r7, #24]
        break;
 8003c7e:	e029      	b.n	8003cd4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	085a      	lsrs	r2, r3, #1
 8003c86:	4b21      	ldr	r3, [pc, #132]	; (8003d0c <UART_SetConfig+0x550>)
 8003c88:	4413      	add	r3, r2
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6852      	ldr	r2, [r2, #4]
 8003c8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	61bb      	str	r3, [r7, #24]
        break;
 8003c96:	e01d      	b.n	8003cd4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c98:	f7fe fd44 	bl	8002724 <HAL_RCC_GetSysClockFreq>
 8003c9c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	085a      	lsrs	r2, r3, #1
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	441a      	add	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	61bb      	str	r3, [r7, #24]
        break;
 8003cb4:	e00e      	b.n	8003cd4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	085b      	lsrs	r3, r3, #1
 8003cbc:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	61bb      	str	r3, [r7, #24]
        break;
 8003ccc:	e002      	b.n	8003cd4 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	75fb      	strb	r3, [r7, #23]
        break;
 8003cd2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	2b0f      	cmp	r3, #15
 8003cd8:	d908      	bls.n	8003cec <UART_SetConfig+0x530>
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ce0:	d204      	bcs.n	8003cec <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	60da      	str	r2, [r3, #12]
 8003cea:	e001      	b.n	8003cf0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003cfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3720      	adds	r7, #32
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	01e84800 	.word	0x01e84800
 8003d0c:	00f42400 	.word	0x00f42400

08003d10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1c:	f003 0301 	and.w	r3, r3, #1
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00a      	beq.n	8003d3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00a      	beq.n	8003d5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	f003 0310 	and.w	r3, r3, #16
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00a      	beq.n	8003dc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	f003 0320 	and.w	r3, r3, #32
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00a      	beq.n	8003de4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d01a      	beq.n	8003e26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	430a      	orrs	r2, r1
 8003e04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e0e:	d10a      	bne.n	8003e26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00a      	beq.n	8003e48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	430a      	orrs	r2, r1
 8003e46:	605a      	str	r2, [r3, #4]
  }
}
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af02      	add	r7, sp, #8
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003e62:	f7fd fc57 	bl	8001714 <HAL_GetTick>
 8003e66:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b08      	cmp	r3, #8
 8003e74:	d10e      	bne.n	8003e94 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e76:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 f82a 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e020      	b.n	8003ed6 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d10e      	bne.n	8003ec0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ea2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 f814 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e00a      	b.n	8003ed6 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2220      	movs	r2, #32
 8003eca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b084      	sub	sp, #16
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	60f8      	str	r0, [r7, #12]
 8003ee6:	60b9      	str	r1, [r7, #8]
 8003ee8:	603b      	str	r3, [r7, #0]
 8003eea:	4613      	mov	r3, r2
 8003eec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eee:	e05d      	b.n	8003fac <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ef6:	d059      	beq.n	8003fac <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef8:	f7fd fc0c 	bl	8001714 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d302      	bcc.n	8003f0e <UART_WaitOnFlagUntilTimeout+0x30>
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d11b      	bne.n	8003f46 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f1c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0201 	bic.w	r2, r2, #1
 8003f2c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2220      	movs	r2, #32
 8003f32:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2220      	movs	r2, #32
 8003f38:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e042      	b.n	8003fcc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0304 	and.w	r3, r3, #4
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d02b      	beq.n	8003fac <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	69db      	ldr	r3, [r3, #28]
 8003f5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f62:	d123      	bne.n	8003fac <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f6c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f7c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0201 	bic.w	r2, r2, #1
 8003f8c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2220      	movs	r2, #32
 8003f92:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2220      	movs	r2, #32
 8003f98:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e00f      	b.n	8003fcc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	69da      	ldr	r2, [r3, #28]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	bf0c      	ite	eq
 8003fbc:	2301      	moveq	r3, #1
 8003fbe:	2300      	movne	r3, #0
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	79fb      	ldrb	r3, [r7, #7]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d092      	beq.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003fd8:	bf00      	nop
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
	...

08003fe4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fea:	f3ef 8305 	mrs	r3, IPSR
 8003fee:	60bb      	str	r3, [r7, #8]
  return(result);
 8003ff0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10f      	bne.n	8004016 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ff6:	f3ef 8310 	mrs	r3, PRIMASK
 8003ffa:	607b      	str	r3, [r7, #4]
  return(result);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d105      	bne.n	800400e <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004002:	f3ef 8311 	mrs	r3, BASEPRI
 8004006:	603b      	str	r3, [r7, #0]
  return(result);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d007      	beq.n	800401e <osKernelInitialize+0x3a>
 800400e:	4b0e      	ldr	r3, [pc, #56]	; (8004048 <osKernelInitialize+0x64>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b02      	cmp	r3, #2
 8004014:	d103      	bne.n	800401e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004016:	f06f 0305 	mvn.w	r3, #5
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	e00c      	b.n	8004038 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800401e:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <osKernelInitialize+0x64>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d105      	bne.n	8004032 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004026:	4b08      	ldr	r3, [pc, #32]	; (8004048 <osKernelInitialize+0x64>)
 8004028:	2201      	movs	r2, #1
 800402a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800402c:	2300      	movs	r3, #0
 800402e:	60fb      	str	r3, [r7, #12]
 8004030:	e002      	b.n	8004038 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004032:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004036:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004038:	68fb      	ldr	r3, [r7, #12]
}
 800403a:	4618      	mov	r0, r3
 800403c:	3714      	adds	r7, #20
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	200000c0 	.word	0x200000c0

0800404c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004052:	f3ef 8305 	mrs	r3, IPSR
 8004056:	60bb      	str	r3, [r7, #8]
  return(result);
 8004058:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800405a:	2b00      	cmp	r3, #0
 800405c:	d10f      	bne.n	800407e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800405e:	f3ef 8310 	mrs	r3, PRIMASK
 8004062:	607b      	str	r3, [r7, #4]
  return(result);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d105      	bne.n	8004076 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800406a:	f3ef 8311 	mrs	r3, BASEPRI
 800406e:	603b      	str	r3, [r7, #0]
  return(result);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d007      	beq.n	8004086 <osKernelStart+0x3a>
 8004076:	4b0f      	ldr	r3, [pc, #60]	; (80040b4 <osKernelStart+0x68>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2b02      	cmp	r3, #2
 800407c:	d103      	bne.n	8004086 <osKernelStart+0x3a>
    stat = osErrorISR;
 800407e:	f06f 0305 	mvn.w	r3, #5
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	e010      	b.n	80040a8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004086:	4b0b      	ldr	r3, [pc, #44]	; (80040b4 <osKernelStart+0x68>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d109      	bne.n	80040a2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800408e:	f7ff ffa1 	bl	8003fd4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004092:	4b08      	ldr	r3, [pc, #32]	; (80040b4 <osKernelStart+0x68>)
 8004094:	2202      	movs	r2, #2
 8004096:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004098:	f001 fe16 	bl	8005cc8 <vTaskStartScheduler>
      stat = osOK;
 800409c:	2300      	movs	r3, #0
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	e002      	b.n	80040a8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80040a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80040a6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80040a8:	68fb      	ldr	r3, [r7, #12]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	200000c0 	.word	0x200000c0

080040b8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b090      	sub	sp, #64	; 0x40
 80040bc:	af04      	add	r7, sp, #16
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80040c4:	2300      	movs	r3, #0
 80040c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040c8:	f3ef 8305 	mrs	r3, IPSR
 80040cc:	61fb      	str	r3, [r7, #28]
  return(result);
 80040ce:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f040 808f 	bne.w	80041f4 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040d6:	f3ef 8310 	mrs	r3, PRIMASK
 80040da:	61bb      	str	r3, [r7, #24]
  return(result);
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d105      	bne.n	80040ee <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80040e2:	f3ef 8311 	mrs	r3, BASEPRI
 80040e6:	617b      	str	r3, [r7, #20]
  return(result);
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d003      	beq.n	80040f6 <osThreadNew+0x3e>
 80040ee:	4b44      	ldr	r3, [pc, #272]	; (8004200 <osThreadNew+0x148>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d07e      	beq.n	80041f4 <osThreadNew+0x13c>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d07b      	beq.n	80041f4 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80040fc:	2380      	movs	r3, #128	; 0x80
 80040fe:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8004100:	2318      	movs	r3, #24
 8004102:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8004104:	2300      	movs	r3, #0
 8004106:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8004108:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800410c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d045      	beq.n	80041a0 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d002      	beq.n	8004122 <osThreadNew+0x6a>
        name = attr->name;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d002      	beq.n	8004130 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004132:	2b00      	cmp	r3, #0
 8004134:	d008      	beq.n	8004148 <osThreadNew+0x90>
 8004136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004138:	2b38      	cmp	r3, #56	; 0x38
 800413a:	d805      	bhi.n	8004148 <osThreadNew+0x90>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <osThreadNew+0x94>
        return (NULL);
 8004148:	2300      	movs	r3, #0
 800414a:	e054      	b.n	80041f6 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d003      	beq.n	800415c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	089b      	lsrs	r3, r3, #2
 800415a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00e      	beq.n	8004182 <osThreadNew+0xca>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	2b5b      	cmp	r3, #91	; 0x5b
 800416a:	d90a      	bls.n	8004182 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004170:	2b00      	cmp	r3, #0
 8004172:	d006      	beq.n	8004182 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	695b      	ldr	r3, [r3, #20]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d002      	beq.n	8004182 <osThreadNew+0xca>
        mem = 1;
 800417c:	2301      	movs	r3, #1
 800417e:	623b      	str	r3, [r7, #32]
 8004180:	e010      	b.n	80041a4 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10c      	bne.n	80041a4 <osThreadNew+0xec>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d108      	bne.n	80041a4 <osThreadNew+0xec>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d104      	bne.n	80041a4 <osThreadNew+0xec>
          mem = 0;
 800419a:	2300      	movs	r3, #0
 800419c:	623b      	str	r3, [r7, #32]
 800419e:	e001      	b.n	80041a4 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80041a0:	2300      	movs	r3, #0
 80041a2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80041a4:	6a3b      	ldr	r3, [r7, #32]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d110      	bne.n	80041cc <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041b2:	9202      	str	r2, [sp, #8]
 80041b4:	9301      	str	r3, [sp, #4]
 80041b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041c0:	68f8      	ldr	r0, [r7, #12]
 80041c2:	f001 fba5 	bl	8005910 <xTaskCreateStatic>
 80041c6:	4603      	mov	r3, r0
 80041c8:	613b      	str	r3, [r7, #16]
 80041ca:	e013      	b.n	80041f4 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d110      	bne.n	80041f4 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80041d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d4:	b29a      	uxth	r2, r3
 80041d6:	f107 0310 	add.w	r3, r7, #16
 80041da:	9301      	str	r3, [sp, #4]
 80041dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041de:	9300      	str	r3, [sp, #0]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f001 fbf3 	bl	80059d0 <xTaskCreate>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d001      	beq.n	80041f4 <osThreadNew+0x13c>
          hTask = NULL;
 80041f0:	2300      	movs	r3, #0
 80041f2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80041f4:	693b      	ldr	r3, [r7, #16]
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3730      	adds	r7, #48	; 0x30
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	200000c0 	.word	0x200000c0

08004204 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800420c:	f3ef 8305 	mrs	r3, IPSR
 8004210:	613b      	str	r3, [r7, #16]
  return(result);
 8004212:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004214:	2b00      	cmp	r3, #0
 8004216:	d10f      	bne.n	8004238 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004218:	f3ef 8310 	mrs	r3, PRIMASK
 800421c:	60fb      	str	r3, [r7, #12]
  return(result);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d105      	bne.n	8004230 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004224:	f3ef 8311 	mrs	r3, BASEPRI
 8004228:	60bb      	str	r3, [r7, #8]
  return(result);
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d007      	beq.n	8004240 <osDelay+0x3c>
 8004230:	4b0a      	ldr	r3, [pc, #40]	; (800425c <osDelay+0x58>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2b02      	cmp	r3, #2
 8004236:	d103      	bne.n	8004240 <osDelay+0x3c>
    stat = osErrorISR;
 8004238:	f06f 0305 	mvn.w	r3, #5
 800423c:	617b      	str	r3, [r7, #20]
 800423e:	e007      	b.n	8004250 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004240:	2300      	movs	r3, #0
 8004242:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <osDelay+0x4c>
      vTaskDelay(ticks);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f001 fd06 	bl	8005c5c <vTaskDelay>
    }
  }

  return (stat);
 8004250:	697b      	ldr	r3, [r7, #20]
}
 8004252:	4618      	mov	r0, r3
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	200000c0 	.word	0x200000c0

08004260 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004260:	b580      	push	{r7, lr}
 8004262:	b08c      	sub	sp, #48	; 0x30
 8004264:	af02      	add	r7, sp, #8
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800426c:	2300      	movs	r3, #0
 800426e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004270:	f3ef 8305 	mrs	r3, IPSR
 8004274:	61bb      	str	r3, [r7, #24]
  return(result);
 8004276:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004278:	2b00      	cmp	r3, #0
 800427a:	f040 8087 	bne.w	800438c <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800427e:	f3ef 8310 	mrs	r3, PRIMASK
 8004282:	617b      	str	r3, [r7, #20]
  return(result);
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d105      	bne.n	8004296 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800428a:	f3ef 8311 	mrs	r3, BASEPRI
 800428e:	613b      	str	r3, [r7, #16]
  return(result);
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <osSemaphoreNew+0x3e>
 8004296:	4b40      	ldr	r3, [pc, #256]	; (8004398 <osSemaphoreNew+0x138>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2b02      	cmp	r3, #2
 800429c:	d076      	beq.n	800438c <osSemaphoreNew+0x12c>
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d073      	beq.n	800438c <osSemaphoreNew+0x12c>
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d86f      	bhi.n	800438c <osSemaphoreNew+0x12c>
    mem = -1;
 80042ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042b0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d015      	beq.n	80042e4 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d006      	beq.n	80042ce <osSemaphoreNew+0x6e>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	2b4f      	cmp	r3, #79	; 0x4f
 80042c6:	d902      	bls.n	80042ce <osSemaphoreNew+0x6e>
        mem = 1;
 80042c8:	2301      	movs	r3, #1
 80042ca:	623b      	str	r3, [r7, #32]
 80042cc:	e00c      	b.n	80042e8 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d108      	bne.n	80042e8 <osSemaphoreNew+0x88>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d104      	bne.n	80042e8 <osSemaphoreNew+0x88>
          mem = 0;
 80042de:	2300      	movs	r3, #0
 80042e0:	623b      	str	r3, [r7, #32]
 80042e2:	e001      	b.n	80042e8 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 80042e4:	2300      	movs	r3, #0
 80042e6:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 80042e8:	6a3b      	ldr	r3, [r7, #32]
 80042ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042ee:	d04d      	beq.n	800438c <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d129      	bne.n	800434a <osSemaphoreNew+0xea>
        if (mem == 1) {
 80042f6:	6a3b      	ldr	r3, [r7, #32]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d10b      	bne.n	8004314 <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	2303      	movs	r3, #3
 8004302:	9300      	str	r3, [sp, #0]
 8004304:	4613      	mov	r3, r2
 8004306:	2200      	movs	r2, #0
 8004308:	2100      	movs	r1, #0
 800430a:	2001      	movs	r0, #1
 800430c:	f000 fafa 	bl	8004904 <xQueueGenericCreateStatic>
 8004310:	6278      	str	r0, [r7, #36]	; 0x24
 8004312:	e005      	b.n	8004320 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8004314:	2203      	movs	r2, #3
 8004316:	2100      	movs	r1, #0
 8004318:	2001      	movs	r0, #1
 800431a:	f000 fb70 	bl	80049fe <xQueueGenericCreate>
 800431e:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004322:	2b00      	cmp	r3, #0
 8004324:	d022      	beq.n	800436c <osSemaphoreNew+0x10c>
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d01f      	beq.n	800436c <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800432c:	2300      	movs	r3, #0
 800432e:	2200      	movs	r2, #0
 8004330:	2100      	movs	r1, #0
 8004332:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004334:	f000 fc36 	bl	8004ba4 <xQueueGenericSend>
 8004338:	4603      	mov	r3, r0
 800433a:	2b01      	cmp	r3, #1
 800433c:	d016      	beq.n	800436c <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 800433e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004340:	f001 f913 	bl	800556a <vQueueDelete>
            hSemaphore = NULL;
 8004344:	2300      	movs	r3, #0
 8004346:	627b      	str	r3, [r7, #36]	; 0x24
 8004348:	e010      	b.n	800436c <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 800434a:	6a3b      	ldr	r3, [r7, #32]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d108      	bne.n	8004362 <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	461a      	mov	r2, r3
 8004356:	68b9      	ldr	r1, [r7, #8]
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f000 fbb4 	bl	8004ac6 <xQueueCreateCountingSemaphoreStatic>
 800435e:	6278      	str	r0, [r7, #36]	; 0x24
 8004360:	e004      	b.n	800436c <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004362:	68b9      	ldr	r1, [r7, #8]
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 fbe7 	bl	8004b38 <xQueueCreateCountingSemaphore>
 800436a:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800436c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00c      	beq.n	800438c <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d003      	beq.n	8004380 <osSemaphoreNew+0x120>
          name = attr->name;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	61fb      	str	r3, [r7, #28]
 800437e:	e001      	b.n	8004384 <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 8004380:	2300      	movs	r3, #0
 8004382:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004384:	69f9      	ldr	r1, [r7, #28]
 8004386:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004388:	f001 fa3c 	bl	8005804 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800438c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800438e:	4618      	mov	r0, r3
 8004390:	3728      	adds	r7, #40	; 0x28
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	200000c0 	.word	0x200000c0

0800439c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800439c:	b580      	push	{r7, lr}
 800439e:	b088      	sub	sp, #32
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80043aa:	2300      	movs	r3, #0
 80043ac:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d103      	bne.n	80043bc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80043b4:	f06f 0303 	mvn.w	r3, #3
 80043b8:	61fb      	str	r3, [r7, #28]
 80043ba:	e04b      	b.n	8004454 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043bc:	f3ef 8305 	mrs	r3, IPSR
 80043c0:	617b      	str	r3, [r7, #20]
  return(result);
 80043c2:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10f      	bne.n	80043e8 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043c8:	f3ef 8310 	mrs	r3, PRIMASK
 80043cc:	613b      	str	r3, [r7, #16]
  return(result);
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d105      	bne.n	80043e0 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80043d4:	f3ef 8311 	mrs	r3, BASEPRI
 80043d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d026      	beq.n	800442e <osSemaphoreAcquire+0x92>
 80043e0:	4b1f      	ldr	r3, [pc, #124]	; (8004460 <osSemaphoreAcquire+0xc4>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d122      	bne.n	800442e <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 80043ee:	f06f 0303 	mvn.w	r3, #3
 80043f2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80043f4:	e02d      	b.n	8004452 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 80043f6:	2300      	movs	r3, #0
 80043f8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80043fa:	f107 0308 	add.w	r3, r7, #8
 80043fe:	461a      	mov	r2, r3
 8004400:	2100      	movs	r1, #0
 8004402:	69b8      	ldr	r0, [r7, #24]
 8004404:	f000 fff0 	bl	80053e8 <xQueueReceiveFromISR>
 8004408:	4603      	mov	r3, r0
 800440a:	2b01      	cmp	r3, #1
 800440c:	d003      	beq.n	8004416 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800440e:	f06f 0302 	mvn.w	r3, #2
 8004412:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8004414:	e01d      	b.n	8004452 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d01a      	beq.n	8004452 <osSemaphoreAcquire+0xb6>
 800441c:	4b11      	ldr	r3, [pc, #68]	; (8004464 <osSemaphoreAcquire+0xc8>)
 800441e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004422:	601a      	str	r2, [r3, #0]
 8004424:	f3bf 8f4f 	dsb	sy
 8004428:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800442c:	e011      	b.n	8004452 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800442e:	6839      	ldr	r1, [r7, #0]
 8004430:	69b8      	ldr	r0, [r7, #24]
 8004432:	f000 fec9 	bl	80051c8 <xQueueSemaphoreTake>
 8004436:	4603      	mov	r3, r0
 8004438:	2b01      	cmp	r3, #1
 800443a:	d00b      	beq.n	8004454 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d003      	beq.n	800444a <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8004442:	f06f 0301 	mvn.w	r3, #1
 8004446:	61fb      	str	r3, [r7, #28]
 8004448:	e004      	b.n	8004454 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800444a:	f06f 0302 	mvn.w	r3, #2
 800444e:	61fb      	str	r3, [r7, #28]
 8004450:	e000      	b.n	8004454 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8004452:	bf00      	nop
      }
    }
  }

  return (stat);
 8004454:	69fb      	ldr	r3, [r7, #28]
}
 8004456:	4618      	mov	r0, r3
 8004458:	3720      	adds	r7, #32
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	200000c0 	.word	0x200000c0
 8004464:	e000ed04 	.word	0xe000ed04

08004468 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004468:	b580      	push	{r7, lr}
 800446a:	b088      	sub	sp, #32
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004474:	2300      	movs	r3, #0
 8004476:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d103      	bne.n	8004486 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800447e:	f06f 0303 	mvn.w	r3, #3
 8004482:	61fb      	str	r3, [r7, #28]
 8004484:	e03e      	b.n	8004504 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004486:	f3ef 8305 	mrs	r3, IPSR
 800448a:	617b      	str	r3, [r7, #20]
  return(result);
 800448c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800448e:	2b00      	cmp	r3, #0
 8004490:	d10f      	bne.n	80044b2 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004492:	f3ef 8310 	mrs	r3, PRIMASK
 8004496:	613b      	str	r3, [r7, #16]
  return(result);
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d105      	bne.n	80044aa <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800449e:	f3ef 8311 	mrs	r3, BASEPRI
 80044a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d01e      	beq.n	80044e8 <osSemaphoreRelease+0x80>
 80044aa:	4b19      	ldr	r3, [pc, #100]	; (8004510 <osSemaphoreRelease+0xa8>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d11a      	bne.n	80044e8 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 80044b2:	2300      	movs	r3, #0
 80044b4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80044b6:	f107 0308 	add.w	r3, r7, #8
 80044ba:	4619      	mov	r1, r3
 80044bc:	69b8      	ldr	r0, [r7, #24]
 80044be:	f000 fd0f 	bl	8004ee0 <xQueueGiveFromISR>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d003      	beq.n	80044d0 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 80044c8:	f06f 0302 	mvn.w	r3, #2
 80044cc:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80044ce:	e018      	b.n	8004502 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d015      	beq.n	8004502 <osSemaphoreRelease+0x9a>
 80044d6:	4b0f      	ldr	r3, [pc, #60]	; (8004514 <osSemaphoreRelease+0xac>)
 80044d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044dc:	601a      	str	r2, [r3, #0]
 80044de:	f3bf 8f4f 	dsb	sy
 80044e2:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80044e6:	e00c      	b.n	8004502 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80044e8:	2300      	movs	r3, #0
 80044ea:	2200      	movs	r2, #0
 80044ec:	2100      	movs	r1, #0
 80044ee:	69b8      	ldr	r0, [r7, #24]
 80044f0:	f000 fb58 	bl	8004ba4 <xQueueGenericSend>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d004      	beq.n	8004504 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 80044fa:	f06f 0302 	mvn.w	r3, #2
 80044fe:	61fb      	str	r3, [r7, #28]
 8004500:	e000      	b.n	8004504 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004502:	bf00      	nop
    }
  }

  return (stat);
 8004504:	69fb      	ldr	r3, [r7, #28]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3720      	adds	r7, #32
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	200000c0 	.word	0x200000c0
 8004514:	e000ed04 	.word	0xe000ed04

08004518 <osMessageQueueGet>:
  }

  return (stat);
}

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004518:	b580      	push	{r7, lr}
 800451a:	b08a      	sub	sp, #40	; 0x28
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
 8004524:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800452a:	2300      	movs	r3, #0
 800452c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800452e:	f3ef 8305 	mrs	r3, IPSR
 8004532:	61fb      	str	r3, [r7, #28]
  return(result);
 8004534:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8004536:	2b00      	cmp	r3, #0
 8004538:	d10f      	bne.n	800455a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800453a:	f3ef 8310 	mrs	r3, PRIMASK
 800453e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d105      	bne.n	8004552 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004546:	f3ef 8311 	mrs	r3, BASEPRI
 800454a:	617b      	str	r3, [r7, #20]
  return(result);
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d02c      	beq.n	80045ac <osMessageQueueGet+0x94>
 8004552:	4b28      	ldr	r3, [pc, #160]	; (80045f4 <osMessageQueueGet+0xdc>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2b02      	cmp	r3, #2
 8004558:	d128      	bne.n	80045ac <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800455a:	6a3b      	ldr	r3, [r7, #32]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d005      	beq.n	800456c <osMessageQueueGet+0x54>
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d002      	beq.n	800456c <osMessageQueueGet+0x54>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d003      	beq.n	8004574 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800456c:	f06f 0303 	mvn.w	r3, #3
 8004570:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004572:	e038      	b.n	80045e6 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8004574:	2300      	movs	r3, #0
 8004576:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004578:	f107 0310 	add.w	r3, r7, #16
 800457c:	461a      	mov	r2, r3
 800457e:	68b9      	ldr	r1, [r7, #8]
 8004580:	6a38      	ldr	r0, [r7, #32]
 8004582:	f000 ff31 	bl	80053e8 <xQueueReceiveFromISR>
 8004586:	4603      	mov	r3, r0
 8004588:	2b01      	cmp	r3, #1
 800458a:	d003      	beq.n	8004594 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800458c:	f06f 0302 	mvn.w	r3, #2
 8004590:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004592:	e028      	b.n	80045e6 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d025      	beq.n	80045e6 <osMessageQueueGet+0xce>
 800459a:	4b17      	ldr	r3, [pc, #92]	; (80045f8 <osMessageQueueGet+0xe0>)
 800459c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045a0:	601a      	str	r2, [r3, #0]
 80045a2:	f3bf 8f4f 	dsb	sy
 80045a6:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80045aa:	e01c      	b.n	80045e6 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80045ac:	6a3b      	ldr	r3, [r7, #32]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d002      	beq.n	80045b8 <osMessageQueueGet+0xa0>
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d103      	bne.n	80045c0 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80045b8:	f06f 0303 	mvn.w	r3, #3
 80045bc:	627b      	str	r3, [r7, #36]	; 0x24
 80045be:	e013      	b.n	80045e8 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	68b9      	ldr	r1, [r7, #8]
 80045c4:	6a38      	ldr	r0, [r7, #32]
 80045c6:	f000 fd1d 	bl	8005004 <xQueueReceive>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d00b      	beq.n	80045e8 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 80045d6:	f06f 0301 	mvn.w	r3, #1
 80045da:	627b      	str	r3, [r7, #36]	; 0x24
 80045dc:	e004      	b.n	80045e8 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 80045de:	f06f 0302 	mvn.w	r3, #2
 80045e2:	627b      	str	r3, [r7, #36]	; 0x24
 80045e4:	e000      	b.n	80045e8 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80045e6:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80045e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3728      	adds	r7, #40	; 0x28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	200000c0 	.word	0x200000c0
 80045f8:	e000ed04 	.word	0xe000ed04

080045fc <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b088      	sub	sp, #32
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	61bb      	str	r3, [r7, #24]
  UBaseType_t count;

  if (hQueue == NULL) {
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d102      	bne.n	8004614 <osMessageQueueGetCount+0x18>
    count = 0U;
 800460e:	2300      	movs	r3, #0
 8004610:	61fb      	str	r3, [r7, #28]
 8004612:	e01e      	b.n	8004652 <osMessageQueueGetCount+0x56>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004614:	f3ef 8305 	mrs	r3, IPSR
 8004618:	617b      	str	r3, [r7, #20]
  return(result);
 800461a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10f      	bne.n	8004640 <osMessageQueueGetCount+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004620:	f3ef 8310 	mrs	r3, PRIMASK
 8004624:	613b      	str	r3, [r7, #16]
  return(result);
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d105      	bne.n	8004638 <osMessageQueueGetCount+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800462c:	f3ef 8311 	mrs	r3, BASEPRI
 8004630:	60fb      	str	r3, [r7, #12]
  return(result);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d008      	beq.n	800464a <osMessageQueueGetCount+0x4e>
 8004638:	4b08      	ldr	r3, [pc, #32]	; (800465c <osMessageQueueGetCount+0x60>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2b02      	cmp	r3, #2
 800463e:	d104      	bne.n	800464a <osMessageQueueGetCount+0x4e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8004640:	69b8      	ldr	r0, [r7, #24]
 8004642:	f000 ff73 	bl	800552c <uxQueueMessagesWaitingFromISR>
 8004646:	61f8      	str	r0, [r7, #28]
 8004648:	e003      	b.n	8004652 <osMessageQueueGetCount+0x56>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800464a:	69b8      	ldr	r0, [r7, #24]
 800464c:	f000 ff4f 	bl	80054ee <uxQueueMessagesWaiting>
 8004650:	61f8      	str	r0, [r7, #28]
  }

  return ((uint32_t)count);
 8004652:	69fb      	ldr	r3, [r7, #28]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3720      	adds	r7, #32
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	200000c0 	.word	0x200000c0

08004660 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4a07      	ldr	r2, [pc, #28]	; (800468c <vApplicationGetIdleTaskMemory+0x2c>)
 8004670:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	4a06      	ldr	r2, [pc, #24]	; (8004690 <vApplicationGetIdleTaskMemory+0x30>)
 8004676:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2280      	movs	r2, #128	; 0x80
 800467c:	601a      	str	r2, [r3, #0]
}
 800467e:	bf00      	nop
 8004680:	3714      	adds	r7, #20
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	200000c4 	.word	0x200000c4
 8004690:	20000120 	.word	0x20000120

08004694 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4a07      	ldr	r2, [pc, #28]	; (80046c0 <vApplicationGetTimerTaskMemory+0x2c>)
 80046a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	4a06      	ldr	r2, [pc, #24]	; (80046c4 <vApplicationGetTimerTaskMemory+0x30>)
 80046aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80046b2:	601a      	str	r2, [r3, #0]
}
 80046b4:	bf00      	nop
 80046b6:	3714      	adds	r7, #20
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr
 80046c0:	20000320 	.word	0x20000320
 80046c4:	2000037c 	.word	0x2000037c

080046c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f103 0208 	add.w	r2, r3, #8
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f103 0208 	add.w	r2, r3, #8
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f103 0208 	add.w	r2, r3, #8
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004716:	bf00      	nop
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004722:	b480      	push	{r7}
 8004724:	b085      	sub	sp, #20
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
 800472a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	689a      	ldr	r2, [r3, #8]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	683a      	ldr	r2, [r7, #0]
 8004746:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	1c5a      	adds	r2, r3, #1
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	601a      	str	r2, [r3, #0]
}
 800475e:	bf00      	nop
 8004760:	3714      	adds	r7, #20
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr

0800476a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800476a:	b480      	push	{r7}
 800476c:	b085      	sub	sp, #20
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
 8004772:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004780:	d103      	bne.n	800478a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	e00c      	b.n	80047a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	3308      	adds	r3, #8
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	e002      	b.n	8004798 <vListInsert+0x2e>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	60fb      	str	r3, [r7, #12]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d2f6      	bcs.n	8004792 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	601a      	str	r2, [r3, #0]
}
 80047d0:	bf00      	nop
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6892      	ldr	r2, [r2, #8]
 80047f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	6852      	ldr	r2, [r2, #4]
 80047fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	429a      	cmp	r2, r3
 8004806:	d103      	bne.n	8004810 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689a      	ldr	r2, [r3, #8]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	1e5a      	subs	r2, r3, #1
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3714      	adds	r7, #20
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10b      	bne.n	800485c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004848:	b672      	cpsid	i
 800484a:	f383 8811 	msr	BASEPRI, r3
 800484e:	f3bf 8f6f 	isb	sy
 8004852:	f3bf 8f4f 	dsb	sy
 8004856:	b662      	cpsie	i
 8004858:	60bb      	str	r3, [r7, #8]
 800485a:	e7fe      	b.n	800485a <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 800485c:	f002 fcbc 	bl	80071d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004868:	68f9      	ldr	r1, [r7, #12]
 800486a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800486c:	fb01 f303 	mul.w	r3, r1, r3
 8004870:	441a      	add	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800488c:	3b01      	subs	r3, #1
 800488e:	68f9      	ldr	r1, [r7, #12]
 8004890:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004892:	fb01 f303 	mul.w	r3, r1, r3
 8004896:	441a      	add	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	22ff      	movs	r2, #255	; 0xff
 80048a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	22ff      	movs	r2, #255	; 0xff
 80048a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d114      	bne.n	80048dc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d01a      	beq.n	80048f0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	3310      	adds	r3, #16
 80048be:	4618      	mov	r0, r3
 80048c0:	f001 fc90 	bl	80061e4 <xTaskRemoveFromEventList>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d012      	beq.n	80048f0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80048ca:	4b0d      	ldr	r3, [pc, #52]	; (8004900 <xQueueGenericReset+0xd0>)
 80048cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	f3bf 8f6f 	isb	sy
 80048da:	e009      	b.n	80048f0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	3310      	adds	r3, #16
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7ff fef1 	bl	80046c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	3324      	adds	r3, #36	; 0x24
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7ff feec 	bl	80046c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80048f0:	f002 fca4 	bl	800723c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80048f4:	2301      	movs	r3, #1
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	e000ed04 	.word	0xe000ed04

08004904 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004904:	b580      	push	{r7, lr}
 8004906:	b08e      	sub	sp, #56	; 0x38
 8004908:	af02      	add	r7, sp, #8
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]
 8004910:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10b      	bne.n	8004930 <xQueueGenericCreateStatic+0x2c>
 8004918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491c:	b672      	cpsid	i
 800491e:	f383 8811 	msr	BASEPRI, r3
 8004922:	f3bf 8f6f 	isb	sy
 8004926:	f3bf 8f4f 	dsb	sy
 800492a:	b662      	cpsie	i
 800492c:	62bb      	str	r3, [r7, #40]	; 0x28
 800492e:	e7fe      	b.n	800492e <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10b      	bne.n	800494e <xQueueGenericCreateStatic+0x4a>
 8004936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493a:	b672      	cpsid	i
 800493c:	f383 8811 	msr	BASEPRI, r3
 8004940:	f3bf 8f6f 	isb	sy
 8004944:	f3bf 8f4f 	dsb	sy
 8004948:	b662      	cpsie	i
 800494a:	627b      	str	r3, [r7, #36]	; 0x24
 800494c:	e7fe      	b.n	800494c <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <xQueueGenericCreateStatic+0x56>
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d001      	beq.n	800495e <xQueueGenericCreateStatic+0x5a>
 800495a:	2301      	movs	r3, #1
 800495c:	e000      	b.n	8004960 <xQueueGenericCreateStatic+0x5c>
 800495e:	2300      	movs	r3, #0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10b      	bne.n	800497c <xQueueGenericCreateStatic+0x78>
 8004964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004968:	b672      	cpsid	i
 800496a:	f383 8811 	msr	BASEPRI, r3
 800496e:	f3bf 8f6f 	isb	sy
 8004972:	f3bf 8f4f 	dsb	sy
 8004976:	b662      	cpsie	i
 8004978:	623b      	str	r3, [r7, #32]
 800497a:	e7fe      	b.n	800497a <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d102      	bne.n	8004988 <xQueueGenericCreateStatic+0x84>
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d101      	bne.n	800498c <xQueueGenericCreateStatic+0x88>
 8004988:	2301      	movs	r3, #1
 800498a:	e000      	b.n	800498e <xQueueGenericCreateStatic+0x8a>
 800498c:	2300      	movs	r3, #0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d10b      	bne.n	80049aa <xQueueGenericCreateStatic+0xa6>
 8004992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004996:	b672      	cpsid	i
 8004998:	f383 8811 	msr	BASEPRI, r3
 800499c:	f3bf 8f6f 	isb	sy
 80049a0:	f3bf 8f4f 	dsb	sy
 80049a4:	b662      	cpsie	i
 80049a6:	61fb      	str	r3, [r7, #28]
 80049a8:	e7fe      	b.n	80049a8 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80049aa:	2350      	movs	r3, #80	; 0x50
 80049ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	2b50      	cmp	r3, #80	; 0x50
 80049b2:	d00b      	beq.n	80049cc <xQueueGenericCreateStatic+0xc8>
 80049b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b8:	b672      	cpsid	i
 80049ba:	f383 8811 	msr	BASEPRI, r3
 80049be:	f3bf 8f6f 	isb	sy
 80049c2:	f3bf 8f4f 	dsb	sy
 80049c6:	b662      	cpsie	i
 80049c8:	61bb      	str	r3, [r7, #24]
 80049ca:	e7fe      	b.n	80049ca <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80049cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80049d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00d      	beq.n	80049f4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80049d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80049e0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80049e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	4613      	mov	r3, r2
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	68b9      	ldr	r1, [r7, #8]
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	f000 f846 	bl	8004a80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3730      	adds	r7, #48	; 0x30
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b08a      	sub	sp, #40	; 0x28
 8004a02:	af02      	add	r7, sp, #8
 8004a04:	60f8      	str	r0, [r7, #12]
 8004a06:	60b9      	str	r1, [r7, #8]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10b      	bne.n	8004a2a <xQueueGenericCreate+0x2c>
 8004a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a16:	b672      	cpsid	i
 8004a18:	f383 8811 	msr	BASEPRI, r3
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	b662      	cpsie	i
 8004a26:	613b      	str	r3, [r7, #16]
 8004a28:	e7fe      	b.n	8004a28 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d102      	bne.n	8004a36 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004a30:	2300      	movs	r3, #0
 8004a32:	61fb      	str	r3, [r7, #28]
 8004a34:	e004      	b.n	8004a40 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	fb02 f303 	mul.w	r3, r2, r3
 8004a3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	3350      	adds	r3, #80	; 0x50
 8004a44:	4618      	mov	r0, r3
 8004a46:	f002 fce9 	bl	800741c <pvPortMalloc>
 8004a4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d011      	beq.n	8004a76 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	3350      	adds	r3, #80	; 0x50
 8004a5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a64:	79fa      	ldrb	r2, [r7, #7]
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	9300      	str	r3, [sp, #0]
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	68b9      	ldr	r1, [r7, #8]
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f000 f805 	bl	8004a80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004a76:	69bb      	ldr	r3, [r7, #24]
	}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3720      	adds	r7, #32
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
 8004a8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d103      	bne.n	8004a9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	601a      	str	r2, [r3, #0]
 8004a9a:	e002      	b.n	8004aa2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004aae:	2101      	movs	r1, #1
 8004ab0:	69b8      	ldr	r0, [r7, #24]
 8004ab2:	f7ff febd 	bl	8004830 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	78fa      	ldrb	r2, [r7, #3]
 8004aba:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004abe:	bf00      	nop
 8004ac0:	3710      	adds	r7, #16
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	b08a      	sub	sp, #40	; 0x28
 8004aca:	af02      	add	r7, sp, #8
 8004acc:	60f8      	str	r0, [r7, #12]
 8004ace:	60b9      	str	r1, [r7, #8]
 8004ad0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d10b      	bne.n	8004af0 <xQueueCreateCountingSemaphoreStatic+0x2a>
 8004ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004adc:	b672      	cpsid	i
 8004ade:	f383 8811 	msr	BASEPRI, r3
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	b662      	cpsie	i
 8004aec:	61bb      	str	r3, [r7, #24]
 8004aee:	e7fe      	b.n	8004aee <xQueueCreateCountingSemaphoreStatic+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004af0:	68ba      	ldr	r2, [r7, #8]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d90b      	bls.n	8004b10 <xQueueCreateCountingSemaphoreStatic+0x4a>
 8004af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afc:	b672      	cpsid	i
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	b662      	cpsie	i
 8004b0c:	617b      	str	r3, [r7, #20]
 8004b0e:	e7fe      	b.n	8004b0e <xQueueCreateCountingSemaphoreStatic+0x48>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004b10:	2302      	movs	r3, #2
 8004b12:	9300      	str	r3, [sp, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	2100      	movs	r1, #0
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f7ff fef2 	bl	8004904 <xQueueGenericCreateStatic>
 8004b20:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d002      	beq.n	8004b2e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	68ba      	ldr	r2, [r7, #8]
 8004b2c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004b2e:	69fb      	ldr	r3, [r7, #28]
	}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3720      	adds	r7, #32
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d10b      	bne.n	8004b60 <xQueueCreateCountingSemaphore+0x28>
 8004b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4c:	b672      	cpsid	i
 8004b4e:	f383 8811 	msr	BASEPRI, r3
 8004b52:	f3bf 8f6f 	isb	sy
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	b662      	cpsie	i
 8004b5c:	613b      	str	r3, [r7, #16]
 8004b5e:	e7fe      	b.n	8004b5e <xQueueCreateCountingSemaphore+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004b60:	683a      	ldr	r2, [r7, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d90b      	bls.n	8004b80 <xQueueCreateCountingSemaphore+0x48>
 8004b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b6c:	b672      	cpsid	i
 8004b6e:	f383 8811 	msr	BASEPRI, r3
 8004b72:	f3bf 8f6f 	isb	sy
 8004b76:	f3bf 8f4f 	dsb	sy
 8004b7a:	b662      	cpsie	i
 8004b7c:	60fb      	str	r3, [r7, #12]
 8004b7e:	e7fe      	b.n	8004b7e <xQueueCreateCountingSemaphore+0x46>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004b80:	2202      	movs	r2, #2
 8004b82:	2100      	movs	r1, #0
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff ff3a 	bl	80049fe <xQueueGenericCreate>
 8004b8a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d002      	beq.n	8004b98 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8004b98:	697b      	ldr	r3, [r7, #20]
	}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3718      	adds	r7, #24
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
	...

08004ba4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b08e      	sub	sp, #56	; 0x38
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
 8004bb0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10b      	bne.n	8004bd8 <xQueueGenericSend+0x34>
 8004bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc4:	b672      	cpsid	i
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	b662      	cpsie	i
 8004bd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bd6:	e7fe      	b.n	8004bd6 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d103      	bne.n	8004be6 <xQueueGenericSend+0x42>
 8004bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d101      	bne.n	8004bea <xQueueGenericSend+0x46>
 8004be6:	2301      	movs	r3, #1
 8004be8:	e000      	b.n	8004bec <xQueueGenericSend+0x48>
 8004bea:	2300      	movs	r3, #0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10b      	bne.n	8004c08 <xQueueGenericSend+0x64>
 8004bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf4:	b672      	cpsid	i
 8004bf6:	f383 8811 	msr	BASEPRI, r3
 8004bfa:	f3bf 8f6f 	isb	sy
 8004bfe:	f3bf 8f4f 	dsb	sy
 8004c02:	b662      	cpsie	i
 8004c04:	627b      	str	r3, [r7, #36]	; 0x24
 8004c06:	e7fe      	b.n	8004c06 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d103      	bne.n	8004c16 <xQueueGenericSend+0x72>
 8004c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d101      	bne.n	8004c1a <xQueueGenericSend+0x76>
 8004c16:	2301      	movs	r3, #1
 8004c18:	e000      	b.n	8004c1c <xQueueGenericSend+0x78>
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d10b      	bne.n	8004c38 <xQueueGenericSend+0x94>
 8004c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c24:	b672      	cpsid	i
 8004c26:	f383 8811 	msr	BASEPRI, r3
 8004c2a:	f3bf 8f6f 	isb	sy
 8004c2e:	f3bf 8f4f 	dsb	sy
 8004c32:	b662      	cpsie	i
 8004c34:	623b      	str	r3, [r7, #32]
 8004c36:	e7fe      	b.n	8004c36 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c38:	f001 fc92 	bl	8006560 <xTaskGetSchedulerState>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d102      	bne.n	8004c48 <xQueueGenericSend+0xa4>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <xQueueGenericSend+0xa8>
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e000      	b.n	8004c4e <xQueueGenericSend+0xaa>
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10b      	bne.n	8004c6a <xQueueGenericSend+0xc6>
 8004c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c56:	b672      	cpsid	i
 8004c58:	f383 8811 	msr	BASEPRI, r3
 8004c5c:	f3bf 8f6f 	isb	sy
 8004c60:	f3bf 8f4f 	dsb	sy
 8004c64:	b662      	cpsie	i
 8004c66:	61fb      	str	r3, [r7, #28]
 8004c68:	e7fe      	b.n	8004c68 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c6a:	f002 fab5 	bl	80071d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c76:	429a      	cmp	r2, r3
 8004c78:	d302      	bcc.n	8004c80 <xQueueGenericSend+0xdc>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d129      	bne.n	8004cd4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c80:	683a      	ldr	r2, [r7, #0]
 8004c82:	68b9      	ldr	r1, [r7, #8]
 8004c84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c86:	f000 fcac 	bl	80055e2 <prvCopyDataToQueue>
 8004c8a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d010      	beq.n	8004cb6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c96:	3324      	adds	r3, #36	; 0x24
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f001 faa3 	bl	80061e4 <xTaskRemoveFromEventList>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d013      	beq.n	8004ccc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ca4:	4b3f      	ldr	r3, [pc, #252]	; (8004da4 <xQueueGenericSend+0x200>)
 8004ca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004caa:	601a      	str	r2, [r3, #0]
 8004cac:	f3bf 8f4f 	dsb	sy
 8004cb0:	f3bf 8f6f 	isb	sy
 8004cb4:	e00a      	b.n	8004ccc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d007      	beq.n	8004ccc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004cbc:	4b39      	ldr	r3, [pc, #228]	; (8004da4 <xQueueGenericSend+0x200>)
 8004cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	f3bf 8f4f 	dsb	sy
 8004cc8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004ccc:	f002 fab6 	bl	800723c <vPortExitCritical>
				return pdPASS;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e063      	b.n	8004d9c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d103      	bne.n	8004ce2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004cda:	f002 faaf 	bl	800723c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	e05c      	b.n	8004d9c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d106      	bne.n	8004cf6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ce8:	f107 0314 	add.w	r3, r7, #20
 8004cec:	4618      	mov	r0, r3
 8004cee:	f001 fadd 	bl	80062ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cf6:	f002 faa1 	bl	800723c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cfa:	f001 f84d 	bl	8005d98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cfe:	f002 fa6b 	bl	80071d8 <vPortEnterCritical>
 8004d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d08:	b25b      	sxtb	r3, r3
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d0e:	d103      	bne.n	8004d18 <xQueueGenericSend+0x174>
 8004d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d1e:	b25b      	sxtb	r3, r3
 8004d20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d24:	d103      	bne.n	8004d2e <xQueueGenericSend+0x18a>
 8004d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d2e:	f002 fa85 	bl	800723c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d32:	1d3a      	adds	r2, r7, #4
 8004d34:	f107 0314 	add.w	r3, r7, #20
 8004d38:	4611      	mov	r1, r2
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f001 facc 	bl	80062d8 <xTaskCheckForTimeOut>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d124      	bne.n	8004d90 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004d46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d48:	f000 fd43 	bl	80057d2 <prvIsQueueFull>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d018      	beq.n	8004d84 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d54:	3310      	adds	r3, #16
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	4611      	mov	r1, r2
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f001 f9f0 	bl	8006140 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004d60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d62:	f000 fcce 	bl	8005702 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004d66:	f001 f825 	bl	8005db4 <xTaskResumeAll>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f47f af7c 	bne.w	8004c6a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004d72:	4b0c      	ldr	r3, [pc, #48]	; (8004da4 <xQueueGenericSend+0x200>)
 8004d74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d78:	601a      	str	r2, [r3, #0]
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	f3bf 8f6f 	isb	sy
 8004d82:	e772      	b.n	8004c6a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004d84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d86:	f000 fcbc 	bl	8005702 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d8a:	f001 f813 	bl	8005db4 <xTaskResumeAll>
 8004d8e:	e76c      	b.n	8004c6a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004d90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d92:	f000 fcb6 	bl	8005702 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d96:	f001 f80d 	bl	8005db4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004d9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3738      	adds	r7, #56	; 0x38
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	e000ed04 	.word	0xe000ed04

08004da8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b08e      	sub	sp, #56	; 0x38
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
 8004db4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10b      	bne.n	8004dd8 <xQueueGenericSendFromISR+0x30>
 8004dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc4:	b672      	cpsid	i
 8004dc6:	f383 8811 	msr	BASEPRI, r3
 8004dca:	f3bf 8f6f 	isb	sy
 8004dce:	f3bf 8f4f 	dsb	sy
 8004dd2:	b662      	cpsie	i
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8004dd6:	e7fe      	b.n	8004dd6 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d103      	bne.n	8004de6 <xQueueGenericSendFromISR+0x3e>
 8004dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <xQueueGenericSendFromISR+0x42>
 8004de6:	2301      	movs	r3, #1
 8004de8:	e000      	b.n	8004dec <xQueueGenericSendFromISR+0x44>
 8004dea:	2300      	movs	r3, #0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d10b      	bne.n	8004e08 <xQueueGenericSendFromISR+0x60>
 8004df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004df4:	b672      	cpsid	i
 8004df6:	f383 8811 	msr	BASEPRI, r3
 8004dfa:	f3bf 8f6f 	isb	sy
 8004dfe:	f3bf 8f4f 	dsb	sy
 8004e02:	b662      	cpsie	i
 8004e04:	623b      	str	r3, [r7, #32]
 8004e06:	e7fe      	b.n	8004e06 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d103      	bne.n	8004e16 <xQueueGenericSendFromISR+0x6e>
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d101      	bne.n	8004e1a <xQueueGenericSendFromISR+0x72>
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <xQueueGenericSendFromISR+0x74>
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10b      	bne.n	8004e38 <xQueueGenericSendFromISR+0x90>
 8004e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e24:	b672      	cpsid	i
 8004e26:	f383 8811 	msr	BASEPRI, r3
 8004e2a:	f3bf 8f6f 	isb	sy
 8004e2e:	f3bf 8f4f 	dsb	sy
 8004e32:	b662      	cpsie	i
 8004e34:	61fb      	str	r3, [r7, #28]
 8004e36:	e7fe      	b.n	8004e36 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004e38:	f002 faae 	bl	8007398 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004e3c:	f3ef 8211 	mrs	r2, BASEPRI
 8004e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e44:	b672      	cpsid	i
 8004e46:	f383 8811 	msr	BASEPRI, r3
 8004e4a:	f3bf 8f6f 	isb	sy
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	b662      	cpsie	i
 8004e54:	61ba      	str	r2, [r7, #24]
 8004e56:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004e58:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d302      	bcc.n	8004e6e <xQueueGenericSendFromISR+0xc6>
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d12c      	bne.n	8004ec8 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e78:	683a      	ldr	r2, [r7, #0]
 8004e7a:	68b9      	ldr	r1, [r7, #8]
 8004e7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e7e:	f000 fbb0 	bl	80055e2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004e82:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004e86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e8a:	d112      	bne.n	8004eb2 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d016      	beq.n	8004ec2 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e96:	3324      	adds	r3, #36	; 0x24
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f001 f9a3 	bl	80061e4 <xTaskRemoveFromEventList>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00e      	beq.n	8004ec2 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00b      	beq.n	8004ec2 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	e007      	b.n	8004ec2 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004eb2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	b25a      	sxtb	r2, r3
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ebe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004ec6:	e001      	b.n	8004ecc <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	637b      	str	r3, [r7, #52]	; 0x34
 8004ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ece:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004ed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3738      	adds	r7, #56	; 0x38
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b08e      	sub	sp, #56	; 0x38
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10b      	bne.n	8004f0c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef8:	b672      	cpsid	i
 8004efa:	f383 8811 	msr	BASEPRI, r3
 8004efe:	f3bf 8f6f 	isb	sy
 8004f02:	f3bf 8f4f 	dsb	sy
 8004f06:	b662      	cpsie	i
 8004f08:	623b      	str	r3, [r7, #32]
 8004f0a:	e7fe      	b.n	8004f0a <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00b      	beq.n	8004f2c <xQueueGiveFromISR+0x4c>
 8004f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f18:	b672      	cpsid	i
 8004f1a:	f383 8811 	msr	BASEPRI, r3
 8004f1e:	f3bf 8f6f 	isb	sy
 8004f22:	f3bf 8f4f 	dsb	sy
 8004f26:	b662      	cpsie	i
 8004f28:	61fb      	str	r3, [r7, #28]
 8004f2a:	e7fe      	b.n	8004f2a <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d103      	bne.n	8004f3c <xQueueGiveFromISR+0x5c>
 8004f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d101      	bne.n	8004f40 <xQueueGiveFromISR+0x60>
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e000      	b.n	8004f42 <xQueueGiveFromISR+0x62>
 8004f40:	2300      	movs	r3, #0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d10b      	bne.n	8004f5e <xQueueGiveFromISR+0x7e>
 8004f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4a:	b672      	cpsid	i
 8004f4c:	f383 8811 	msr	BASEPRI, r3
 8004f50:	f3bf 8f6f 	isb	sy
 8004f54:	f3bf 8f4f 	dsb	sy
 8004f58:	b662      	cpsie	i
 8004f5a:	61bb      	str	r3, [r7, #24]
 8004f5c:	e7fe      	b.n	8004f5c <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f5e:	f002 fa1b 	bl	8007398 <vPortValidateInterruptPriority>
	__asm volatile
 8004f62:	f3ef 8211 	mrs	r2, BASEPRI
 8004f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f6a:	b672      	cpsid	i
 8004f6c:	f383 8811 	msr	BASEPRI, r3
 8004f70:	f3bf 8f6f 	isb	sy
 8004f74:	f3bf 8f4f 	dsb	sy
 8004f78:	b662      	cpsie	i
 8004f7a:	617a      	str	r2, [r7, #20]
 8004f7c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004f7e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f80:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f86:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d22b      	bcs.n	8004fea <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9e:	1c5a      	adds	r2, r3, #1
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004fa4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004fa8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fac:	d112      	bne.n	8004fd4 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d016      	beq.n	8004fe4 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb8:	3324      	adds	r3, #36	; 0x24
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f001 f912 	bl	80061e4 <xTaskRemoveFromEventList>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00e      	beq.n	8004fe4 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00b      	beq.n	8004fe4 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	e007      	b.n	8004fe4 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004fd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fd8:	3301      	adds	r3, #1
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	b25a      	sxtb	r2, r3
 8004fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	637b      	str	r3, [r7, #52]	; 0x34
 8004fe8:	e001      	b.n	8004fee <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004fea:	2300      	movs	r3, #0
 8004fec:	637b      	str	r3, [r7, #52]	; 0x34
 8004fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3738      	adds	r7, #56	; 0x38
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
	...

08005004 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b08c      	sub	sp, #48	; 0x30
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005010:	2300      	movs	r3, #0
 8005012:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800501a:	2b00      	cmp	r3, #0
 800501c:	d10b      	bne.n	8005036 <xQueueReceive+0x32>
	__asm volatile
 800501e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005022:	b672      	cpsid	i
 8005024:	f383 8811 	msr	BASEPRI, r3
 8005028:	f3bf 8f6f 	isb	sy
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	b662      	cpsie	i
 8005032:	623b      	str	r3, [r7, #32]
 8005034:	e7fe      	b.n	8005034 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d103      	bne.n	8005044 <xQueueReceive+0x40>
 800503c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800503e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005040:	2b00      	cmp	r3, #0
 8005042:	d101      	bne.n	8005048 <xQueueReceive+0x44>
 8005044:	2301      	movs	r3, #1
 8005046:	e000      	b.n	800504a <xQueueReceive+0x46>
 8005048:	2300      	movs	r3, #0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10b      	bne.n	8005066 <xQueueReceive+0x62>
 800504e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005052:	b672      	cpsid	i
 8005054:	f383 8811 	msr	BASEPRI, r3
 8005058:	f3bf 8f6f 	isb	sy
 800505c:	f3bf 8f4f 	dsb	sy
 8005060:	b662      	cpsie	i
 8005062:	61fb      	str	r3, [r7, #28]
 8005064:	e7fe      	b.n	8005064 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005066:	f001 fa7b 	bl	8006560 <xTaskGetSchedulerState>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d102      	bne.n	8005076 <xQueueReceive+0x72>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <xQueueReceive+0x76>
 8005076:	2301      	movs	r3, #1
 8005078:	e000      	b.n	800507c <xQueueReceive+0x78>
 800507a:	2300      	movs	r3, #0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10b      	bne.n	8005098 <xQueueReceive+0x94>
 8005080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005084:	b672      	cpsid	i
 8005086:	f383 8811 	msr	BASEPRI, r3
 800508a:	f3bf 8f6f 	isb	sy
 800508e:	f3bf 8f4f 	dsb	sy
 8005092:	b662      	cpsie	i
 8005094:	61bb      	str	r3, [r7, #24]
 8005096:	e7fe      	b.n	8005096 <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005098:	f002 f89e 	bl	80071d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800509c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d01f      	beq.n	80050e8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80050a8:	68b9      	ldr	r1, [r7, #8]
 80050aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80050ac:	f000 fb03 	bl	80056b6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80050b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b2:	1e5a      	subs	r2, r3, #1
 80050b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d00f      	beq.n	80050e0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c2:	3310      	adds	r3, #16
 80050c4:	4618      	mov	r0, r3
 80050c6:	f001 f88d 	bl	80061e4 <xTaskRemoveFromEventList>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d007      	beq.n	80050e0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80050d0:	4b3c      	ldr	r3, [pc, #240]	; (80051c4 <xQueueReceive+0x1c0>)
 80050d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80050e0:	f002 f8ac 	bl	800723c <vPortExitCritical>
				return pdPASS;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e069      	b.n	80051bc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d103      	bne.n	80050f6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050ee:	f002 f8a5 	bl	800723c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80050f2:	2300      	movs	r3, #0
 80050f4:	e062      	b.n	80051bc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d106      	bne.n	800510a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050fc:	f107 0310 	add.w	r3, r7, #16
 8005100:	4618      	mov	r0, r3
 8005102:	f001 f8d3 	bl	80062ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005106:	2301      	movs	r3, #1
 8005108:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800510a:	f002 f897 	bl	800723c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800510e:	f000 fe43 	bl	8005d98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005112:	f002 f861 	bl	80071d8 <vPortEnterCritical>
 8005116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005118:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800511c:	b25b      	sxtb	r3, r3
 800511e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005122:	d103      	bne.n	800512c <xQueueReceive+0x128>
 8005124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005126:	2200      	movs	r2, #0
 8005128:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800512c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800512e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005132:	b25b      	sxtb	r3, r3
 8005134:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005138:	d103      	bne.n	8005142 <xQueueReceive+0x13e>
 800513a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005142:	f002 f87b 	bl	800723c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005146:	1d3a      	adds	r2, r7, #4
 8005148:	f107 0310 	add.w	r3, r7, #16
 800514c:	4611      	mov	r1, r2
 800514e:	4618      	mov	r0, r3
 8005150:	f001 f8c2 	bl	80062d8 <xTaskCheckForTimeOut>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d123      	bne.n	80051a2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800515a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800515c:	f000 fb23 	bl	80057a6 <prvIsQueueEmpty>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d017      	beq.n	8005196 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005168:	3324      	adds	r3, #36	; 0x24
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	4611      	mov	r1, r2
 800516e:	4618      	mov	r0, r3
 8005170:	f000 ffe6 	bl	8006140 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005174:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005176:	f000 fac4 	bl	8005702 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800517a:	f000 fe1b 	bl	8005db4 <xTaskResumeAll>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d189      	bne.n	8005098 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005184:	4b0f      	ldr	r3, [pc, #60]	; (80051c4 <xQueueReceive+0x1c0>)
 8005186:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	f3bf 8f4f 	dsb	sy
 8005190:	f3bf 8f6f 	isb	sy
 8005194:	e780      	b.n	8005098 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005196:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005198:	f000 fab3 	bl	8005702 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800519c:	f000 fe0a 	bl	8005db4 <xTaskResumeAll>
 80051a0:	e77a      	b.n	8005098 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80051a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80051a4:	f000 faad 	bl	8005702 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051a8:	f000 fe04 	bl	8005db4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80051ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80051ae:	f000 fafa 	bl	80057a6 <prvIsQueueEmpty>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f43f af6f 	beq.w	8005098 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80051ba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3730      	adds	r7, #48	; 0x30
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	e000ed04 	.word	0xe000ed04

080051c8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b08e      	sub	sp, #56	; 0x38
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80051d2:	2300      	movs	r3, #0
 80051d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80051da:	2300      	movs	r3, #0
 80051dc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80051de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d10b      	bne.n	80051fc <xQueueSemaphoreTake+0x34>
 80051e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e8:	b672      	cpsid	i
 80051ea:	f383 8811 	msr	BASEPRI, r3
 80051ee:	f3bf 8f6f 	isb	sy
 80051f2:	f3bf 8f4f 	dsb	sy
 80051f6:	b662      	cpsie	i
 80051f8:	623b      	str	r3, [r7, #32]
 80051fa:	e7fe      	b.n	80051fa <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80051fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005200:	2b00      	cmp	r3, #0
 8005202:	d00b      	beq.n	800521c <xQueueSemaphoreTake+0x54>
 8005204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005208:	b672      	cpsid	i
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	b662      	cpsie	i
 8005218:	61fb      	str	r3, [r7, #28]
 800521a:	e7fe      	b.n	800521a <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800521c:	f001 f9a0 	bl	8006560 <xTaskGetSchedulerState>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d102      	bne.n	800522c <xQueueSemaphoreTake+0x64>
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <xQueueSemaphoreTake+0x68>
 800522c:	2301      	movs	r3, #1
 800522e:	e000      	b.n	8005232 <xQueueSemaphoreTake+0x6a>
 8005230:	2300      	movs	r3, #0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10b      	bne.n	800524e <xQueueSemaphoreTake+0x86>
 8005236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523a:	b672      	cpsid	i
 800523c:	f383 8811 	msr	BASEPRI, r3
 8005240:	f3bf 8f6f 	isb	sy
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	b662      	cpsie	i
 800524a:	61bb      	str	r3, [r7, #24]
 800524c:	e7fe      	b.n	800524c <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800524e:	f001 ffc3 	bl	80071d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005256:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800525a:	2b00      	cmp	r3, #0
 800525c:	d024      	beq.n	80052a8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800525e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005260:	1e5a      	subs	r2, r3, #1
 8005262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005264:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d104      	bne.n	8005278 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800526e:	f001 faf1 	bl	8006854 <pvTaskIncrementMutexHeldCount>
 8005272:	4602      	mov	r2, r0
 8005274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005276:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00f      	beq.n	80052a0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005282:	3310      	adds	r3, #16
 8005284:	4618      	mov	r0, r3
 8005286:	f000 ffad 	bl	80061e4 <xTaskRemoveFromEventList>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d007      	beq.n	80052a0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005290:	4b54      	ldr	r3, [pc, #336]	; (80053e4 <xQueueSemaphoreTake+0x21c>)
 8005292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005296:	601a      	str	r2, [r3, #0]
 8005298:	f3bf 8f4f 	dsb	sy
 800529c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80052a0:	f001 ffcc 	bl	800723c <vPortExitCritical>
				return pdPASS;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e098      	b.n	80053da <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d112      	bne.n	80052d4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80052ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00b      	beq.n	80052cc <xQueueSemaphoreTake+0x104>
 80052b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052b8:	b672      	cpsid	i
 80052ba:	f383 8811 	msr	BASEPRI, r3
 80052be:	f3bf 8f6f 	isb	sy
 80052c2:	f3bf 8f4f 	dsb	sy
 80052c6:	b662      	cpsie	i
 80052c8:	617b      	str	r3, [r7, #20]
 80052ca:	e7fe      	b.n	80052ca <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80052cc:	f001 ffb6 	bl	800723c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80052d0:	2300      	movs	r3, #0
 80052d2:	e082      	b.n	80053da <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d106      	bne.n	80052e8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052da:	f107 030c 	add.w	r3, r7, #12
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 ffe4 	bl	80062ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052e4:	2301      	movs	r3, #1
 80052e6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052e8:	f001 ffa8 	bl	800723c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052ec:	f000 fd54 	bl	8005d98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052f0:	f001 ff72 	bl	80071d8 <vPortEnterCritical>
 80052f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052fa:	b25b      	sxtb	r3, r3
 80052fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005300:	d103      	bne.n	800530a <xQueueSemaphoreTake+0x142>
 8005302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800530a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800530c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005310:	b25b      	sxtb	r3, r3
 8005312:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005316:	d103      	bne.n	8005320 <xQueueSemaphoreTake+0x158>
 8005318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005320:	f001 ff8c 	bl	800723c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005324:	463a      	mov	r2, r7
 8005326:	f107 030c 	add.w	r3, r7, #12
 800532a:	4611      	mov	r1, r2
 800532c:	4618      	mov	r0, r3
 800532e:	f000 ffd3 	bl	80062d8 <xTaskCheckForTimeOut>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d132      	bne.n	800539e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005338:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800533a:	f000 fa34 	bl	80057a6 <prvIsQueueEmpty>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d026      	beq.n	8005392 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d109      	bne.n	8005360 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800534c:	f001 ff44 	bl	80071d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	4618      	mov	r0, r3
 8005356:	f001 f921 	bl	800659c <xTaskPriorityInherit>
 800535a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800535c:	f001 ff6e 	bl	800723c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005362:	3324      	adds	r3, #36	; 0x24
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	4611      	mov	r1, r2
 8005368:	4618      	mov	r0, r3
 800536a:	f000 fee9 	bl	8006140 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800536e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005370:	f000 f9c7 	bl	8005702 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005374:	f000 fd1e 	bl	8005db4 <xTaskResumeAll>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	f47f af67 	bne.w	800524e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005380:	4b18      	ldr	r3, [pc, #96]	; (80053e4 <xQueueSemaphoreTake+0x21c>)
 8005382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005386:	601a      	str	r2, [r3, #0]
 8005388:	f3bf 8f4f 	dsb	sy
 800538c:	f3bf 8f6f 	isb	sy
 8005390:	e75d      	b.n	800524e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005392:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005394:	f000 f9b5 	bl	8005702 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005398:	f000 fd0c 	bl	8005db4 <xTaskResumeAll>
 800539c:	e757      	b.n	800524e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800539e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80053a0:	f000 f9af 	bl	8005702 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053a4:	f000 fd06 	bl	8005db4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80053a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80053aa:	f000 f9fc 	bl	80057a6 <prvIsQueueEmpty>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	f43f af4c 	beq.w	800524e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80053b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00d      	beq.n	80053d8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80053bc:	f001 ff0c 	bl	80071d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80053c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80053c2:	f000 f8f6 	bl	80055b2 <prvGetDisinheritPriorityAfterTimeout>
 80053c6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80053c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80053ce:	4618      	mov	r0, r3
 80053d0:	f001 f9bc 	bl	800674c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80053d4:	f001 ff32 	bl	800723c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80053d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3738      	adds	r7, #56	; 0x38
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	e000ed04 	.word	0xe000ed04

080053e8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b08e      	sub	sp, #56	; 0x38
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80053f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d10b      	bne.n	8005416 <xQueueReceiveFromISR+0x2e>
 80053fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005402:	b672      	cpsid	i
 8005404:	f383 8811 	msr	BASEPRI, r3
 8005408:	f3bf 8f6f 	isb	sy
 800540c:	f3bf 8f4f 	dsb	sy
 8005410:	b662      	cpsie	i
 8005412:	623b      	str	r3, [r7, #32]
 8005414:	e7fe      	b.n	8005414 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d103      	bne.n	8005424 <xQueueReceiveFromISR+0x3c>
 800541c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800541e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005420:	2b00      	cmp	r3, #0
 8005422:	d101      	bne.n	8005428 <xQueueReceiveFromISR+0x40>
 8005424:	2301      	movs	r3, #1
 8005426:	e000      	b.n	800542a <xQueueReceiveFromISR+0x42>
 8005428:	2300      	movs	r3, #0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10b      	bne.n	8005446 <xQueueReceiveFromISR+0x5e>
 800542e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005432:	b672      	cpsid	i
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	b662      	cpsie	i
 8005442:	61fb      	str	r3, [r7, #28]
 8005444:	e7fe      	b.n	8005444 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005446:	f001 ffa7 	bl	8007398 <vPortValidateInterruptPriority>
	__asm volatile
 800544a:	f3ef 8211 	mrs	r2, BASEPRI
 800544e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005452:	b672      	cpsid	i
 8005454:	f383 8811 	msr	BASEPRI, r3
 8005458:	f3bf 8f6f 	isb	sy
 800545c:	f3bf 8f4f 	dsb	sy
 8005460:	b662      	cpsie	i
 8005462:	61ba      	str	r2, [r7, #24]
 8005464:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005466:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005468:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800546a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005472:	2b00      	cmp	r3, #0
 8005474:	d02f      	beq.n	80054d6 <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005478:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800547c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005480:	68b9      	ldr	r1, [r7, #8]
 8005482:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005484:	f000 f917 	bl	80056b6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800548a:	1e5a      	subs	r2, r3, #1
 800548c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800548e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005490:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005494:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005498:	d112      	bne.n	80054c0 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800549a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d016      	beq.n	80054d0 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054a4:	3310      	adds	r3, #16
 80054a6:	4618      	mov	r0, r3
 80054a8:	f000 fe9c 	bl	80061e4 <xTaskRemoveFromEventList>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00e      	beq.n	80054d0 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00b      	beq.n	80054d0 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	601a      	str	r2, [r3, #0]
 80054be:	e007      	b.n	80054d0 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80054c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054c4:	3301      	adds	r3, #1
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	b25a      	sxtb	r2, r3
 80054ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80054d0:	2301      	movs	r3, #1
 80054d2:	637b      	str	r3, [r7, #52]	; 0x34
 80054d4:	e001      	b.n	80054da <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 80054d6:	2300      	movs	r3, #0
 80054d8:	637b      	str	r3, [r7, #52]	; 0x34
 80054da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054dc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80054e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3738      	adds	r7, #56	; 0x38
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b084      	sub	sp, #16
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d10b      	bne.n	8005514 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 80054fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005500:	b672      	cpsid	i
 8005502:	f383 8811 	msr	BASEPRI, r3
 8005506:	f3bf 8f6f 	isb	sy
 800550a:	f3bf 8f4f 	dsb	sy
 800550e:	b662      	cpsie	i
 8005510:	60bb      	str	r3, [r7, #8]
 8005512:	e7fe      	b.n	8005512 <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 8005514:	f001 fe60 	bl	80071d8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800551e:	f001 fe8d 	bl	800723c <vPortExitCritical>

	return uxReturn;
 8005522:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005524:	4618      	mov	r0, r3
 8005526:	3710      	adds	r7, #16
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800552c:	b480      	push	{r7}
 800552e:	b087      	sub	sp, #28
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10b      	bne.n	8005556 <uxQueueMessagesWaitingFromISR+0x2a>
 800553e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005542:	b672      	cpsid	i
 8005544:	f383 8811 	msr	BASEPRI, r3
 8005548:	f3bf 8f6f 	isb	sy
 800554c:	f3bf 8f4f 	dsb	sy
 8005550:	b662      	cpsie	i
 8005552:	60fb      	str	r3, [r7, #12]
 8005554:	e7fe      	b.n	8005554 <uxQueueMessagesWaitingFromISR+0x28>
	uxReturn = pxQueue->uxMessagesWaiting;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555a:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800555c:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800555e:	4618      	mov	r0, r3
 8005560:	371c      	adds	r7, #28
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr

0800556a <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d10b      	bne.n	8005594 <vQueueDelete+0x2a>
 800557c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005580:	b672      	cpsid	i
 8005582:	f383 8811 	msr	BASEPRI, r3
 8005586:	f3bf 8f6f 	isb	sy
 800558a:	f3bf 8f4f 	dsb	sy
 800558e:	b662      	cpsie	i
 8005590:	60bb      	str	r3, [r7, #8]
 8005592:	e7fe      	b.n	8005592 <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f000 f95d 	bl	8005854 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d102      	bne.n	80055aa <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f002 f801 	bl	80075ac <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80055aa:	bf00      	nop
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80055b2:	b480      	push	{r7}
 80055b4:	b085      	sub	sp, #20
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d006      	beq.n	80055d0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80055cc:	60fb      	str	r3, [r7, #12]
 80055ce:	e001      	b.n	80055d4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80055d0:	2300      	movs	r3, #0
 80055d2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80055d4:	68fb      	ldr	r3, [r7, #12]
	}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3714      	adds	r7, #20
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr

080055e2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80055e2:	b580      	push	{r7, lr}
 80055e4:	b086      	sub	sp, #24
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	60f8      	str	r0, [r7, #12]
 80055ea:	60b9      	str	r1, [r7, #8]
 80055ec:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80055ee:	2300      	movs	r3, #0
 80055f0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d10d      	bne.n	800561c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d14d      	bne.n	80056a4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	4618      	mov	r0, r3
 800560e:	f001 f82d 	bl	800666c <xTaskPriorityDisinherit>
 8005612:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	609a      	str	r2, [r3, #8]
 800561a:	e043      	b.n	80056a4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d119      	bne.n	8005656 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6858      	ldr	r0, [r3, #4]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	461a      	mov	r2, r3
 800562c:	68b9      	ldr	r1, [r7, #8]
 800562e:	f002 f907 	bl	8007840 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563a:	441a      	add	r2, r3
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	429a      	cmp	r2, r3
 800564a:	d32b      	bcc.n	80056a4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	605a      	str	r2, [r3, #4]
 8005654:	e026      	b.n	80056a4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	68d8      	ldr	r0, [r3, #12]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565e:	461a      	mov	r2, r3
 8005660:	68b9      	ldr	r1, [r7, #8]
 8005662:	f002 f8ed 	bl	8007840 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	68da      	ldr	r2, [r3, #12]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800566e:	425b      	negs	r3, r3
 8005670:	441a      	add	r2, r3
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	68da      	ldr	r2, [r3, #12]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	429a      	cmp	r2, r3
 8005680:	d207      	bcs.n	8005692 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	689a      	ldr	r2, [r3, #8]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568a:	425b      	negs	r3, r3
 800568c:	441a      	add	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2b02      	cmp	r3, #2
 8005696:	d105      	bne.n	80056a4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d002      	beq.n	80056a4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	3b01      	subs	r3, #1
 80056a2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	1c5a      	adds	r2, r3, #1
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80056ac:	697b      	ldr	r3, [r7, #20]
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3718      	adds	r7, #24
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}

080056b6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056b6:	b580      	push	{r7, lr}
 80056b8:	b082      	sub	sp, #8
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
 80056be:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d018      	beq.n	80056fa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d0:	441a      	add	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	68da      	ldr	r2, [r3, #12]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d303      	bcc.n	80056ea <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	68d9      	ldr	r1, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f2:	461a      	mov	r2, r3
 80056f4:	6838      	ldr	r0, [r7, #0]
 80056f6:	f002 f8a3 	bl	8007840 <memcpy>
	}
}
 80056fa:	bf00      	nop
 80056fc:	3708      	adds	r7, #8
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}

08005702 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b084      	sub	sp, #16
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800570a:	f001 fd65 	bl	80071d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005714:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005716:	e011      	b.n	800573c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571c:	2b00      	cmp	r3, #0
 800571e:	d012      	beq.n	8005746 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3324      	adds	r3, #36	; 0x24
 8005724:	4618      	mov	r0, r3
 8005726:	f000 fd5d 	bl	80061e4 <xTaskRemoveFromEventList>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d001      	beq.n	8005734 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005730:	f000 fe36 	bl	80063a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005734:	7bfb      	ldrb	r3, [r7, #15]
 8005736:	3b01      	subs	r3, #1
 8005738:	b2db      	uxtb	r3, r3
 800573a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800573c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005740:	2b00      	cmp	r3, #0
 8005742:	dce9      	bgt.n	8005718 <prvUnlockQueue+0x16>
 8005744:	e000      	b.n	8005748 <prvUnlockQueue+0x46>
					break;
 8005746:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	22ff      	movs	r2, #255	; 0xff
 800574c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005750:	f001 fd74 	bl	800723c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005754:	f001 fd40 	bl	80071d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800575e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005760:	e011      	b.n	8005786 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d012      	beq.n	8005790 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	3310      	adds	r3, #16
 800576e:	4618      	mov	r0, r3
 8005770:	f000 fd38 	bl	80061e4 <xTaskRemoveFromEventList>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d001      	beq.n	800577e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800577a:	f000 fe11 	bl	80063a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800577e:	7bbb      	ldrb	r3, [r7, #14]
 8005780:	3b01      	subs	r3, #1
 8005782:	b2db      	uxtb	r3, r3
 8005784:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005786:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800578a:	2b00      	cmp	r3, #0
 800578c:	dce9      	bgt.n	8005762 <prvUnlockQueue+0x60>
 800578e:	e000      	b.n	8005792 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005790:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	22ff      	movs	r2, #255	; 0xff
 8005796:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800579a:	f001 fd4f 	bl	800723c <vPortExitCritical>
}
 800579e:	bf00      	nop
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b084      	sub	sp, #16
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057ae:	f001 fd13 	bl	80071d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d102      	bne.n	80057c0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80057ba:	2301      	movs	r3, #1
 80057bc:	60fb      	str	r3, [r7, #12]
 80057be:	e001      	b.n	80057c4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80057c0:	2300      	movs	r3, #0
 80057c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057c4:	f001 fd3a 	bl	800723c <vPortExitCritical>

	return xReturn;
 80057c8:	68fb      	ldr	r3, [r7, #12]
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3710      	adds	r7, #16
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}

080057d2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80057d2:	b580      	push	{r7, lr}
 80057d4:	b084      	sub	sp, #16
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057da:	f001 fcfd 	bl	80071d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d102      	bne.n	80057f0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80057ea:	2301      	movs	r3, #1
 80057ec:	60fb      	str	r3, [r7, #12]
 80057ee:	e001      	b.n	80057f4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80057f0:	2300      	movs	r3, #0
 80057f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057f4:	f001 fd22 	bl	800723c <vPortExitCritical>

	return xReturn;
 80057f8:	68fb      	ldr	r3, [r7, #12]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3710      	adds	r7, #16
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
	...

08005804 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]
 8005812:	e014      	b.n	800583e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005814:	4a0e      	ldr	r2, [pc, #56]	; (8005850 <vQueueAddToRegistry+0x4c>)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10b      	bne.n	8005838 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005820:	490b      	ldr	r1, [pc, #44]	; (8005850 <vQueueAddToRegistry+0x4c>)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	683a      	ldr	r2, [r7, #0]
 8005826:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800582a:	4a09      	ldr	r2, [pc, #36]	; (8005850 <vQueueAddToRegistry+0x4c>)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	00db      	lsls	r3, r3, #3
 8005830:	4413      	add	r3, r2
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005836:	e005      	b.n	8005844 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	3301      	adds	r3, #1
 800583c:	60fb      	str	r3, [r7, #12]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2b07      	cmp	r3, #7
 8005842:	d9e7      	bls.n	8005814 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005844:	bf00      	nop
 8005846:	3714      	adds	r7, #20
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr
 8005850:	20004b14 	.word	0x20004b14

08005854 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800585c:	2300      	movs	r3, #0
 800585e:	60fb      	str	r3, [r7, #12]
 8005860:	e016      	b.n	8005890 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005862:	4a10      	ldr	r2, [pc, #64]	; (80058a4 <vQueueUnregisterQueue+0x50>)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	00db      	lsls	r3, r3, #3
 8005868:	4413      	add	r3, r2
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	429a      	cmp	r2, r3
 8005870:	d10b      	bne.n	800588a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005872:	4a0c      	ldr	r2, [pc, #48]	; (80058a4 <vQueueUnregisterQueue+0x50>)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2100      	movs	r1, #0
 8005878:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800587c:	4a09      	ldr	r2, [pc, #36]	; (80058a4 <vQueueUnregisterQueue+0x50>)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	00db      	lsls	r3, r3, #3
 8005882:	4413      	add	r3, r2
 8005884:	2200      	movs	r2, #0
 8005886:	605a      	str	r2, [r3, #4]
				break;
 8005888:	e005      	b.n	8005896 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	3301      	adds	r3, #1
 800588e:	60fb      	str	r3, [r7, #12]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b07      	cmp	r3, #7
 8005894:	d9e5      	bls.n	8005862 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005896:	bf00      	nop
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	20004b14 	.word	0x20004b14

080058a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80058b8:	f001 fc8e 	bl	80071d8 <vPortEnterCritical>
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058c2:	b25b      	sxtb	r3, r3
 80058c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058c8:	d103      	bne.n	80058d2 <vQueueWaitForMessageRestricted+0x2a>
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058d8:	b25b      	sxtb	r3, r3
 80058da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058de:	d103      	bne.n	80058e8 <vQueueWaitForMessageRestricted+0x40>
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058e8:	f001 fca8 	bl	800723c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d106      	bne.n	8005902 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	3324      	adds	r3, #36	; 0x24
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	68b9      	ldr	r1, [r7, #8]
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 fc45 	bl	800618c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005902:	6978      	ldr	r0, [r7, #20]
 8005904:	f7ff fefd 	bl	8005702 <prvUnlockQueue>
	}
 8005908:	bf00      	nop
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005910:	b580      	push	{r7, lr}
 8005912:	b08e      	sub	sp, #56	; 0x38
 8005914:	af04      	add	r7, sp, #16
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
 800591c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800591e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10b      	bne.n	800593c <xTaskCreateStatic+0x2c>
 8005924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005928:	b672      	cpsid	i
 800592a:	f383 8811 	msr	BASEPRI, r3
 800592e:	f3bf 8f6f 	isb	sy
 8005932:	f3bf 8f4f 	dsb	sy
 8005936:	b662      	cpsie	i
 8005938:	623b      	str	r3, [r7, #32]
 800593a:	e7fe      	b.n	800593a <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800593c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800593e:	2b00      	cmp	r3, #0
 8005940:	d10b      	bne.n	800595a <xTaskCreateStatic+0x4a>
 8005942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005946:	b672      	cpsid	i
 8005948:	f383 8811 	msr	BASEPRI, r3
 800594c:	f3bf 8f6f 	isb	sy
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	b662      	cpsie	i
 8005956:	61fb      	str	r3, [r7, #28]
 8005958:	e7fe      	b.n	8005958 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800595a:	235c      	movs	r3, #92	; 0x5c
 800595c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	2b5c      	cmp	r3, #92	; 0x5c
 8005962:	d00b      	beq.n	800597c <xTaskCreateStatic+0x6c>
 8005964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005968:	b672      	cpsid	i
 800596a:	f383 8811 	msr	BASEPRI, r3
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	b662      	cpsie	i
 8005978:	61bb      	str	r3, [r7, #24]
 800597a:	e7fe      	b.n	800597a <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800597c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800597e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005980:	2b00      	cmp	r3, #0
 8005982:	d01e      	beq.n	80059c2 <xTaskCreateStatic+0xb2>
 8005984:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005986:	2b00      	cmp	r3, #0
 8005988:	d01b      	beq.n	80059c2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800598a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800598c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800598e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005990:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005992:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	2202      	movs	r2, #2
 8005998:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800599c:	2300      	movs	r3, #0
 800599e:	9303      	str	r3, [sp, #12]
 80059a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a2:	9302      	str	r3, [sp, #8]
 80059a4:	f107 0314 	add.w	r3, r7, #20
 80059a8:	9301      	str	r3, [sp, #4]
 80059aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ac:	9300      	str	r3, [sp, #0]
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	68b9      	ldr	r1, [r7, #8]
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f850 	bl	8005a5a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80059bc:	f000 f8de 	bl	8005b7c <prvAddNewTaskToReadyList>
 80059c0:	e001      	b.n	80059c6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80059c2:	2300      	movs	r3, #0
 80059c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80059c6:	697b      	ldr	r3, [r7, #20]
	}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3728      	adds	r7, #40	; 0x28
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b08c      	sub	sp, #48	; 0x30
 80059d4:	af04      	add	r7, sp, #16
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	603b      	str	r3, [r7, #0]
 80059dc:	4613      	mov	r3, r2
 80059de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80059e0:	88fb      	ldrh	r3, [r7, #6]
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4618      	mov	r0, r3
 80059e6:	f001 fd19 	bl	800741c <pvPortMalloc>
 80059ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00e      	beq.n	8005a10 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80059f2:	205c      	movs	r0, #92	; 0x5c
 80059f4:	f001 fd12 	bl	800741c <pvPortMalloc>
 80059f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	631a      	str	r2, [r3, #48]	; 0x30
 8005a06:	e005      	b.n	8005a14 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a08:	6978      	ldr	r0, [r7, #20]
 8005a0a:	f001 fdcf 	bl	80075ac <vPortFree>
 8005a0e:	e001      	b.n	8005a14 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a10:	2300      	movs	r3, #0
 8005a12:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d017      	beq.n	8005a4a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a22:	88fa      	ldrh	r2, [r7, #6]
 8005a24:	2300      	movs	r3, #0
 8005a26:	9303      	str	r3, [sp, #12]
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	9302      	str	r3, [sp, #8]
 8005a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a2e:	9301      	str	r3, [sp, #4]
 8005a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	68b9      	ldr	r1, [r7, #8]
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f000 f80e 	bl	8005a5a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a3e:	69f8      	ldr	r0, [r7, #28]
 8005a40:	f000 f89c 	bl	8005b7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a44:	2301      	movs	r3, #1
 8005a46:	61bb      	str	r3, [r7, #24]
 8005a48:	e002      	b.n	8005a50 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a4e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a50:	69bb      	ldr	r3, [r7, #24]
	}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3720      	adds	r7, #32
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b088      	sub	sp, #32
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	60f8      	str	r0, [r7, #12]
 8005a62:	60b9      	str	r1, [r7, #8]
 8005a64:	607a      	str	r2, [r7, #4]
 8005a66:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a6a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	461a      	mov	r2, r3
 8005a72:	21a5      	movs	r1, #165	; 0xa5
 8005a74:	f001 feef 	bl	8007856 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a7c:	6879      	ldr	r1, [r7, #4]
 8005a7e:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8005a82:	440b      	add	r3, r1
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	4413      	add	r3, r2
 8005a88:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	f023 0307 	bic.w	r3, r3, #7
 8005a90:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	f003 0307 	and.w	r3, r3, #7
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00b      	beq.n	8005ab4 <prvInitialiseNewTask+0x5a>
 8005a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa0:	b672      	cpsid	i
 8005aa2:	f383 8811 	msr	BASEPRI, r3
 8005aa6:	f3bf 8f6f 	isb	sy
 8005aaa:	f3bf 8f4f 	dsb	sy
 8005aae:	b662      	cpsie	i
 8005ab0:	617b      	str	r3, [r7, #20]
 8005ab2:	e7fe      	b.n	8005ab2 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d01f      	beq.n	8005afa <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005aba:	2300      	movs	r3, #0
 8005abc:	61fb      	str	r3, [r7, #28]
 8005abe:	e012      	b.n	8005ae6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ac0:	68ba      	ldr	r2, [r7, #8]
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	7819      	ldrb	r1, [r3, #0]
 8005ac8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	4413      	add	r3, r2
 8005ace:	3334      	adds	r3, #52	; 0x34
 8005ad0:	460a      	mov	r2, r1
 8005ad2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	4413      	add	r3, r2
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d006      	beq.n	8005aee <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	61fb      	str	r3, [r7, #28]
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	2b0f      	cmp	r3, #15
 8005aea:	d9e9      	bls.n	8005ac0 <prvInitialiseNewTask+0x66>
 8005aec:	e000      	b.n	8005af0 <prvInitialiseNewTask+0x96>
			{
				break;
 8005aee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005af8:	e003      	b.n	8005b02 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b04:	2b37      	cmp	r3, #55	; 0x37
 8005b06:	d901      	bls.n	8005b0c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b08:	2337      	movs	r3, #55	; 0x37
 8005b0a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b10:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b16:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b20:	3304      	adds	r3, #4
 8005b22:	4618      	mov	r0, r3
 8005b24:	f7fe fdf0 	bl	8004708 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2a:	3318      	adds	r3, #24
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7fe fdeb 	bl	8004708 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b36:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b3a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b40:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b46:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b56:	683a      	ldr	r2, [r7, #0]
 8005b58:	68f9      	ldr	r1, [r7, #12]
 8005b5a:	69b8      	ldr	r0, [r7, #24]
 8005b5c:	f001 fa36 	bl	8006fcc <pxPortInitialiseStack>
 8005b60:	4602      	mov	r2, r0
 8005b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b64:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b72:	bf00      	nop
 8005b74:	3720      	adds	r7, #32
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
	...

08005b7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005b84:	f001 fb28 	bl	80071d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005b88:	4b2d      	ldr	r3, [pc, #180]	; (8005c40 <prvAddNewTaskToReadyList+0xc4>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	4a2c      	ldr	r2, [pc, #176]	; (8005c40 <prvAddNewTaskToReadyList+0xc4>)
 8005b90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b92:	4b2c      	ldr	r3, [pc, #176]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d109      	bne.n	8005bae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005b9a:	4a2a      	ldr	r2, [pc, #168]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ba0:	4b27      	ldr	r3, [pc, #156]	; (8005c40 <prvAddNewTaskToReadyList+0xc4>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d110      	bne.n	8005bca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ba8:	f000 fc1e 	bl	80063e8 <prvInitialiseTaskLists>
 8005bac:	e00d      	b.n	8005bca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005bae:	4b26      	ldr	r3, [pc, #152]	; (8005c48 <prvAddNewTaskToReadyList+0xcc>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d109      	bne.n	8005bca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005bb6:	4b23      	ldr	r3, [pc, #140]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d802      	bhi.n	8005bca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005bc4:	4a1f      	ldr	r2, [pc, #124]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005bca:	4b20      	ldr	r3, [pc, #128]	; (8005c4c <prvAddNewTaskToReadyList+0xd0>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	4a1e      	ldr	r2, [pc, #120]	; (8005c4c <prvAddNewTaskToReadyList+0xd0>)
 8005bd2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005bd4:	4b1d      	ldr	r3, [pc, #116]	; (8005c4c <prvAddNewTaskToReadyList+0xd0>)
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005be0:	4b1b      	ldr	r3, [pc, #108]	; (8005c50 <prvAddNewTaskToReadyList+0xd4>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d903      	bls.n	8005bf0 <prvAddNewTaskToReadyList+0x74>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bec:	4a18      	ldr	r2, [pc, #96]	; (8005c50 <prvAddNewTaskToReadyList+0xd4>)
 8005bee:	6013      	str	r3, [r2, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4a15      	ldr	r2, [pc, #84]	; (8005c54 <prvAddNewTaskToReadyList+0xd8>)
 8005bfe:	441a      	add	r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	3304      	adds	r3, #4
 8005c04:	4619      	mov	r1, r3
 8005c06:	4610      	mov	r0, r2
 8005c08:	f7fe fd8b 	bl	8004722 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c0c:	f001 fb16 	bl	800723c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c10:	4b0d      	ldr	r3, [pc, #52]	; (8005c48 <prvAddNewTaskToReadyList+0xcc>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00e      	beq.n	8005c36 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c18:	4b0a      	ldr	r3, [pc, #40]	; (8005c44 <prvAddNewTaskToReadyList+0xc8>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d207      	bcs.n	8005c36 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c26:	4b0c      	ldr	r3, [pc, #48]	; (8005c58 <prvAddNewTaskToReadyList+0xdc>)
 8005c28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c36:	bf00      	nop
 8005c38:	3708      	adds	r7, #8
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	20000c50 	.word	0x20000c50
 8005c44:	2000077c 	.word	0x2000077c
 8005c48:	20000c5c 	.word	0x20000c5c
 8005c4c:	20000c6c 	.word	0x20000c6c
 8005c50:	20000c58 	.word	0x20000c58
 8005c54:	20000780 	.word	0x20000780
 8005c58:	e000ed04 	.word	0xe000ed04

08005c5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c64:	2300      	movs	r3, #0
 8005c66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d018      	beq.n	8005ca0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c6e:	4b14      	ldr	r3, [pc, #80]	; (8005cc0 <vTaskDelay+0x64>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00b      	beq.n	8005c8e <vTaskDelay+0x32>
 8005c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c7a:	b672      	cpsid	i
 8005c7c:	f383 8811 	msr	BASEPRI, r3
 8005c80:	f3bf 8f6f 	isb	sy
 8005c84:	f3bf 8f4f 	dsb	sy
 8005c88:	b662      	cpsie	i
 8005c8a:	60bb      	str	r3, [r7, #8]
 8005c8c:	e7fe      	b.n	8005c8c <vTaskDelay+0x30>
			vTaskSuspendAll();
 8005c8e:	f000 f883 	bl	8005d98 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005c92:	2100      	movs	r1, #0
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 fdf1 	bl	800687c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005c9a:	f000 f88b 	bl	8005db4 <xTaskResumeAll>
 8005c9e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d107      	bne.n	8005cb6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005ca6:	4b07      	ldr	r3, [pc, #28]	; (8005cc4 <vTaskDelay+0x68>)
 8005ca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005cb6:	bf00      	nop
 8005cb8:	3710      	adds	r7, #16
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	bf00      	nop
 8005cc0:	20000c78 	.word	0x20000c78
 8005cc4:	e000ed04 	.word	0xe000ed04

08005cc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b08a      	sub	sp, #40	; 0x28
 8005ccc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005cd6:	463a      	mov	r2, r7
 8005cd8:	1d39      	adds	r1, r7, #4
 8005cda:	f107 0308 	add.w	r3, r7, #8
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fe fcbe 	bl	8004660 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ce4:	6839      	ldr	r1, [r7, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	68ba      	ldr	r2, [r7, #8]
 8005cea:	9202      	str	r2, [sp, #8]
 8005cec:	9301      	str	r3, [sp, #4]
 8005cee:	2300      	movs	r3, #0
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	460a      	mov	r2, r1
 8005cf6:	4922      	ldr	r1, [pc, #136]	; (8005d80 <vTaskStartScheduler+0xb8>)
 8005cf8:	4822      	ldr	r0, [pc, #136]	; (8005d84 <vTaskStartScheduler+0xbc>)
 8005cfa:	f7ff fe09 	bl	8005910 <xTaskCreateStatic>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	4b21      	ldr	r3, [pc, #132]	; (8005d88 <vTaskStartScheduler+0xc0>)
 8005d02:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d04:	4b20      	ldr	r3, [pc, #128]	; (8005d88 <vTaskStartScheduler+0xc0>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d002      	beq.n	8005d12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	617b      	str	r3, [r7, #20]
 8005d10:	e001      	b.n	8005d16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d12:	2300      	movs	r3, #0
 8005d14:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d102      	bne.n	8005d22 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d1c:	f000 fe02 	bl	8006924 <xTimerCreateTimerTask>
 8005d20:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d117      	bne.n	8005d58 <vTaskStartScheduler+0x90>
 8005d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2c:	b672      	cpsid	i
 8005d2e:	f383 8811 	msr	BASEPRI, r3
 8005d32:	f3bf 8f6f 	isb	sy
 8005d36:	f3bf 8f4f 	dsb	sy
 8005d3a:	b662      	cpsie	i
 8005d3c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d3e:	4b13      	ldr	r3, [pc, #76]	; (8005d8c <vTaskStartScheduler+0xc4>)
 8005d40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d46:	4b12      	ldr	r3, [pc, #72]	; (8005d90 <vTaskStartScheduler+0xc8>)
 8005d48:	2201      	movs	r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005d4c:	4b11      	ldr	r3, [pc, #68]	; (8005d94 <vTaskStartScheduler+0xcc>)
 8005d4e:	2200      	movs	r2, #0
 8005d50:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d52:	f001 f9c5 	bl	80070e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d56:	e00f      	b.n	8005d78 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d5e:	d10b      	bne.n	8005d78 <vTaskStartScheduler+0xb0>
 8005d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d64:	b672      	cpsid	i
 8005d66:	f383 8811 	msr	BASEPRI, r3
 8005d6a:	f3bf 8f6f 	isb	sy
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	b662      	cpsie	i
 8005d74:	60fb      	str	r3, [r7, #12]
 8005d76:	e7fe      	b.n	8005d76 <vTaskStartScheduler+0xae>
}
 8005d78:	bf00      	nop
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	0800816c 	.word	0x0800816c
 8005d84:	080063b9 	.word	0x080063b9
 8005d88:	20000c74 	.word	0x20000c74
 8005d8c:	20000c70 	.word	0x20000c70
 8005d90:	20000c5c 	.word	0x20000c5c
 8005d94:	20000c54 	.word	0x20000c54

08005d98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d98:	b480      	push	{r7}
 8005d9a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005d9c:	4b04      	ldr	r3, [pc, #16]	; (8005db0 <vTaskSuspendAll+0x18>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	3301      	adds	r3, #1
 8005da2:	4a03      	ldr	r2, [pc, #12]	; (8005db0 <vTaskSuspendAll+0x18>)
 8005da4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005da6:	bf00      	nop
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr
 8005db0:	20000c78 	.word	0x20000c78

08005db4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005dc2:	4b42      	ldr	r3, [pc, #264]	; (8005ecc <xTaskResumeAll+0x118>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d10b      	bne.n	8005de2 <xTaskResumeAll+0x2e>
 8005dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dce:	b672      	cpsid	i
 8005dd0:	f383 8811 	msr	BASEPRI, r3
 8005dd4:	f3bf 8f6f 	isb	sy
 8005dd8:	f3bf 8f4f 	dsb	sy
 8005ddc:	b662      	cpsie	i
 8005dde:	603b      	str	r3, [r7, #0]
 8005de0:	e7fe      	b.n	8005de0 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005de2:	f001 f9f9 	bl	80071d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005de6:	4b39      	ldr	r3, [pc, #228]	; (8005ecc <xTaskResumeAll+0x118>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	3b01      	subs	r3, #1
 8005dec:	4a37      	ldr	r2, [pc, #220]	; (8005ecc <xTaskResumeAll+0x118>)
 8005dee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005df0:	4b36      	ldr	r3, [pc, #216]	; (8005ecc <xTaskResumeAll+0x118>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d162      	bne.n	8005ebe <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005df8:	4b35      	ldr	r3, [pc, #212]	; (8005ed0 <xTaskResumeAll+0x11c>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d05e      	beq.n	8005ebe <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e00:	e02f      	b.n	8005e62 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e02:	4b34      	ldr	r3, [pc, #208]	; (8005ed4 <xTaskResumeAll+0x120>)
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	3318      	adds	r3, #24
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fe fce4 	bl	80047dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	3304      	adds	r3, #4
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fe fcdf 	bl	80047dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e22:	4b2d      	ldr	r3, [pc, #180]	; (8005ed8 <xTaskResumeAll+0x124>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d903      	bls.n	8005e32 <xTaskResumeAll+0x7e>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e2e:	4a2a      	ldr	r2, [pc, #168]	; (8005ed8 <xTaskResumeAll+0x124>)
 8005e30:	6013      	str	r3, [r2, #0]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e36:	4613      	mov	r3, r2
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	4413      	add	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	4a27      	ldr	r2, [pc, #156]	; (8005edc <xTaskResumeAll+0x128>)
 8005e40:	441a      	add	r2, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3304      	adds	r3, #4
 8005e46:	4619      	mov	r1, r3
 8005e48:	4610      	mov	r0, r2
 8005e4a:	f7fe fc6a 	bl	8004722 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e52:	4b23      	ldr	r3, [pc, #140]	; (8005ee0 <xTaskResumeAll+0x12c>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d302      	bcc.n	8005e62 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005e5c:	4b21      	ldr	r3, [pc, #132]	; (8005ee4 <xTaskResumeAll+0x130>)
 8005e5e:	2201      	movs	r2, #1
 8005e60:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e62:	4b1c      	ldr	r3, [pc, #112]	; (8005ed4 <xTaskResumeAll+0x120>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1cb      	bne.n	8005e02 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d001      	beq.n	8005e74 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e70:	f000 fb56 	bl	8006520 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005e74:	4b1c      	ldr	r3, [pc, #112]	; (8005ee8 <xTaskResumeAll+0x134>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d010      	beq.n	8005ea2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e80:	f000 f846 	bl	8005f10 <xTaskIncrementTick>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d002      	beq.n	8005e90 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005e8a:	4b16      	ldr	r3, [pc, #88]	; (8005ee4 <xTaskResumeAll+0x130>)
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	3b01      	subs	r3, #1
 8005e94:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1f1      	bne.n	8005e80 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8005e9c:	4b12      	ldr	r3, [pc, #72]	; (8005ee8 <xTaskResumeAll+0x134>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ea2:	4b10      	ldr	r3, [pc, #64]	; (8005ee4 <xTaskResumeAll+0x130>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d009      	beq.n	8005ebe <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005eae:	4b0f      	ldr	r3, [pc, #60]	; (8005eec <xTaskResumeAll+0x138>)
 8005eb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eb4:	601a      	str	r2, [r3, #0]
 8005eb6:	f3bf 8f4f 	dsb	sy
 8005eba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ebe:	f001 f9bd 	bl	800723c <vPortExitCritical>

	return xAlreadyYielded;
 8005ec2:	68bb      	ldr	r3, [r7, #8]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	20000c78 	.word	0x20000c78
 8005ed0:	20000c50 	.word	0x20000c50
 8005ed4:	20000c10 	.word	0x20000c10
 8005ed8:	20000c58 	.word	0x20000c58
 8005edc:	20000780 	.word	0x20000780
 8005ee0:	2000077c 	.word	0x2000077c
 8005ee4:	20000c64 	.word	0x20000c64
 8005ee8:	20000c60 	.word	0x20000c60
 8005eec:	e000ed04 	.word	0xe000ed04

08005ef0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005ef6:	4b05      	ldr	r3, [pc, #20]	; (8005f0c <xTaskGetTickCount+0x1c>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005efc:	687b      	ldr	r3, [r7, #4]
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	370c      	adds	r7, #12
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	20000c54 	.word	0x20000c54

08005f10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f16:	2300      	movs	r3, #0
 8005f18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f1a:	4b4f      	ldr	r3, [pc, #316]	; (8006058 <xTaskIncrementTick+0x148>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f040 808a 	bne.w	8006038 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f24:	4b4d      	ldr	r3, [pc, #308]	; (800605c <xTaskIncrementTick+0x14c>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3301      	adds	r3, #1
 8005f2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f2c:	4a4b      	ldr	r2, [pc, #300]	; (800605c <xTaskIncrementTick+0x14c>)
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d121      	bne.n	8005f7c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f38:	4b49      	ldr	r3, [pc, #292]	; (8006060 <xTaskIncrementTick+0x150>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00b      	beq.n	8005f5a <xTaskIncrementTick+0x4a>
 8005f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f46:	b672      	cpsid	i
 8005f48:	f383 8811 	msr	BASEPRI, r3
 8005f4c:	f3bf 8f6f 	isb	sy
 8005f50:	f3bf 8f4f 	dsb	sy
 8005f54:	b662      	cpsie	i
 8005f56:	603b      	str	r3, [r7, #0]
 8005f58:	e7fe      	b.n	8005f58 <xTaskIncrementTick+0x48>
 8005f5a:	4b41      	ldr	r3, [pc, #260]	; (8006060 <xTaskIncrementTick+0x150>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	60fb      	str	r3, [r7, #12]
 8005f60:	4b40      	ldr	r3, [pc, #256]	; (8006064 <xTaskIncrementTick+0x154>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a3e      	ldr	r2, [pc, #248]	; (8006060 <xTaskIncrementTick+0x150>)
 8005f66:	6013      	str	r3, [r2, #0]
 8005f68:	4a3e      	ldr	r2, [pc, #248]	; (8006064 <xTaskIncrementTick+0x154>)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6013      	str	r3, [r2, #0]
 8005f6e:	4b3e      	ldr	r3, [pc, #248]	; (8006068 <xTaskIncrementTick+0x158>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	3301      	adds	r3, #1
 8005f74:	4a3c      	ldr	r2, [pc, #240]	; (8006068 <xTaskIncrementTick+0x158>)
 8005f76:	6013      	str	r3, [r2, #0]
 8005f78:	f000 fad2 	bl	8006520 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f7c:	4b3b      	ldr	r3, [pc, #236]	; (800606c <xTaskIncrementTick+0x15c>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d349      	bcc.n	800601a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f86:	4b36      	ldr	r3, [pc, #216]	; (8006060 <xTaskIncrementTick+0x150>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d104      	bne.n	8005f9a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f90:	4b36      	ldr	r3, [pc, #216]	; (800606c <xTaskIncrementTick+0x15c>)
 8005f92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f96:	601a      	str	r2, [r3, #0]
					break;
 8005f98:	e03f      	b.n	800601a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f9a:	4b31      	ldr	r3, [pc, #196]	; (8006060 <xTaskIncrementTick+0x150>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68db      	ldr	r3, [r3, #12]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d203      	bcs.n	8005fba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005fb2:	4a2e      	ldr	r2, [pc, #184]	; (800606c <xTaskIncrementTick+0x15c>)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005fb8:	e02f      	b.n	800601a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	3304      	adds	r3, #4
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7fe fc0c 	bl	80047dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d004      	beq.n	8005fd6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	3318      	adds	r3, #24
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7fe fc03 	bl	80047dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fda:	4b25      	ldr	r3, [pc, #148]	; (8006070 <xTaskIncrementTick+0x160>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d903      	bls.n	8005fea <xTaskIncrementTick+0xda>
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe6:	4a22      	ldr	r2, [pc, #136]	; (8006070 <xTaskIncrementTick+0x160>)
 8005fe8:	6013      	str	r3, [r2, #0]
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fee:	4613      	mov	r3, r2
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	4413      	add	r3, r2
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	4a1f      	ldr	r2, [pc, #124]	; (8006074 <xTaskIncrementTick+0x164>)
 8005ff8:	441a      	add	r2, r3
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	3304      	adds	r3, #4
 8005ffe:	4619      	mov	r1, r3
 8006000:	4610      	mov	r0, r2
 8006002:	f7fe fb8e 	bl	8004722 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800600a:	4b1b      	ldr	r3, [pc, #108]	; (8006078 <xTaskIncrementTick+0x168>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006010:	429a      	cmp	r2, r3
 8006012:	d3b8      	bcc.n	8005f86 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006014:	2301      	movs	r3, #1
 8006016:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006018:	e7b5      	b.n	8005f86 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800601a:	4b17      	ldr	r3, [pc, #92]	; (8006078 <xTaskIncrementTick+0x168>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006020:	4914      	ldr	r1, [pc, #80]	; (8006074 <xTaskIncrementTick+0x164>)
 8006022:	4613      	mov	r3, r2
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4413      	add	r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	440b      	add	r3, r1
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2b01      	cmp	r3, #1
 8006030:	d907      	bls.n	8006042 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8006032:	2301      	movs	r3, #1
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	e004      	b.n	8006042 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006038:	4b10      	ldr	r3, [pc, #64]	; (800607c <xTaskIncrementTick+0x16c>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	3301      	adds	r3, #1
 800603e:	4a0f      	ldr	r2, [pc, #60]	; (800607c <xTaskIncrementTick+0x16c>)
 8006040:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006042:	4b0f      	ldr	r3, [pc, #60]	; (8006080 <xTaskIncrementTick+0x170>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d001      	beq.n	800604e <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800604a:	2301      	movs	r3, #1
 800604c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800604e:	697b      	ldr	r3, [r7, #20]
}
 8006050:	4618      	mov	r0, r3
 8006052:	3718      	adds	r7, #24
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	20000c78 	.word	0x20000c78
 800605c:	20000c54 	.word	0x20000c54
 8006060:	20000c08 	.word	0x20000c08
 8006064:	20000c0c 	.word	0x20000c0c
 8006068:	20000c68 	.word	0x20000c68
 800606c:	20000c70 	.word	0x20000c70
 8006070:	20000c58 	.word	0x20000c58
 8006074:	20000780 	.word	0x20000780
 8006078:	2000077c 	.word	0x2000077c
 800607c:	20000c60 	.word	0x20000c60
 8006080:	20000c64 	.word	0x20000c64

08006084 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006084:	b480      	push	{r7}
 8006086:	b085      	sub	sp, #20
 8006088:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800608a:	4b28      	ldr	r3, [pc, #160]	; (800612c <vTaskSwitchContext+0xa8>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d003      	beq.n	800609a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006092:	4b27      	ldr	r3, [pc, #156]	; (8006130 <vTaskSwitchContext+0xac>)
 8006094:	2201      	movs	r2, #1
 8006096:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006098:	e042      	b.n	8006120 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800609a:	4b25      	ldr	r3, [pc, #148]	; (8006130 <vTaskSwitchContext+0xac>)
 800609c:	2200      	movs	r2, #0
 800609e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060a0:	4b24      	ldr	r3, [pc, #144]	; (8006134 <vTaskSwitchContext+0xb0>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	e011      	b.n	80060cc <vTaskSwitchContext+0x48>
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10b      	bne.n	80060c6 <vTaskSwitchContext+0x42>
 80060ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b2:	b672      	cpsid	i
 80060b4:	f383 8811 	msr	BASEPRI, r3
 80060b8:	f3bf 8f6f 	isb	sy
 80060bc:	f3bf 8f4f 	dsb	sy
 80060c0:	b662      	cpsie	i
 80060c2:	607b      	str	r3, [r7, #4]
 80060c4:	e7fe      	b.n	80060c4 <vTaskSwitchContext+0x40>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	3b01      	subs	r3, #1
 80060ca:	60fb      	str	r3, [r7, #12]
 80060cc:	491a      	ldr	r1, [pc, #104]	; (8006138 <vTaskSwitchContext+0xb4>)
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	4613      	mov	r3, r2
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	4413      	add	r3, r2
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	440b      	add	r3, r1
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d0e3      	beq.n	80060a8 <vTaskSwitchContext+0x24>
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	4613      	mov	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	4413      	add	r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	4a13      	ldr	r2, [pc, #76]	; (8006138 <vTaskSwitchContext+0xb4>)
 80060ec:	4413      	add	r3, r2
 80060ee:	60bb      	str	r3, [r7, #8]
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	685a      	ldr	r2, [r3, #4]
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	605a      	str	r2, [r3, #4]
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	3308      	adds	r3, #8
 8006102:	429a      	cmp	r2, r3
 8006104:	d104      	bne.n	8006110 <vTaskSwitchContext+0x8c>
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	605a      	str	r2, [r3, #4]
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	4a09      	ldr	r2, [pc, #36]	; (800613c <vTaskSwitchContext+0xb8>)
 8006118:	6013      	str	r3, [r2, #0]
 800611a:	4a06      	ldr	r2, [pc, #24]	; (8006134 <vTaskSwitchContext+0xb0>)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6013      	str	r3, [r2, #0]
}
 8006120:	bf00      	nop
 8006122:	3714      	adds	r7, #20
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr
 800612c:	20000c78 	.word	0x20000c78
 8006130:	20000c64 	.word	0x20000c64
 8006134:	20000c58 	.word	0x20000c58
 8006138:	20000780 	.word	0x20000780
 800613c:	2000077c 	.word	0x2000077c

08006140 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10b      	bne.n	8006168 <vTaskPlaceOnEventList+0x28>
 8006150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006154:	b672      	cpsid	i
 8006156:	f383 8811 	msr	BASEPRI, r3
 800615a:	f3bf 8f6f 	isb	sy
 800615e:	f3bf 8f4f 	dsb	sy
 8006162:	b662      	cpsie	i
 8006164:	60fb      	str	r3, [r7, #12]
 8006166:	e7fe      	b.n	8006166 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006168:	4b07      	ldr	r3, [pc, #28]	; (8006188 <vTaskPlaceOnEventList+0x48>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	3318      	adds	r3, #24
 800616e:	4619      	mov	r1, r3
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7fe fafa 	bl	800476a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006176:	2101      	movs	r1, #1
 8006178:	6838      	ldr	r0, [r7, #0]
 800617a:	f000 fb7f 	bl	800687c <prvAddCurrentTaskToDelayedList>
}
 800617e:	bf00      	nop
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	2000077c 	.word	0x2000077c

0800618c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800618c:	b580      	push	{r7, lr}
 800618e:	b086      	sub	sp, #24
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d10b      	bne.n	80061b6 <vTaskPlaceOnEventListRestricted+0x2a>
 800619e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a2:	b672      	cpsid	i
 80061a4:	f383 8811 	msr	BASEPRI, r3
 80061a8:	f3bf 8f6f 	isb	sy
 80061ac:	f3bf 8f4f 	dsb	sy
 80061b0:	b662      	cpsie	i
 80061b2:	617b      	str	r3, [r7, #20]
 80061b4:	e7fe      	b.n	80061b4 <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061b6:	4b0a      	ldr	r3, [pc, #40]	; (80061e0 <vTaskPlaceOnEventListRestricted+0x54>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	3318      	adds	r3, #24
 80061bc:	4619      	mov	r1, r3
 80061be:	68f8      	ldr	r0, [r7, #12]
 80061c0:	f7fe faaf 	bl	8004722 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d002      	beq.n	80061d0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80061ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80061ce:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80061d0:	6879      	ldr	r1, [r7, #4]
 80061d2:	68b8      	ldr	r0, [r7, #8]
 80061d4:	f000 fb52 	bl	800687c <prvAddCurrentTaskToDelayedList>
	}
 80061d8:	bf00      	nop
 80061da:	3718      	adds	r7, #24
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	2000077c 	.word	0x2000077c

080061e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d10b      	bne.n	8006212 <xTaskRemoveFromEventList+0x2e>
 80061fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fe:	b672      	cpsid	i
 8006200:	f383 8811 	msr	BASEPRI, r3
 8006204:	f3bf 8f6f 	isb	sy
 8006208:	f3bf 8f4f 	dsb	sy
 800620c:	b662      	cpsie	i
 800620e:	60fb      	str	r3, [r7, #12]
 8006210:	e7fe      	b.n	8006210 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	3318      	adds	r3, #24
 8006216:	4618      	mov	r0, r3
 8006218:	f7fe fae0 	bl	80047dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800621c:	4b1d      	ldr	r3, [pc, #116]	; (8006294 <xTaskRemoveFromEventList+0xb0>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d11d      	bne.n	8006260 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	3304      	adds	r3, #4
 8006228:	4618      	mov	r0, r3
 800622a:	f7fe fad7 	bl	80047dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006232:	4b19      	ldr	r3, [pc, #100]	; (8006298 <xTaskRemoveFromEventList+0xb4>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	429a      	cmp	r2, r3
 8006238:	d903      	bls.n	8006242 <xTaskRemoveFromEventList+0x5e>
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623e:	4a16      	ldr	r2, [pc, #88]	; (8006298 <xTaskRemoveFromEventList+0xb4>)
 8006240:	6013      	str	r3, [r2, #0]
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006246:	4613      	mov	r3, r2
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	4413      	add	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	4a13      	ldr	r2, [pc, #76]	; (800629c <xTaskRemoveFromEventList+0xb8>)
 8006250:	441a      	add	r2, r3
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	3304      	adds	r3, #4
 8006256:	4619      	mov	r1, r3
 8006258:	4610      	mov	r0, r2
 800625a:	f7fe fa62 	bl	8004722 <vListInsertEnd>
 800625e:	e005      	b.n	800626c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	3318      	adds	r3, #24
 8006264:	4619      	mov	r1, r3
 8006266:	480e      	ldr	r0, [pc, #56]	; (80062a0 <xTaskRemoveFromEventList+0xbc>)
 8006268:	f7fe fa5b 	bl	8004722 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006270:	4b0c      	ldr	r3, [pc, #48]	; (80062a4 <xTaskRemoveFromEventList+0xc0>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006276:	429a      	cmp	r2, r3
 8006278:	d905      	bls.n	8006286 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800627a:	2301      	movs	r3, #1
 800627c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800627e:	4b0a      	ldr	r3, [pc, #40]	; (80062a8 <xTaskRemoveFromEventList+0xc4>)
 8006280:	2201      	movs	r2, #1
 8006282:	601a      	str	r2, [r3, #0]
 8006284:	e001      	b.n	800628a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006286:	2300      	movs	r3, #0
 8006288:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800628a:	697b      	ldr	r3, [r7, #20]
}
 800628c:	4618      	mov	r0, r3
 800628e:	3718      	adds	r7, #24
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	20000c78 	.word	0x20000c78
 8006298:	20000c58 	.word	0x20000c58
 800629c:	20000780 	.word	0x20000780
 80062a0:	20000c10 	.word	0x20000c10
 80062a4:	2000077c 	.word	0x2000077c
 80062a8:	20000c64 	.word	0x20000c64

080062ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062b4:	4b06      	ldr	r3, [pc, #24]	; (80062d0 <vTaskInternalSetTimeOutState+0x24>)
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062bc:	4b05      	ldr	r3, [pc, #20]	; (80062d4 <vTaskInternalSetTimeOutState+0x28>)
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	605a      	str	r2, [r3, #4]
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr
 80062d0:	20000c68 	.word	0x20000c68
 80062d4:	20000c54 	.word	0x20000c54

080062d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b088      	sub	sp, #32
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10b      	bne.n	8006300 <xTaskCheckForTimeOut+0x28>
 80062e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ec:	b672      	cpsid	i
 80062ee:	f383 8811 	msr	BASEPRI, r3
 80062f2:	f3bf 8f6f 	isb	sy
 80062f6:	f3bf 8f4f 	dsb	sy
 80062fa:	b662      	cpsie	i
 80062fc:	613b      	str	r3, [r7, #16]
 80062fe:	e7fe      	b.n	80062fe <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d10b      	bne.n	800631e <xTaskCheckForTimeOut+0x46>
 8006306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630a:	b672      	cpsid	i
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	b662      	cpsie	i
 800631a:	60fb      	str	r3, [r7, #12]
 800631c:	e7fe      	b.n	800631c <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800631e:	f000 ff5b 	bl	80071d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006322:	4b1d      	ldr	r3, [pc, #116]	; (8006398 <xTaskCheckForTimeOut+0xc0>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800633a:	d102      	bne.n	8006342 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800633c:	2300      	movs	r3, #0
 800633e:	61fb      	str	r3, [r7, #28]
 8006340:	e023      	b.n	800638a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	4b15      	ldr	r3, [pc, #84]	; (800639c <xTaskCheckForTimeOut+0xc4>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	429a      	cmp	r2, r3
 800634c:	d007      	beq.n	800635e <xTaskCheckForTimeOut+0x86>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	69ba      	ldr	r2, [r7, #24]
 8006354:	429a      	cmp	r2, r3
 8006356:	d302      	bcc.n	800635e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006358:	2301      	movs	r3, #1
 800635a:	61fb      	str	r3, [r7, #28]
 800635c:	e015      	b.n	800638a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	429a      	cmp	r2, r3
 8006366:	d20b      	bcs.n	8006380 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	1ad2      	subs	r2, r2, r3
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f7ff ff99 	bl	80062ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800637a:	2300      	movs	r3, #0
 800637c:	61fb      	str	r3, [r7, #28]
 800637e:	e004      	b.n	800638a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	2200      	movs	r2, #0
 8006384:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006386:	2301      	movs	r3, #1
 8006388:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800638a:	f000 ff57 	bl	800723c <vPortExitCritical>

	return xReturn;
 800638e:	69fb      	ldr	r3, [r7, #28]
}
 8006390:	4618      	mov	r0, r3
 8006392:	3720      	adds	r7, #32
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	20000c54 	.word	0x20000c54
 800639c:	20000c68 	.word	0x20000c68

080063a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063a0:	b480      	push	{r7}
 80063a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063a4:	4b03      	ldr	r3, [pc, #12]	; (80063b4 <vTaskMissedYield+0x14>)
 80063a6:	2201      	movs	r2, #1
 80063a8:	601a      	str	r2, [r3, #0]
}
 80063aa:	bf00      	nop
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr
 80063b4:	20000c64 	.word	0x20000c64

080063b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b082      	sub	sp, #8
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063c0:	f000 f852 	bl	8006468 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063c4:	4b06      	ldr	r3, [pc, #24]	; (80063e0 <prvIdleTask+0x28>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d9f9      	bls.n	80063c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80063cc:	4b05      	ldr	r3, [pc, #20]	; (80063e4 <prvIdleTask+0x2c>)
 80063ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063d2:	601a      	str	r2, [r3, #0]
 80063d4:	f3bf 8f4f 	dsb	sy
 80063d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063dc:	e7f0      	b.n	80063c0 <prvIdleTask+0x8>
 80063de:	bf00      	nop
 80063e0:	20000780 	.word	0x20000780
 80063e4:	e000ed04 	.word	0xe000ed04

080063e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063ee:	2300      	movs	r3, #0
 80063f0:	607b      	str	r3, [r7, #4]
 80063f2:	e00c      	b.n	800640e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	4613      	mov	r3, r2
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	4413      	add	r3, r2
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	4a12      	ldr	r2, [pc, #72]	; (8006448 <prvInitialiseTaskLists+0x60>)
 8006400:	4413      	add	r3, r2
 8006402:	4618      	mov	r0, r3
 8006404:	f7fe f960 	bl	80046c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	3301      	adds	r3, #1
 800640c:	607b      	str	r3, [r7, #4]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2b37      	cmp	r3, #55	; 0x37
 8006412:	d9ef      	bls.n	80063f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006414:	480d      	ldr	r0, [pc, #52]	; (800644c <prvInitialiseTaskLists+0x64>)
 8006416:	f7fe f957 	bl	80046c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800641a:	480d      	ldr	r0, [pc, #52]	; (8006450 <prvInitialiseTaskLists+0x68>)
 800641c:	f7fe f954 	bl	80046c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006420:	480c      	ldr	r0, [pc, #48]	; (8006454 <prvInitialiseTaskLists+0x6c>)
 8006422:	f7fe f951 	bl	80046c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006426:	480c      	ldr	r0, [pc, #48]	; (8006458 <prvInitialiseTaskLists+0x70>)
 8006428:	f7fe f94e 	bl	80046c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800642c:	480b      	ldr	r0, [pc, #44]	; (800645c <prvInitialiseTaskLists+0x74>)
 800642e:	f7fe f94b 	bl	80046c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006432:	4b0b      	ldr	r3, [pc, #44]	; (8006460 <prvInitialiseTaskLists+0x78>)
 8006434:	4a05      	ldr	r2, [pc, #20]	; (800644c <prvInitialiseTaskLists+0x64>)
 8006436:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006438:	4b0a      	ldr	r3, [pc, #40]	; (8006464 <prvInitialiseTaskLists+0x7c>)
 800643a:	4a05      	ldr	r2, [pc, #20]	; (8006450 <prvInitialiseTaskLists+0x68>)
 800643c:	601a      	str	r2, [r3, #0]
}
 800643e:	bf00      	nop
 8006440:	3708      	adds	r7, #8
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	20000780 	.word	0x20000780
 800644c:	20000be0 	.word	0x20000be0
 8006450:	20000bf4 	.word	0x20000bf4
 8006454:	20000c10 	.word	0x20000c10
 8006458:	20000c24 	.word	0x20000c24
 800645c:	20000c3c 	.word	0x20000c3c
 8006460:	20000c08 	.word	0x20000c08
 8006464:	20000c0c 	.word	0x20000c0c

08006468 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b082      	sub	sp, #8
 800646c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800646e:	e019      	b.n	80064a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006470:	f000 feb2 	bl	80071d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006474:	4b0f      	ldr	r3, [pc, #60]	; (80064b4 <prvCheckTasksWaitingTermination+0x4c>)
 8006476:	68db      	ldr	r3, [r3, #12]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	3304      	adds	r3, #4
 8006480:	4618      	mov	r0, r3
 8006482:	f7fe f9ab 	bl	80047dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006486:	4b0c      	ldr	r3, [pc, #48]	; (80064b8 <prvCheckTasksWaitingTermination+0x50>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	3b01      	subs	r3, #1
 800648c:	4a0a      	ldr	r2, [pc, #40]	; (80064b8 <prvCheckTasksWaitingTermination+0x50>)
 800648e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006490:	4b0a      	ldr	r3, [pc, #40]	; (80064bc <prvCheckTasksWaitingTermination+0x54>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	3b01      	subs	r3, #1
 8006496:	4a09      	ldr	r2, [pc, #36]	; (80064bc <prvCheckTasksWaitingTermination+0x54>)
 8006498:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800649a:	f000 fecf 	bl	800723c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 f80e 	bl	80064c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064a4:	4b05      	ldr	r3, [pc, #20]	; (80064bc <prvCheckTasksWaitingTermination+0x54>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d1e1      	bne.n	8006470 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064ac:	bf00      	nop
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	20000c24 	.word	0x20000c24
 80064b8:	20000c50 	.word	0x20000c50
 80064bc:	20000c38 	.word	0x20000c38

080064c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d108      	bne.n	80064e4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064d6:	4618      	mov	r0, r3
 80064d8:	f001 f868 	bl	80075ac <vPortFree>
				vPortFree( pxTCB );
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f001 f865 	bl	80075ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80064e2:	e019      	b.n	8006518 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d103      	bne.n	80064f6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f001 f85c 	bl	80075ac <vPortFree>
	}
 80064f4:	e010      	b.n	8006518 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d00b      	beq.n	8006518 <prvDeleteTCB+0x58>
 8006500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006504:	b672      	cpsid	i
 8006506:	f383 8811 	msr	BASEPRI, r3
 800650a:	f3bf 8f6f 	isb	sy
 800650e:	f3bf 8f4f 	dsb	sy
 8006512:	b662      	cpsie	i
 8006514:	60fb      	str	r3, [r7, #12]
 8006516:	e7fe      	b.n	8006516 <prvDeleteTCB+0x56>
	}
 8006518:	bf00      	nop
 800651a:	3710      	adds	r7, #16
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006526:	4b0c      	ldr	r3, [pc, #48]	; (8006558 <prvResetNextTaskUnblockTime+0x38>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d104      	bne.n	800653a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006530:	4b0a      	ldr	r3, [pc, #40]	; (800655c <prvResetNextTaskUnblockTime+0x3c>)
 8006532:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006536:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006538:	e008      	b.n	800654c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800653a:	4b07      	ldr	r3, [pc, #28]	; (8006558 <prvResetNextTaskUnblockTime+0x38>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	4a04      	ldr	r2, [pc, #16]	; (800655c <prvResetNextTaskUnblockTime+0x3c>)
 800654a:	6013      	str	r3, [r2, #0]
}
 800654c:	bf00      	nop
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr
 8006558:	20000c08 	.word	0x20000c08
 800655c:	20000c70 	.word	0x20000c70

08006560 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006566:	4b0b      	ldr	r3, [pc, #44]	; (8006594 <xTaskGetSchedulerState+0x34>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d102      	bne.n	8006574 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800656e:	2301      	movs	r3, #1
 8006570:	607b      	str	r3, [r7, #4]
 8006572:	e008      	b.n	8006586 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006574:	4b08      	ldr	r3, [pc, #32]	; (8006598 <xTaskGetSchedulerState+0x38>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d102      	bne.n	8006582 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800657c:	2302      	movs	r3, #2
 800657e:	607b      	str	r3, [r7, #4]
 8006580:	e001      	b.n	8006586 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006582:	2300      	movs	r3, #0
 8006584:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006586:	687b      	ldr	r3, [r7, #4]
	}
 8006588:	4618      	mov	r0, r3
 800658a:	370c      	adds	r7, #12
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr
 8006594:	20000c5c 	.word	0x20000c5c
 8006598:	20000c78 	.word	0x20000c78

0800659c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800659c:	b580      	push	{r7, lr}
 800659e:	b084      	sub	sp, #16
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80065a8:	2300      	movs	r3, #0
 80065aa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d051      	beq.n	8006656 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065b6:	4b2a      	ldr	r3, [pc, #168]	; (8006660 <xTaskPriorityInherit+0xc4>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065bc:	429a      	cmp	r2, r3
 80065be:	d241      	bcs.n	8006644 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	699b      	ldr	r3, [r3, #24]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	db06      	blt.n	80065d6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065c8:	4b25      	ldr	r3, [pc, #148]	; (8006660 <xTaskPriorityInherit+0xc4>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	6959      	ldr	r1, [r3, #20]
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065de:	4613      	mov	r3, r2
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	4413      	add	r3, r2
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4a1f      	ldr	r2, [pc, #124]	; (8006664 <xTaskPriorityInherit+0xc8>)
 80065e8:	4413      	add	r3, r2
 80065ea:	4299      	cmp	r1, r3
 80065ec:	d122      	bne.n	8006634 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	3304      	adds	r3, #4
 80065f2:	4618      	mov	r0, r3
 80065f4:	f7fe f8f2 	bl	80047dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80065f8:	4b19      	ldr	r3, [pc, #100]	; (8006660 <xTaskPriorityInherit+0xc4>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006606:	4b18      	ldr	r3, [pc, #96]	; (8006668 <xTaskPriorityInherit+0xcc>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	429a      	cmp	r2, r3
 800660c:	d903      	bls.n	8006616 <xTaskPriorityInherit+0x7a>
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006612:	4a15      	ldr	r2, [pc, #84]	; (8006668 <xTaskPriorityInherit+0xcc>)
 8006614:	6013      	str	r3, [r2, #0]
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800661a:	4613      	mov	r3, r2
 800661c:	009b      	lsls	r3, r3, #2
 800661e:	4413      	add	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4a10      	ldr	r2, [pc, #64]	; (8006664 <xTaskPriorityInherit+0xc8>)
 8006624:	441a      	add	r2, r3
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	3304      	adds	r3, #4
 800662a:	4619      	mov	r1, r3
 800662c:	4610      	mov	r0, r2
 800662e:	f7fe f878 	bl	8004722 <vListInsertEnd>
 8006632:	e004      	b.n	800663e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006634:	4b0a      	ldr	r3, [pc, #40]	; (8006660 <xTaskPriorityInherit+0xc4>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800663e:	2301      	movs	r3, #1
 8006640:	60fb      	str	r3, [r7, #12]
 8006642:	e008      	b.n	8006656 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006648:	4b05      	ldr	r3, [pc, #20]	; (8006660 <xTaskPriorityInherit+0xc4>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800664e:	429a      	cmp	r2, r3
 8006650:	d201      	bcs.n	8006656 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006652:	2301      	movs	r3, #1
 8006654:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006656:	68fb      	ldr	r3, [r7, #12]
	}
 8006658:	4618      	mov	r0, r3
 800665a:	3710      	adds	r7, #16
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}
 8006660:	2000077c 	.word	0x2000077c
 8006664:	20000780 	.word	0x20000780
 8006668:	20000c58 	.word	0x20000c58

0800666c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800666c:	b580      	push	{r7, lr}
 800666e:	b086      	sub	sp, #24
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006678:	2300      	movs	r3, #0
 800667a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d058      	beq.n	8006734 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006682:	4b2f      	ldr	r3, [pc, #188]	; (8006740 <xTaskPriorityDisinherit+0xd4>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	429a      	cmp	r2, r3
 800668a:	d00b      	beq.n	80066a4 <xTaskPriorityDisinherit+0x38>
 800668c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006690:	b672      	cpsid	i
 8006692:	f383 8811 	msr	BASEPRI, r3
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	f3bf 8f4f 	dsb	sy
 800669e:	b662      	cpsie	i
 80066a0:	60fb      	str	r3, [r7, #12]
 80066a2:	e7fe      	b.n	80066a2 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10b      	bne.n	80066c4 <xTaskPriorityDisinherit+0x58>
 80066ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b0:	b672      	cpsid	i
 80066b2:	f383 8811 	msr	BASEPRI, r3
 80066b6:	f3bf 8f6f 	isb	sy
 80066ba:	f3bf 8f4f 	dsb	sy
 80066be:	b662      	cpsie	i
 80066c0:	60bb      	str	r3, [r7, #8]
 80066c2:	e7fe      	b.n	80066c2 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066c8:	1e5a      	subs	r2, r3, #1
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d02c      	beq.n	8006734 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d128      	bne.n	8006734 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	3304      	adds	r3, #4
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7fe f878 	bl	80047dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006704:	4b0f      	ldr	r3, [pc, #60]	; (8006744 <xTaskPriorityDisinherit+0xd8>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	429a      	cmp	r2, r3
 800670a:	d903      	bls.n	8006714 <xTaskPriorityDisinherit+0xa8>
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006710:	4a0c      	ldr	r2, [pc, #48]	; (8006744 <xTaskPriorityDisinherit+0xd8>)
 8006712:	6013      	str	r3, [r2, #0]
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006718:	4613      	mov	r3, r2
 800671a:	009b      	lsls	r3, r3, #2
 800671c:	4413      	add	r3, r2
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	4a09      	ldr	r2, [pc, #36]	; (8006748 <xTaskPriorityDisinherit+0xdc>)
 8006722:	441a      	add	r2, r3
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	3304      	adds	r3, #4
 8006728:	4619      	mov	r1, r3
 800672a:	4610      	mov	r0, r2
 800672c:	f7fd fff9 	bl	8004722 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006730:	2301      	movs	r3, #1
 8006732:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006734:	697b      	ldr	r3, [r7, #20]
	}
 8006736:	4618      	mov	r0, r3
 8006738:	3718      	adds	r7, #24
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	2000077c 	.word	0x2000077c
 8006744:	20000c58 	.word	0x20000c58
 8006748:	20000780 	.word	0x20000780

0800674c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800674c:	b580      	push	{r7, lr}
 800674e:	b088      	sub	sp, #32
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800675a:	2301      	movs	r3, #1
 800675c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d06c      	beq.n	800683e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006768:	2b00      	cmp	r3, #0
 800676a:	d10b      	bne.n	8006784 <vTaskPriorityDisinheritAfterTimeout+0x38>
 800676c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006770:	b672      	cpsid	i
 8006772:	f383 8811 	msr	BASEPRI, r3
 8006776:	f3bf 8f6f 	isb	sy
 800677a:	f3bf 8f4f 	dsb	sy
 800677e:	b662      	cpsie	i
 8006780:	60fb      	str	r3, [r7, #12]
 8006782:	e7fe      	b.n	8006782 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006788:	683a      	ldr	r2, [r7, #0]
 800678a:	429a      	cmp	r2, r3
 800678c:	d902      	bls.n	8006794 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	61fb      	str	r3, [r7, #28]
 8006792:	e002      	b.n	800679a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006798:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800679e:	69fa      	ldr	r2, [r7, #28]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d04c      	beq.n	800683e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067a8:	697a      	ldr	r2, [r7, #20]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	d147      	bne.n	800683e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80067ae:	4b26      	ldr	r3, [pc, #152]	; (8006848 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69ba      	ldr	r2, [r7, #24]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d10b      	bne.n	80067d0 <vTaskPriorityDisinheritAfterTimeout+0x84>
 80067b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067bc:	b672      	cpsid	i
 80067be:	f383 8811 	msr	BASEPRI, r3
 80067c2:	f3bf 8f6f 	isb	sy
 80067c6:	f3bf 8f4f 	dsb	sy
 80067ca:	b662      	cpsie	i
 80067cc:	60bb      	str	r3, [r7, #8]
 80067ce:	e7fe      	b.n	80067ce <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80067d0:	69bb      	ldr	r3, [r7, #24]
 80067d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067d4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	69fa      	ldr	r2, [r7, #28]
 80067da:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	db04      	blt.n	80067ee <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	6959      	ldr	r1, [r3, #20]
 80067f2:	693a      	ldr	r2, [r7, #16]
 80067f4:	4613      	mov	r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	4413      	add	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4a13      	ldr	r2, [pc, #76]	; (800684c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80067fe:	4413      	add	r3, r2
 8006800:	4299      	cmp	r1, r3
 8006802:	d11c      	bne.n	800683e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	3304      	adds	r3, #4
 8006808:	4618      	mov	r0, r3
 800680a:	f7fd ffe7 	bl	80047dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006812:	4b0f      	ldr	r3, [pc, #60]	; (8006850 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	429a      	cmp	r2, r3
 8006818:	d903      	bls.n	8006822 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800681e:	4a0c      	ldr	r2, [pc, #48]	; (8006850 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006820:	6013      	str	r3, [r2, #0]
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006826:	4613      	mov	r3, r2
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	4413      	add	r3, r2
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	4a07      	ldr	r2, [pc, #28]	; (800684c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006830:	441a      	add	r2, r3
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	3304      	adds	r3, #4
 8006836:	4619      	mov	r1, r3
 8006838:	4610      	mov	r0, r2
 800683a:	f7fd ff72 	bl	8004722 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800683e:	bf00      	nop
 8006840:	3720      	adds	r7, #32
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	2000077c 	.word	0x2000077c
 800684c:	20000780 	.word	0x20000780
 8006850:	20000c58 	.word	0x20000c58

08006854 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006854:	b480      	push	{r7}
 8006856:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006858:	4b07      	ldr	r3, [pc, #28]	; (8006878 <pvTaskIncrementMutexHeldCount+0x24>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d004      	beq.n	800686a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006860:	4b05      	ldr	r3, [pc, #20]	; (8006878 <pvTaskIncrementMutexHeldCount+0x24>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006866:	3201      	adds	r2, #1
 8006868:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800686a:	4b03      	ldr	r3, [pc, #12]	; (8006878 <pvTaskIncrementMutexHeldCount+0x24>)
 800686c:	681b      	ldr	r3, [r3, #0]
	}
 800686e:	4618      	mov	r0, r3
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr
 8006878:	2000077c 	.word	0x2000077c

0800687c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006886:	4b21      	ldr	r3, [pc, #132]	; (800690c <prvAddCurrentTaskToDelayedList+0x90>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800688c:	4b20      	ldr	r3, [pc, #128]	; (8006910 <prvAddCurrentTaskToDelayedList+0x94>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	3304      	adds	r3, #4
 8006892:	4618      	mov	r0, r3
 8006894:	f7fd ffa2 	bl	80047dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800689e:	d10a      	bne.n	80068b6 <prvAddCurrentTaskToDelayedList+0x3a>
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d007      	beq.n	80068b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068a6:	4b1a      	ldr	r3, [pc, #104]	; (8006910 <prvAddCurrentTaskToDelayedList+0x94>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	3304      	adds	r3, #4
 80068ac:	4619      	mov	r1, r3
 80068ae:	4819      	ldr	r0, [pc, #100]	; (8006914 <prvAddCurrentTaskToDelayedList+0x98>)
 80068b0:	f7fd ff37 	bl	8004722 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80068b4:	e026      	b.n	8006904 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80068b6:	68fa      	ldr	r2, [r7, #12]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4413      	add	r3, r2
 80068bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80068be:	4b14      	ldr	r3, [pc, #80]	; (8006910 <prvAddCurrentTaskToDelayedList+0x94>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d209      	bcs.n	80068e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068ce:	4b12      	ldr	r3, [pc, #72]	; (8006918 <prvAddCurrentTaskToDelayedList+0x9c>)
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	4b0f      	ldr	r3, [pc, #60]	; (8006910 <prvAddCurrentTaskToDelayedList+0x94>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	3304      	adds	r3, #4
 80068d8:	4619      	mov	r1, r3
 80068da:	4610      	mov	r0, r2
 80068dc:	f7fd ff45 	bl	800476a <vListInsert>
}
 80068e0:	e010      	b.n	8006904 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068e2:	4b0e      	ldr	r3, [pc, #56]	; (800691c <prvAddCurrentTaskToDelayedList+0xa0>)
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	4b0a      	ldr	r3, [pc, #40]	; (8006910 <prvAddCurrentTaskToDelayedList+0x94>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	3304      	adds	r3, #4
 80068ec:	4619      	mov	r1, r3
 80068ee:	4610      	mov	r0, r2
 80068f0:	f7fd ff3b 	bl	800476a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80068f4:	4b0a      	ldr	r3, [pc, #40]	; (8006920 <prvAddCurrentTaskToDelayedList+0xa4>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	68ba      	ldr	r2, [r7, #8]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d202      	bcs.n	8006904 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80068fe:	4a08      	ldr	r2, [pc, #32]	; (8006920 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	6013      	str	r3, [r2, #0]
}
 8006904:	bf00      	nop
 8006906:	3710      	adds	r7, #16
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}
 800690c:	20000c54 	.word	0x20000c54
 8006910:	2000077c 	.word	0x2000077c
 8006914:	20000c3c 	.word	0x20000c3c
 8006918:	20000c0c 	.word	0x20000c0c
 800691c:	20000c08 	.word	0x20000c08
 8006920:	20000c70 	.word	0x20000c70

08006924 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b08a      	sub	sp, #40	; 0x28
 8006928:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800692a:	2300      	movs	r3, #0
 800692c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800692e:	f000 fb0d 	bl	8006f4c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006932:	4b1d      	ldr	r3, [pc, #116]	; (80069a8 <xTimerCreateTimerTask+0x84>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d021      	beq.n	800697e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800693a:	2300      	movs	r3, #0
 800693c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800693e:	2300      	movs	r3, #0
 8006940:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006942:	1d3a      	adds	r2, r7, #4
 8006944:	f107 0108 	add.w	r1, r7, #8
 8006948:	f107 030c 	add.w	r3, r7, #12
 800694c:	4618      	mov	r0, r3
 800694e:	f7fd fea1 	bl	8004694 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006952:	6879      	ldr	r1, [r7, #4]
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	9202      	str	r2, [sp, #8]
 800695a:	9301      	str	r3, [sp, #4]
 800695c:	2302      	movs	r3, #2
 800695e:	9300      	str	r3, [sp, #0]
 8006960:	2300      	movs	r3, #0
 8006962:	460a      	mov	r2, r1
 8006964:	4911      	ldr	r1, [pc, #68]	; (80069ac <xTimerCreateTimerTask+0x88>)
 8006966:	4812      	ldr	r0, [pc, #72]	; (80069b0 <xTimerCreateTimerTask+0x8c>)
 8006968:	f7fe ffd2 	bl	8005910 <xTaskCreateStatic>
 800696c:	4602      	mov	r2, r0
 800696e:	4b11      	ldr	r3, [pc, #68]	; (80069b4 <xTimerCreateTimerTask+0x90>)
 8006970:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006972:	4b10      	ldr	r3, [pc, #64]	; (80069b4 <xTimerCreateTimerTask+0x90>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d001      	beq.n	800697e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800697a:	2301      	movs	r3, #1
 800697c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d10b      	bne.n	800699c <xTimerCreateTimerTask+0x78>
 8006984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006988:	b672      	cpsid	i
 800698a:	f383 8811 	msr	BASEPRI, r3
 800698e:	f3bf 8f6f 	isb	sy
 8006992:	f3bf 8f4f 	dsb	sy
 8006996:	b662      	cpsie	i
 8006998:	613b      	str	r3, [r7, #16]
 800699a:	e7fe      	b.n	800699a <xTimerCreateTimerTask+0x76>
	return xReturn;
 800699c:	697b      	ldr	r3, [r7, #20]
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3718      	adds	r7, #24
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	20000cac 	.word	0x20000cac
 80069ac:	08008174 	.word	0x08008174
 80069b0:	08006af1 	.word	0x08006af1
 80069b4:	20000cb0 	.word	0x20000cb0

080069b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b08a      	sub	sp, #40	; 0x28
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
 80069c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80069c6:	2300      	movs	r3, #0
 80069c8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10b      	bne.n	80069e8 <xTimerGenericCommand+0x30>
 80069d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d4:	b672      	cpsid	i
 80069d6:	f383 8811 	msr	BASEPRI, r3
 80069da:	f3bf 8f6f 	isb	sy
 80069de:	f3bf 8f4f 	dsb	sy
 80069e2:	b662      	cpsie	i
 80069e4:	623b      	str	r3, [r7, #32]
 80069e6:	e7fe      	b.n	80069e6 <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80069e8:	4b19      	ldr	r3, [pc, #100]	; (8006a50 <xTimerGenericCommand+0x98>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d02a      	beq.n	8006a46 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	2b05      	cmp	r3, #5
 8006a00:	dc18      	bgt.n	8006a34 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a02:	f7ff fdad 	bl	8006560 <xTaskGetSchedulerState>
 8006a06:	4603      	mov	r3, r0
 8006a08:	2b02      	cmp	r3, #2
 8006a0a:	d109      	bne.n	8006a20 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a0c:	4b10      	ldr	r3, [pc, #64]	; (8006a50 <xTimerGenericCommand+0x98>)
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	f107 0110 	add.w	r1, r7, #16
 8006a14:	2300      	movs	r3, #0
 8006a16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a18:	f7fe f8c4 	bl	8004ba4 <xQueueGenericSend>
 8006a1c:	6278      	str	r0, [r7, #36]	; 0x24
 8006a1e:	e012      	b.n	8006a46 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a20:	4b0b      	ldr	r3, [pc, #44]	; (8006a50 <xTimerGenericCommand+0x98>)
 8006a22:	6818      	ldr	r0, [r3, #0]
 8006a24:	f107 0110 	add.w	r1, r7, #16
 8006a28:	2300      	movs	r3, #0
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f7fe f8ba 	bl	8004ba4 <xQueueGenericSend>
 8006a30:	6278      	str	r0, [r7, #36]	; 0x24
 8006a32:	e008      	b.n	8006a46 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a34:	4b06      	ldr	r3, [pc, #24]	; (8006a50 <xTimerGenericCommand+0x98>)
 8006a36:	6818      	ldr	r0, [r3, #0]
 8006a38:	f107 0110 	add.w	r1, r7, #16
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	683a      	ldr	r2, [r7, #0]
 8006a40:	f7fe f9b2 	bl	8004da8 <xQueueGenericSendFromISR>
 8006a44:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3728      	adds	r7, #40	; 0x28
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	20000cac 	.word	0x20000cac

08006a54 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b088      	sub	sp, #32
 8006a58:	af02      	add	r7, sp, #8
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a5e:	4b23      	ldr	r3, [pc, #140]	; (8006aec <prvProcessExpiredTimer+0x98>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	3304      	adds	r3, #4
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f7fd feb5 	bl	80047dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a78:	f003 0304 	and.w	r3, r3, #4
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d023      	beq.n	8006ac8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	699a      	ldr	r2, [r3, #24]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	18d1      	adds	r1, r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	683a      	ldr	r2, [r7, #0]
 8006a8c:	6978      	ldr	r0, [r7, #20]
 8006a8e:	f000 f8d3 	bl	8006c38 <prvInsertTimerInActiveList>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d020      	beq.n	8006ada <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a98:	2300      	movs	r3, #0
 8006a9a:	9300      	str	r3, [sp, #0]
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	6978      	ldr	r0, [r7, #20]
 8006aa4:	f7ff ff88 	bl	80069b8 <xTimerGenericCommand>
 8006aa8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d114      	bne.n	8006ada <prvProcessExpiredTimer+0x86>
 8006ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab4:	b672      	cpsid	i
 8006ab6:	f383 8811 	msr	BASEPRI, r3
 8006aba:	f3bf 8f6f 	isb	sy
 8006abe:	f3bf 8f4f 	dsb	sy
 8006ac2:	b662      	cpsie	i
 8006ac4:	60fb      	str	r3, [r7, #12]
 8006ac6:	e7fe      	b.n	8006ac6 <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ace:	f023 0301 	bic.w	r3, r3, #1
 8006ad2:	b2da      	uxtb	r2, r3
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	6a1b      	ldr	r3, [r3, #32]
 8006ade:	6978      	ldr	r0, [r7, #20]
 8006ae0:	4798      	blx	r3
}
 8006ae2:	bf00      	nop
 8006ae4:	3718      	adds	r7, #24
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop
 8006aec:	20000ca4 	.word	0x20000ca4

08006af0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006af8:	f107 0308 	add.w	r3, r7, #8
 8006afc:	4618      	mov	r0, r3
 8006afe:	f000 f857 	bl	8006bb0 <prvGetNextExpireTime>
 8006b02:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	4619      	mov	r1, r3
 8006b08:	68f8      	ldr	r0, [r7, #12]
 8006b0a:	f000 f803 	bl	8006b14 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006b0e:	f000 f8d5 	bl	8006cbc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b12:	e7f1      	b.n	8006af8 <prvTimerTask+0x8>

08006b14 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006b1e:	f7ff f93b 	bl	8005d98 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b22:	f107 0308 	add.w	r3, r7, #8
 8006b26:	4618      	mov	r0, r3
 8006b28:	f000 f866 	bl	8006bf8 <prvSampleTimeNow>
 8006b2c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d130      	bne.n	8006b96 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d10a      	bne.n	8006b50 <prvProcessTimerOrBlockTask+0x3c>
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d806      	bhi.n	8006b50 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006b42:	f7ff f937 	bl	8005db4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006b46:	68f9      	ldr	r1, [r7, #12]
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f7ff ff83 	bl	8006a54 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006b4e:	e024      	b.n	8006b9a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d008      	beq.n	8006b68 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b56:	4b13      	ldr	r3, [pc, #76]	; (8006ba4 <prvProcessTimerOrBlockTask+0x90>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d101      	bne.n	8006b64 <prvProcessTimerOrBlockTask+0x50>
 8006b60:	2301      	movs	r3, #1
 8006b62:	e000      	b.n	8006b66 <prvProcessTimerOrBlockTask+0x52>
 8006b64:	2300      	movs	r3, #0
 8006b66:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006b68:	4b0f      	ldr	r3, [pc, #60]	; (8006ba8 <prvProcessTimerOrBlockTask+0x94>)
 8006b6a:	6818      	ldr	r0, [r3, #0]
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	683a      	ldr	r2, [r7, #0]
 8006b74:	4619      	mov	r1, r3
 8006b76:	f7fe fe97 	bl	80058a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006b7a:	f7ff f91b 	bl	8005db4 <xTaskResumeAll>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d10a      	bne.n	8006b9a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006b84:	4b09      	ldr	r3, [pc, #36]	; (8006bac <prvProcessTimerOrBlockTask+0x98>)
 8006b86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b8a:	601a      	str	r2, [r3, #0]
 8006b8c:	f3bf 8f4f 	dsb	sy
 8006b90:	f3bf 8f6f 	isb	sy
}
 8006b94:	e001      	b.n	8006b9a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b96:	f7ff f90d 	bl	8005db4 <xTaskResumeAll>
}
 8006b9a:	bf00      	nop
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
 8006ba2:	bf00      	nop
 8006ba4:	20000ca8 	.word	0x20000ca8
 8006ba8:	20000cac 	.word	0x20000cac
 8006bac:	e000ed04 	.word	0xe000ed04

08006bb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b085      	sub	sp, #20
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006bb8:	4b0e      	ldr	r3, [pc, #56]	; (8006bf4 <prvGetNextExpireTime+0x44>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d101      	bne.n	8006bc6 <prvGetNextExpireTime+0x16>
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	e000      	b.n	8006bc8 <prvGetNextExpireTime+0x18>
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d105      	bne.n	8006be0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006bd4:	4b07      	ldr	r3, [pc, #28]	; (8006bf4 <prvGetNextExpireTime+0x44>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	60fb      	str	r3, [r7, #12]
 8006bde:	e001      	b.n	8006be4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006be4:	68fb      	ldr	r3, [r7, #12]
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3714      	adds	r7, #20
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	20000ca4 	.word	0x20000ca4

08006bf8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006c00:	f7ff f976 	bl	8005ef0 <xTaskGetTickCount>
 8006c04:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006c06:	4b0b      	ldr	r3, [pc, #44]	; (8006c34 <prvSampleTimeNow+0x3c>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d205      	bcs.n	8006c1c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006c10:	f000 f936 	bl	8006e80 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	601a      	str	r2, [r3, #0]
 8006c1a:	e002      	b.n	8006c22 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006c22:	4a04      	ldr	r2, [pc, #16]	; (8006c34 <prvSampleTimeNow+0x3c>)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006c28:	68fb      	ldr	r3, [r7, #12]
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3710      	adds	r7, #16
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	20000cb4 	.word	0x20000cb4

08006c38 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b086      	sub	sp, #24
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	607a      	str	r2, [r7, #4]
 8006c44:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006c46:	2300      	movs	r3, #0
 8006c48:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d812      	bhi.n	8006c84 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	1ad2      	subs	r2, r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	699b      	ldr	r3, [r3, #24]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d302      	bcc.n	8006c72 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	617b      	str	r3, [r7, #20]
 8006c70:	e01b      	b.n	8006caa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006c72:	4b10      	ldr	r3, [pc, #64]	; (8006cb4 <prvInsertTimerInActiveList+0x7c>)
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	4610      	mov	r0, r2
 8006c7e:	f7fd fd74 	bl	800476a <vListInsert>
 8006c82:	e012      	b.n	8006caa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c84:	687a      	ldr	r2, [r7, #4]
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d206      	bcs.n	8006c9a <prvInsertTimerInActiveList+0x62>
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d302      	bcc.n	8006c9a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c94:	2301      	movs	r3, #1
 8006c96:	617b      	str	r3, [r7, #20]
 8006c98:	e007      	b.n	8006caa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c9a:	4b07      	ldr	r3, [pc, #28]	; (8006cb8 <prvInsertTimerInActiveList+0x80>)
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	3304      	adds	r3, #4
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	4610      	mov	r0, r2
 8006ca6:	f7fd fd60 	bl	800476a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006caa:	697b      	ldr	r3, [r7, #20]
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3718      	adds	r7, #24
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	20000ca8 	.word	0x20000ca8
 8006cb8:	20000ca4 	.word	0x20000ca4

08006cbc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b08e      	sub	sp, #56	; 0x38
 8006cc0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006cc2:	e0cc      	b.n	8006e5e <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	da19      	bge.n	8006cfe <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006cca:	1d3b      	adds	r3, r7, #4
 8006ccc:	3304      	adds	r3, #4
 8006cce:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10b      	bne.n	8006cee <prvProcessReceivedCommands+0x32>
 8006cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cda:	b672      	cpsid	i
 8006cdc:	f383 8811 	msr	BASEPRI, r3
 8006ce0:	f3bf 8f6f 	isb	sy
 8006ce4:	f3bf 8f4f 	dsb	sy
 8006ce8:	b662      	cpsie	i
 8006cea:	61fb      	str	r3, [r7, #28]
 8006cec:	e7fe      	b.n	8006cec <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cf4:	6850      	ldr	r0, [r2, #4]
 8006cf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cf8:	6892      	ldr	r2, [r2, #8]
 8006cfa:	4611      	mov	r1, r2
 8006cfc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	f2c0 80ab 	blt.w	8006e5c <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d004      	beq.n	8006d1c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d14:	3304      	adds	r3, #4
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fd fd60 	bl	80047dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d1c:	463b      	mov	r3, r7
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7ff ff6a 	bl	8006bf8 <prvSampleTimeNow>
 8006d24:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b09      	cmp	r3, #9
 8006d2a:	f200 8098 	bhi.w	8006e5e <prvProcessReceivedCommands+0x1a2>
 8006d2e:	a201      	add	r2, pc, #4	; (adr r2, 8006d34 <prvProcessReceivedCommands+0x78>)
 8006d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d34:	08006d5d 	.word	0x08006d5d
 8006d38:	08006d5d 	.word	0x08006d5d
 8006d3c:	08006d5d 	.word	0x08006d5d
 8006d40:	08006dd3 	.word	0x08006dd3
 8006d44:	08006de7 	.word	0x08006de7
 8006d48:	08006e33 	.word	0x08006e33
 8006d4c:	08006d5d 	.word	0x08006d5d
 8006d50:	08006d5d 	.word	0x08006d5d
 8006d54:	08006dd3 	.word	0x08006dd3
 8006d58:	08006de7 	.word	0x08006de7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d5e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d62:	f043 0301 	orr.w	r3, r3, #1
 8006d66:	b2da      	uxtb	r2, r3
 8006d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d72:	699b      	ldr	r3, [r3, #24]
 8006d74:	18d1      	adds	r1, r2, r3
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d7c:	f7ff ff5c 	bl	8006c38 <prvInsertTimerInActiveList>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d06b      	beq.n	8006e5e <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d8c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d94:	f003 0304 	and.w	r3, r3, #4
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d060      	beq.n	8006e5e <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d9c:	68ba      	ldr	r2, [r7, #8]
 8006d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da0:	699b      	ldr	r3, [r3, #24]
 8006da2:	441a      	add	r2, r3
 8006da4:	2300      	movs	r3, #0
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	2300      	movs	r3, #0
 8006daa:	2100      	movs	r1, #0
 8006dac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dae:	f7ff fe03 	bl	80069b8 <xTimerGenericCommand>
 8006db2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006db4:	6a3b      	ldr	r3, [r7, #32]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d151      	bne.n	8006e5e <prvProcessReceivedCommands+0x1a2>
 8006dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dbe:	b672      	cpsid	i
 8006dc0:	f383 8811 	msr	BASEPRI, r3
 8006dc4:	f3bf 8f6f 	isb	sy
 8006dc8:	f3bf 8f4f 	dsb	sy
 8006dcc:	b662      	cpsie	i
 8006dce:	61bb      	str	r3, [r7, #24]
 8006dd0:	e7fe      	b.n	8006dd0 <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006dd8:	f023 0301 	bic.w	r3, r3, #1
 8006ddc:	b2da      	uxtb	r2, r3
 8006dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006de4:	e03b      	b.n	8006e5e <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006dec:	f043 0301 	orr.w	r3, r3, #1
 8006df0:	b2da      	uxtb	r2, r3
 8006df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006df4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006df8:	68ba      	ldr	r2, [r7, #8]
 8006dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dfc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d10b      	bne.n	8006e1e <prvProcessReceivedCommands+0x162>
 8006e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e0a:	b672      	cpsid	i
 8006e0c:	f383 8811 	msr	BASEPRI, r3
 8006e10:	f3bf 8f6f 	isb	sy
 8006e14:	f3bf 8f4f 	dsb	sy
 8006e18:	b662      	cpsie	i
 8006e1a:	617b      	str	r3, [r7, #20]
 8006e1c:	e7fe      	b.n	8006e1c <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e20:	699a      	ldr	r2, [r3, #24]
 8006e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e24:	18d1      	adds	r1, r2, r3
 8006e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e2c:	f7ff ff04 	bl	8006c38 <prvInsertTimerInActiveList>
					break;
 8006e30:	e015      	b.n	8006e5e <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e38:	f003 0302 	and.w	r3, r3, #2
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d103      	bne.n	8006e48 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006e40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e42:	f000 fbb3 	bl	80075ac <vPortFree>
 8006e46:	e00a      	b.n	8006e5e <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e4e:	f023 0301 	bic.w	r3, r3, #1
 8006e52:	b2da      	uxtb	r2, r3
 8006e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006e5a:	e000      	b.n	8006e5e <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006e5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e5e:	4b07      	ldr	r3, [pc, #28]	; (8006e7c <prvProcessReceivedCommands+0x1c0>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	1d39      	adds	r1, r7, #4
 8006e64:	2200      	movs	r2, #0
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7fe f8cc 	bl	8005004 <xQueueReceive>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	f47f af28 	bne.w	8006cc4 <prvProcessReceivedCommands+0x8>
	}
}
 8006e74:	bf00      	nop
 8006e76:	3730      	adds	r7, #48	; 0x30
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	20000cac 	.word	0x20000cac

08006e80 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b088      	sub	sp, #32
 8006e84:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e86:	e049      	b.n	8006f1c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e88:	4b2e      	ldr	r3, [pc, #184]	; (8006f44 <prvSwitchTimerLists+0xc4>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e92:	4b2c      	ldr	r3, [pc, #176]	; (8006f44 <prvSwitchTimerLists+0xc4>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	3304      	adds	r3, #4
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7fd fc9b 	bl	80047dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6a1b      	ldr	r3, [r3, #32]
 8006eaa:	68f8      	ldr	r0, [r7, #12]
 8006eac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006eb4:	f003 0304 	and.w	r3, r3, #4
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d02f      	beq.n	8006f1c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	699b      	ldr	r3, [r3, #24]
 8006ec0:	693a      	ldr	r2, [r7, #16]
 8006ec2:	4413      	add	r3, r2
 8006ec4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006ec6:	68ba      	ldr	r2, [r7, #8]
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d90e      	bls.n	8006eec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	68ba      	ldr	r2, [r7, #8]
 8006ed2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006eda:	4b1a      	ldr	r3, [pc, #104]	; (8006f44 <prvSwitchTimerLists+0xc4>)
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	3304      	adds	r3, #4
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	4610      	mov	r0, r2
 8006ee6:	f7fd fc40 	bl	800476a <vListInsert>
 8006eea:	e017      	b.n	8006f1c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006eec:	2300      	movs	r3, #0
 8006eee:	9300      	str	r3, [sp, #0]
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	2100      	movs	r1, #0
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f7ff fd5e 	bl	80069b8 <xTimerGenericCommand>
 8006efc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d10b      	bne.n	8006f1c <prvSwitchTimerLists+0x9c>
 8006f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f08:	b672      	cpsid	i
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	b662      	cpsie	i
 8006f18:	603b      	str	r3, [r7, #0]
 8006f1a:	e7fe      	b.n	8006f1a <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f1c:	4b09      	ldr	r3, [pc, #36]	; (8006f44 <prvSwitchTimerLists+0xc4>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1b0      	bne.n	8006e88 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f26:	4b07      	ldr	r3, [pc, #28]	; (8006f44 <prvSwitchTimerLists+0xc4>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f2c:	4b06      	ldr	r3, [pc, #24]	; (8006f48 <prvSwitchTimerLists+0xc8>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a04      	ldr	r2, [pc, #16]	; (8006f44 <prvSwitchTimerLists+0xc4>)
 8006f32:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006f34:	4a04      	ldr	r2, [pc, #16]	; (8006f48 <prvSwitchTimerLists+0xc8>)
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	6013      	str	r3, [r2, #0]
}
 8006f3a:	bf00      	nop
 8006f3c:	3718      	adds	r7, #24
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	20000ca4 	.word	0x20000ca4
 8006f48:	20000ca8 	.word	0x20000ca8

08006f4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b082      	sub	sp, #8
 8006f50:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006f52:	f000 f941 	bl	80071d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006f56:	4b15      	ldr	r3, [pc, #84]	; (8006fac <prvCheckForValidListAndQueue+0x60>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d120      	bne.n	8006fa0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006f5e:	4814      	ldr	r0, [pc, #80]	; (8006fb0 <prvCheckForValidListAndQueue+0x64>)
 8006f60:	f7fd fbb2 	bl	80046c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006f64:	4813      	ldr	r0, [pc, #76]	; (8006fb4 <prvCheckForValidListAndQueue+0x68>)
 8006f66:	f7fd fbaf 	bl	80046c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006f6a:	4b13      	ldr	r3, [pc, #76]	; (8006fb8 <prvCheckForValidListAndQueue+0x6c>)
 8006f6c:	4a10      	ldr	r2, [pc, #64]	; (8006fb0 <prvCheckForValidListAndQueue+0x64>)
 8006f6e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006f70:	4b12      	ldr	r3, [pc, #72]	; (8006fbc <prvCheckForValidListAndQueue+0x70>)
 8006f72:	4a10      	ldr	r2, [pc, #64]	; (8006fb4 <prvCheckForValidListAndQueue+0x68>)
 8006f74:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006f76:	2300      	movs	r3, #0
 8006f78:	9300      	str	r3, [sp, #0]
 8006f7a:	4b11      	ldr	r3, [pc, #68]	; (8006fc0 <prvCheckForValidListAndQueue+0x74>)
 8006f7c:	4a11      	ldr	r2, [pc, #68]	; (8006fc4 <prvCheckForValidListAndQueue+0x78>)
 8006f7e:	2110      	movs	r1, #16
 8006f80:	200a      	movs	r0, #10
 8006f82:	f7fd fcbf 	bl	8004904 <xQueueGenericCreateStatic>
 8006f86:	4602      	mov	r2, r0
 8006f88:	4b08      	ldr	r3, [pc, #32]	; (8006fac <prvCheckForValidListAndQueue+0x60>)
 8006f8a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006f8c:	4b07      	ldr	r3, [pc, #28]	; (8006fac <prvCheckForValidListAndQueue+0x60>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d005      	beq.n	8006fa0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f94:	4b05      	ldr	r3, [pc, #20]	; (8006fac <prvCheckForValidListAndQueue+0x60>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	490b      	ldr	r1, [pc, #44]	; (8006fc8 <prvCheckForValidListAndQueue+0x7c>)
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7fe fc32 	bl	8005804 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006fa0:	f000 f94c 	bl	800723c <vPortExitCritical>
}
 8006fa4:	bf00      	nop
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	20000cac 	.word	0x20000cac
 8006fb0:	20000c7c 	.word	0x20000c7c
 8006fb4:	20000c90 	.word	0x20000c90
 8006fb8:	20000ca4 	.word	0x20000ca4
 8006fbc:	20000ca8 	.word	0x20000ca8
 8006fc0:	20000d58 	.word	0x20000d58
 8006fc4:	20000cb8 	.word	0x20000cb8
 8006fc8:	0800817c 	.word	0x0800817c

08006fcc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b085      	sub	sp, #20
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	3b04      	subs	r3, #4
 8006fdc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006fe4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	3b04      	subs	r3, #4
 8006fea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	f023 0201 	bic.w	r2, r3, #1
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	3b04      	subs	r3, #4
 8006ffa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006ffc:	4a0c      	ldr	r2, [pc, #48]	; (8007030 <pxPortInitialiseStack+0x64>)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	3b14      	subs	r3, #20
 8007006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	3b04      	subs	r3, #4
 8007012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f06f 0202 	mvn.w	r2, #2
 800701a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	3b20      	subs	r3, #32
 8007020:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007022:	68fb      	ldr	r3, [r7, #12]
}
 8007024:	4618      	mov	r0, r3
 8007026:	3714      	adds	r7, #20
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr
 8007030:	08007035 	.word	0x08007035

08007034 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007034:	b480      	push	{r7}
 8007036:	b085      	sub	sp, #20
 8007038:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800703a:	2300      	movs	r3, #0
 800703c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800703e:	4b13      	ldr	r3, [pc, #76]	; (800708c <prvTaskExitError+0x58>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007046:	d00b      	beq.n	8007060 <prvTaskExitError+0x2c>
 8007048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800704c:	b672      	cpsid	i
 800704e:	f383 8811 	msr	BASEPRI, r3
 8007052:	f3bf 8f6f 	isb	sy
 8007056:	f3bf 8f4f 	dsb	sy
 800705a:	b662      	cpsie	i
 800705c:	60fb      	str	r3, [r7, #12]
 800705e:	e7fe      	b.n	800705e <prvTaskExitError+0x2a>
 8007060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007064:	b672      	cpsid	i
 8007066:	f383 8811 	msr	BASEPRI, r3
 800706a:	f3bf 8f6f 	isb	sy
 800706e:	f3bf 8f4f 	dsb	sy
 8007072:	b662      	cpsie	i
 8007074:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007076:	bf00      	nop
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d0fc      	beq.n	8007078 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800707e:	bf00      	nop
 8007080:	3714      	adds	r7, #20
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	2000002c 	.word	0x2000002c

08007090 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007090:	4b07      	ldr	r3, [pc, #28]	; (80070b0 <pxCurrentTCBConst2>)
 8007092:	6819      	ldr	r1, [r3, #0]
 8007094:	6808      	ldr	r0, [r1, #0]
 8007096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800709a:	f380 8809 	msr	PSP, r0
 800709e:	f3bf 8f6f 	isb	sy
 80070a2:	f04f 0000 	mov.w	r0, #0
 80070a6:	f380 8811 	msr	BASEPRI, r0
 80070aa:	4770      	bx	lr
 80070ac:	f3af 8000 	nop.w

080070b0 <pxCurrentTCBConst2>:
 80070b0:	2000077c 	.word	0x2000077c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80070b4:	bf00      	nop
 80070b6:	bf00      	nop

080070b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80070b8:	4808      	ldr	r0, [pc, #32]	; (80070dc <prvPortStartFirstTask+0x24>)
 80070ba:	6800      	ldr	r0, [r0, #0]
 80070bc:	6800      	ldr	r0, [r0, #0]
 80070be:	f380 8808 	msr	MSP, r0
 80070c2:	f04f 0000 	mov.w	r0, #0
 80070c6:	f380 8814 	msr	CONTROL, r0
 80070ca:	b662      	cpsie	i
 80070cc:	b661      	cpsie	f
 80070ce:	f3bf 8f4f 	dsb	sy
 80070d2:	f3bf 8f6f 	isb	sy
 80070d6:	df00      	svc	0
 80070d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80070da:	bf00      	nop
 80070dc:	e000ed08 	.word	0xe000ed08

080070e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070e6:	4b36      	ldr	r3, [pc, #216]	; (80071c0 <xPortStartScheduler+0xe0>)
 80070e8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	22ff      	movs	r2, #255	; 0xff
 80070f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	781b      	ldrb	r3, [r3, #0]
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007100:	78fb      	ldrb	r3, [r7, #3]
 8007102:	b2db      	uxtb	r3, r3
 8007104:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007108:	b2da      	uxtb	r2, r3
 800710a:	4b2e      	ldr	r3, [pc, #184]	; (80071c4 <xPortStartScheduler+0xe4>)
 800710c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800710e:	4b2e      	ldr	r3, [pc, #184]	; (80071c8 <xPortStartScheduler+0xe8>)
 8007110:	2207      	movs	r2, #7
 8007112:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007114:	e009      	b.n	800712a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007116:	4b2c      	ldr	r3, [pc, #176]	; (80071c8 <xPortStartScheduler+0xe8>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	3b01      	subs	r3, #1
 800711c:	4a2a      	ldr	r2, [pc, #168]	; (80071c8 <xPortStartScheduler+0xe8>)
 800711e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007120:	78fb      	ldrb	r3, [r7, #3]
 8007122:	b2db      	uxtb	r3, r3
 8007124:	005b      	lsls	r3, r3, #1
 8007126:	b2db      	uxtb	r3, r3
 8007128:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800712a:	78fb      	ldrb	r3, [r7, #3]
 800712c:	b2db      	uxtb	r3, r3
 800712e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007132:	2b80      	cmp	r3, #128	; 0x80
 8007134:	d0ef      	beq.n	8007116 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007136:	4b24      	ldr	r3, [pc, #144]	; (80071c8 <xPortStartScheduler+0xe8>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f1c3 0307 	rsb	r3, r3, #7
 800713e:	2b04      	cmp	r3, #4
 8007140:	d00b      	beq.n	800715a <xPortStartScheduler+0x7a>
 8007142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007146:	b672      	cpsid	i
 8007148:	f383 8811 	msr	BASEPRI, r3
 800714c:	f3bf 8f6f 	isb	sy
 8007150:	f3bf 8f4f 	dsb	sy
 8007154:	b662      	cpsie	i
 8007156:	60bb      	str	r3, [r7, #8]
 8007158:	e7fe      	b.n	8007158 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800715a:	4b1b      	ldr	r3, [pc, #108]	; (80071c8 <xPortStartScheduler+0xe8>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	021b      	lsls	r3, r3, #8
 8007160:	4a19      	ldr	r2, [pc, #100]	; (80071c8 <xPortStartScheduler+0xe8>)
 8007162:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007164:	4b18      	ldr	r3, [pc, #96]	; (80071c8 <xPortStartScheduler+0xe8>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800716c:	4a16      	ldr	r2, [pc, #88]	; (80071c8 <xPortStartScheduler+0xe8>)
 800716e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	b2da      	uxtb	r2, r3
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007178:	4b14      	ldr	r3, [pc, #80]	; (80071cc <xPortStartScheduler+0xec>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a13      	ldr	r2, [pc, #76]	; (80071cc <xPortStartScheduler+0xec>)
 800717e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007182:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007184:	4b11      	ldr	r3, [pc, #68]	; (80071cc <xPortStartScheduler+0xec>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a10      	ldr	r2, [pc, #64]	; (80071cc <xPortStartScheduler+0xec>)
 800718a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800718e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007190:	f000 f8d4 	bl	800733c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007194:	4b0e      	ldr	r3, [pc, #56]	; (80071d0 <xPortStartScheduler+0xf0>)
 8007196:	2200      	movs	r2, #0
 8007198:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800719a:	f000 f8f3 	bl	8007384 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800719e:	4b0d      	ldr	r3, [pc, #52]	; (80071d4 <xPortStartScheduler+0xf4>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a0c      	ldr	r2, [pc, #48]	; (80071d4 <xPortStartScheduler+0xf4>)
 80071a4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80071a8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071aa:	f7ff ff85 	bl	80070b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071ae:	f7fe ff69 	bl	8006084 <vTaskSwitchContext>
	prvTaskExitError();
 80071b2:	f7ff ff3f 	bl	8007034 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	e000e400 	.word	0xe000e400
 80071c4:	20000da8 	.word	0x20000da8
 80071c8:	20000dac 	.word	0x20000dac
 80071cc:	e000ed20 	.word	0xe000ed20
 80071d0:	2000002c 	.word	0x2000002c
 80071d4:	e000ef34 	.word	0xe000ef34

080071d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e2:	b672      	cpsid	i
 80071e4:	f383 8811 	msr	BASEPRI, r3
 80071e8:	f3bf 8f6f 	isb	sy
 80071ec:	f3bf 8f4f 	dsb	sy
 80071f0:	b662      	cpsie	i
 80071f2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80071f4:	4b0f      	ldr	r3, [pc, #60]	; (8007234 <vPortEnterCritical+0x5c>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	3301      	adds	r3, #1
 80071fa:	4a0e      	ldr	r2, [pc, #56]	; (8007234 <vPortEnterCritical+0x5c>)
 80071fc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80071fe:	4b0d      	ldr	r3, [pc, #52]	; (8007234 <vPortEnterCritical+0x5c>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d110      	bne.n	8007228 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007206:	4b0c      	ldr	r3, [pc, #48]	; (8007238 <vPortEnterCritical+0x60>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	b2db      	uxtb	r3, r3
 800720c:	2b00      	cmp	r3, #0
 800720e:	d00b      	beq.n	8007228 <vPortEnterCritical+0x50>
 8007210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007214:	b672      	cpsid	i
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	b662      	cpsie	i
 8007224:	603b      	str	r3, [r7, #0]
 8007226:	e7fe      	b.n	8007226 <vPortEnterCritical+0x4e>
	}
}
 8007228:	bf00      	nop
 800722a:	370c      	adds	r7, #12
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr
 8007234:	2000002c 	.word	0x2000002c
 8007238:	e000ed04 	.word	0xe000ed04

0800723c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800723c:	b480      	push	{r7}
 800723e:	b083      	sub	sp, #12
 8007240:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007242:	4b12      	ldr	r3, [pc, #72]	; (800728c <vPortExitCritical+0x50>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d10b      	bne.n	8007262 <vPortExitCritical+0x26>
 800724a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724e:	b672      	cpsid	i
 8007250:	f383 8811 	msr	BASEPRI, r3
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	f3bf 8f4f 	dsb	sy
 800725c:	b662      	cpsie	i
 800725e:	607b      	str	r3, [r7, #4]
 8007260:	e7fe      	b.n	8007260 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8007262:	4b0a      	ldr	r3, [pc, #40]	; (800728c <vPortExitCritical+0x50>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3b01      	subs	r3, #1
 8007268:	4a08      	ldr	r2, [pc, #32]	; (800728c <vPortExitCritical+0x50>)
 800726a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800726c:	4b07      	ldr	r3, [pc, #28]	; (800728c <vPortExitCritical+0x50>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d104      	bne.n	800727e <vPortExitCritical+0x42>
 8007274:	2300      	movs	r3, #0
 8007276:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800727e:	bf00      	nop
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	2000002c 	.word	0x2000002c

08007290 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007290:	f3ef 8009 	mrs	r0, PSP
 8007294:	f3bf 8f6f 	isb	sy
 8007298:	4b15      	ldr	r3, [pc, #84]	; (80072f0 <pxCurrentTCBConst>)
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	f01e 0f10 	tst.w	lr, #16
 80072a0:	bf08      	it	eq
 80072a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80072a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072aa:	6010      	str	r0, [r2, #0]
 80072ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80072b4:	b672      	cpsid	i
 80072b6:	f380 8811 	msr	BASEPRI, r0
 80072ba:	f3bf 8f4f 	dsb	sy
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	b662      	cpsie	i
 80072c4:	f7fe fede 	bl	8006084 <vTaskSwitchContext>
 80072c8:	f04f 0000 	mov.w	r0, #0
 80072cc:	f380 8811 	msr	BASEPRI, r0
 80072d0:	bc09      	pop	{r0, r3}
 80072d2:	6819      	ldr	r1, [r3, #0]
 80072d4:	6808      	ldr	r0, [r1, #0]
 80072d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072da:	f01e 0f10 	tst.w	lr, #16
 80072de:	bf08      	it	eq
 80072e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80072e4:	f380 8809 	msr	PSP, r0
 80072e8:	f3bf 8f6f 	isb	sy
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop

080072f0 <pxCurrentTCBConst>:
 80072f0:	2000077c 	.word	0x2000077c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80072f4:	bf00      	nop
 80072f6:	bf00      	nop

080072f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
	__asm volatile
 80072fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007302:	b672      	cpsid	i
 8007304:	f383 8811 	msr	BASEPRI, r3
 8007308:	f3bf 8f6f 	isb	sy
 800730c:	f3bf 8f4f 	dsb	sy
 8007310:	b662      	cpsie	i
 8007312:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007314:	f7fe fdfc 	bl	8005f10 <xTaskIncrementTick>
 8007318:	4603      	mov	r3, r0
 800731a:	2b00      	cmp	r3, #0
 800731c:	d003      	beq.n	8007326 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800731e:	4b06      	ldr	r3, [pc, #24]	; (8007338 <SysTick_Handler+0x40>)
 8007320:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007324:	601a      	str	r2, [r3, #0]
 8007326:	2300      	movs	r3, #0
 8007328:	603b      	str	r3, [r7, #0]
	__asm volatile
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8007330:	bf00      	nop
 8007332:	3708      	adds	r7, #8
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	e000ed04 	.word	0xe000ed04

0800733c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800733c:	b480      	push	{r7}
 800733e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007340:	4b0b      	ldr	r3, [pc, #44]	; (8007370 <vPortSetupTimerInterrupt+0x34>)
 8007342:	2200      	movs	r2, #0
 8007344:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007346:	4b0b      	ldr	r3, [pc, #44]	; (8007374 <vPortSetupTimerInterrupt+0x38>)
 8007348:	2200      	movs	r2, #0
 800734a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800734c:	4b0a      	ldr	r3, [pc, #40]	; (8007378 <vPortSetupTimerInterrupt+0x3c>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a0a      	ldr	r2, [pc, #40]	; (800737c <vPortSetupTimerInterrupt+0x40>)
 8007352:	fba2 2303 	umull	r2, r3, r2, r3
 8007356:	099b      	lsrs	r3, r3, #6
 8007358:	4a09      	ldr	r2, [pc, #36]	; (8007380 <vPortSetupTimerInterrupt+0x44>)
 800735a:	3b01      	subs	r3, #1
 800735c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800735e:	4b04      	ldr	r3, [pc, #16]	; (8007370 <vPortSetupTimerInterrupt+0x34>)
 8007360:	2207      	movs	r2, #7
 8007362:	601a      	str	r2, [r3, #0]
}
 8007364:	bf00      	nop
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	e000e010 	.word	0xe000e010
 8007374:	e000e018 	.word	0xe000e018
 8007378:	20000020 	.word	0x20000020
 800737c:	10624dd3 	.word	0x10624dd3
 8007380:	e000e014 	.word	0xe000e014

08007384 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007384:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007394 <vPortEnableVFP+0x10>
 8007388:	6801      	ldr	r1, [r0, #0]
 800738a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800738e:	6001      	str	r1, [r0, #0]
 8007390:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007392:	bf00      	nop
 8007394:	e000ed88 	.word	0xe000ed88

08007398 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007398:	b480      	push	{r7}
 800739a:	b085      	sub	sp, #20
 800739c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800739e:	f3ef 8305 	mrs	r3, IPSR
 80073a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2b0f      	cmp	r3, #15
 80073a8:	d915      	bls.n	80073d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80073aa:	4a18      	ldr	r2, [pc, #96]	; (800740c <vPortValidateInterruptPriority+0x74>)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	4413      	add	r3, r2
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80073b4:	4b16      	ldr	r3, [pc, #88]	; (8007410 <vPortValidateInterruptPriority+0x78>)
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	7afa      	ldrb	r2, [r7, #11]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d20b      	bcs.n	80073d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80073be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073c2:	b672      	cpsid	i
 80073c4:	f383 8811 	msr	BASEPRI, r3
 80073c8:	f3bf 8f6f 	isb	sy
 80073cc:	f3bf 8f4f 	dsb	sy
 80073d0:	b662      	cpsie	i
 80073d2:	607b      	str	r3, [r7, #4]
 80073d4:	e7fe      	b.n	80073d4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80073d6:	4b0f      	ldr	r3, [pc, #60]	; (8007414 <vPortValidateInterruptPriority+0x7c>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80073de:	4b0e      	ldr	r3, [pc, #56]	; (8007418 <vPortValidateInterruptPriority+0x80>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d90b      	bls.n	80073fe <vPortValidateInterruptPriority+0x66>
 80073e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ea:	b672      	cpsid	i
 80073ec:	f383 8811 	msr	BASEPRI, r3
 80073f0:	f3bf 8f6f 	isb	sy
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	b662      	cpsie	i
 80073fa:	603b      	str	r3, [r7, #0]
 80073fc:	e7fe      	b.n	80073fc <vPortValidateInterruptPriority+0x64>
	}
 80073fe:	bf00      	nop
 8007400:	3714      	adds	r7, #20
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	e000e3f0 	.word	0xe000e3f0
 8007410:	20000da8 	.word	0x20000da8
 8007414:	e000ed0c 	.word	0xe000ed0c
 8007418:	20000dac 	.word	0x20000dac

0800741c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b08a      	sub	sp, #40	; 0x28
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007424:	2300      	movs	r3, #0
 8007426:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007428:	f7fe fcb6 	bl	8005d98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800742c:	4b5a      	ldr	r3, [pc, #360]	; (8007598 <pvPortMalloc+0x17c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d101      	bne.n	8007438 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007434:	f000 f916 	bl	8007664 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007438:	4b58      	ldr	r3, [pc, #352]	; (800759c <pvPortMalloc+0x180>)
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	4013      	ands	r3, r2
 8007440:	2b00      	cmp	r3, #0
 8007442:	f040 8090 	bne.w	8007566 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d01e      	beq.n	800748a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800744c:	2208      	movs	r2, #8
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4413      	add	r3, r2
 8007452:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f003 0307 	and.w	r3, r3, #7
 800745a:	2b00      	cmp	r3, #0
 800745c:	d015      	beq.n	800748a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f023 0307 	bic.w	r3, r3, #7
 8007464:	3308      	adds	r3, #8
 8007466:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f003 0307 	and.w	r3, r3, #7
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00b      	beq.n	800748a <pvPortMalloc+0x6e>
 8007472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007476:	b672      	cpsid	i
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	b662      	cpsie	i
 8007486:	617b      	str	r3, [r7, #20]
 8007488:	e7fe      	b.n	8007488 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d06a      	beq.n	8007566 <pvPortMalloc+0x14a>
 8007490:	4b43      	ldr	r3, [pc, #268]	; (80075a0 <pvPortMalloc+0x184>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	429a      	cmp	r2, r3
 8007498:	d865      	bhi.n	8007566 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800749a:	4b42      	ldr	r3, [pc, #264]	; (80075a4 <pvPortMalloc+0x188>)
 800749c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800749e:	4b41      	ldr	r3, [pc, #260]	; (80075a4 <pvPortMalloc+0x188>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074a4:	e004      	b.n	80074b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80074a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80074aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	d903      	bls.n	80074c2 <pvPortMalloc+0xa6>
 80074ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1f1      	bne.n	80074a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80074c2:	4b35      	ldr	r3, [pc, #212]	; (8007598 <pvPortMalloc+0x17c>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d04c      	beq.n	8007566 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2208      	movs	r2, #8
 80074d2:	4413      	add	r3, r2
 80074d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	6a3b      	ldr	r3, [r7, #32]
 80074dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e0:	685a      	ldr	r2, [r3, #4]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	1ad2      	subs	r2, r2, r3
 80074e6:	2308      	movs	r3, #8
 80074e8:	005b      	lsls	r3, r3, #1
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d920      	bls.n	8007530 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80074ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4413      	add	r3, r2
 80074f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074f6:	69bb      	ldr	r3, [r7, #24]
 80074f8:	f003 0307 	and.w	r3, r3, #7
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d00b      	beq.n	8007518 <pvPortMalloc+0xfc>
 8007500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007504:	b672      	cpsid	i
 8007506:	f383 8811 	msr	BASEPRI, r3
 800750a:	f3bf 8f6f 	isb	sy
 800750e:	f3bf 8f4f 	dsb	sy
 8007512:	b662      	cpsie	i
 8007514:	613b      	str	r3, [r7, #16]
 8007516:	e7fe      	b.n	8007516 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800751a:	685a      	ldr	r2, [r3, #4]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	1ad2      	subs	r2, r2, r3
 8007520:	69bb      	ldr	r3, [r7, #24]
 8007522:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800752a:	69b8      	ldr	r0, [r7, #24]
 800752c:	f000 f8fc 	bl	8007728 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007530:	4b1b      	ldr	r3, [pc, #108]	; (80075a0 <pvPortMalloc+0x184>)
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	4a19      	ldr	r2, [pc, #100]	; (80075a0 <pvPortMalloc+0x184>)
 800753c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800753e:	4b18      	ldr	r3, [pc, #96]	; (80075a0 <pvPortMalloc+0x184>)
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	4b19      	ldr	r3, [pc, #100]	; (80075a8 <pvPortMalloc+0x18c>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	429a      	cmp	r2, r3
 8007548:	d203      	bcs.n	8007552 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800754a:	4b15      	ldr	r3, [pc, #84]	; (80075a0 <pvPortMalloc+0x184>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a16      	ldr	r2, [pc, #88]	; (80075a8 <pvPortMalloc+0x18c>)
 8007550:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007554:	685a      	ldr	r2, [r3, #4]
 8007556:	4b11      	ldr	r3, [pc, #68]	; (800759c <pvPortMalloc+0x180>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	431a      	orrs	r2, r3
 800755c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007562:	2200      	movs	r2, #0
 8007564:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007566:	f7fe fc25 	bl	8005db4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	f003 0307 	and.w	r3, r3, #7
 8007570:	2b00      	cmp	r3, #0
 8007572:	d00b      	beq.n	800758c <pvPortMalloc+0x170>
 8007574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007578:	b672      	cpsid	i
 800757a:	f383 8811 	msr	BASEPRI, r3
 800757e:	f3bf 8f6f 	isb	sy
 8007582:	f3bf 8f4f 	dsb	sy
 8007586:	b662      	cpsie	i
 8007588:	60fb      	str	r3, [r7, #12]
 800758a:	e7fe      	b.n	800758a <pvPortMalloc+0x16e>
	return pvReturn;
 800758c:	69fb      	ldr	r3, [r7, #28]
}
 800758e:	4618      	mov	r0, r3
 8007590:	3728      	adds	r7, #40	; 0x28
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
 8007596:	bf00      	nop
 8007598:	200049b8 	.word	0x200049b8
 800759c:	200049c4 	.word	0x200049c4
 80075a0:	200049bc 	.word	0x200049bc
 80075a4:	200049b0 	.word	0x200049b0
 80075a8:	200049c0 	.word	0x200049c0

080075ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b086      	sub	sp, #24
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d04a      	beq.n	8007654 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80075be:	2308      	movs	r3, #8
 80075c0:	425b      	negs	r3, r3
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	4413      	add	r3, r2
 80075c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	685a      	ldr	r2, [r3, #4]
 80075d0:	4b22      	ldr	r3, [pc, #136]	; (800765c <vPortFree+0xb0>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4013      	ands	r3, r2
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d10b      	bne.n	80075f2 <vPortFree+0x46>
 80075da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075de:	b672      	cpsid	i
 80075e0:	f383 8811 	msr	BASEPRI, r3
 80075e4:	f3bf 8f6f 	isb	sy
 80075e8:	f3bf 8f4f 	dsb	sy
 80075ec:	b662      	cpsie	i
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	e7fe      	b.n	80075f0 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d00b      	beq.n	8007612 <vPortFree+0x66>
 80075fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075fe:	b672      	cpsid	i
 8007600:	f383 8811 	msr	BASEPRI, r3
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	f3bf 8f4f 	dsb	sy
 800760c:	b662      	cpsie	i
 800760e:	60bb      	str	r3, [r7, #8]
 8007610:	e7fe      	b.n	8007610 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	685a      	ldr	r2, [r3, #4]
 8007616:	4b11      	ldr	r3, [pc, #68]	; (800765c <vPortFree+0xb0>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4013      	ands	r3, r2
 800761c:	2b00      	cmp	r3, #0
 800761e:	d019      	beq.n	8007654 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d115      	bne.n	8007654 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	685a      	ldr	r2, [r3, #4]
 800762c:	4b0b      	ldr	r3, [pc, #44]	; (800765c <vPortFree+0xb0>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	43db      	mvns	r3, r3
 8007632:	401a      	ands	r2, r3
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007638:	f7fe fbae 	bl	8005d98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	685a      	ldr	r2, [r3, #4]
 8007640:	4b07      	ldr	r3, [pc, #28]	; (8007660 <vPortFree+0xb4>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4413      	add	r3, r2
 8007646:	4a06      	ldr	r2, [pc, #24]	; (8007660 <vPortFree+0xb4>)
 8007648:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800764a:	6938      	ldr	r0, [r7, #16]
 800764c:	f000 f86c 	bl	8007728 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007650:	f7fe fbb0 	bl	8005db4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007654:	bf00      	nop
 8007656:	3718      	adds	r7, #24
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}
 800765c:	200049c4 	.word	0x200049c4
 8007660:	200049bc 	.word	0x200049bc

08007664 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007664:	b480      	push	{r7}
 8007666:	b085      	sub	sp, #20
 8007668:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800766a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800766e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007670:	4b27      	ldr	r3, [pc, #156]	; (8007710 <prvHeapInit+0xac>)
 8007672:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f003 0307 	and.w	r3, r3, #7
 800767a:	2b00      	cmp	r3, #0
 800767c:	d00c      	beq.n	8007698 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	3307      	adds	r3, #7
 8007682:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f023 0307 	bic.w	r3, r3, #7
 800768a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800768c:	68ba      	ldr	r2, [r7, #8]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	4a1f      	ldr	r2, [pc, #124]	; (8007710 <prvHeapInit+0xac>)
 8007694:	4413      	add	r3, r2
 8007696:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800769c:	4a1d      	ldr	r2, [pc, #116]	; (8007714 <prvHeapInit+0xb0>)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80076a2:	4b1c      	ldr	r3, [pc, #112]	; (8007714 <prvHeapInit+0xb0>)
 80076a4:	2200      	movs	r2, #0
 80076a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	68ba      	ldr	r2, [r7, #8]
 80076ac:	4413      	add	r3, r2
 80076ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80076b0:	2208      	movs	r2, #8
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	1a9b      	subs	r3, r3, r2
 80076b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f023 0307 	bic.w	r3, r3, #7
 80076be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	4a15      	ldr	r2, [pc, #84]	; (8007718 <prvHeapInit+0xb4>)
 80076c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80076c6:	4b14      	ldr	r3, [pc, #80]	; (8007718 <prvHeapInit+0xb4>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2200      	movs	r2, #0
 80076cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80076ce:	4b12      	ldr	r3, [pc, #72]	; (8007718 <prvHeapInit+0xb4>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2200      	movs	r2, #0
 80076d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	1ad2      	subs	r2, r2, r3
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80076e4:	4b0c      	ldr	r3, [pc, #48]	; (8007718 <prvHeapInit+0xb4>)
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	4a0a      	ldr	r2, [pc, #40]	; (800771c <prvHeapInit+0xb8>)
 80076f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	4a09      	ldr	r2, [pc, #36]	; (8007720 <prvHeapInit+0xbc>)
 80076fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80076fc:	4b09      	ldr	r3, [pc, #36]	; (8007724 <prvHeapInit+0xc0>)
 80076fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007702:	601a      	str	r2, [r3, #0]
}
 8007704:	bf00      	nop
 8007706:	3714      	adds	r7, #20
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr
 8007710:	20000db0 	.word	0x20000db0
 8007714:	200049b0 	.word	0x200049b0
 8007718:	200049b8 	.word	0x200049b8
 800771c:	200049c0 	.word	0x200049c0
 8007720:	200049bc 	.word	0x200049bc
 8007724:	200049c4 	.word	0x200049c4

08007728 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007730:	4b28      	ldr	r3, [pc, #160]	; (80077d4 <prvInsertBlockIntoFreeList+0xac>)
 8007732:	60fb      	str	r3, [r7, #12]
 8007734:	e002      	b.n	800773c <prvInsertBlockIntoFreeList+0x14>
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	60fb      	str	r3, [r7, #12]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	429a      	cmp	r2, r3
 8007744:	d8f7      	bhi.n	8007736 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	68ba      	ldr	r2, [r7, #8]
 8007750:	4413      	add	r3, r2
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	429a      	cmp	r2, r3
 8007756:	d108      	bne.n	800776a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	685a      	ldr	r2, [r3, #4]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	441a      	add	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	68ba      	ldr	r2, [r7, #8]
 8007774:	441a      	add	r2, r3
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	429a      	cmp	r2, r3
 800777c:	d118      	bne.n	80077b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	4b15      	ldr	r3, [pc, #84]	; (80077d8 <prvInsertBlockIntoFreeList+0xb0>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	429a      	cmp	r2, r3
 8007788:	d00d      	beq.n	80077a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685a      	ldr	r2, [r3, #4]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	441a      	add	r2, r3
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	601a      	str	r2, [r3, #0]
 80077a4:	e008      	b.n	80077b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80077a6:	4b0c      	ldr	r3, [pc, #48]	; (80077d8 <prvInsertBlockIntoFreeList+0xb0>)
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	601a      	str	r2, [r3, #0]
 80077ae:	e003      	b.n	80077b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80077b8:	68fa      	ldr	r2, [r7, #12]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	429a      	cmp	r2, r3
 80077be:	d002      	beq.n	80077c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	687a      	ldr	r2, [r7, #4]
 80077c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077c6:	bf00      	nop
 80077c8:	3714      	adds	r7, #20
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr
 80077d2:	bf00      	nop
 80077d4:	200049b0 	.word	0x200049b0
 80077d8:	200049b8 	.word	0x200049b8

080077dc <__errno>:
 80077dc:	4b01      	ldr	r3, [pc, #4]	; (80077e4 <__errno+0x8>)
 80077de:	6818      	ldr	r0, [r3, #0]
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	20000030 	.word	0x20000030

080077e8 <__libc_init_array>:
 80077e8:	b570      	push	{r4, r5, r6, lr}
 80077ea:	4e0d      	ldr	r6, [pc, #52]	; (8007820 <__libc_init_array+0x38>)
 80077ec:	4c0d      	ldr	r4, [pc, #52]	; (8007824 <__libc_init_array+0x3c>)
 80077ee:	1ba4      	subs	r4, r4, r6
 80077f0:	10a4      	asrs	r4, r4, #2
 80077f2:	2500      	movs	r5, #0
 80077f4:	42a5      	cmp	r5, r4
 80077f6:	d109      	bne.n	800780c <__libc_init_array+0x24>
 80077f8:	4e0b      	ldr	r6, [pc, #44]	; (8007828 <__libc_init_array+0x40>)
 80077fa:	4c0c      	ldr	r4, [pc, #48]	; (800782c <__libc_init_array+0x44>)
 80077fc:	f000 fc30 	bl	8008060 <_init>
 8007800:	1ba4      	subs	r4, r4, r6
 8007802:	10a4      	asrs	r4, r4, #2
 8007804:	2500      	movs	r5, #0
 8007806:	42a5      	cmp	r5, r4
 8007808:	d105      	bne.n	8007816 <__libc_init_array+0x2e>
 800780a:	bd70      	pop	{r4, r5, r6, pc}
 800780c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007810:	4798      	blx	r3
 8007812:	3501      	adds	r5, #1
 8007814:	e7ee      	b.n	80077f4 <__libc_init_array+0xc>
 8007816:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800781a:	4798      	blx	r3
 800781c:	3501      	adds	r5, #1
 800781e:	e7f2      	b.n	8007806 <__libc_init_array+0x1e>
 8007820:	08008220 	.word	0x08008220
 8007824:	08008220 	.word	0x08008220
 8007828:	08008220 	.word	0x08008220
 800782c:	08008224 	.word	0x08008224

08007830 <malloc>:
 8007830:	4b02      	ldr	r3, [pc, #8]	; (800783c <malloc+0xc>)
 8007832:	4601      	mov	r1, r0
 8007834:	6818      	ldr	r0, [r3, #0]
 8007836:	f000 b865 	b.w	8007904 <_malloc_r>
 800783a:	bf00      	nop
 800783c:	20000030 	.word	0x20000030

08007840 <memcpy>:
 8007840:	b510      	push	{r4, lr}
 8007842:	1e43      	subs	r3, r0, #1
 8007844:	440a      	add	r2, r1
 8007846:	4291      	cmp	r1, r2
 8007848:	d100      	bne.n	800784c <memcpy+0xc>
 800784a:	bd10      	pop	{r4, pc}
 800784c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007850:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007854:	e7f7      	b.n	8007846 <memcpy+0x6>

08007856 <memset>:
 8007856:	4402      	add	r2, r0
 8007858:	4603      	mov	r3, r0
 800785a:	4293      	cmp	r3, r2
 800785c:	d100      	bne.n	8007860 <memset+0xa>
 800785e:	4770      	bx	lr
 8007860:	f803 1b01 	strb.w	r1, [r3], #1
 8007864:	e7f9      	b.n	800785a <memset+0x4>
	...

08007868 <_free_r>:
 8007868:	b538      	push	{r3, r4, r5, lr}
 800786a:	4605      	mov	r5, r0
 800786c:	2900      	cmp	r1, #0
 800786e:	d045      	beq.n	80078fc <_free_r+0x94>
 8007870:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007874:	1f0c      	subs	r4, r1, #4
 8007876:	2b00      	cmp	r3, #0
 8007878:	bfb8      	it	lt
 800787a:	18e4      	addlt	r4, r4, r3
 800787c:	f000 f8cc 	bl	8007a18 <__malloc_lock>
 8007880:	4a1f      	ldr	r2, [pc, #124]	; (8007900 <_free_r+0x98>)
 8007882:	6813      	ldr	r3, [r2, #0]
 8007884:	4610      	mov	r0, r2
 8007886:	b933      	cbnz	r3, 8007896 <_free_r+0x2e>
 8007888:	6063      	str	r3, [r4, #4]
 800788a:	6014      	str	r4, [r2, #0]
 800788c:	4628      	mov	r0, r5
 800788e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007892:	f000 b8c2 	b.w	8007a1a <__malloc_unlock>
 8007896:	42a3      	cmp	r3, r4
 8007898:	d90c      	bls.n	80078b4 <_free_r+0x4c>
 800789a:	6821      	ldr	r1, [r4, #0]
 800789c:	1862      	adds	r2, r4, r1
 800789e:	4293      	cmp	r3, r2
 80078a0:	bf04      	itt	eq
 80078a2:	681a      	ldreq	r2, [r3, #0]
 80078a4:	685b      	ldreq	r3, [r3, #4]
 80078a6:	6063      	str	r3, [r4, #4]
 80078a8:	bf04      	itt	eq
 80078aa:	1852      	addeq	r2, r2, r1
 80078ac:	6022      	streq	r2, [r4, #0]
 80078ae:	6004      	str	r4, [r0, #0]
 80078b0:	e7ec      	b.n	800788c <_free_r+0x24>
 80078b2:	4613      	mov	r3, r2
 80078b4:	685a      	ldr	r2, [r3, #4]
 80078b6:	b10a      	cbz	r2, 80078bc <_free_r+0x54>
 80078b8:	42a2      	cmp	r2, r4
 80078ba:	d9fa      	bls.n	80078b2 <_free_r+0x4a>
 80078bc:	6819      	ldr	r1, [r3, #0]
 80078be:	1858      	adds	r0, r3, r1
 80078c0:	42a0      	cmp	r0, r4
 80078c2:	d10b      	bne.n	80078dc <_free_r+0x74>
 80078c4:	6820      	ldr	r0, [r4, #0]
 80078c6:	4401      	add	r1, r0
 80078c8:	1858      	adds	r0, r3, r1
 80078ca:	4282      	cmp	r2, r0
 80078cc:	6019      	str	r1, [r3, #0]
 80078ce:	d1dd      	bne.n	800788c <_free_r+0x24>
 80078d0:	6810      	ldr	r0, [r2, #0]
 80078d2:	6852      	ldr	r2, [r2, #4]
 80078d4:	605a      	str	r2, [r3, #4]
 80078d6:	4401      	add	r1, r0
 80078d8:	6019      	str	r1, [r3, #0]
 80078da:	e7d7      	b.n	800788c <_free_r+0x24>
 80078dc:	d902      	bls.n	80078e4 <_free_r+0x7c>
 80078de:	230c      	movs	r3, #12
 80078e0:	602b      	str	r3, [r5, #0]
 80078e2:	e7d3      	b.n	800788c <_free_r+0x24>
 80078e4:	6820      	ldr	r0, [r4, #0]
 80078e6:	1821      	adds	r1, r4, r0
 80078e8:	428a      	cmp	r2, r1
 80078ea:	bf04      	itt	eq
 80078ec:	6811      	ldreq	r1, [r2, #0]
 80078ee:	6852      	ldreq	r2, [r2, #4]
 80078f0:	6062      	str	r2, [r4, #4]
 80078f2:	bf04      	itt	eq
 80078f4:	1809      	addeq	r1, r1, r0
 80078f6:	6021      	streq	r1, [r4, #0]
 80078f8:	605c      	str	r4, [r3, #4]
 80078fa:	e7c7      	b.n	800788c <_free_r+0x24>
 80078fc:	bd38      	pop	{r3, r4, r5, pc}
 80078fe:	bf00      	nop
 8007900:	200049c8 	.word	0x200049c8

08007904 <_malloc_r>:
 8007904:	b570      	push	{r4, r5, r6, lr}
 8007906:	1ccd      	adds	r5, r1, #3
 8007908:	f025 0503 	bic.w	r5, r5, #3
 800790c:	3508      	adds	r5, #8
 800790e:	2d0c      	cmp	r5, #12
 8007910:	bf38      	it	cc
 8007912:	250c      	movcc	r5, #12
 8007914:	2d00      	cmp	r5, #0
 8007916:	4606      	mov	r6, r0
 8007918:	db01      	blt.n	800791e <_malloc_r+0x1a>
 800791a:	42a9      	cmp	r1, r5
 800791c:	d903      	bls.n	8007926 <_malloc_r+0x22>
 800791e:	230c      	movs	r3, #12
 8007920:	6033      	str	r3, [r6, #0]
 8007922:	2000      	movs	r0, #0
 8007924:	bd70      	pop	{r4, r5, r6, pc}
 8007926:	f000 f877 	bl	8007a18 <__malloc_lock>
 800792a:	4a21      	ldr	r2, [pc, #132]	; (80079b0 <_malloc_r+0xac>)
 800792c:	6814      	ldr	r4, [r2, #0]
 800792e:	4621      	mov	r1, r4
 8007930:	b991      	cbnz	r1, 8007958 <_malloc_r+0x54>
 8007932:	4c20      	ldr	r4, [pc, #128]	; (80079b4 <_malloc_r+0xb0>)
 8007934:	6823      	ldr	r3, [r4, #0]
 8007936:	b91b      	cbnz	r3, 8007940 <_malloc_r+0x3c>
 8007938:	4630      	mov	r0, r6
 800793a:	f000 f83d 	bl	80079b8 <_sbrk_r>
 800793e:	6020      	str	r0, [r4, #0]
 8007940:	4629      	mov	r1, r5
 8007942:	4630      	mov	r0, r6
 8007944:	f000 f838 	bl	80079b8 <_sbrk_r>
 8007948:	1c43      	adds	r3, r0, #1
 800794a:	d124      	bne.n	8007996 <_malloc_r+0x92>
 800794c:	230c      	movs	r3, #12
 800794e:	6033      	str	r3, [r6, #0]
 8007950:	4630      	mov	r0, r6
 8007952:	f000 f862 	bl	8007a1a <__malloc_unlock>
 8007956:	e7e4      	b.n	8007922 <_malloc_r+0x1e>
 8007958:	680b      	ldr	r3, [r1, #0]
 800795a:	1b5b      	subs	r3, r3, r5
 800795c:	d418      	bmi.n	8007990 <_malloc_r+0x8c>
 800795e:	2b0b      	cmp	r3, #11
 8007960:	d90f      	bls.n	8007982 <_malloc_r+0x7e>
 8007962:	600b      	str	r3, [r1, #0]
 8007964:	50cd      	str	r5, [r1, r3]
 8007966:	18cc      	adds	r4, r1, r3
 8007968:	4630      	mov	r0, r6
 800796a:	f000 f856 	bl	8007a1a <__malloc_unlock>
 800796e:	f104 000b 	add.w	r0, r4, #11
 8007972:	1d23      	adds	r3, r4, #4
 8007974:	f020 0007 	bic.w	r0, r0, #7
 8007978:	1ac3      	subs	r3, r0, r3
 800797a:	d0d3      	beq.n	8007924 <_malloc_r+0x20>
 800797c:	425a      	negs	r2, r3
 800797e:	50e2      	str	r2, [r4, r3]
 8007980:	e7d0      	b.n	8007924 <_malloc_r+0x20>
 8007982:	428c      	cmp	r4, r1
 8007984:	684b      	ldr	r3, [r1, #4]
 8007986:	bf16      	itet	ne
 8007988:	6063      	strne	r3, [r4, #4]
 800798a:	6013      	streq	r3, [r2, #0]
 800798c:	460c      	movne	r4, r1
 800798e:	e7eb      	b.n	8007968 <_malloc_r+0x64>
 8007990:	460c      	mov	r4, r1
 8007992:	6849      	ldr	r1, [r1, #4]
 8007994:	e7cc      	b.n	8007930 <_malloc_r+0x2c>
 8007996:	1cc4      	adds	r4, r0, #3
 8007998:	f024 0403 	bic.w	r4, r4, #3
 800799c:	42a0      	cmp	r0, r4
 800799e:	d005      	beq.n	80079ac <_malloc_r+0xa8>
 80079a0:	1a21      	subs	r1, r4, r0
 80079a2:	4630      	mov	r0, r6
 80079a4:	f000 f808 	bl	80079b8 <_sbrk_r>
 80079a8:	3001      	adds	r0, #1
 80079aa:	d0cf      	beq.n	800794c <_malloc_r+0x48>
 80079ac:	6025      	str	r5, [r4, #0]
 80079ae:	e7db      	b.n	8007968 <_malloc_r+0x64>
 80079b0:	200049c8 	.word	0x200049c8
 80079b4:	200049cc 	.word	0x200049cc

080079b8 <_sbrk_r>:
 80079b8:	b538      	push	{r3, r4, r5, lr}
 80079ba:	4c06      	ldr	r4, [pc, #24]	; (80079d4 <_sbrk_r+0x1c>)
 80079bc:	2300      	movs	r3, #0
 80079be:	4605      	mov	r5, r0
 80079c0:	4608      	mov	r0, r1
 80079c2:	6023      	str	r3, [r4, #0]
 80079c4:	f7f9 fd9c 	bl	8001500 <_sbrk>
 80079c8:	1c43      	adds	r3, r0, #1
 80079ca:	d102      	bne.n	80079d2 <_sbrk_r+0x1a>
 80079cc:	6823      	ldr	r3, [r4, #0]
 80079ce:	b103      	cbz	r3, 80079d2 <_sbrk_r+0x1a>
 80079d0:	602b      	str	r3, [r5, #0]
 80079d2:	bd38      	pop	{r3, r4, r5, pc}
 80079d4:	20004b54 	.word	0x20004b54

080079d8 <siprintf>:
 80079d8:	b40e      	push	{r1, r2, r3}
 80079da:	b500      	push	{lr}
 80079dc:	b09c      	sub	sp, #112	; 0x70
 80079de:	ab1d      	add	r3, sp, #116	; 0x74
 80079e0:	9002      	str	r0, [sp, #8]
 80079e2:	9006      	str	r0, [sp, #24]
 80079e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80079e8:	4809      	ldr	r0, [pc, #36]	; (8007a10 <siprintf+0x38>)
 80079ea:	9107      	str	r1, [sp, #28]
 80079ec:	9104      	str	r1, [sp, #16]
 80079ee:	4909      	ldr	r1, [pc, #36]	; (8007a14 <siprintf+0x3c>)
 80079f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80079f4:	9105      	str	r1, [sp, #20]
 80079f6:	6800      	ldr	r0, [r0, #0]
 80079f8:	9301      	str	r3, [sp, #4]
 80079fa:	a902      	add	r1, sp, #8
 80079fc:	f000 f868 	bl	8007ad0 <_svfiprintf_r>
 8007a00:	9b02      	ldr	r3, [sp, #8]
 8007a02:	2200      	movs	r2, #0
 8007a04:	701a      	strb	r2, [r3, #0]
 8007a06:	b01c      	add	sp, #112	; 0x70
 8007a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a0c:	b003      	add	sp, #12
 8007a0e:	4770      	bx	lr
 8007a10:	20000030 	.word	0x20000030
 8007a14:	ffff0208 	.word	0xffff0208

08007a18 <__malloc_lock>:
 8007a18:	4770      	bx	lr

08007a1a <__malloc_unlock>:
 8007a1a:	4770      	bx	lr

08007a1c <__ssputs_r>:
 8007a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a20:	688e      	ldr	r6, [r1, #8]
 8007a22:	429e      	cmp	r6, r3
 8007a24:	4682      	mov	sl, r0
 8007a26:	460c      	mov	r4, r1
 8007a28:	4690      	mov	r8, r2
 8007a2a:	4699      	mov	r9, r3
 8007a2c:	d837      	bhi.n	8007a9e <__ssputs_r+0x82>
 8007a2e:	898a      	ldrh	r2, [r1, #12]
 8007a30:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007a34:	d031      	beq.n	8007a9a <__ssputs_r+0x7e>
 8007a36:	6825      	ldr	r5, [r4, #0]
 8007a38:	6909      	ldr	r1, [r1, #16]
 8007a3a:	1a6f      	subs	r7, r5, r1
 8007a3c:	6965      	ldr	r5, [r4, #20]
 8007a3e:	2302      	movs	r3, #2
 8007a40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a44:	fb95 f5f3 	sdiv	r5, r5, r3
 8007a48:	f109 0301 	add.w	r3, r9, #1
 8007a4c:	443b      	add	r3, r7
 8007a4e:	429d      	cmp	r5, r3
 8007a50:	bf38      	it	cc
 8007a52:	461d      	movcc	r5, r3
 8007a54:	0553      	lsls	r3, r2, #21
 8007a56:	d530      	bpl.n	8007aba <__ssputs_r+0x9e>
 8007a58:	4629      	mov	r1, r5
 8007a5a:	f7ff ff53 	bl	8007904 <_malloc_r>
 8007a5e:	4606      	mov	r6, r0
 8007a60:	b950      	cbnz	r0, 8007a78 <__ssputs_r+0x5c>
 8007a62:	230c      	movs	r3, #12
 8007a64:	f8ca 3000 	str.w	r3, [sl]
 8007a68:	89a3      	ldrh	r3, [r4, #12]
 8007a6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a6e:	81a3      	strh	r3, [r4, #12]
 8007a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a78:	463a      	mov	r2, r7
 8007a7a:	6921      	ldr	r1, [r4, #16]
 8007a7c:	f7ff fee0 	bl	8007840 <memcpy>
 8007a80:	89a3      	ldrh	r3, [r4, #12]
 8007a82:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a8a:	81a3      	strh	r3, [r4, #12]
 8007a8c:	6126      	str	r6, [r4, #16]
 8007a8e:	6165      	str	r5, [r4, #20]
 8007a90:	443e      	add	r6, r7
 8007a92:	1bed      	subs	r5, r5, r7
 8007a94:	6026      	str	r6, [r4, #0]
 8007a96:	60a5      	str	r5, [r4, #8]
 8007a98:	464e      	mov	r6, r9
 8007a9a:	454e      	cmp	r6, r9
 8007a9c:	d900      	bls.n	8007aa0 <__ssputs_r+0x84>
 8007a9e:	464e      	mov	r6, r9
 8007aa0:	4632      	mov	r2, r6
 8007aa2:	4641      	mov	r1, r8
 8007aa4:	6820      	ldr	r0, [r4, #0]
 8007aa6:	f000 fa93 	bl	8007fd0 <memmove>
 8007aaa:	68a3      	ldr	r3, [r4, #8]
 8007aac:	1b9b      	subs	r3, r3, r6
 8007aae:	60a3      	str	r3, [r4, #8]
 8007ab0:	6823      	ldr	r3, [r4, #0]
 8007ab2:	441e      	add	r6, r3
 8007ab4:	6026      	str	r6, [r4, #0]
 8007ab6:	2000      	movs	r0, #0
 8007ab8:	e7dc      	b.n	8007a74 <__ssputs_r+0x58>
 8007aba:	462a      	mov	r2, r5
 8007abc:	f000 faa1 	bl	8008002 <_realloc_r>
 8007ac0:	4606      	mov	r6, r0
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	d1e2      	bne.n	8007a8c <__ssputs_r+0x70>
 8007ac6:	6921      	ldr	r1, [r4, #16]
 8007ac8:	4650      	mov	r0, sl
 8007aca:	f7ff fecd 	bl	8007868 <_free_r>
 8007ace:	e7c8      	b.n	8007a62 <__ssputs_r+0x46>

08007ad0 <_svfiprintf_r>:
 8007ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ad4:	461d      	mov	r5, r3
 8007ad6:	898b      	ldrh	r3, [r1, #12]
 8007ad8:	061f      	lsls	r7, r3, #24
 8007ada:	b09d      	sub	sp, #116	; 0x74
 8007adc:	4680      	mov	r8, r0
 8007ade:	460c      	mov	r4, r1
 8007ae0:	4616      	mov	r6, r2
 8007ae2:	d50f      	bpl.n	8007b04 <_svfiprintf_r+0x34>
 8007ae4:	690b      	ldr	r3, [r1, #16]
 8007ae6:	b96b      	cbnz	r3, 8007b04 <_svfiprintf_r+0x34>
 8007ae8:	2140      	movs	r1, #64	; 0x40
 8007aea:	f7ff ff0b 	bl	8007904 <_malloc_r>
 8007aee:	6020      	str	r0, [r4, #0]
 8007af0:	6120      	str	r0, [r4, #16]
 8007af2:	b928      	cbnz	r0, 8007b00 <_svfiprintf_r+0x30>
 8007af4:	230c      	movs	r3, #12
 8007af6:	f8c8 3000 	str.w	r3, [r8]
 8007afa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007afe:	e0c8      	b.n	8007c92 <_svfiprintf_r+0x1c2>
 8007b00:	2340      	movs	r3, #64	; 0x40
 8007b02:	6163      	str	r3, [r4, #20]
 8007b04:	2300      	movs	r3, #0
 8007b06:	9309      	str	r3, [sp, #36]	; 0x24
 8007b08:	2320      	movs	r3, #32
 8007b0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b0e:	2330      	movs	r3, #48	; 0x30
 8007b10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b14:	9503      	str	r5, [sp, #12]
 8007b16:	f04f 0b01 	mov.w	fp, #1
 8007b1a:	4637      	mov	r7, r6
 8007b1c:	463d      	mov	r5, r7
 8007b1e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007b22:	b10b      	cbz	r3, 8007b28 <_svfiprintf_r+0x58>
 8007b24:	2b25      	cmp	r3, #37	; 0x25
 8007b26:	d13e      	bne.n	8007ba6 <_svfiprintf_r+0xd6>
 8007b28:	ebb7 0a06 	subs.w	sl, r7, r6
 8007b2c:	d00b      	beq.n	8007b46 <_svfiprintf_r+0x76>
 8007b2e:	4653      	mov	r3, sl
 8007b30:	4632      	mov	r2, r6
 8007b32:	4621      	mov	r1, r4
 8007b34:	4640      	mov	r0, r8
 8007b36:	f7ff ff71 	bl	8007a1c <__ssputs_r>
 8007b3a:	3001      	adds	r0, #1
 8007b3c:	f000 80a4 	beq.w	8007c88 <_svfiprintf_r+0x1b8>
 8007b40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b42:	4453      	add	r3, sl
 8007b44:	9309      	str	r3, [sp, #36]	; 0x24
 8007b46:	783b      	ldrb	r3, [r7, #0]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	f000 809d 	beq.w	8007c88 <_svfiprintf_r+0x1b8>
 8007b4e:	2300      	movs	r3, #0
 8007b50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b58:	9304      	str	r3, [sp, #16]
 8007b5a:	9307      	str	r3, [sp, #28]
 8007b5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b60:	931a      	str	r3, [sp, #104]	; 0x68
 8007b62:	462f      	mov	r7, r5
 8007b64:	2205      	movs	r2, #5
 8007b66:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007b6a:	4850      	ldr	r0, [pc, #320]	; (8007cac <_svfiprintf_r+0x1dc>)
 8007b6c:	f7f8 fb68 	bl	8000240 <memchr>
 8007b70:	9b04      	ldr	r3, [sp, #16]
 8007b72:	b9d0      	cbnz	r0, 8007baa <_svfiprintf_r+0xda>
 8007b74:	06d9      	lsls	r1, r3, #27
 8007b76:	bf44      	itt	mi
 8007b78:	2220      	movmi	r2, #32
 8007b7a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b7e:	071a      	lsls	r2, r3, #28
 8007b80:	bf44      	itt	mi
 8007b82:	222b      	movmi	r2, #43	; 0x2b
 8007b84:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b88:	782a      	ldrb	r2, [r5, #0]
 8007b8a:	2a2a      	cmp	r2, #42	; 0x2a
 8007b8c:	d015      	beq.n	8007bba <_svfiprintf_r+0xea>
 8007b8e:	9a07      	ldr	r2, [sp, #28]
 8007b90:	462f      	mov	r7, r5
 8007b92:	2000      	movs	r0, #0
 8007b94:	250a      	movs	r5, #10
 8007b96:	4639      	mov	r1, r7
 8007b98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b9c:	3b30      	subs	r3, #48	; 0x30
 8007b9e:	2b09      	cmp	r3, #9
 8007ba0:	d94d      	bls.n	8007c3e <_svfiprintf_r+0x16e>
 8007ba2:	b1b8      	cbz	r0, 8007bd4 <_svfiprintf_r+0x104>
 8007ba4:	e00f      	b.n	8007bc6 <_svfiprintf_r+0xf6>
 8007ba6:	462f      	mov	r7, r5
 8007ba8:	e7b8      	b.n	8007b1c <_svfiprintf_r+0x4c>
 8007baa:	4a40      	ldr	r2, [pc, #256]	; (8007cac <_svfiprintf_r+0x1dc>)
 8007bac:	1a80      	subs	r0, r0, r2
 8007bae:	fa0b f000 	lsl.w	r0, fp, r0
 8007bb2:	4318      	orrs	r0, r3
 8007bb4:	9004      	str	r0, [sp, #16]
 8007bb6:	463d      	mov	r5, r7
 8007bb8:	e7d3      	b.n	8007b62 <_svfiprintf_r+0x92>
 8007bba:	9a03      	ldr	r2, [sp, #12]
 8007bbc:	1d11      	adds	r1, r2, #4
 8007bbe:	6812      	ldr	r2, [r2, #0]
 8007bc0:	9103      	str	r1, [sp, #12]
 8007bc2:	2a00      	cmp	r2, #0
 8007bc4:	db01      	blt.n	8007bca <_svfiprintf_r+0xfa>
 8007bc6:	9207      	str	r2, [sp, #28]
 8007bc8:	e004      	b.n	8007bd4 <_svfiprintf_r+0x104>
 8007bca:	4252      	negs	r2, r2
 8007bcc:	f043 0302 	orr.w	r3, r3, #2
 8007bd0:	9207      	str	r2, [sp, #28]
 8007bd2:	9304      	str	r3, [sp, #16]
 8007bd4:	783b      	ldrb	r3, [r7, #0]
 8007bd6:	2b2e      	cmp	r3, #46	; 0x2e
 8007bd8:	d10c      	bne.n	8007bf4 <_svfiprintf_r+0x124>
 8007bda:	787b      	ldrb	r3, [r7, #1]
 8007bdc:	2b2a      	cmp	r3, #42	; 0x2a
 8007bde:	d133      	bne.n	8007c48 <_svfiprintf_r+0x178>
 8007be0:	9b03      	ldr	r3, [sp, #12]
 8007be2:	1d1a      	adds	r2, r3, #4
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	9203      	str	r2, [sp, #12]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	bfb8      	it	lt
 8007bec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007bf0:	3702      	adds	r7, #2
 8007bf2:	9305      	str	r3, [sp, #20]
 8007bf4:	4d2e      	ldr	r5, [pc, #184]	; (8007cb0 <_svfiprintf_r+0x1e0>)
 8007bf6:	7839      	ldrb	r1, [r7, #0]
 8007bf8:	2203      	movs	r2, #3
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	f7f8 fb20 	bl	8000240 <memchr>
 8007c00:	b138      	cbz	r0, 8007c12 <_svfiprintf_r+0x142>
 8007c02:	2340      	movs	r3, #64	; 0x40
 8007c04:	1b40      	subs	r0, r0, r5
 8007c06:	fa03 f000 	lsl.w	r0, r3, r0
 8007c0a:	9b04      	ldr	r3, [sp, #16]
 8007c0c:	4303      	orrs	r3, r0
 8007c0e:	3701      	adds	r7, #1
 8007c10:	9304      	str	r3, [sp, #16]
 8007c12:	7839      	ldrb	r1, [r7, #0]
 8007c14:	4827      	ldr	r0, [pc, #156]	; (8007cb4 <_svfiprintf_r+0x1e4>)
 8007c16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c1a:	2206      	movs	r2, #6
 8007c1c:	1c7e      	adds	r6, r7, #1
 8007c1e:	f7f8 fb0f 	bl	8000240 <memchr>
 8007c22:	2800      	cmp	r0, #0
 8007c24:	d038      	beq.n	8007c98 <_svfiprintf_r+0x1c8>
 8007c26:	4b24      	ldr	r3, [pc, #144]	; (8007cb8 <_svfiprintf_r+0x1e8>)
 8007c28:	bb13      	cbnz	r3, 8007c70 <_svfiprintf_r+0x1a0>
 8007c2a:	9b03      	ldr	r3, [sp, #12]
 8007c2c:	3307      	adds	r3, #7
 8007c2e:	f023 0307 	bic.w	r3, r3, #7
 8007c32:	3308      	adds	r3, #8
 8007c34:	9303      	str	r3, [sp, #12]
 8007c36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c38:	444b      	add	r3, r9
 8007c3a:	9309      	str	r3, [sp, #36]	; 0x24
 8007c3c:	e76d      	b.n	8007b1a <_svfiprintf_r+0x4a>
 8007c3e:	fb05 3202 	mla	r2, r5, r2, r3
 8007c42:	2001      	movs	r0, #1
 8007c44:	460f      	mov	r7, r1
 8007c46:	e7a6      	b.n	8007b96 <_svfiprintf_r+0xc6>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	3701      	adds	r7, #1
 8007c4c:	9305      	str	r3, [sp, #20]
 8007c4e:	4619      	mov	r1, r3
 8007c50:	250a      	movs	r5, #10
 8007c52:	4638      	mov	r0, r7
 8007c54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c58:	3a30      	subs	r2, #48	; 0x30
 8007c5a:	2a09      	cmp	r2, #9
 8007c5c:	d903      	bls.n	8007c66 <_svfiprintf_r+0x196>
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d0c8      	beq.n	8007bf4 <_svfiprintf_r+0x124>
 8007c62:	9105      	str	r1, [sp, #20]
 8007c64:	e7c6      	b.n	8007bf4 <_svfiprintf_r+0x124>
 8007c66:	fb05 2101 	mla	r1, r5, r1, r2
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	4607      	mov	r7, r0
 8007c6e:	e7f0      	b.n	8007c52 <_svfiprintf_r+0x182>
 8007c70:	ab03      	add	r3, sp, #12
 8007c72:	9300      	str	r3, [sp, #0]
 8007c74:	4622      	mov	r2, r4
 8007c76:	4b11      	ldr	r3, [pc, #68]	; (8007cbc <_svfiprintf_r+0x1ec>)
 8007c78:	a904      	add	r1, sp, #16
 8007c7a:	4640      	mov	r0, r8
 8007c7c:	f3af 8000 	nop.w
 8007c80:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007c84:	4681      	mov	r9, r0
 8007c86:	d1d6      	bne.n	8007c36 <_svfiprintf_r+0x166>
 8007c88:	89a3      	ldrh	r3, [r4, #12]
 8007c8a:	065b      	lsls	r3, r3, #25
 8007c8c:	f53f af35 	bmi.w	8007afa <_svfiprintf_r+0x2a>
 8007c90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c92:	b01d      	add	sp, #116	; 0x74
 8007c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c98:	ab03      	add	r3, sp, #12
 8007c9a:	9300      	str	r3, [sp, #0]
 8007c9c:	4622      	mov	r2, r4
 8007c9e:	4b07      	ldr	r3, [pc, #28]	; (8007cbc <_svfiprintf_r+0x1ec>)
 8007ca0:	a904      	add	r1, sp, #16
 8007ca2:	4640      	mov	r0, r8
 8007ca4:	f000 f882 	bl	8007dac <_printf_i>
 8007ca8:	e7ea      	b.n	8007c80 <_svfiprintf_r+0x1b0>
 8007caa:	bf00      	nop
 8007cac:	080081e4 	.word	0x080081e4
 8007cb0:	080081ea 	.word	0x080081ea
 8007cb4:	080081ee 	.word	0x080081ee
 8007cb8:	00000000 	.word	0x00000000
 8007cbc:	08007a1d 	.word	0x08007a1d

08007cc0 <_printf_common>:
 8007cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cc4:	4691      	mov	r9, r2
 8007cc6:	461f      	mov	r7, r3
 8007cc8:	688a      	ldr	r2, [r1, #8]
 8007cca:	690b      	ldr	r3, [r1, #16]
 8007ccc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	bfb8      	it	lt
 8007cd4:	4613      	movlt	r3, r2
 8007cd6:	f8c9 3000 	str.w	r3, [r9]
 8007cda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007cde:	4606      	mov	r6, r0
 8007ce0:	460c      	mov	r4, r1
 8007ce2:	b112      	cbz	r2, 8007cea <_printf_common+0x2a>
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	f8c9 3000 	str.w	r3, [r9]
 8007cea:	6823      	ldr	r3, [r4, #0]
 8007cec:	0699      	lsls	r1, r3, #26
 8007cee:	bf42      	ittt	mi
 8007cf0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007cf4:	3302      	addmi	r3, #2
 8007cf6:	f8c9 3000 	strmi.w	r3, [r9]
 8007cfa:	6825      	ldr	r5, [r4, #0]
 8007cfc:	f015 0506 	ands.w	r5, r5, #6
 8007d00:	d107      	bne.n	8007d12 <_printf_common+0x52>
 8007d02:	f104 0a19 	add.w	sl, r4, #25
 8007d06:	68e3      	ldr	r3, [r4, #12]
 8007d08:	f8d9 2000 	ldr.w	r2, [r9]
 8007d0c:	1a9b      	subs	r3, r3, r2
 8007d0e:	42ab      	cmp	r3, r5
 8007d10:	dc28      	bgt.n	8007d64 <_printf_common+0xa4>
 8007d12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007d16:	6822      	ldr	r2, [r4, #0]
 8007d18:	3300      	adds	r3, #0
 8007d1a:	bf18      	it	ne
 8007d1c:	2301      	movne	r3, #1
 8007d1e:	0692      	lsls	r2, r2, #26
 8007d20:	d42d      	bmi.n	8007d7e <_printf_common+0xbe>
 8007d22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d26:	4639      	mov	r1, r7
 8007d28:	4630      	mov	r0, r6
 8007d2a:	47c0      	blx	r8
 8007d2c:	3001      	adds	r0, #1
 8007d2e:	d020      	beq.n	8007d72 <_printf_common+0xb2>
 8007d30:	6823      	ldr	r3, [r4, #0]
 8007d32:	68e5      	ldr	r5, [r4, #12]
 8007d34:	f8d9 2000 	ldr.w	r2, [r9]
 8007d38:	f003 0306 	and.w	r3, r3, #6
 8007d3c:	2b04      	cmp	r3, #4
 8007d3e:	bf08      	it	eq
 8007d40:	1aad      	subeq	r5, r5, r2
 8007d42:	68a3      	ldr	r3, [r4, #8]
 8007d44:	6922      	ldr	r2, [r4, #16]
 8007d46:	bf0c      	ite	eq
 8007d48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d4c:	2500      	movne	r5, #0
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	bfc4      	itt	gt
 8007d52:	1a9b      	subgt	r3, r3, r2
 8007d54:	18ed      	addgt	r5, r5, r3
 8007d56:	f04f 0900 	mov.w	r9, #0
 8007d5a:	341a      	adds	r4, #26
 8007d5c:	454d      	cmp	r5, r9
 8007d5e:	d11a      	bne.n	8007d96 <_printf_common+0xd6>
 8007d60:	2000      	movs	r0, #0
 8007d62:	e008      	b.n	8007d76 <_printf_common+0xb6>
 8007d64:	2301      	movs	r3, #1
 8007d66:	4652      	mov	r2, sl
 8007d68:	4639      	mov	r1, r7
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	47c0      	blx	r8
 8007d6e:	3001      	adds	r0, #1
 8007d70:	d103      	bne.n	8007d7a <_printf_common+0xba>
 8007d72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d7a:	3501      	adds	r5, #1
 8007d7c:	e7c3      	b.n	8007d06 <_printf_common+0x46>
 8007d7e:	18e1      	adds	r1, r4, r3
 8007d80:	1c5a      	adds	r2, r3, #1
 8007d82:	2030      	movs	r0, #48	; 0x30
 8007d84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d88:	4422      	add	r2, r4
 8007d8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d92:	3302      	adds	r3, #2
 8007d94:	e7c5      	b.n	8007d22 <_printf_common+0x62>
 8007d96:	2301      	movs	r3, #1
 8007d98:	4622      	mov	r2, r4
 8007d9a:	4639      	mov	r1, r7
 8007d9c:	4630      	mov	r0, r6
 8007d9e:	47c0      	blx	r8
 8007da0:	3001      	adds	r0, #1
 8007da2:	d0e6      	beq.n	8007d72 <_printf_common+0xb2>
 8007da4:	f109 0901 	add.w	r9, r9, #1
 8007da8:	e7d8      	b.n	8007d5c <_printf_common+0x9c>
	...

08007dac <_printf_i>:
 8007dac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007db0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007db4:	460c      	mov	r4, r1
 8007db6:	7e09      	ldrb	r1, [r1, #24]
 8007db8:	b085      	sub	sp, #20
 8007dba:	296e      	cmp	r1, #110	; 0x6e
 8007dbc:	4617      	mov	r7, r2
 8007dbe:	4606      	mov	r6, r0
 8007dc0:	4698      	mov	r8, r3
 8007dc2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dc4:	f000 80b3 	beq.w	8007f2e <_printf_i+0x182>
 8007dc8:	d822      	bhi.n	8007e10 <_printf_i+0x64>
 8007dca:	2963      	cmp	r1, #99	; 0x63
 8007dcc:	d036      	beq.n	8007e3c <_printf_i+0x90>
 8007dce:	d80a      	bhi.n	8007de6 <_printf_i+0x3a>
 8007dd0:	2900      	cmp	r1, #0
 8007dd2:	f000 80b9 	beq.w	8007f48 <_printf_i+0x19c>
 8007dd6:	2958      	cmp	r1, #88	; 0x58
 8007dd8:	f000 8083 	beq.w	8007ee2 <_printf_i+0x136>
 8007ddc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007de0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007de4:	e032      	b.n	8007e4c <_printf_i+0xa0>
 8007de6:	2964      	cmp	r1, #100	; 0x64
 8007de8:	d001      	beq.n	8007dee <_printf_i+0x42>
 8007dea:	2969      	cmp	r1, #105	; 0x69
 8007dec:	d1f6      	bne.n	8007ddc <_printf_i+0x30>
 8007dee:	6820      	ldr	r0, [r4, #0]
 8007df0:	6813      	ldr	r3, [r2, #0]
 8007df2:	0605      	lsls	r5, r0, #24
 8007df4:	f103 0104 	add.w	r1, r3, #4
 8007df8:	d52a      	bpl.n	8007e50 <_printf_i+0xa4>
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	6011      	str	r1, [r2, #0]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	da03      	bge.n	8007e0a <_printf_i+0x5e>
 8007e02:	222d      	movs	r2, #45	; 0x2d
 8007e04:	425b      	negs	r3, r3
 8007e06:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007e0a:	486f      	ldr	r0, [pc, #444]	; (8007fc8 <_printf_i+0x21c>)
 8007e0c:	220a      	movs	r2, #10
 8007e0e:	e039      	b.n	8007e84 <_printf_i+0xd8>
 8007e10:	2973      	cmp	r1, #115	; 0x73
 8007e12:	f000 809d 	beq.w	8007f50 <_printf_i+0x1a4>
 8007e16:	d808      	bhi.n	8007e2a <_printf_i+0x7e>
 8007e18:	296f      	cmp	r1, #111	; 0x6f
 8007e1a:	d020      	beq.n	8007e5e <_printf_i+0xb2>
 8007e1c:	2970      	cmp	r1, #112	; 0x70
 8007e1e:	d1dd      	bne.n	8007ddc <_printf_i+0x30>
 8007e20:	6823      	ldr	r3, [r4, #0]
 8007e22:	f043 0320 	orr.w	r3, r3, #32
 8007e26:	6023      	str	r3, [r4, #0]
 8007e28:	e003      	b.n	8007e32 <_printf_i+0x86>
 8007e2a:	2975      	cmp	r1, #117	; 0x75
 8007e2c:	d017      	beq.n	8007e5e <_printf_i+0xb2>
 8007e2e:	2978      	cmp	r1, #120	; 0x78
 8007e30:	d1d4      	bne.n	8007ddc <_printf_i+0x30>
 8007e32:	2378      	movs	r3, #120	; 0x78
 8007e34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007e38:	4864      	ldr	r0, [pc, #400]	; (8007fcc <_printf_i+0x220>)
 8007e3a:	e055      	b.n	8007ee8 <_printf_i+0x13c>
 8007e3c:	6813      	ldr	r3, [r2, #0]
 8007e3e:	1d19      	adds	r1, r3, #4
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	6011      	str	r1, [r2, #0]
 8007e44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e08c      	b.n	8007f6a <_printf_i+0x1be>
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6011      	str	r1, [r2, #0]
 8007e54:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e58:	bf18      	it	ne
 8007e5a:	b21b      	sxthne	r3, r3
 8007e5c:	e7cf      	b.n	8007dfe <_printf_i+0x52>
 8007e5e:	6813      	ldr	r3, [r2, #0]
 8007e60:	6825      	ldr	r5, [r4, #0]
 8007e62:	1d18      	adds	r0, r3, #4
 8007e64:	6010      	str	r0, [r2, #0]
 8007e66:	0628      	lsls	r0, r5, #24
 8007e68:	d501      	bpl.n	8007e6e <_printf_i+0xc2>
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	e002      	b.n	8007e74 <_printf_i+0xc8>
 8007e6e:	0668      	lsls	r0, r5, #25
 8007e70:	d5fb      	bpl.n	8007e6a <_printf_i+0xbe>
 8007e72:	881b      	ldrh	r3, [r3, #0]
 8007e74:	4854      	ldr	r0, [pc, #336]	; (8007fc8 <_printf_i+0x21c>)
 8007e76:	296f      	cmp	r1, #111	; 0x6f
 8007e78:	bf14      	ite	ne
 8007e7a:	220a      	movne	r2, #10
 8007e7c:	2208      	moveq	r2, #8
 8007e7e:	2100      	movs	r1, #0
 8007e80:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e84:	6865      	ldr	r5, [r4, #4]
 8007e86:	60a5      	str	r5, [r4, #8]
 8007e88:	2d00      	cmp	r5, #0
 8007e8a:	f2c0 8095 	blt.w	8007fb8 <_printf_i+0x20c>
 8007e8e:	6821      	ldr	r1, [r4, #0]
 8007e90:	f021 0104 	bic.w	r1, r1, #4
 8007e94:	6021      	str	r1, [r4, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d13d      	bne.n	8007f16 <_printf_i+0x16a>
 8007e9a:	2d00      	cmp	r5, #0
 8007e9c:	f040 808e 	bne.w	8007fbc <_printf_i+0x210>
 8007ea0:	4665      	mov	r5, ip
 8007ea2:	2a08      	cmp	r2, #8
 8007ea4:	d10b      	bne.n	8007ebe <_printf_i+0x112>
 8007ea6:	6823      	ldr	r3, [r4, #0]
 8007ea8:	07db      	lsls	r3, r3, #31
 8007eaa:	d508      	bpl.n	8007ebe <_printf_i+0x112>
 8007eac:	6923      	ldr	r3, [r4, #16]
 8007eae:	6862      	ldr	r2, [r4, #4]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	bfde      	ittt	le
 8007eb4:	2330      	movle	r3, #48	; 0x30
 8007eb6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007eba:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007ebe:	ebac 0305 	sub.w	r3, ip, r5
 8007ec2:	6123      	str	r3, [r4, #16]
 8007ec4:	f8cd 8000 	str.w	r8, [sp]
 8007ec8:	463b      	mov	r3, r7
 8007eca:	aa03      	add	r2, sp, #12
 8007ecc:	4621      	mov	r1, r4
 8007ece:	4630      	mov	r0, r6
 8007ed0:	f7ff fef6 	bl	8007cc0 <_printf_common>
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	d14d      	bne.n	8007f74 <_printf_i+0x1c8>
 8007ed8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007edc:	b005      	add	sp, #20
 8007ede:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ee2:	4839      	ldr	r0, [pc, #228]	; (8007fc8 <_printf_i+0x21c>)
 8007ee4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007ee8:	6813      	ldr	r3, [r2, #0]
 8007eea:	6821      	ldr	r1, [r4, #0]
 8007eec:	1d1d      	adds	r5, r3, #4
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	6015      	str	r5, [r2, #0]
 8007ef2:	060a      	lsls	r2, r1, #24
 8007ef4:	d50b      	bpl.n	8007f0e <_printf_i+0x162>
 8007ef6:	07ca      	lsls	r2, r1, #31
 8007ef8:	bf44      	itt	mi
 8007efa:	f041 0120 	orrmi.w	r1, r1, #32
 8007efe:	6021      	strmi	r1, [r4, #0]
 8007f00:	b91b      	cbnz	r3, 8007f0a <_printf_i+0x15e>
 8007f02:	6822      	ldr	r2, [r4, #0]
 8007f04:	f022 0220 	bic.w	r2, r2, #32
 8007f08:	6022      	str	r2, [r4, #0]
 8007f0a:	2210      	movs	r2, #16
 8007f0c:	e7b7      	b.n	8007e7e <_printf_i+0xd2>
 8007f0e:	064d      	lsls	r5, r1, #25
 8007f10:	bf48      	it	mi
 8007f12:	b29b      	uxthmi	r3, r3
 8007f14:	e7ef      	b.n	8007ef6 <_printf_i+0x14a>
 8007f16:	4665      	mov	r5, ip
 8007f18:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f1c:	fb02 3311 	mls	r3, r2, r1, r3
 8007f20:	5cc3      	ldrb	r3, [r0, r3]
 8007f22:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007f26:	460b      	mov	r3, r1
 8007f28:	2900      	cmp	r1, #0
 8007f2a:	d1f5      	bne.n	8007f18 <_printf_i+0x16c>
 8007f2c:	e7b9      	b.n	8007ea2 <_printf_i+0xf6>
 8007f2e:	6813      	ldr	r3, [r2, #0]
 8007f30:	6825      	ldr	r5, [r4, #0]
 8007f32:	6961      	ldr	r1, [r4, #20]
 8007f34:	1d18      	adds	r0, r3, #4
 8007f36:	6010      	str	r0, [r2, #0]
 8007f38:	0628      	lsls	r0, r5, #24
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	d501      	bpl.n	8007f42 <_printf_i+0x196>
 8007f3e:	6019      	str	r1, [r3, #0]
 8007f40:	e002      	b.n	8007f48 <_printf_i+0x19c>
 8007f42:	066a      	lsls	r2, r5, #25
 8007f44:	d5fb      	bpl.n	8007f3e <_printf_i+0x192>
 8007f46:	8019      	strh	r1, [r3, #0]
 8007f48:	2300      	movs	r3, #0
 8007f4a:	6123      	str	r3, [r4, #16]
 8007f4c:	4665      	mov	r5, ip
 8007f4e:	e7b9      	b.n	8007ec4 <_printf_i+0x118>
 8007f50:	6813      	ldr	r3, [r2, #0]
 8007f52:	1d19      	adds	r1, r3, #4
 8007f54:	6011      	str	r1, [r2, #0]
 8007f56:	681d      	ldr	r5, [r3, #0]
 8007f58:	6862      	ldr	r2, [r4, #4]
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	4628      	mov	r0, r5
 8007f5e:	f7f8 f96f 	bl	8000240 <memchr>
 8007f62:	b108      	cbz	r0, 8007f68 <_printf_i+0x1bc>
 8007f64:	1b40      	subs	r0, r0, r5
 8007f66:	6060      	str	r0, [r4, #4]
 8007f68:	6863      	ldr	r3, [r4, #4]
 8007f6a:	6123      	str	r3, [r4, #16]
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f72:	e7a7      	b.n	8007ec4 <_printf_i+0x118>
 8007f74:	6923      	ldr	r3, [r4, #16]
 8007f76:	462a      	mov	r2, r5
 8007f78:	4639      	mov	r1, r7
 8007f7a:	4630      	mov	r0, r6
 8007f7c:	47c0      	blx	r8
 8007f7e:	3001      	adds	r0, #1
 8007f80:	d0aa      	beq.n	8007ed8 <_printf_i+0x12c>
 8007f82:	6823      	ldr	r3, [r4, #0]
 8007f84:	079b      	lsls	r3, r3, #30
 8007f86:	d413      	bmi.n	8007fb0 <_printf_i+0x204>
 8007f88:	68e0      	ldr	r0, [r4, #12]
 8007f8a:	9b03      	ldr	r3, [sp, #12]
 8007f8c:	4298      	cmp	r0, r3
 8007f8e:	bfb8      	it	lt
 8007f90:	4618      	movlt	r0, r3
 8007f92:	e7a3      	b.n	8007edc <_printf_i+0x130>
 8007f94:	2301      	movs	r3, #1
 8007f96:	464a      	mov	r2, r9
 8007f98:	4639      	mov	r1, r7
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	47c0      	blx	r8
 8007f9e:	3001      	adds	r0, #1
 8007fa0:	d09a      	beq.n	8007ed8 <_printf_i+0x12c>
 8007fa2:	3501      	adds	r5, #1
 8007fa4:	68e3      	ldr	r3, [r4, #12]
 8007fa6:	9a03      	ldr	r2, [sp, #12]
 8007fa8:	1a9b      	subs	r3, r3, r2
 8007faa:	42ab      	cmp	r3, r5
 8007fac:	dcf2      	bgt.n	8007f94 <_printf_i+0x1e8>
 8007fae:	e7eb      	b.n	8007f88 <_printf_i+0x1dc>
 8007fb0:	2500      	movs	r5, #0
 8007fb2:	f104 0919 	add.w	r9, r4, #25
 8007fb6:	e7f5      	b.n	8007fa4 <_printf_i+0x1f8>
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1ac      	bne.n	8007f16 <_printf_i+0x16a>
 8007fbc:	7803      	ldrb	r3, [r0, #0]
 8007fbe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fc2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fc6:	e76c      	b.n	8007ea2 <_printf_i+0xf6>
 8007fc8:	080081f5 	.word	0x080081f5
 8007fcc:	08008206 	.word	0x08008206

08007fd0 <memmove>:
 8007fd0:	4288      	cmp	r0, r1
 8007fd2:	b510      	push	{r4, lr}
 8007fd4:	eb01 0302 	add.w	r3, r1, r2
 8007fd8:	d807      	bhi.n	8007fea <memmove+0x1a>
 8007fda:	1e42      	subs	r2, r0, #1
 8007fdc:	4299      	cmp	r1, r3
 8007fde:	d00a      	beq.n	8007ff6 <memmove+0x26>
 8007fe0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fe4:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007fe8:	e7f8      	b.n	8007fdc <memmove+0xc>
 8007fea:	4283      	cmp	r3, r0
 8007fec:	d9f5      	bls.n	8007fda <memmove+0xa>
 8007fee:	1881      	adds	r1, r0, r2
 8007ff0:	1ad2      	subs	r2, r2, r3
 8007ff2:	42d3      	cmn	r3, r2
 8007ff4:	d100      	bne.n	8007ff8 <memmove+0x28>
 8007ff6:	bd10      	pop	{r4, pc}
 8007ff8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ffc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008000:	e7f7      	b.n	8007ff2 <memmove+0x22>

08008002 <_realloc_r>:
 8008002:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008004:	4607      	mov	r7, r0
 8008006:	4614      	mov	r4, r2
 8008008:	460e      	mov	r6, r1
 800800a:	b921      	cbnz	r1, 8008016 <_realloc_r+0x14>
 800800c:	4611      	mov	r1, r2
 800800e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008012:	f7ff bc77 	b.w	8007904 <_malloc_r>
 8008016:	b922      	cbnz	r2, 8008022 <_realloc_r+0x20>
 8008018:	f7ff fc26 	bl	8007868 <_free_r>
 800801c:	4625      	mov	r5, r4
 800801e:	4628      	mov	r0, r5
 8008020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008022:	f000 f814 	bl	800804e <_malloc_usable_size_r>
 8008026:	42a0      	cmp	r0, r4
 8008028:	d20f      	bcs.n	800804a <_realloc_r+0x48>
 800802a:	4621      	mov	r1, r4
 800802c:	4638      	mov	r0, r7
 800802e:	f7ff fc69 	bl	8007904 <_malloc_r>
 8008032:	4605      	mov	r5, r0
 8008034:	2800      	cmp	r0, #0
 8008036:	d0f2      	beq.n	800801e <_realloc_r+0x1c>
 8008038:	4631      	mov	r1, r6
 800803a:	4622      	mov	r2, r4
 800803c:	f7ff fc00 	bl	8007840 <memcpy>
 8008040:	4631      	mov	r1, r6
 8008042:	4638      	mov	r0, r7
 8008044:	f7ff fc10 	bl	8007868 <_free_r>
 8008048:	e7e9      	b.n	800801e <_realloc_r+0x1c>
 800804a:	4635      	mov	r5, r6
 800804c:	e7e7      	b.n	800801e <_realloc_r+0x1c>

0800804e <_malloc_usable_size_r>:
 800804e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008052:	1f18      	subs	r0, r3, #4
 8008054:	2b00      	cmp	r3, #0
 8008056:	bfbc      	itt	lt
 8008058:	580b      	ldrlt	r3, [r1, r0]
 800805a:	18c0      	addlt	r0, r0, r3
 800805c:	4770      	bx	lr
	...

08008060 <_init>:
 8008060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008062:	bf00      	nop
 8008064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008066:	bc08      	pop	{r3}
 8008068:	469e      	mov	lr, r3
 800806a:	4770      	bx	lr

0800806c <_fini>:
 800806c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800806e:	bf00      	nop
 8008070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008072:	bc08      	pop	{r3}
 8008074:	469e      	mov	lr, r3
 8008076:	4770      	bx	lr
