@ base address for RCC registers    
	.equ RCC_BASE, 0x40023800

@ RCC registers address offset
	.equ RCC_CR, 0x00
	.equ RCC_CFGR, 0x08
	.equ RCC_AHB1RSTR, 0x10
	.equ RCC_APB1RSTR, 0x20
	.equ RCC_AHB1ENR, 0x30
	.equ RCC_APB1ENR, 0x40
	.equ RCC_BDCR, 0x70
	.equ RCC_DCKCFGR, 0x8C

@ RCC bits definition
	.equ RCC_CR_HSEON, 0x00010000
	.equ RCC_CR_HSERDY, 0x00020000
	.equ RCC_CR_CSSONN, 0x00080000

	.equ RCC_CFGR_SW_HSE, 0x00000001
	.equ RCC_CFGR_SWS_HSE, 0x00000004
	.equ RCC_CFGR_HPRE_DIV2, 0x00000080
	.equ RCC_CFGR_PPRE1_DIV2, 0x00001000
	.equ RCC_CFGR_PPRE2_DIV2, 0x00008000
	
	.equ RCC_BDCR_RTCEN_1, 0x00008000
	.equ RCC_BDCR_SEL_HSE, 0x00000300

	.equ RCC_DCFGR_TIMPRE, 0x01000000

	.equ RCC_AHB1RSTR_GPIODRST, 0x00000008
	.equ RCC_APB1RSTR_TIM4RST, 0x00000004

	.equ RCC_AHB1ENR_GPIOAEN, 0x00000001
	.equ RCC_AHB1ENR_GPIODEN, 0x00000008
	.equ RCC_APB1ENR_TIM4EN, 0x00000004
	.equ RCC_APB1ENR_PWREN_1, 0x10000000
	.equ RCC_CFGR_RTCPRE_8, 0x00080000
	.equ RCC_APB1ENR_USART2EN, 0x00020000
