

================================================================
== Vivado HLS Report for 'beamformer'
================================================================
* Date:           Thu May  6 21:09:07 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        beamformer
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   155133|   155133| 0.517 ms | 0.517 ms |  155133|  155133|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- readA        |    80008|    80008|        11|          2|          1|  40000|    yes   |
        |- readB        |      104|      104|        11|          2|          1|     48|    yes   |
        |- loop1_loop2  |    60006|    60006|        15|          8|          1|   7500|    yes   |
        |- writeC       |    15007|    15007|        10|          2|          1|   7500|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|    3766|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        2|    128|     8360|    2956|    -|
|Memory               |      180|      -|        0|       0|    0|
|Multiplexer          |        -|      -|        -|     917|    -|
|Register             |        0|      -|     4730|      96|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |      182|    128|    13090|    7735|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |       13|      4|        1|       1|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        6|      2|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |beamformer_control_s_axi_U         |beamformer_control_s_axi       |        0|      0|  456|  808|    0|
    |beamformer_gmem_m_axi_U            |beamformer_gmem_m_axi          |        2|      0|  512|  580|    0|
    |beamformer_mul_32s_32s_32_4_1_U1   |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U2   |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U3   |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U4   |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U5   |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U6   |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U7   |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U8   |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U9   |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U10  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U11  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U12  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U13  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U14  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U15  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U16  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U17  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U18  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U19  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U20  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U21  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U22  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U23  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U24  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U25  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U26  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U27  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U28  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U29  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U30  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U31  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    |beamformer_mul_32s_32s_32_4_1_U32  |beamformer_mul_32s_32s_32_4_1  |        0|      4|  231|   49|    0|
    +-----------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |Total                              |                               |        2|    128| 8360| 2956|    0|
    +-----------------------------------+-------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |      Module      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Bi_C_U   |beamformer_Bi_C   |       15|  0|   0|    0|   7500|   32|     1|       240000|
    |Bq_C_U   |beamformer_Bi_C   |       15|  0|   0|    0|   7500|   32|     1|       240000|
    |RXi_A_U  |beamformer_RXi_A  |       73|  0|   0|    0|  40000|   32|     1|      1280000|
    |RXq_A_U  |beamformer_RXi_A  |       73|  0|   0|    0|  40000|   32|     1|      1280000|
    |Wi_B_U   |beamformer_Wi_B   |        2|  0|   0|    0|     48|   32|     1|         1536|
    |Wq_B_U   |beamformer_Wi_B   |        2|  0|   0|    0|     48|   32|     1|         1536|
    +---------+------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                  |      180|  0|   0|    0|  95096|  192|     6|      3043072|
    +---------+------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Bq_C_d0                            |     +    |      0|  0|  18|          32|          32|
    |add_ln133_1_fu_1704_p2             |     +    |      0|  0|  17|          17|          17|
    |add_ln133_fu_1630_p2               |     +    |      0|  0|  63|          63|          63|
    |add_ln134_fu_1645_p2               |     +    |      0|  0|  63|          63|          63|
    |add_ln142_1_fu_1809_p2             |     +    |      0|  0|   7|           7|           7|
    |add_ln142_fu_1735_p2               |     +    |      0|  0|  63|          63|          63|
    |add_ln143_fu_1750_p2               |     +    |      0|  0|  63|          63|          63|
    |add_ln150_fu_2048_p2               |     +    |      0|  0|  13|          13|           1|
    |add_ln160_10_fu_2858_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln160_11_fu_2870_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln160_12_fu_2881_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln160_13_fu_2892_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln160_14_fu_2904_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln160_1_fu_2698_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln160_2_fu_2709_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln160_3_fu_2736_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln160_4_fu_2747_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln160_5_fu_2759_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln160_6_fu_2770_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln160_7_fu_2812_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln160_8_fu_2823_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln160_9_fu_2847_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln160_fu_2644_p2               |     +    |      0|  0|  18|          32|          32|
    |add_ln161_10_fu_2788_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_11_fu_2794_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln161_12_fu_2800_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_13_fu_2806_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_14_fu_2987_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_15_fu_2835_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_17_fu_2841_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_21_fu_2916_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_23_fu_2920_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln161_24_fu_2926_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_25_fu_2932_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_27_fu_2938_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_28_fu_2944_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_29_fu_2950_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln161_2_fu_2721_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln161_6_fu_2725_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln161_9_fu_2782_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln161_fu_2656_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln163_fu_2975_p2               |     +    |      0|  0|  18|          14|          14|
    |add_ln173_1_fu_3078_p2             |     +    |      0|  0|  63|          63|          63|
    |add_ln173_fu_3063_p2               |     +    |      0|  0|  18|          14|          14|
    |add_ln174_fu_3093_p2               |     +    |      0|  0|  63|          63|          63|
    |grp_fu_1486_p2                     |     +    |      0|  0|  32|          32|          32|
    |grp_fu_1492_p2                     |     +    |      0|  0|  18|          32|          32|
    |grp_fu_1498_p2                     |     +    |      0|  0|  32|          32|          32|
    |grp_fu_1504_p2                     |     +    |      0|  0|  18|          32|          32|
    |grp_fu_1510_p2                     |     +    |      0|  0|  32|          32|          32|
    |grp_fu_1516_p2                     |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_1771_p2                     |     +    |      0|  0|  32|           1|          32|
    |i_2_fu_2054_p2                     |     +    |      0|  0|  12|          12|           1|
    |i_3_fu_3015_p2                     |     +    |      0|  0|  32|           1|          32|
    |i_fu_1666_p2                       |     +    |      0|  0|  32|           1|          32|
    |itr_1_fu_1725_p2                   |     +    |      0|  0|   6|           6|           1|
    |itr_2_fu_3003_p2                   |     +    |      0|  0|  13|          13|           1|
    |itr_fu_1620_p2                     |     +    |      0|  0|  16|          16|           1|
    |j_1_fu_1819_p2                     |     +    |      0|  0|  32|           1|          32|
    |j_2_fu_2731_p2                     |     +    |      0|  0|   3|           2|           1|
    |j_3_fu_3108_p2                     |     +    |      0|  0|  32|           1|          32|
    |j_fu_1714_p2                       |     +    |      0|  0|  32|           1|          32|
    |sub_ln160_10_fu_2852_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_11_fu_2864_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_12_fu_2875_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_13_fu_2886_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_14_fu_2898_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_15_fu_2910_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_1_fu_2650_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_2_fu_2703_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_3_fu_2715_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_4_fu_2741_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_5_fu_2753_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_6_fu_2764_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_7_fu_2776_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_8_fu_2817_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_9_fu_2829_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln160_fu_2638_p2               |     -    |      0|  0|  32|          32|          32|
    |sub_ln163_fu_2966_p2               |     -    |      0|  0|  18|          14|          14|
    |sub_ln173_fu_3057_p2               |     -    |      0|  0|  18|          14|          14|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp1_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp1_stage1_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state46_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state50_pp3_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state51_pp3_stage1_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1376                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1389                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2701                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2705                  |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n              |    and   |      0|  0|   2|           1|           1|
    |ap_ext_blocking_n                  |    and   |      0|  0|   2|           1|           2|
    |ap_int_blocking_n                  |    and   |      0|  0|   2|           2|           2|
    |ap_str_blocking_n                  |    and   |      0|  0|   2|           2|           2|
    |icmp_ln129_fu_1614_p2              |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln132_fu_1660_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln138_fu_1719_p2              |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln141_fu_1765_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln150_fu_2042_p2              |   icmp   |      0|  0|  13|          13|          11|
    |icmp_ln153_fu_2060_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln171_fu_2997_p2              |   icmp   |      0|  0|  13|          13|          11|
    |icmp_ln172_fu_3009_p2              |   icmp   |      0|  0|  20|          32|           2|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state45_io                |    or    |      0|  0|   2|           1|           1|
    |or_ln160_10_fu_1972_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_11_fu_1986_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_12_fu_2000_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_13_fu_2014_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_14_fu_2028_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_15_fu_2082_p2             |    or    |      0|  0|  16|          16|           1|
    |or_ln160_16_fu_2096_p2             |    or    |      0|  0|  16|          16|           2|
    |or_ln160_17_fu_2110_p2             |    or    |      0|  0|  16|          16|           2|
    |or_ln160_18_fu_2124_p2             |    or    |      0|  0|  16|          16|           3|
    |or_ln160_19_fu_2138_p2             |    or    |      0|  0|  16|          16|           3|
    |or_ln160_1_fu_1846_p2              |    or    |      0|  0|  16|          16|           2|
    |or_ln160_20_fu_2152_p2             |    or    |      0|  0|  16|          16|           3|
    |or_ln160_21_fu_2166_p2             |    or    |      0|  0|  16|          16|           3|
    |or_ln160_22_fu_2180_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_23_fu_2194_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_24_fu_2208_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_25_fu_2222_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_26_fu_2236_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_27_fu_2250_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_28_fu_2264_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_29_fu_2278_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln160_2_fu_1860_p2              |    or    |      0|  0|  16|          16|           2|
    |or_ln160_30_fu_2442_p2             |    or    |      0|  0|   6|           6|           1|
    |or_ln160_31_fu_2458_p2             |    or    |      0|  0|   6|           6|           2|
    |or_ln160_32_fu_2473_p2             |    or    |      0|  0|   6|           6|           2|
    |or_ln160_33_fu_2488_p2             |    or    |      0|  0|   6|           6|           3|
    |or_ln160_34_fu_2503_p2             |    or    |      0|  0|   6|           6|           3|
    |or_ln160_35_fu_2518_p2             |    or    |      0|  0|   6|           6|           3|
    |or_ln160_36_fu_2533_p2             |    or    |      0|  0|   6|           6|           3|
    |or_ln160_37_fu_2548_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln160_38_fu_2563_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln160_39_fu_2578_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln160_3_fu_1874_p2              |    or    |      0|  0|  16|          16|           3|
    |or_ln160_40_fu_2593_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln160_41_fu_2608_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln160_42_fu_2668_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln160_43_fu_2683_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln160_44_fu_2623_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln160_4_fu_1888_p2              |    or    |      0|  0|  16|          16|           3|
    |or_ln160_5_fu_1902_p2              |    or    |      0|  0|  16|          16|           3|
    |or_ln160_6_fu_1916_p2              |    or    |      0|  0|  16|          16|           3|
    |or_ln160_7_fu_1930_p2              |    or    |      0|  0|  16|          16|           4|
    |or_ln160_8_fu_1944_p2              |    or    |      0|  0|  16|          16|           4|
    |or_ln160_9_fu_1958_p2              |    or    |      0|  0|  16|          16|           4|
    |or_ln160_fu_1832_p2                |    or    |      0|  0|  16|          16|           1|
    |select_ln132_1_fu_1680_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln132_fu_1672_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln141_1_fu_1785_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln141_fu_1777_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln160_10_fu_2356_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln160_11_fu_2364_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln160_12_fu_2372_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln160_13_fu_2380_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln160_14_fu_2388_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln160_15_fu_2396_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln160_16_fu_2404_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln160_17_fu_2412_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln160_18_fu_2420_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln160_1_fu_2662_p3          |  select  |      0|  0|  12|           1|          12|
    |select_ln160_3_fu_2292_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln160_4_fu_2306_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln160_5_fu_2316_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln160_6_fu_2324_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln160_7_fu_2332_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln160_8_fu_2340_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln160_9_fu_2348_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln160_fu_2066_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln172_1_fu_3029_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln172_fu_3021_p3            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|3766|        3091|        3779|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Bi_C_address0                            |  15|          3|   13|         39|
    |Bq_C_address0                            |  15|          3|   13|         39|
    |RXi_A_address0                           |  47|         10|   16|        160|
    |RXi_A_address1                           |  44|          9|   16|        144|
    |RXq_A_address0                           |  47|         10|   16|        160|
    |RXq_A_address1                           |  44|          9|   16|        144|
    |Wi_B_address0                            |  47|         10|    6|         60|
    |Wi_B_address1                            |  44|          9|    6|         54|
    |Wq_B_address0                            |  47|         10|    6|         60|
    |Wq_B_address1                            |  44|          9|    6|         54|
    |ap_NS_fsm                                |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5                  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter4                  |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_943_p4            |   9|          2|   32|         64|
    |ap_phi_mux_i4_0_phi_fu_977_p4            |   9|          2|   12|         24|
    |ap_phi_mux_i7_0_phi_fu_1012_p4           |   9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_908_p4             |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_966_p4  |   9|          2|   13|         26|
    |ap_phi_mux_itr1_0_phi_fu_955_p4          |   9|          2|    6|         12|
    |ap_phi_mux_itr6_0_phi_fu_1000_p4         |   9|          2|   13|         26|
    |ap_phi_mux_itr_0_phi_fu_920_p4           |   9|          2|   16|         32|
    |ap_phi_mux_j3_0_phi_fu_931_p4            |   9|          2|   32|         64|
    |ap_phi_mux_j5_0_phi_fu_989_p4            |   9|          2|    2|          4|
    |ap_phi_mux_j8_0_phi_fu_1023_p4           |   9|          2|   32|         64|
    |ap_phi_mux_j_0_phi_fu_896_p4             |   9|          2|   32|         64|
    |gmem_ARADDR                              |  27|          5|   64|        320|
    |gmem_AWADDR                              |  15|          3|   64|        192|
    |gmem_WDATA                               |  15|          3|   32|         96|
    |gmem_blk_n_AR                            |   9|          2|    1|          2|
    |gmem_blk_n_AW                            |   9|          2|    1|          2|
    |gmem_blk_n_B                             |   9|          2|    1|          2|
    |gmem_blk_n_R                             |   9|          2|    1|          2|
    |gmem_blk_n_W                             |   9|          2|    1|          2|
    |i2_0_reg_939                             |   9|          2|   32|         64|
    |i4_0_reg_973                             |   9|          2|   12|         24|
    |i7_0_reg_1008                            |   9|          2|   32|         64|
    |i_0_reg_904                              |   9|          2|   32|         64|
    |indvar_flatten_reg_962                   |   9|          2|   13|         26|
    |itr1_0_reg_951                           |   9|          2|    6|         12|
    |itr6_0_reg_996                           |   9|          2|   13|         26|
    |itr_0_reg_916                            |   9|          2|   16|         32|
    |j3_0_reg_927                             |   9|          2|   32|         64|
    |j5_0_reg_985                             |   9|          2|    2|          4|
    |j8_0_reg_1019                            |   9|          2|   32|         64|
    |j_0_reg_892                              |   9|          2|   32|         64|
    |reg_1030                                 |   9|          2|   32|         64|
    |reg_1035                                 |   9|          2|   32|         64|
    |reg_1040                                 |   9|          2|   32|         64|
    |reg_1045                                 |   9|          2|   32|         64|
    |reg_1050                                 |   9|          2|   32|         64|
    |reg_1055                                 |   9|          2|   32|         64|
    |reg_1060                                 |   9|          2|   32|         64|
    |reg_1065                                 |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 917|        195| 1048|       3088|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |Bi_C_load_reg_3840                   |  32|   0|   32|          0|
    |Bq_C_load_reg_3845                   |  32|   0|   32|          0|
    |add_ln133_1_reg_3179                 |  17|   0|   17|          0|
    |add_ln142_1_reg_3235                 |   7|   0|    7|          0|
    |add_ln150_reg_3259                   |  13|   0|   13|          0|
    |add_ln161_13_reg_3749                |  32|   0|   32|          0|
    |add_ln161_17_reg_3759                |  32|   0|   32|          0|
    |add_ln161_1_reg_3672                 |  32|   0|   32|          0|
    |add_ln161_20_reg_3769                |  32|   0|   32|          0|
    |add_ln161_29_reg_3784                |  32|   0|   32|          0|
    |add_ln161_6_reg_3729                 |  32|   0|   32|          0|
    |add_ln161_reg_3667                   |  32|   0|   32|          0|
    |add_ln173_reg_3808                   |  14|   0|   14|          0|
    |ap_CS_fsm                            |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4              |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                |   0|   0|    1|          1|
    |ap_rst_n_inv                         |   1|   0|    1|          0|
    |ap_rst_reg_1                         |   1|   0|    1|          0|
    |ap_rst_reg_2                         |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                |   0|   0|    1|          1|
    |gmem_addr_1_read_reg_3189            |  32|   0|   32|          0|
    |gmem_addr_1_reg_3158                 |  63|   0|   64|          1|
    |gmem_addr_2_read_reg_3230            |  32|   0|   32|          0|
    |gmem_addr_2_reg_3208                 |  63|   0|   64|          1|
    |gmem_addr_3_read_reg_3245            |  32|   0|   32|          0|
    |gmem_addr_3_reg_3214                 |  63|   0|   64|          1|
    |gmem_addr_4_reg_3823                 |  63|   0|   64|          1|
    |gmem_addr_5_reg_3829                 |  63|   0|   64|          1|
    |gmem_addr_read_reg_3174              |  32|   0|   32|          0|
    |gmem_addr_reg_3152                   |  63|   0|   64|          1|
    |i2_0_reg_939                         |  32|   0|   32|          0|
    |i4_0_reg_973                         |  12|   0|   12|          0|
    |i7_0_reg_1008                        |  32|   0|   32|          0|
    |i_0_reg_904                          |  32|   0|   32|          0|
    |i_2_reg_3264                         |  12|   0|   12|          0|
    |icmp_ln129_reg_3143                  |   1|   0|    1|          0|
    |icmp_ln138_reg_3199                  |   1|   0|    1|          0|
    |icmp_ln150_reg_3255                  |   1|   0|    1|          0|
    |icmp_ln150_reg_3255_pp2_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln153_reg_3269                  |   1|   0|    1|          0|
    |icmp_ln171_reg_3789                  |   1|   0|    1|          0|
    |indvar_flatten_reg_962               |  13|   0|   13|          0|
    |itr1_0_reg_951                       |   6|   0|    6|          0|
    |itr6_0_reg_996                       |  13|   0|   13|          0|
    |itr_0_reg_916                        |  16|   0|   16|          0|
    |itr_1_reg_3203                       |   6|   0|    6|          0|
    |itr_2_reg_3793                       |  13|   0|   13|          0|
    |itr_reg_3147                         |  16|   0|   16|          0|
    |j3_0_reg_927                         |  32|   0|   32|          0|
    |j5_0_reg_985                         |   2|   0|    2|          0|
    |j8_0_reg_1019                        |  32|   0|   32|          0|
    |j_0_reg_892                          |  32|   0|   32|          0|
    |j_1_reg_3250                         |  32|   0|   32|          0|
    |j_2_reg_3734                         |   2|   0|    2|          0|
    |j_3_reg_3835                         |  32|   0|   32|          0|
    |j_reg_3194                           |  32|   0|   32|          0|
    |p_cast80_reg_3133                    |  62|   0|   63|          1|
    |p_cast81_reg_3128                    |  62|   0|   63|          1|
    |p_cast82_reg_3123                    |  62|   0|   63|          1|
    |p_cast83_reg_3118                    |  62|   0|   63|          1|
    |p_cast84_reg_3113                    |  62|   0|   63|          1|
    |p_cast_reg_3138                      |  62|   0|   63|          1|
    |reg_1030                             |  32|   0|   32|          0|
    |reg_1035                             |  32|   0|   32|          0|
    |reg_1040                             |  32|   0|   32|          0|
    |reg_1045                             |  32|   0|   32|          0|
    |reg_1050                             |  32|   0|   32|          0|
    |reg_1055                             |  32|   0|   32|          0|
    |reg_1060                             |  32|   0|   32|          0|
    |reg_1065                             |  32|   0|   32|          0|
    |reg_1070                             |  32|   0|   32|          0|
    |reg_1074                             |  32|   0|   32|          0|
    |reg_1078                             |  32|   0|   32|          0|
    |reg_1082                             |  32|   0|   32|          0|
    |reg_1086                             |  32|   0|   32|          0|
    |reg_1090                             |  32|   0|   32|          0|
    |reg_1094                             |  32|   0|   32|          0|
    |reg_1098                             |  32|   0|   32|          0|
    |reg_1102                             |  32|   0|   32|          0|
    |reg_1106                             |  32|   0|   32|          0|
    |reg_1110                             |  32|   0|   32|          0|
    |reg_1114                             |  32|   0|   32|          0|
    |reg_1118                             |  32|   0|   32|          0|
    |reg_1122                             |  32|   0|   32|          0|
    |reg_1126                             |  32|   0|   32|          0|
    |reg_1130                             |  32|   0|   32|          0|
    |reg_1134                             |  32|   0|   32|          0|
    |reg_1138                             |  32|   0|   32|          0|
    |reg_1142                             |  32|   0|   32|          0|
    |reg_1146                             |  32|   0|   32|          0|
    |reg_1150                             |  32|   0|   32|          0|
    |reg_1154                             |  32|   0|   32|          0|
    |reg_1158                             |  32|   0|   32|          0|
    |reg_1162                             |  32|   0|   32|          0|
    |reg_1358                             |  32|   0|   32|          0|
    |reg_1362                             |  32|   0|   32|          0|
    |reg_1366                             |  32|   0|   32|          0|
    |reg_1370                             |  32|   0|   32|          0|
    |reg_1374                             |  32|   0|   32|          0|
    |reg_1378                             |  32|   0|   32|          0|
    |reg_1382                             |  32|   0|   32|          0|
    |reg_1386                             |  32|   0|   32|          0|
    |reg_1390                             |  32|   0|   32|          0|
    |reg_1394                             |  32|   0|   32|          0|
    |reg_1398                             |  32|   0|   32|          0|
    |reg_1402                             |  32|   0|   32|          0|
    |reg_1406                             |  32|   0|   32|          0|
    |reg_1410                             |  32|   0|   32|          0|
    |reg_1414                             |  32|   0|   32|          0|
    |reg_1418                             |  32|   0|   32|          0|
    |reg_1422                             |  32|   0|   32|          0|
    |reg_1426                             |  32|   0|   32|          0|
    |reg_1430                             |  32|   0|   32|          0|
    |reg_1434                             |  32|   0|   32|          0|
    |reg_1438                             |  32|   0|   32|          0|
    |reg_1442                             |  32|   0|   32|          0|
    |reg_1446                             |  32|   0|   32|          0|
    |reg_1450                             |  32|   0|   32|          0|
    |reg_1454                             |  32|   0|   32|          0|
    |reg_1458                             |  32|   0|   32|          0|
    |reg_1462                             |  32|   0|   32|          0|
    |reg_1466                             |  32|   0|   32|          0|
    |reg_1470                             |  32|   0|   32|          0|
    |reg_1474                             |  32|   0|   32|          0|
    |reg_1478                             |  32|   0|   32|          0|
    |reg_1482                             |  32|   0|   32|          0|
    |reg_1522                             |  32|   0|   32|          0|
    |reg_1526                             |  32|   0|   32|          0|
    |select_ln132_1_reg_3169              |  32|   0|   32|          0|
    |select_ln132_reg_3164                |  32|   0|   32|          0|
    |select_ln141_1_reg_3225              |  32|   0|   32|          0|
    |select_ln141_reg_3220                |  32|   0|   32|          0|
    |select_ln160_10_reg_3330             |  12|   0|   64|         52|
    |select_ln160_11_reg_3336             |  12|   0|   64|         52|
    |select_ln160_12_reg_3342             |  12|   0|   64|         52|
    |select_ln160_13_reg_3348             |  12|   0|   64|         52|
    |select_ln160_14_reg_3354             |  12|   0|   64|         52|
    |select_ln160_15_reg_3360             |  12|   0|   64|         52|
    |select_ln160_16_reg_3366             |  12|   0|   64|         52|
    |select_ln160_17_reg_3372             |  12|   0|   64|         52|
    |select_ln160_18_reg_3378             |  12|   0|   64|         52|
    |select_ln160_1_reg_3677              |  12|   0|   12|          0|
    |select_ln160_5_reg_3300              |  12|   0|   64|         52|
    |select_ln160_6_reg_3306              |  12|   0|   64|         52|
    |select_ln160_7_reg_3312              |  12|   0|   64|         52|
    |select_ln160_8_reg_3318              |  12|   0|   64|         52|
    |select_ln160_9_reg_3324              |  12|   0|   64|         52|
    |select_ln160_reg_3274                |   2|   0|    2|          0|
    |select_ln160_reg_3274_pp2_iter1_reg  |   2|   0|    2|          0|
    |select_ln172_1_reg_3803              |  32|   0|   32|          0|
    |select_ln172_reg_3798                |  32|   0|   32|          0|
    |sext_ln133_reg_3184                  |  64|   0|   64|          0|
    |sext_ln142_reg_3240                  |  64|   0|   64|          0|
    |sub_ln160_11_reg_3764                |  32|   0|   32|          0|
    |sub_ln160_12_reg_3774                |  32|   0|   32|          0|
    |sub_ln160_15_reg_3779                |  32|   0|   32|          0|
    |sub_ln160_1_reg_3662                 |  32|   0|   32|          0|
    |sub_ln160_3_reg_3724                 |  32|   0|   32|          0|
    |sub_ln160_5_reg_3739                 |  32|   0|   32|          0|
    |sub_ln160_7_reg_3744                 |  32|   0|   32|          0|
    |sub_ln160_9_reg_3754                 |  32|   0|   32|          0|
    |tmp_33_reg_3384                      |   2|   0|    6|          4|
    |icmp_ln129_reg_3143                  |  64|  32|    1|          0|
    |icmp_ln138_reg_3199                  |  64|  32|    1|          0|
    |icmp_ln171_reg_3789                  |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |4730|  96| 5287|        746|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |  beamformer  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  beamformer  | return value |
|event_done             | out |    1| ap_ctrl_hs |  beamformer  | return value |
|interrupt              | out |    1| ap_ctrl_hs |  beamformer  | return value |
|event_start            | out |    1| ap_ctrl_hs |  beamformer  | return value |
|stall_start_ext        | out |    1| ap_ctrl_hs |  beamformer  | return value |
|stall_done_ext         | out |    1| ap_ctrl_hs |  beamformer  | return value |
|stall_start_str        | out |    1| ap_ctrl_hs |  beamformer  | return value |
|stall_done_str         | out |    1| ap_ctrl_hs |  beamformer  | return value |
|stall_start_int        | out |    1| ap_ctrl_hs |  beamformer  | return value |
|stall_done_int         | out |    1| ap_ctrl_hs |  beamformer  | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

