#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c4ba125010 .scope module, "tb" "tb" 2 118;
 .timescale -9 -12;
v000001c4ba185a20_0 .var "clk", 0 0;
v000001c4ba1843a0_0 .var "rst", 0 0;
S_000001c4ba126400 .scope module, "u_MIPS" "MIPS_CPU" 2 123, 2 5 0, S_000001c4ba125010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
L_000001c4ba19b7b0 .functor BUFZ 32, L_000001c4ba19ada0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c4ba19ac50 .functor AND 1, L_000001c4ba185700, v000001c4ba123e10_0, C4<1>, C4<1>;
v000001c4ba183970_0 .net "CLK", 0 0, v000001c4ba185a20_0;  1 drivers
v000001c4ba183a10_0 .net "RST", 0 0, v000001c4ba1843a0_0;  1 drivers
v000001c4ba183b50_0 .net *"_ivl_26", 29 0, L_000001c4ba198d20;  1 drivers
L_000001c4bbdf0238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4ba183bf0_0 .net *"_ivl_28", 1 0, L_000001c4bbdf0238;  1 drivers
v000001c4ba1821b0_0 .net *"_ivl_35", 25 0, L_000001c4ba198dc0;  1 drivers
v000001c4ba1822f0_0 .net *"_ivl_36", 27 0, L_000001c4ba199540;  1 drivers
L_000001c4bbdf0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4ba185020_0 .net *"_ivl_39", 1 0, L_000001c4bbdf0280;  1 drivers
v000001c4ba184e40_0 .net *"_ivl_42", 25 0, L_000001c4ba199900;  1 drivers
L_000001c4bbdf02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4ba185840_0 .net *"_ivl_44", 1 0, L_000001c4bbdf02c8;  1 drivers
v000001c4ba184940_0 .net *"_ivl_47", 3 0, L_000001c4ba199180;  1 drivers
v000001c4ba1841c0_0 .net *"_ivl_7", 4 0, L_000001c4ba19a580;  1 drivers
v000001c4ba1858e0_0 .net *"_ivl_9", 4 0, L_000001c4ba19a3a0;  1 drivers
v000001c4ba1857a0_0 .net "alu_in1", 31 0, L_000001c4ba19b7b0;  1 drivers
v000001c4ba1849e0_0 .net "alu_in2", 31 0, L_000001c4ba198c80;  1 drivers
v000001c4ba184d00_0 .net "alu_op", 1 0, L_000001c4ba184800;  1 drivers
v000001c4ba185f20_0 .net "alu_operation", 3 0, v000001c4ba123d70_0;  1 drivers
v000001c4ba1844e0_0 .net "alu_result", 31 0, v000001c4ba123a50_0;  1 drivers
v000001c4ba185ac0_0 .net "alu_src", 0 0, L_000001c4ba184c60;  1 drivers
v000001c4ba185e80_0 .net "alu_zero", 0 0, v000001c4ba123e10_0;  1 drivers
v000001c4ba184580_0 .net "branch", 0 0, L_000001c4ba185700;  1 drivers
v000001c4ba185ca0_0 .net "instruction", 31 0, L_000001c4ba10c190;  1 drivers
v000001c4ba184da0_0 .net "instruction_shift_left2", 27 0, L_000001c4ba1988c0;  1 drivers
v000001c4ba185160_0 .net "jump", 0 0, L_000001c4ba1855c0;  1 drivers
v000001c4ba1846c0_0 .net "jump_address", 31 0, L_000001c4ba199e00;  1 drivers
v000001c4ba185660_0 .net "mem_read", 0 0, L_000001c4ba184440;  1 drivers
v000001c4ba185200_0 .net "mem_to_reg", 0 0, L_000001c4ba184620;  1 drivers
v000001c4ba185980_0 .net "mem_to_reg_data", 31 0, L_000001c4ba19a440;  1 drivers
v000001c4ba184a80_0 .net "mem_write", 0 0, L_000001c4ba184bc0;  1 drivers
v000001c4ba184f80_0 .net "pc", 31 0, v000001c4ba182bb0_0;  1 drivers
v000001c4ba184260_0 .net "pc_add4", 31 0, L_000001c4ba185b60;  1 drivers
v000001c4ba184080_0 .net "pc_branch", 31 0, L_000001c4ba19a6c0;  1 drivers
v000001c4ba185c00_0 .net "pc_mux1_out", 31 0, L_000001c4ba1990e0;  1 drivers
v000001c4ba1848a0_0 .net "pc_mux2_out", 31 0, L_000001c4ba198960;  1 drivers
v000001c4ba184ee0_0 .net "pc_src", 0 0, L_000001c4ba19ac50;  1 drivers
v000001c4ba184b20_0 .net "read_data", 31 0, L_000001c4ba199c20;  1 drivers
v000001c4ba1850c0_0 .net "read_data1", 31 0, L_000001c4ba19ada0;  1 drivers
v000001c4ba185340_0 .net "read_data2", 31 0, L_000001c4ba19b740;  1 drivers
v000001c4ba184300_0 .net "reg_dst", 0 0, L_000001c4ba184760;  1 drivers
v000001c4ba185d40_0 .net "reg_write", 0 0, L_000001c4ba198e60;  1 drivers
v000001c4ba1852a0_0 .net "sign_extend_32bit", 31 0, L_000001c4ba199ae0;  1 drivers
v000001c4ba184120_0 .net "sign_extend_shift_left2", 31 0, L_000001c4ba19a300;  1 drivers
v000001c4ba1853e0_0 .net "write_register", 4 0, L_000001c4ba198be0;  1 drivers
L_000001c4ba19a260 .part L_000001c4ba10c190, 26, 6;
L_000001c4ba1999a0 .part L_000001c4ba10c190, 0, 6;
L_000001c4ba19a580 .part L_000001c4ba10c190, 11, 5;
L_000001c4ba19a3a0 .part L_000001c4ba10c190, 16, 5;
L_000001c4ba198be0 .functor MUXZ 5, L_000001c4ba19a3a0, L_000001c4ba19a580, L_000001c4ba184760, C4<>;
L_000001c4ba199cc0 .part L_000001c4ba10c190, 21, 5;
L_000001c4ba199b80 .part L_000001c4ba10c190, 16, 5;
L_000001c4ba198fa0 .part L_000001c4ba10c190, 0, 16;
L_000001c4ba198c80 .functor MUXZ 32, L_000001c4ba19b740, L_000001c4ba199ae0, L_000001c4ba184c60, C4<>;
L_000001c4ba19a440 .functor MUXZ 32, v000001c4ba123a50_0, L_000001c4ba199c20, L_000001c4ba184620, C4<>;
L_000001c4ba198d20 .part L_000001c4ba199ae0, 0, 30;
L_000001c4ba19a300 .concat [ 2 30 0 0], L_000001c4bbdf0238, L_000001c4ba198d20;
L_000001c4ba1990e0 .functor MUXZ 32, L_000001c4ba185b60, L_000001c4ba19a6c0, L_000001c4ba19ac50, C4<>;
L_000001c4ba198dc0 .part L_000001c4ba10c190, 0, 26;
L_000001c4ba199540 .concat [ 26 2 0 0], L_000001c4ba198dc0, L_000001c4bbdf0280;
L_000001c4ba199900 .part L_000001c4ba199540, 0, 26;
L_000001c4ba1988c0 .concat [ 2 26 0 0], L_000001c4bbdf02c8, L_000001c4ba199900;
L_000001c4ba199180 .part L_000001c4ba185b60, 28, 4;
L_000001c4ba199e00 .concat [ 28 4 0 0], L_000001c4ba1988c0, L_000001c4ba199180;
L_000001c4ba198960 .functor MUXZ 32, L_000001c4ba1990e0, L_000001c4ba199e00, L_000001c4ba1855c0, C4<>;
S_000001c4ba111d00 .scope module, "u2_adder" "adder_32bit" 2 99, 3 1 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "O";
v000001c4ba123230_0 .net "A", 31 0, L_000001c4ba185b60;  alias, 1 drivers
v000001c4ba1246d0_0 .net "B", 31 0, L_000001c4ba19a300;  alias, 1 drivers
v000001c4ba123c30_0 .net "O", 31 0, L_000001c4ba19a6c0;  alias, 1 drivers
L_000001c4ba19a6c0 .arith/sum 32, L_000001c4ba185b60, L_000001c4ba19a300;
S_000001c4ba111e90 .scope module, "u_ALU" "ALU" 2 75, 4 1 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /INPUT 4 "ALU_OPERATION";
    .port_info 3 /OUTPUT 1 "ZERO";
    .port_info 4 /OUTPUT 32 "RESULT";
v000001c4ba1230f0_0 .net "ALU_OPERATION", 3 0, v000001c4ba123d70_0;  alias, 1 drivers
v000001c4ba1244f0_0 .net "IN1", 31 0, L_000001c4ba19b7b0;  alias, 1 drivers
v000001c4ba1237d0_0 .net "IN2", 31 0, L_000001c4ba198c80;  alias, 1 drivers
v000001c4ba123a50_0 .var "RESULT", 31 0;
v000001c4ba123e10_0 .var "ZERO", 0 0;
E_000001c4ba121090 .event anyedge, v000001c4ba1230f0_0, v000001c4ba1244f0_0, v000001c4ba1237d0_0, v000001c4ba123a50_0;
S_000001c4ba0f1340 .scope module, "u_ALU_Control" "ALU_Control" 2 47, 5 41 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_OP";
    .port_info 1 /INPUT 6 "FUNCT";
    .port_info 2 /OUTPUT 4 "ALU_OPERATION";
v000001c4ba124310_0 .net "ALU_OP", 1 0, L_000001c4ba184800;  alias, 1 drivers
v000001c4ba123d70_0 .var "ALU_OPERATION", 3 0;
v000001c4ba124ef0_0 .net "FUNCT", 5 0, L_000001c4ba1999a0;  1 drivers
E_000001c4ba121190 .event anyedge, v000001c4ba124310_0, v000001c4ba124ef0_0;
S_000001c4ba0f14d0 .scope module, "u_CU" "CU" 2 36, 5 1 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "INSTRUCTION";
    .port_info 1 /OUTPUT 1 "REGDST";
    .port_info 2 /OUTPUT 1 "JUMP";
    .port_info 3 /OUTPUT 1 "BRANCH";
    .port_info 4 /OUTPUT 1 "MEM_READ";
    .port_info 5 /OUTPUT 1 "MEM_TO_REG";
    .port_info 6 /OUTPUT 2 "ALU_OP";
    .port_info 7 /OUTPUT 1 "MEM_WRITE";
    .port_info 8 /OUTPUT 1 "ALU_SRC";
    .port_info 9 /OUTPUT 1 "REG_WRITE";
P_000001c4ba0f1660 .param/l "R_type" 0 5 19, C4<000000>;
P_000001c4ba0f1698 .param/l "addi" 0 5 20, C4<001000>;
P_000001c4ba0f16d0 .param/l "branch" 0 5 23, C4<000100>;
P_000001c4ba0f1708 .param/l "jump" 0 5 24, C4<000010>;
P_000001c4ba0f1740 .param/l "load" 0 5 21, C4<100011>;
P_000001c4ba0f1778 .param/l "store" 0 5 22, C4<101011>;
v000001c4ba123410_0 .net "ALU_OP", 1 0, L_000001c4ba184800;  alias, 1 drivers
v000001c4ba1234b0_0 .net "ALU_SRC", 0 0, L_000001c4ba184c60;  alias, 1 drivers
v000001c4ba1235f0_0 .net "BRANCH", 0 0, L_000001c4ba185700;  alias, 1 drivers
v000001c4ba123af0_0 .net "INSTRUCTION", 5 0, L_000001c4ba19a260;  1 drivers
v000001c4ba124590_0 .net "JUMP", 0 0, L_000001c4ba1855c0;  alias, 1 drivers
v000001c4ba123eb0_0 .net "MEM_READ", 0 0, L_000001c4ba184440;  alias, 1 drivers
v000001c4ba124810_0 .net "MEM_TO_REG", 0 0, L_000001c4ba184620;  alias, 1 drivers
v000001c4ba123cd0_0 .net "MEM_WRITE", 0 0, L_000001c4ba184bc0;  alias, 1 drivers
v000001c4ba123f50_0 .net "REGDST", 0 0, L_000001c4ba184760;  alias, 1 drivers
v000001c4ba1249f0_0 .net "REG_WRITE", 0 0, L_000001c4ba198e60;  alias, 1 drivers
v000001c4ba124130_0 .net *"_ivl_11", 9 0, v000001c4ba1243b0_0;  1 drivers
v000001c4ba1243b0_0 .var "cu_sig", 9 0;
E_000001c4ba1218d0 .event anyedge, v000001c4ba123af0_0;
L_000001c4ba184760 .part v000001c4ba1243b0_0, 9, 1;
L_000001c4ba1855c0 .part v000001c4ba1243b0_0, 8, 1;
L_000001c4ba185700 .part v000001c4ba1243b0_0, 7, 1;
L_000001c4ba184440 .part v000001c4ba1243b0_0, 6, 1;
L_000001c4ba184620 .part v000001c4ba1243b0_0, 5, 1;
L_000001c4ba184800 .part v000001c4ba1243b0_0, 3, 2;
L_000001c4ba184bc0 .part v000001c4ba1243b0_0, 2, 1;
L_000001c4ba184c60 .part v000001c4ba1243b0_0, 1, 1;
L_000001c4ba198e60 .part v000001c4ba1243b0_0, 0, 1;
S_000001c4ba0e5c00 .scope module, "u_adder" "adder_32bit" 2 16, 3 1 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "O";
v000001c4ba124b30_0 .net "A", 31 0, v000001c4ba182bb0_0;  alias, 1 drivers
L_000001c4bbdf0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c4ba124630_0 .net "B", 31 0, L_000001c4bbdf0088;  1 drivers
v000001c4ba124450_0 .net "O", 31 0, L_000001c4ba185b60;  alias, 1 drivers
L_000001c4ba185b60 .arith/sum 32, v000001c4ba182bb0_0, L_000001c4bbdf0088;
S_000001c4ba0e5d90 .scope module, "u_data_memory" "data_memory" 2 81, 4 34 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "ADDRESS";
    .port_info 2 /INPUT 32 "WRITE_DATA";
    .port_info 3 /INPUT 1 "MEM_WRITE";
    .port_info 4 /INPUT 1 "MEM_READ";
    .port_info 5 /OUTPUT 32 "READ_DATA";
v000001c4ba123730_0 .net "ADDRESS", 31 0, v000001c4ba123a50_0;  alias, 1 drivers
v000001c4ba1248b0_0 .net "CLK", 0 0, v000001c4ba185a20_0;  alias, 1 drivers
v000001c4ba124bd0_0 .net "MEM_READ", 0 0, L_000001c4ba184440;  alias, 1 drivers
v000001c4ba123550_0 .net "MEM_WRITE", 0 0, L_000001c4ba184bc0;  alias, 1 drivers
v000001c4ba124c70_0 .net "READ_DATA", 31 0, L_000001c4ba199c20;  alias, 1 drivers
v000001c4ba124db0_0 .net "WRITE_DATA", 31 0, L_000001c4ba19b740;  alias, 1 drivers
v000001c4ba124e50_0 .net *"_ivl_0", 31 0, L_000001c4ba199ea0;  1 drivers
v000001c4ba123050_0 .net *"_ivl_3", 5 0, L_000001c4ba1994a0;  1 drivers
v000001c4ba118060_0 .net *"_ivl_4", 7 0, L_000001c4ba1992c0;  1 drivers
L_000001c4bbdf01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4ba183ab0_0 .net *"_ivl_7", 1 0, L_000001c4bbdf01a8;  1 drivers
L_000001c4bbdf01f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001c4ba1836f0_0 .net *"_ivl_8", 31 0, L_000001c4bbdf01f0;  1 drivers
v000001c4ba1824d0 .array "ram", 63 0, 31 0;
E_000001c4ba1213d0 .event posedge, v000001c4ba1248b0_0;
L_000001c4ba199ea0 .array/port v000001c4ba1824d0, L_000001c4ba1992c0;
L_000001c4ba1994a0 .part v000001c4ba123a50_0, 0, 6;
L_000001c4ba1992c0 .concat [ 6 2 0 0], L_000001c4ba1994a0, L_000001c4bbdf01a8;
L_000001c4ba199c20 .functor MUXZ 32, L_000001c4bbdf01f0, L_000001c4ba199ea0, L_000001c4ba184440, C4<>;
S_000001c4ba1bd820 .scope module, "u_instruction_memory" "instruction_memory" 2 23, 3 24 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ADDRESS";
    .port_info 1 /OUTPUT 32 "INSTRUCTION";
L_000001c4ba10c190 .functor BUFZ 32, L_000001c4ba185480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c4ba1831f0_0 .net "ADDRESS", 31 0, v000001c4ba182bb0_0;  alias, 1 drivers
v000001c4ba182110_0 .net "INSTRUCTION", 31 0, L_000001c4ba10c190;  alias, 1 drivers
v000001c4ba183510_0 .net *"_ivl_0", 31 0, L_000001c4ba185480;  1 drivers
v000001c4ba1827f0_0 .net *"_ivl_3", 5 0, L_000001c4ba185520;  1 drivers
v000001c4ba182390_0 .net *"_ivl_4", 7 0, L_000001c4ba185de0;  1 drivers
L_000001c4bbdf00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4ba182e30_0 .net *"_ivl_7", 1 0, L_000001c4bbdf00d0;  1 drivers
v000001c4ba182430 .array "rom", 63 0, 31 0;
L_000001c4ba185480 .array/port v000001c4ba182430, L_000001c4ba185de0;
L_000001c4ba185520 .part v000001c4ba182bb0_0, 2, 6;
L_000001c4ba185de0 .concat [ 6 2 0 0], L_000001c4ba185520, L_000001c4bbdf00d0;
S_000001c4ba1bd9b0 .scope module, "u_pc_reg" "pc_reg" 2 19, 3 9 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 32 "PC_NEXT";
    .port_info 3 /OUTPUT 32 "PC";
v000001c4ba183330_0 .net "CLK", 0 0, v000001c4ba185a20_0;  alias, 1 drivers
v000001c4ba182bb0_0 .var "PC", 31 0;
v000001c4ba182cf0_0 .net "PC_NEXT", 31 0, L_000001c4ba198960;  alias, 1 drivers
v000001c4ba182ed0_0 .net "RST", 0 0, v000001c4ba1843a0_0;  alias, 1 drivers
E_000001c4ba121ed0 .event posedge, v000001c4ba182ed0_0, v000001c4ba1248b0_0;
S_000001c4ba0fdfa0 .scope module, "u_register_set" "register_set" 2 54, 5 62 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "READ_REGISTER1";
    .port_info 2 /INPUT 5 "READ_REGISTER2";
    .port_info 3 /INPUT 5 "WRITE_REGISTER";
    .port_info 4 /INPUT 32 "WRITE_DATA";
    .port_info 5 /INPUT 1 "REG_WRITE";
    .port_info 6 /OUTPUT 32 "READ_DATA1";
    .port_info 7 /OUTPUT 32 "READ_DATA2";
L_000001c4ba19ada0 .functor BUFZ 32, L_000001c4ba198b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c4ba19b740 .functor BUFZ 32, L_000001c4ba199040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c4ba1826b0_0 .net "CLK", 0 0, v000001c4ba185a20_0;  alias, 1 drivers
v000001c4ba182890_0 .net "READ_DATA1", 31 0, L_000001c4ba19ada0;  alias, 1 drivers
v000001c4ba183150_0 .net "READ_DATA2", 31 0, L_000001c4ba19b740;  alias, 1 drivers
v000001c4ba183290_0 .net "READ_REGISTER1", 4 0, L_000001c4ba199cc0;  1 drivers
v000001c4ba1833d0_0 .net "READ_REGISTER2", 4 0, L_000001c4ba199b80;  1 drivers
v000001c4ba183c90_0 .net "REG_WRITE", 0 0, L_000001c4ba198e60;  alias, 1 drivers
v000001c4ba182570_0 .net "WRITE_DATA", 31 0, L_000001c4ba19a440;  alias, 1 drivers
v000001c4ba182250_0 .net "WRITE_REGISTER", 4 0, L_000001c4ba198be0;  alias, 1 drivers
v000001c4ba183e70_0 .net *"_ivl_0", 31 0, L_000001c4ba198b40;  1 drivers
v000001c4ba182a70_0 .net *"_ivl_10", 6 0, L_000001c4ba198a00;  1 drivers
L_000001c4bbdf0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4ba1835b0_0 .net *"_ivl_13", 1 0, L_000001c4bbdf0160;  1 drivers
v000001c4ba182f70_0 .net *"_ivl_2", 6 0, L_000001c4ba19a620;  1 drivers
v000001c4ba183470_0 .net *"_ivl_25", 127 0, L_000001c4ba198aa0;  1 drivers
v000001c4ba182930_0 .net *"_ivl_36", 127 0, L_000001c4ba199720;  1 drivers
L_000001c4bbdf0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4ba182070_0 .net *"_ivl_5", 1 0, L_000001c4bbdf0118;  1 drivers
v000001c4ba183d30_0 .net *"_ivl_8", 31 0, L_000001c4ba199040;  1 drivers
v000001c4ba182610_0 .var/i "i", 31 0;
v000001c4ba182d90 .array "r", 31 0, 31 0;
v000001c4ba183dd0_0 .net "r0", 31 0, L_000001c4ba1997c0;  1 drivers
v000001c4ba183650_0 .net "r1", 31 0, L_000001c4ba198f00;  1 drivers
v000001c4ba183010_0 .net "r2", 31 0, L_000001c4ba19a760;  1 drivers
v000001c4ba183f10_0 .net "r3", 31 0, L_000001c4ba199860;  1 drivers
v000001c4ba183790_0 .net "r4", 31 0, L_000001c4ba199680;  1 drivers
v000001c4ba182c50_0 .net "r5", 31 0, L_000001c4ba199400;  1 drivers
v000001c4ba1830b0_0 .net "r6", 31 0, L_000001c4ba199360;  1 drivers
v000001c4ba182750_0 .net "r7", 31 0, L_000001c4ba19a4e0;  1 drivers
L_000001c4ba198b40 .array/port v000001c4ba182d90, L_000001c4ba19a620;
L_000001c4ba19a620 .concat [ 5 2 0 0], L_000001c4ba199cc0, L_000001c4bbdf0118;
L_000001c4ba199040 .array/port v000001c4ba182d90, L_000001c4ba198a00;
L_000001c4ba198a00 .concat [ 5 2 0 0], L_000001c4ba199b80, L_000001c4bbdf0160;
L_000001c4ba1997c0 .part L_000001c4ba198aa0, 96, 32;
L_000001c4ba198f00 .part L_000001c4ba198aa0, 64, 32;
L_000001c4ba19a760 .part L_000001c4ba198aa0, 32, 32;
L_000001c4ba199860 .part L_000001c4ba198aa0, 0, 32;
v000001c4ba182d90_3 .array/port v000001c4ba182d90, 3;
v000001c4ba182d90_2 .array/port v000001c4ba182d90, 2;
v000001c4ba182d90_1 .array/port v000001c4ba182d90, 1;
v000001c4ba182d90_0 .array/port v000001c4ba182d90, 0;
L_000001c4ba198aa0 .concat [ 32 32 32 32], v000001c4ba182d90_3, v000001c4ba182d90_2, v000001c4ba182d90_1, v000001c4ba182d90_0;
L_000001c4ba199680 .part L_000001c4ba199720, 96, 32;
L_000001c4ba199400 .part L_000001c4ba199720, 64, 32;
L_000001c4ba199360 .part L_000001c4ba199720, 32, 32;
L_000001c4ba19a4e0 .part L_000001c4ba199720, 0, 32;
v000001c4ba182d90_7 .array/port v000001c4ba182d90, 7;
v000001c4ba182d90_6 .array/port v000001c4ba182d90, 6;
v000001c4ba182d90_5 .array/port v000001c4ba182d90, 5;
v000001c4ba182d90_4 .array/port v000001c4ba182d90, 4;
L_000001c4ba199720 .concat [ 32 32 32 32], v000001c4ba182d90_7, v000001c4ba182d90_6, v000001c4ba182d90_5, v000001c4ba182d90_4;
S_000001c4ba0fe130 .scope module, "u_sign_extend" "sign_extend" 2 63, 5 96 0, S_000001c4ba126400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "DATA";
    .port_info 1 /OUTPUT 32 "DATA_32BIT";
v000001c4ba183830_0 .net "DATA", 15 0, L_000001c4ba198fa0;  1 drivers
v000001c4ba182b10_0 .net "DATA_32BIT", 31 0, L_000001c4ba199ae0;  alias, 1 drivers
v000001c4ba1838d0_0 .net "MSB", 0 0, L_000001c4ba199220;  1 drivers
v000001c4ba1829d0_0 .net *"_ivl_2", 15 0, L_000001c4ba19a1c0;  1 drivers
L_000001c4ba199220 .part L_000001c4ba198fa0, 15, 1;
LS_000001c4ba19a1c0_0_0 .concat [ 1 1 1 1], L_000001c4ba199220, L_000001c4ba199220, L_000001c4ba199220, L_000001c4ba199220;
LS_000001c4ba19a1c0_0_4 .concat [ 1 1 1 1], L_000001c4ba199220, L_000001c4ba199220, L_000001c4ba199220, L_000001c4ba199220;
LS_000001c4ba19a1c0_0_8 .concat [ 1 1 1 1], L_000001c4ba199220, L_000001c4ba199220, L_000001c4ba199220, L_000001c4ba199220;
LS_000001c4ba19a1c0_0_12 .concat [ 1 1 1 1], L_000001c4ba199220, L_000001c4ba199220, L_000001c4ba199220, L_000001c4ba199220;
L_000001c4ba19a1c0 .concat [ 4 4 4 4], LS_000001c4ba19a1c0_0_0, LS_000001c4ba19a1c0_0_4, LS_000001c4ba19a1c0_0_8, LS_000001c4ba19a1c0_0_12;
L_000001c4ba199ae0 .concat [ 16 16 0 0], L_000001c4ba198fa0, L_000001c4ba19a1c0;
    .scope S_000001c4ba1bd9b0;
T_0 ;
    %wait E_000001c4ba121ed0;
    %load/vec4 v000001c4ba182ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c4ba182bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c4ba182cf0_0;
    %assign/vec4 v000001c4ba182bb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c4ba1bd820;
T_1 ;
    %vpi_call 3 31 "$readmemb", "instruction_memory.dat", v000001c4ba182430 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001c4ba0f14d0;
T_2 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001c4ba1243b0_0, 0, 10;
    %end;
    .thread T_2;
    .scope S_000001c4ba0f14d0;
T_3 ;
    %wait E_000001c4ba1218d0;
    %load/vec4 v000001c4ba123af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 529, 0, 10;
    %assign/vec4 v000001c4ba1243b0_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 67, 64, 10;
    %assign/vec4 v000001c4ba1243b0_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 99, 0, 10;
    %assign/vec4 v000001c4ba1243b0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 550, 544, 10;
    %assign/vec4 v000001c4ba1243b0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 680, 544, 10;
    %assign/vec4 v000001c4ba1243b0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 955, 699, 10;
    %assign/vec4 v000001c4ba1243b0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c4ba0f1340;
T_4 ;
    %wait E_000001c4ba121190;
    %load/vec4 v000001c4ba124310_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c4ba123d70_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c4ba124310_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c4ba123d70_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001c4ba124310_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000001c4ba124ef0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c4ba123d70_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001c4ba123d70_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c4ba123d70_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c4ba123d70_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c4ba123d70_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c4ba0fdfa0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4ba182610_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c4ba182610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c4ba182610_0;
    %store/vec4a v000001c4ba182d90, 4, 0;
    %load/vec4 v000001c4ba182610_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c4ba182610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c4ba0fdfa0;
T_6 ;
    %wait E_000001c4ba1213d0;
    %load/vec4 v000001c4ba183c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001c4ba182570_0;
    %load/vec4 v000001c4ba182250_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c4ba182d90, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c4ba111e90;
T_7 ;
    %wait E_000001c4ba121090;
    %load/vec4 v000001c4ba1230f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v000001c4ba1244f0_0;
    %load/vec4 v000001c4ba1237d0_0;
    %and;
    %store/vec4 v000001c4ba123a50_0, 0, 32;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v000001c4ba1244f0_0;
    %load/vec4 v000001c4ba1237d0_0;
    %or;
    %store/vec4 v000001c4ba123a50_0, 0, 32;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v000001c4ba1244f0_0;
    %load/vec4 v000001c4ba1237d0_0;
    %add;
    %store/vec4 v000001c4ba123a50_0, 0, 32;
    %jmp T_7.16;
T_7.3 ;
    %jmp T_7.16;
T_7.4 ;
    %jmp T_7.16;
T_7.5 ;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v000001c4ba1244f0_0;
    %load/vec4 v000001c4ba1237d0_0;
    %sub;
    %store/vec4 v000001c4ba123a50_0, 0, 32;
    %jmp T_7.16;
T_7.7 ;
    %jmp T_7.16;
T_7.8 ;
    %jmp T_7.16;
T_7.9 ;
    %jmp T_7.16;
T_7.10 ;
    %jmp T_7.16;
T_7.11 ;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v000001c4ba1244f0_0;
    %load/vec4 v000001c4ba1237d0_0;
    %or;
    %inv;
    %store/vec4 v000001c4ba123a50_0, 0, 32;
    %jmp T_7.16;
T_7.13 ;
    %jmp T_7.16;
T_7.14 ;
    %jmp T_7.16;
T_7.15 ;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %load/vec4 v000001c4ba123a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4ba123e10_0, 0, 1;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4ba123e10_0, 0, 1;
T_7.18 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c4ba0e5d90;
T_8 ;
    %vpi_call 4 45 "$readmemh", "data_memory.dat", v000001c4ba1824d0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001c4ba0e5d90;
T_9 ;
    %wait E_000001c4ba1213d0;
    %load/vec4 v000001c4ba123550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001c4ba124db0_0;
    %load/vec4 v000001c4ba123730_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000001c4ba1824d0, 4, 0;
    %vpi_call 4 52 "$writememh", "data_memory_out.dat", v000001c4ba1824d0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c4ba125010;
T_10 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4ba1843a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4ba185a20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4ba1843a0_0, 0, 1;
T_10.0 ;
    %delay 10000, 0;
    %load/vec4 v000001c4ba185a20_0;
    %inv;
    %store/vec4 v000001c4ba185a20_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001c4ba125010;
T_11 ;
    %vpi_call 2 135 "$dumpvars" {0 0 0};
    %delay 5000000, 0;
    %vpi_call 2 137 "$dumpflush" {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\MIPS.v";
    "./fetch.v";
    "./execution.v";
    "./decode.v";
