
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/design_1_v_hdmi_tx_ss_0_0.dcp' for cell 'design_1_i/v_hdmi_tx_ss_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.dcp' for cell 'design_1_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/design_1_vid_phy_controller_0_0.dcp' for cell 'design_1_i/vid_phy_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps8_0_axi_periph_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_4/bd_8000_axi_crossbar_0.dcp' for cell 'design_1_i/v_hdmi_tx_ss_0/inst/axi_crossbar'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_3/bd_8000_util_vector_logic_0_0.dcp' for cell 'design_1_i/v_hdmi_tx_ss_0/inst/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_2/bd_8000_v_axi4s_vid_out_0.dcp' for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0.dcp' for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx'
INFO: [Project 1-454] Reading design checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0.dcp' for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_tc'
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_sync_gtrefclk1_odiv2_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_sync_tx_usrclk_inst
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper.xdc] for cell 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper.xdc] for cell 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc] for cell 'design_1_i/vid_phy_controller_0/inst'
WARNING: [Constraints 18-633] Creating clock design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK with 3 sources. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47]
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc] for cell 'design_1_i/vid_phy_controller_0/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/constrs_1/new/zcu_contraints.xdc]
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/constrs_1/new/zcu_contraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/design_1_v_hdmi_tx_ss_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_2/bd_8000_v_axi4s_vid_out_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_4/bd_8000_axi_crossbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/design_1_vid_phy_controller_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'design_1_i/v_tpg_0/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst'
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[0]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[10]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[12]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[18]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[27]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[9]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[20]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[8]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[7]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[17]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[5]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[4]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[3]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[2]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[28]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[26]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[25]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[24]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[1]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[19]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[16]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[15]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[23]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[22]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[21]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[6]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[14]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[13]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[11]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-252] The BUFG_GT instance 'design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2829.191 ; gain = 624.227 ; free physical = 2215 ; free virtual = 13407
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_1/bd_8000_v_tc_0_clocks.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_2/bd_8000_v_axi4s_vid_out_0_clocks.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_2/bd_8000_v_axi4s_vid_out_0_clocks.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/design_1_vid_phy_controller_0_0_clocks.xdc] for cell 'design_1_i/vid_phy_controller_0/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/design_1_vid_phy_controller_0_0_clocks.xdc] for cell 'design_1_i/vid_phy_controller_0/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RST_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RST_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_RST_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_RST_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b00_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b00_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b01_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b01_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_cplllock_b02_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_qpll0lock_b0_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_qpll0lock_b0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_qpll1lock_b0_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_qpll1lock_b0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b00_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b00_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b01_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b01_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b02_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_rx_done_b02_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b00_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b00_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b01_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b01_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b02_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_reset_tx_done_b02_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b00_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b00_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b01_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b01_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b02_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxpmaresetdone_b02_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txelecidle_b00_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txelecidle_b00_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txelecidle_b01_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txelecidle_b01_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txelecidle_b02_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txelecidle_b02_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b00_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b00_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b01_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b01_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b02_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txphaligndone_b02_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b00_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b00_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b01_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b01_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b02_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txpmaresetdone_b02_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbsforceerr_b00_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbsforceerr_b00_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbsforceerr_b01_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbsforceerr_b01_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbsforceerr_b02_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbsforceerr_b02_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_done_b0_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_done_b0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_error_b0_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_error_b0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_reset_b0_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_reset_b0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_start_b0_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_start_b0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0_common_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0_common_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt0_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt1_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt1_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt2_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_drp_rdy_b0gt2_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_gtwiz_reset_rx_done_out_b0_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_gtwiz_reset_rx_done_out_b0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_gtwiz_reset_tx_done_out_b0_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_gtwiz_reset_tx_done_out_b0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt0inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt0inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt1inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt1inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt2inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_prbserr_out_sync_b0gt2inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b00_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b00_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b01_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b01_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b02_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_rxprbscntreset_b02_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_tx_mmcm_drp_locked_b0_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_single_tx_mmcm_drp_locked_b0_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b02_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b02_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b02_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b02_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b02_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b02_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b02_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b02_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b01_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b01_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b01_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b01_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b01_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b01_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b01_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b01_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b00_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b00_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b00_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b00_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b00_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b00_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b00_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txprbssel_b00_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b02_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b02_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b02_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b02_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b01_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b00_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b00_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b00_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_txbufstatus_b00_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b02_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b01_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxprbssel_b00_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b02_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b02_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b02_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b02_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b02_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b02_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b01_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b01_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b01_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b01_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b01_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b01_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b00_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b00_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b00_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b00_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b00_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/xpm_array_single_rxbufstatus_b00_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[0].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[10].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[11].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[12].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[13].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[14].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[15].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[16].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[17].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[18].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[19].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[1].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[20].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[21].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[22].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[23].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[24].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[25].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[26].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[27].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[28].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[29].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[2].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[30].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[31].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[3].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[4].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[5].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[6].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[7].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[8].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[9].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[0].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[10].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[11].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[12].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[13].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[14].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[15].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[16].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[17].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[18].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[19].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[1].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[20].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[21].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[22].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[23].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[24].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[25].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[26].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[27].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[28].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[29].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[2].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[30].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[31].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[32].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[32].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[3].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[4].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[5].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[6].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[7].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[8].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[9].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[0].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[10].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[11].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[12].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[13].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[14].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[15].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[16].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[17].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[18].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[19].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[1].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[20].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[21].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[22].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[23].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[24].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[25].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[26].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[27].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[28].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[29].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[2].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[30].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
INFO: [Common 17-14] Message 'XPM_CDC_SINGLE: TCL 1000' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[32].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[32].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[32].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[32].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[32].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[32].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_RUN_SYNC_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_RUN_SYNC_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TX_LOCK_CAP_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TX_LOCK_CAP_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_FREQ_CAP_INST/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/RXCLK_FREQ_CAP_INST/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[10].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[10].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[11].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[11].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[12].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[12].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[13].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[13].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[14].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[14].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[15].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[15].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[16].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[16].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[17].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[17].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[18].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[18].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[19].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[19].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[20].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[20].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[21].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[21].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[22].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[22].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[23].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[23].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[24].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[24].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[25].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[25].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[26].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[26].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[27].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[27].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[28].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[28].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[29].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[29].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[2].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[2].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[30].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[30].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[31].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[31].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[3].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[3].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[4].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[4].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[5].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[5].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[6].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[6].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[7].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[7].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[8].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[8].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[9].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/PIO_IN_CAP_INST/gen_xpm_cdc[9].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/HPD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/HPD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CS_CAP_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CS_CAP_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CS_CAP_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CS_CAP_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/GB_INST/CLK_CFG_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/GB_INST/CLK_CFG_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/CLK_CFG_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/CLK_CFG_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/CLK_MODE_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/CLK_CFG_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/CLK_CFG_MODE_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/CTRL_REG_RUN_SYNC_INST/XPM_SINGLE_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/CTRL_REG_RUN_SYNC_INST/XPM_SINGLE_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_UPD_INST/XPM_SINGLE_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_UPD_INST/XPM_SINGLE_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[10].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[10].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[11].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[11].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[12].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[12].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[13].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[13].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[14].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[14].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[15].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[15].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[16].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[16].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[17].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[17].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[18].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[18].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[19].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[19].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[2].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[2].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[3].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[3].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[4].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[4].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[5].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[5].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[6].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[6].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[7].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[7].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[8].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[8].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[9].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_N_CAP_INST/gen_xpm_cdc[9].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[10].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[10].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[11].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[11].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[12].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[12].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[13].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[13].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[14].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[14].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[15].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[15].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[16].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[16].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[17].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[17].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[18].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[18].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[19].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[19].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[1].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[2].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[2].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[3].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[3].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[4].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[4].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[5].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[5].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[6].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[6].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[7].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[7].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[8].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[8].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[9].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_CTS_CAP_INST/gen_xpm_cdc[9].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_PKT_RDY_INST/XPM_SINGLE_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_PKT_RDY_INST/XPM_SINGLE_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_RUN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_RUN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_ACR_ACK_INST/XPM_SINGLE_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_ACR_ACK_INST/XPM_SINGLE_INST'
Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/AXIS_RST_SYNC_INST/XPM_SINGLE_INST'
Finished Sourcing Tcl File [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/AXIS_RST_SYNC_INST/XPM_SINGLE_INST'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_sync_gtrefclk1_odiv2_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_sync_tx_usrclk_inst
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  OBUFTDS => OBUFTDS: 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 45 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 73 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2829.191 ; gain = 1821.207 ; free physical = 2304 ; free virtual = 13398
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-es2'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2893.223 ; gain = 64.027 ; free physical = 2319 ; free virtual = 13390
WARNING: [Constraints 18-633] Creating clock design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK with 3 sources. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47]
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[0]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[10]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[12]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[18]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[27]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[9]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[20]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[8]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[7]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[17]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[5]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[4]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[3]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[2]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[28]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[26]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[25]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[24]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[1]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[19]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[16]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[15]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[23]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[22]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[21]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[6]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[14]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[13]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[11]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-277] The instance 'design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1435d473f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 42 inverter(s) to 5601 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e217ba73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2893.223 ; gain = 0.000 ; free physical = 2158 ; free virtual = 13231

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 5 load pin(s).
INFO: [Opt 31-10] Eliminated 2282 cells.
Phase 2 Constant propagation | Checksum: 131e26919

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2893.223 ; gain = 0.000 ; free physical = 2159 ; free virtual = 13232

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5715 unconnected nets.
INFO: [Opt 31-11] Eliminated 5480 unconnected cells.
Phase 3 Sweep | Checksum: 151f07ff1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2893.223 ; gain = 0.000 ; free physical = 2158 ; free virtual = 13231

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_sync_gtrefclk1_odiv2_inst
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_sync_tx_usrclk_inst
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1479fddbf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2893.223 ; gain = 0.000 ; free physical = 2303 ; free virtual = 13374

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2893.223 ; gain = 0.000 ; free physical = 2303 ; free virtual = 13374
Ending Logic Optimization Task | Checksum: 1479fddbf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2893.223 ; gain = 0.000 ; free physical = 2303 ; free virtual = 13374

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[0]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[1]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[2]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[0]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[10]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[11]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[12]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[13]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[14]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[15]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[16]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[17]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[1]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[2]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[3]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[4]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[5]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[6]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[7]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[8]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[9]' has constant clock net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Constraints 18-633] Creating clock design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK with 3 sources. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47]
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[0]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[10]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[12]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[18]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[27]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[9]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[20]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[8]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[7]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[17]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[5]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[4]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[3]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[2]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[28]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[26]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[25]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[24]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[1]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[19]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[16]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[15]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[23]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[22]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[21]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[6]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[14]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[13]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[11]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1479fddbf

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3228.348 ; gain = 0.000 ; free physical = 1994 ; free virtual = 13066
Ending Power Optimization Task | Checksum: 1479fddbf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.348 ; gain = 335.125 ; free physical = 1994 ; free virtual = 13066
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 241 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3228.348 ; gain = 399.156 ; free physical = 1994 ; free virtual = 13066
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3228.348 ; gain = 0.000 ; free physical = 1989 ; free virtual = 13066
INFO: [Common 17-1381] The checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3228.348 ; gain = 0.000 ; free physical = 1985 ; free virtual = 13064
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3228.348 ; gain = 0.000 ; free physical = 1985 ; free virtual = 13064

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/vid_phy_controller_0/inst/i_0' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[2] {FDCE}
	design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[14] {FDCE}
	design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[9] {FDCE}
	design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[8] {FDCE}
	design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[6] {FDCE}
WARNING: [Constraints 18-633] Creating clock design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK with 3 sources. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47]
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[0]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[10]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[12]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[18]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[27]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[9]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[20]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[8]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[7]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[17]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[5]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[4]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[3]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[2]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[28]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[26]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[25]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[24]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[1]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[19]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[16]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[15]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[23]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[22]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[21]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[6]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[14]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[13]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[11]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 112e544f3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 3615.406 ; gain = 387.059 ; free physical = 1185 ; free virtual = 12592

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1d02f0a97

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 3647.422 ; gain = 419.074 ; free physical = 1183 ; free virtual = 12590

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d02f0a97

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 3647.422 ; gain = 419.074 ; free physical = 1183 ; free virtual = 12590
Phase 1 Placer Initialization | Checksum: 1d02f0a97

Time (s): cpu = 00:01:15 ; elapsed = 00:00:56 . Memory (MB): peak = 3647.422 ; gain = 419.074 ; free physical = 1183 ; free virtual = 12590

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11c783ca2

Time (s): cpu = 00:02:32 ; elapsed = 00:01:25 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1078 ; free virtual = 12487

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c783ca2

Time (s): cpu = 00:02:33 ; elapsed = 00:01:25 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1078 ; free virtual = 12487

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13a79ecd7

Time (s): cpu = 00:02:42 ; elapsed = 00:01:29 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1078 ; free virtual = 12486

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18a90aa3c

Time (s): cpu = 00:02:43 ; elapsed = 00:01:30 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1077 ; free virtual = 12486

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11f1a61cd

Time (s): cpu = 00:02:43 ; elapsed = 00:01:30 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1077 ; free virtual = 12486

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: fc33f227

Time (s): cpu = 00:02:45 ; elapsed = 00:01:31 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1076 ; free virtual = 12484

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: fc33f227

Time (s): cpu = 00:02:45 ; elapsed = 00:01:31 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1076 ; free virtual = 12484

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1bf3f8284

Time (s): cpu = 00:03:03 ; elapsed = 00:01:39 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1180 ; free virtual = 12587

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 176189623

Time (s): cpu = 00:03:04 ; elapsed = 00:01:40 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1180 ; free virtual = 12587

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d09122a4

Time (s): cpu = 00:03:05 ; elapsed = 00:01:41 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1180 ; free virtual = 12587
Phase 3 Detail Placement | Checksum: 1d09122a4

Time (s): cpu = 00:03:06 ; elapsed = 00:01:41 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1180 ; free virtual = 12587

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK with 3 sources. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47]
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[0]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[10]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[12]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[18]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[27]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[9]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[20]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[8]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[7]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[17]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[5]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[4]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[3]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[2]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[28]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[26]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[25]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[24]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[1]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[19]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[16]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[15]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[23]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[22]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[21]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[6]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[14]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[13]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[11]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.525. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f92f7add

Time (s): cpu = 00:03:36 ; elapsed = 00:01:49 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1155 ; free virtual = 12563
Phase 4.1 Post Commit Optimization | Checksum: f92f7add

Time (s): cpu = 00:03:36 ; elapsed = 00:01:49 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1155 ; free virtual = 12562

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f92f7add

Time (s): cpu = 00:03:37 ; elapsed = 00:01:50 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1155 ; free virtual = 12562

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17802e96f

Time (s): cpu = 00:03:39 ; elapsed = 00:01:51 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1152 ; free virtual = 12560

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2021853ba

Time (s): cpu = 00:03:39 ; elapsed = 00:01:51 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1152 ; free virtual = 12559
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2021853ba

Time (s): cpu = 00:03:39 ; elapsed = 00:01:52 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1152 ; free virtual = 12559
Ending Placer Task | Checksum: 1ca3aa2f0

Time (s): cpu = 00:03:39 ; elapsed = 00:01:52 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1152 ; free virtual = 12559
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 306 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:48 ; elapsed = 00:01:55 . Memory (MB): peak = 3703.449 ; gain = 475.102 ; free physical = 1152 ; free virtual = 12559
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3703.449 ; gain = 0.000 ; free physical = 1110 ; free virtual = 12561
INFO: [Common 17-1381] The checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3703.449 ; gain = 0.000 ; free physical = 1141 ; free virtual = 12560
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3703.449 ; gain = 0.000 ; free physical = 1140 ; free virtual = 12559
report_utilization: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3703.449 ; gain = 0.000 ; free physical = 1140 ; free virtual = 12559
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3703.449 ; gain = 0.000 ; free physical = 1139 ; free virtual = 12559
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-es2'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9d57ac70 ConstDB: 0 ShapeSum: ae0f87ee RouteDB: 7ed36e92

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1609986aa

Time (s): cpu = 00:01:48 ; elapsed = 00:01:30 . Memory (MB): peak = 3911.039 ; gain = 207.590 ; free physical = 789 ; free virtual = 12211

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d7563bf0

Time (s): cpu = 00:01:49 ; elapsed = 00:01:30 . Memory (MB): peak = 3911.039 ; gain = 207.590 ; free physical = 789 ; free virtual = 12211

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d7563bf0

Time (s): cpu = 00:01:49 ; elapsed = 00:01:30 . Memory (MB): peak = 3911.039 ; gain = 207.590 ; free physical = 789 ; free virtual = 12211

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d7563bf0

Time (s): cpu = 00:01:49 ; elapsed = 00:01:31 . Memory (MB): peak = 3911.039 ; gain = 207.590 ; free physical = 789 ; free virtual = 12211

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1c7c67532

Time (s): cpu = 00:01:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 758 ; free virtual = 12180

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 15ebec097

Time (s): cpu = 00:02:40 ; elapsed = 00:01:43 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 864 ; free virtual = 12284
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.571  | TNS=0.000  | WHS=-0.492 | THS=-41.596|

Phase 2 Router Initialization | Checksum: 12c25fe7f

Time (s): cpu = 00:03:02 ; elapsed = 00:01:47 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 864 ; free virtual = 12284

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b30c7094

Time (s): cpu = 00:03:19 ; elapsed = 00:01:52 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 862 ; free virtual = 12283

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5543
 Number of Nodes with overlaps = 390
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1352ab3b9

Time (s): cpu = 00:05:05 ; elapsed = 00:02:17 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 862 ; free virtual = 12282
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.944  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1352ab3b9

Time (s): cpu = 00:05:05 ; elapsed = 00:02:17 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 862 ; free virtual = 12282
Phase 4 Rip-up And Reroute | Checksum: 1352ab3b9

Time (s): cpu = 00:05:05 ; elapsed = 00:02:17 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 862 ; free virtual = 12282

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1352ab3b9

Time (s): cpu = 00:05:06 ; elapsed = 00:02:17 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 862 ; free virtual = 12282

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1352ab3b9

Time (s): cpu = 00:05:06 ; elapsed = 00:02:17 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 861 ; free virtual = 12282
Phase 5 Delay and Skew Optimization | Checksum: 1352ab3b9

Time (s): cpu = 00:05:06 ; elapsed = 00:02:18 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 861 ; free virtual = 12282

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1659d9d73

Time (s): cpu = 00:05:16 ; elapsed = 00:02:22 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 812 ; free virtual = 12233
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.944  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18261140c

Time (s): cpu = 00:05:17 ; elapsed = 00:02:23 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 812 ; free virtual = 12234
Phase 6 Post Hold Fix | Checksum: 18261140c

Time (s): cpu = 00:05:17 ; elapsed = 00:02:23 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 812 ; free virtual = 12234

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35155 %
  Global Horizontal Routing Utilization  = 1.37263 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17ef5d06d

Time (s): cpu = 00:05:18 ; elapsed = 00:02:23 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 813 ; free virtual = 12234

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17ef5d06d

Time (s): cpu = 00:05:18 ; elapsed = 00:02:23 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 813 ; free virtual = 12234

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/GTREFCLK10 to physical pin GTHE4_COMMON_X0Y1/COM0_REFCLKOUT0
INFO: [Route 35-467] Router swapped GT pin design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/GTREFCLK11 to physical pin GTHE4_COMMON_X0Y1/COM2_REFCLKOUT0
INFO: [Route 35-467] Router swapped GT pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/GTREFCLK1 to physical pin GTHE4_CHANNEL_X0Y4/MGTREFCLK0
INFO: [Route 35-467] Router swapped GT pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/GTREFCLK1 to physical pin GTHE4_CHANNEL_X0Y5/MGTREFCLK0
INFO: [Route 35-467] Router swapped GT pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/GTREFCLK1 to physical pin GTHE4_CHANNEL_X0Y6/MGTREFCLK0
Phase 9 Depositing Routes | Checksum: 17ef5d06d

Time (s): cpu = 00:05:20 ; elapsed = 00:02:25 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 811 ; free virtual = 12232

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 166e47330

Time (s): cpu = 00:05:30 ; elapsed = 00:02:30 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 811 ; free virtual = 12232
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.944  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 166e47330

Time (s): cpu = 00:05:31 ; elapsed = 00:02:30 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 811 ; free virtual = 12232
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:38 ; elapsed = 00:02:32 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 812 ; free virtual = 12233

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 306 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:46 ; elapsed = 00:02:36 . Memory (MB): peak = 3917.684 ; gain = 214.234 ; free physical = 812 ; free virtual = 12233
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3917.684 ; gain = 0.000 ; free physical = 808 ; free virtual = 12284
INFO: [Common 17-1381] The checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3917.684 ; gain = 0.000 ; free physical = 848 ; free virtual = 12284
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/impl_1/design_1_wrapper_drc_routed.rpt.
WARNING: [Constraints 18-633] Creating clock design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK with 3 sources. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47]
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[0]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[10]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[12]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[18]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[27]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[9]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[20]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[8]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[7]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[17]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[5]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[4]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[3]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[2]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[28]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[26]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[25]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[24]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[1]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[19]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[16]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[15]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[23]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[22]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[21]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[6]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[14]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[13]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[11]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:54 ; elapsed = 00:00:13 . Memory (MB): peak = 3953.699 ; gain = 0.000 ; free physical = 846 ; free virtual = 12282
WARNING: [Constraints 18-633] Creating clock design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK with 3 sources. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47]
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[0]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[10]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[12]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[18]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[27]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[9]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[20]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[8]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[7]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[17]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[5]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[4]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[3]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[2]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[28]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[26]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[25]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[24]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[1]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[19]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[16]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[15]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[23]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[22]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[21]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[6]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[14]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[13]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[11]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Constraints 18-633] Creating clock design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK with 3 sources. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47]
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[0]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[10]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[12]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[18]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[27]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[9]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[20]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[8]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[7]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[17]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[5]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[4]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[3]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[2]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[28]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[26]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[25]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[24]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[1]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[19]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[16]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[15]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[23]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[22]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[21]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[6]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[14]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[13]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[11]_i_1' is not a valid endpoint. [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_hdmi_tx_ss_0_0_1/bd_0/ip/ip_0/bd_8000_v_hdmi_tx_0_core.xdc:11]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 403 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 4159.824 ; gain = 206.125 ; free physical = 599 ; free virtual = 12073
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg-es2'
WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'design_1_v_hdmi_tx_ss_0_0' (bd_8000) was generated using a hardware_evaluation license.
    IP core 'design_1_v_tpg_0_0' (design_1_v_tpg_0_0_v_tpg) was generated using a design_linking license.
    IP core 'bd_8000_v_hdmi_tx_0' (v_hdmi_tx_v1_1_0) was generated using a hardware_evaluation license.
    IP core 'design_1_v_hdmi_tx_ss_0_0' (bd_8000) was generated using a hardware_evaluation license.
    IP core 'design_1_v_tpg_0_0' (design_1_v_tpg_0_0_v_tpg) was generated using a design_linking license.
    IP core 'bd_8000_v_hdmi_tx_0' (v_hdmi_tx_v1_1_0) was generated using a hardware_evaluation license.

Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_206_cast_reg_685_reg input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_206_cast_reg_685_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_62_reg_673_reg input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_62_reg_673_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_62_reg_673_reg input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_62_reg_673_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/p input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-2) Input pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_zec_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p input design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_zec_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/p output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_23_reg_437_reg output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_23_reg_437_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_32_tr_reg_431_reg output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/tmp_32_tr_reg_431_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Mgi_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U/m output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Mgi_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-3) PREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p output design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_62_reg_673_reg multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_62_reg_673_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U42/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Bew_U43/design_1_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_wdI_U38/design_1_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/p multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_yd2_U40/design_1_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Mgi_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U/m multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Mgi_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-4) MREG Output pipelining - DSP design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p multiplier stage design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_mac_muladd_Ngs_U62/design_1_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk is a gated clock net sourced by a combinational pin design_1_i/vid_phy_controller_0/inst/i_0/O, cell design_1_i/vid_phy_controller_0/inst/i_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT design_1_i/vid_phy_controller_0/inst/i_0 is driving clock pin of 24 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[2] {FDCE}
    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[14] {FDCE}
    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[9] {FDCE}
    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[8] {FDCE}
    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/druclk_freq_cnt_reg[6] {FDCE}

WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 51 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb (the first 15 of 51 listed).
INFO: [DRC 23-20] Rule violation (REQP-1858) RAMB36E2_writefirst_collision_advisory - Synchronous clocking is detected for BRAM (design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 25 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 18 23:00:43 2017. For additional details about this file, please refer to the WebTalk help file at /Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 429 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 4526.668 ; gain = 366.844 ; free physical = 253 ; free virtual = 11722
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 23:00:43 2017...
