#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24183a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2418530 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2426a90 .functor NOT 1, L_0x2453590, C4<0>, C4<0>, C4<0>;
L_0x24532f0 .functor XOR 1, L_0x2453190, L_0x2453250, C4<0>, C4<0>;
L_0x2453480 .functor XOR 1, L_0x24532f0, L_0x24533b0, C4<0>, C4<0>;
v0x244e040_0 .net *"_ivl_10", 0 0, L_0x24533b0;  1 drivers
v0x244e140_0 .net *"_ivl_12", 0 0, L_0x2453480;  1 drivers
v0x244e220_0 .net *"_ivl_2", 0 0, L_0x244fd50;  1 drivers
v0x244e2e0_0 .net *"_ivl_4", 0 0, L_0x2453190;  1 drivers
v0x244e3c0_0 .net *"_ivl_6", 0 0, L_0x2453250;  1 drivers
v0x244e4f0_0 .net *"_ivl_8", 0 0, L_0x24532f0;  1 drivers
v0x244e5d0_0 .net "a", 0 0, v0x244a100_0;  1 drivers
v0x244e670_0 .net "b", 0 0, v0x244a1a0_0;  1 drivers
v0x244e710_0 .net "c", 0 0, v0x244a240_0;  1 drivers
v0x244e7b0_0 .var "clk", 0 0;
v0x244e850_0 .net "d", 0 0, v0x244a380_0;  1 drivers
v0x244e8f0_0 .net "q_dut", 0 0, L_0x2453030;  1 drivers
v0x244e990_0 .net "q_ref", 0 0, L_0x2403ea0;  1 drivers
v0x244ea30_0 .var/2u "stats1", 159 0;
v0x244ead0_0 .var/2u "strobe", 0 0;
v0x244eb70_0 .net "tb_match", 0 0, L_0x2453590;  1 drivers
v0x244ec30_0 .net "tb_mismatch", 0 0, L_0x2426a90;  1 drivers
v0x244ecf0_0 .net "wavedrom_enable", 0 0, v0x244a470_0;  1 drivers
v0x244ed90_0 .net "wavedrom_title", 511 0, v0x244a510_0;  1 drivers
L_0x244fd50 .concat [ 1 0 0 0], L_0x2403ea0;
L_0x2453190 .concat [ 1 0 0 0], L_0x2403ea0;
L_0x2453250 .concat [ 1 0 0 0], L_0x2453030;
L_0x24533b0 .concat [ 1 0 0 0], L_0x2403ea0;
L_0x2453590 .cmp/eeq 1, L_0x244fd50, L_0x2453480;
S_0x24186c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2418530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2403ea0 .functor OR 1, v0x244a240_0, v0x244a1a0_0, C4<0>, C4<0>;
v0x2426d00_0 .net "a", 0 0, v0x244a100_0;  alias, 1 drivers
v0x2426da0_0 .net "b", 0 0, v0x244a1a0_0;  alias, 1 drivers
v0x2403ff0_0 .net "c", 0 0, v0x244a240_0;  alias, 1 drivers
v0x2404090_0 .net "d", 0 0, v0x244a380_0;  alias, 1 drivers
v0x2449700_0 .net "q", 0 0, L_0x2403ea0;  alias, 1 drivers
S_0x24498b0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2418530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x244a100_0 .var "a", 0 0;
v0x244a1a0_0 .var "b", 0 0;
v0x244a240_0 .var "c", 0 0;
v0x244a2e0_0 .net "clk", 0 0, v0x244e7b0_0;  1 drivers
v0x244a380_0 .var "d", 0 0;
v0x244a470_0 .var "wavedrom_enable", 0 0;
v0x244a510_0 .var "wavedrom_title", 511 0;
E_0x2413500/0 .event negedge, v0x244a2e0_0;
E_0x2413500/1 .event posedge, v0x244a2e0_0;
E_0x2413500 .event/or E_0x2413500/0, E_0x2413500/1;
E_0x2413750 .event posedge, v0x244a2e0_0;
E_0x23fc9f0 .event negedge, v0x244a2e0_0;
S_0x2449c00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24498b0;
 .timescale -12 -12;
v0x2449e00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2449f00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24498b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x244a670 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2418530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2418e20 .functor NOT 1, v0x244a100_0, C4<0>, C4<0>, C4<0>;
L_0x2426b00 .functor NOT 1, v0x244a1a0_0, C4<0>, C4<0>, C4<0>;
L_0x244f040 .functor AND 1, L_0x2418e20, L_0x2426b00, C4<1>, C4<1>;
L_0x244f0e0 .functor NOT 1, v0x244a240_0, C4<0>, C4<0>, C4<0>;
L_0x244f180 .functor AND 1, L_0x244f040, L_0x244f0e0, C4<1>, C4<1>;
L_0x244f240 .functor AND 1, L_0x244f180, v0x244a380_0, C4<1>, C4<1>;
L_0x244f3d0 .functor NOT 1, v0x244a100_0, C4<0>, C4<0>, C4<0>;
L_0x244f440 .functor NOT 1, v0x244a1a0_0, C4<0>, C4<0>, C4<0>;
L_0x244f500 .functor AND 1, L_0x244f3d0, L_0x244f440, C4<1>, C4<1>;
L_0x244f5c0 .functor AND 1, L_0x244f500, v0x244a240_0, C4<1>, C4<1>;
L_0x244f6e0 .functor NOT 1, v0x244a380_0, C4<0>, C4<0>, C4<0>;
L_0x244f750 .functor AND 1, L_0x244f5c0, L_0x244f6e0, C4<1>, C4<1>;
L_0x244f880 .functor OR 1, L_0x244f240, L_0x244f750, C4<0>, C4<0>;
L_0x244f990 .functor NOT 1, v0x244a100_0, C4<0>, C4<0>, C4<0>;
L_0x244f810 .functor AND 1, L_0x244f990, v0x244a1a0_0, C4<1>, C4<1>;
L_0x244fad0 .functor NOT 1, v0x244a240_0, C4<0>, C4<0>, C4<0>;
L_0x244fbd0 .functor AND 1, L_0x244f810, L_0x244fad0, C4<1>, C4<1>;
L_0x244fce0 .functor NOT 1, v0x244a380_0, C4<0>, C4<0>, C4<0>;
L_0x244fdf0 .functor AND 1, L_0x244fbd0, L_0x244fce0, C4<1>, C4<1>;
L_0x244ff00 .functor OR 1, L_0x244f880, L_0x244fdf0, C4<0>, C4<0>;
L_0x24500c0 .functor NOT 1, v0x244a100_0, C4<0>, C4<0>, C4<0>;
L_0x2450130 .functor AND 1, L_0x24500c0, v0x244a1a0_0, C4<1>, C4<1>;
L_0x24503c0 .functor NOT 1, v0x244a240_0, C4<0>, C4<0>, C4<0>;
L_0x2450540 .functor AND 1, L_0x2450130, L_0x24503c0, C4<1>, C4<1>;
L_0x2450720 .functor AND 1, L_0x2450540, v0x244a380_0, C4<1>, C4<1>;
L_0x24507e0 .functor OR 1, L_0x244ff00, L_0x2450720, C4<0>, C4<0>;
L_0x24509d0 .functor NOT 1, v0x244a100_0, C4<0>, C4<0>, C4<0>;
L_0x2450b50 .functor AND 1, L_0x24509d0, v0x244a1a0_0, C4<1>, C4<1>;
L_0x2450d00 .functor AND 1, L_0x2450b50, v0x244a240_0, C4<1>, C4<1>;
L_0x2450dc0 .functor NOT 1, v0x244a380_0, C4<0>, C4<0>, C4<0>;
L_0x2451040 .functor AND 1, L_0x2450d00, L_0x2450dc0, C4<1>, C4<1>;
L_0x2451150 .functor OR 1, L_0x24507e0, L_0x2451040, C4<0>, C4<0>;
L_0x2451370 .functor NOT 1, v0x244a1a0_0, C4<0>, C4<0>, C4<0>;
L_0x24513e0 .functor AND 1, v0x244a100_0, L_0x2451370, C4<1>, C4<1>;
L_0x24515c0 .functor AND 1, L_0x24513e0, v0x244a240_0, C4<1>, C4<1>;
L_0x2451680 .functor NOT 1, v0x244a380_0, C4<0>, C4<0>, C4<0>;
L_0x2451820 .functor AND 1, L_0x24515c0, L_0x2451680, C4<1>, C4<1>;
L_0x2451930 .functor OR 1, L_0x2451150, L_0x2451820, C4<0>, C4<0>;
L_0x2451b80 .functor NOT 1, v0x244a1a0_0, C4<0>, C4<0>, C4<0>;
L_0x2451bf0 .functor AND 1, v0x244a100_0, L_0x2451b80, C4<1>, C4<1>;
L_0x2451e00 .functor AND 1, L_0x2451bf0, v0x244a240_0, C4<1>, C4<1>;
L_0x2451ec0 .functor AND 1, L_0x2451e00, v0x244a380_0, C4<1>, C4<1>;
L_0x24520e0 .functor OR 1, L_0x2451930, L_0x2451ec0, C4<0>, C4<0>;
L_0x24521f0 .functor AND 1, v0x244a100_0, v0x244a1a0_0, C4<1>, C4<1>;
L_0x24523d0 .functor NOT 1, v0x244a240_0, C4<0>, C4<0>, C4<0>;
L_0x2452440 .functor AND 1, L_0x24521f0, L_0x24523d0, C4<1>, C4<1>;
L_0x24526d0 .functor NOT 1, v0x244a380_0, C4<0>, C4<0>, C4<0>;
L_0x2452740 .functor AND 1, L_0x2452440, L_0x24526d0, C4<1>, C4<1>;
L_0x24529e0 .functor OR 1, L_0x24520e0, L_0x2452740, C4<0>, C4<0>;
L_0x2452af0 .functor AND 1, v0x244a100_0, v0x244a1a0_0, C4<1>, C4<1>;
L_0x2452d00 .functor AND 1, L_0x2452af0, v0x244a240_0, C4<1>, C4<1>;
L_0x2452dc0 .functor AND 1, L_0x2452d00, v0x244a380_0, C4<1>, C4<1>;
L_0x2453030 .functor OR 1, L_0x24529e0, L_0x2452dc0, C4<0>, C4<0>;
v0x244a960_0 .net *"_ivl_0", 0 0, L_0x2418e20;  1 drivers
v0x244aa40_0 .net *"_ivl_10", 0 0, L_0x244f240;  1 drivers
v0x244ab20_0 .net *"_ivl_100", 0 0, L_0x2452d00;  1 drivers
v0x244ac10_0 .net *"_ivl_102", 0 0, L_0x2452dc0;  1 drivers
v0x244acf0_0 .net *"_ivl_12", 0 0, L_0x244f3d0;  1 drivers
v0x244ae20_0 .net *"_ivl_14", 0 0, L_0x244f440;  1 drivers
v0x244af00_0 .net *"_ivl_16", 0 0, L_0x244f500;  1 drivers
v0x244afe0_0 .net *"_ivl_18", 0 0, L_0x244f5c0;  1 drivers
v0x244b0c0_0 .net *"_ivl_2", 0 0, L_0x2426b00;  1 drivers
v0x244b1a0_0 .net *"_ivl_20", 0 0, L_0x244f6e0;  1 drivers
v0x244b280_0 .net *"_ivl_22", 0 0, L_0x244f750;  1 drivers
v0x244b360_0 .net *"_ivl_24", 0 0, L_0x244f880;  1 drivers
v0x244b440_0 .net *"_ivl_26", 0 0, L_0x244f990;  1 drivers
v0x244b520_0 .net *"_ivl_28", 0 0, L_0x244f810;  1 drivers
v0x244b600_0 .net *"_ivl_30", 0 0, L_0x244fad0;  1 drivers
v0x244b6e0_0 .net *"_ivl_32", 0 0, L_0x244fbd0;  1 drivers
v0x244b7c0_0 .net *"_ivl_34", 0 0, L_0x244fce0;  1 drivers
v0x244b8a0_0 .net *"_ivl_36", 0 0, L_0x244fdf0;  1 drivers
v0x244b980_0 .net *"_ivl_38", 0 0, L_0x244ff00;  1 drivers
v0x244ba60_0 .net *"_ivl_4", 0 0, L_0x244f040;  1 drivers
v0x244bb40_0 .net *"_ivl_40", 0 0, L_0x24500c0;  1 drivers
v0x244bc20_0 .net *"_ivl_42", 0 0, L_0x2450130;  1 drivers
v0x244bd00_0 .net *"_ivl_44", 0 0, L_0x24503c0;  1 drivers
v0x244bde0_0 .net *"_ivl_46", 0 0, L_0x2450540;  1 drivers
v0x244bec0_0 .net *"_ivl_48", 0 0, L_0x2450720;  1 drivers
v0x244bfa0_0 .net *"_ivl_50", 0 0, L_0x24507e0;  1 drivers
v0x244c080_0 .net *"_ivl_52", 0 0, L_0x24509d0;  1 drivers
v0x244c160_0 .net *"_ivl_54", 0 0, L_0x2450b50;  1 drivers
v0x244c240_0 .net *"_ivl_56", 0 0, L_0x2450d00;  1 drivers
v0x244c320_0 .net *"_ivl_58", 0 0, L_0x2450dc0;  1 drivers
v0x244c400_0 .net *"_ivl_6", 0 0, L_0x244f0e0;  1 drivers
v0x244c4e0_0 .net *"_ivl_60", 0 0, L_0x2451040;  1 drivers
v0x244c5c0_0 .net *"_ivl_62", 0 0, L_0x2451150;  1 drivers
v0x244c8b0_0 .net *"_ivl_64", 0 0, L_0x2451370;  1 drivers
v0x244c990_0 .net *"_ivl_66", 0 0, L_0x24513e0;  1 drivers
v0x244ca70_0 .net *"_ivl_68", 0 0, L_0x24515c0;  1 drivers
v0x244cb50_0 .net *"_ivl_70", 0 0, L_0x2451680;  1 drivers
v0x244cc30_0 .net *"_ivl_72", 0 0, L_0x2451820;  1 drivers
v0x244cd10_0 .net *"_ivl_74", 0 0, L_0x2451930;  1 drivers
v0x244cdf0_0 .net *"_ivl_76", 0 0, L_0x2451b80;  1 drivers
v0x244ced0_0 .net *"_ivl_78", 0 0, L_0x2451bf0;  1 drivers
v0x244cfb0_0 .net *"_ivl_8", 0 0, L_0x244f180;  1 drivers
v0x244d090_0 .net *"_ivl_80", 0 0, L_0x2451e00;  1 drivers
v0x244d170_0 .net *"_ivl_82", 0 0, L_0x2451ec0;  1 drivers
v0x244d250_0 .net *"_ivl_84", 0 0, L_0x24520e0;  1 drivers
v0x244d330_0 .net *"_ivl_86", 0 0, L_0x24521f0;  1 drivers
v0x244d410_0 .net *"_ivl_88", 0 0, L_0x24523d0;  1 drivers
v0x244d4f0_0 .net *"_ivl_90", 0 0, L_0x2452440;  1 drivers
v0x244d5d0_0 .net *"_ivl_92", 0 0, L_0x24526d0;  1 drivers
v0x244d6b0_0 .net *"_ivl_94", 0 0, L_0x2452740;  1 drivers
v0x244d790_0 .net *"_ivl_96", 0 0, L_0x24529e0;  1 drivers
v0x244d870_0 .net *"_ivl_98", 0 0, L_0x2452af0;  1 drivers
v0x244d950_0 .net "a", 0 0, v0x244a100_0;  alias, 1 drivers
v0x244d9f0_0 .net "b", 0 0, v0x244a1a0_0;  alias, 1 drivers
v0x244dae0_0 .net "c", 0 0, v0x244a240_0;  alias, 1 drivers
v0x244dbd0_0 .net "d", 0 0, v0x244a380_0;  alias, 1 drivers
v0x244dcc0_0 .net "q", 0 0, L_0x2453030;  alias, 1 drivers
S_0x244de20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2418530;
 .timescale -12 -12;
E_0x24132a0 .event anyedge, v0x244ead0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x244ead0_0;
    %nor/r;
    %assign/vec4 v0x244ead0_0, 0;
    %wait E_0x24132a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24498b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244a380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244a240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244a1a0_0, 0;
    %assign/vec4 v0x244a100_0, 0;
    %wait E_0x23fc9f0;
    %wait E_0x2413750;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244a380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244a240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244a1a0_0, 0;
    %assign/vec4 v0x244a100_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2413500;
    %load/vec4 v0x244a100_0;
    %load/vec4 v0x244a1a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x244a240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x244a380_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244a380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244a240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244a1a0_0, 0;
    %assign/vec4 v0x244a100_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2449f00;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2413500;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x244a380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244a240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244a1a0_0, 0;
    %assign/vec4 v0x244a100_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2418530;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244e7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244ead0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2418530;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x244e7b0_0;
    %inv;
    %store/vec4 v0x244e7b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2418530;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x244a2e0_0, v0x244ec30_0, v0x244e5d0_0, v0x244e670_0, v0x244e710_0, v0x244e850_0, v0x244e990_0, v0x244e8f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2418530;
T_7 ;
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2418530;
T_8 ;
    %wait E_0x2413500;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x244ea30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244ea30_0, 4, 32;
    %load/vec4 v0x244eb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244ea30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x244ea30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244ea30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x244e990_0;
    %load/vec4 v0x244e990_0;
    %load/vec4 v0x244e8f0_0;
    %xor;
    %load/vec4 v0x244e990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244ea30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x244ea30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244ea30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit4/iter0/response26/top_module.sv";
