{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770303041385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770303041385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  5 09:50:41 2026 " "Processing started: Thu Feb  5 09:50:41 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770303041385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303041385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3b -c lab3b " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3b -c lab3b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303041386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770303041638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770303041638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU_8.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_8.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_b-behavior " "Found design unit 1: lab3_b-behavior" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049081 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_b " "Found entity 1: lab3_b" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSeg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenSeg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg_8bit-behaviour " "Found design unit 1: sevenSeg_8bit-behaviour" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049083 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg_8bit " "Found entity 1: sevenSeg_8bit" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8bit-Behavior " "Found design unit 1: ALU_8bit-Behavior" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049085 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8bit " "Found entity 1: ALU_8bit" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8-Behavior " "Found design unit 1: adder8-Behavior" {  } { { "adder8.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049087 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-Behavior " "Found design unit 1: adder4-Behavior" {  } { { "adder4.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049090 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770303049090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_b " "Elaborating entity \"lab3_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770303049244 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8..2\] lab3_b.vhd(23) " "Using initial value X (don't care) for net \"LEDG\[8..2\]\" at lab3_b.vhd(23)" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049245 "|lab3_b"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17\] lab3_b.vhd(25) " "Using initial value X (don't care) for net \"LEDR\[17\]\" at lab3_b.vhd(25)" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049245 "|lab3_b"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[15..14\] lab3_b.vhd(25) " "Using initial value X (don't care) for net \"LEDR\[15..14\]\" at lab3_b.vhd(25)" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049245 "|lab3_b"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[12..0\] lab3_b.vhd(25) " "Using initial value X (don't care) for net \"LEDR\[12..0\]\" at lab3_b.vhd(25)" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049245 "|lab3_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg_8bit sevenSeg_8bit:sevSeg_driver_A " "Elaborating entity \"sevenSeg_8bit\" for hierarchy \"sevenSeg_8bit:sevSeg_driver_A\"" {  } { { "lab3_b.vhd" "sevSeg_driver_A" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770303049247 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal sevenSeg_8bit.vhd(50) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(50): signal \"numVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049247 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal2 sevenSeg_8bit.vhd(51) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(51): signal \"numVal2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal2 sevenSeg_8bit.vhd(52) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(52): signal \"numVal2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal sevenSeg_8bit.vhd(54) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(54): signal \"numVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numVal sevenSeg_8bit.vhd(55) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(55): signal \"numVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numVal2 sevenSeg_8bit.vhd(46) " "VHDL Process Statement warning at sevenSeg_8bit.vhd(46): inferring latch(es) for signal or variable \"numVal2\", which holds its previous value in one or more paths through the process" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[0\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[0\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[1\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[1\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[2\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[2\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[3\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[3\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[4\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[4\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[5\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[5\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numVal2\[6\] sevenSeg_8bit.vhd(46) " "Inferred latch for \"numVal2\[6\]\" at sevenSeg_8bit.vhd(46)" {  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303049248 "|lab3_b|sevenSeg_8bit:sevSeg_driver_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8bit ALU_8bit:the_ALU " "Elaborating entity \"ALU_8bit\" for hierarchy \"ALU_8bit:the_ALU\"" {  } { { "lab3_b.vhd" "the_ALU" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770303049250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_add ALU_8bit.vhd(50) " "VHDL Process Statement warning at ALU_8bit.vhd(50): signal \"result_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049251 "|lab3_b|ALU_8bit:the_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ALU_8bit.vhd(51) " "VHDL Process Statement warning at ALU_8bit.vhd(51): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049251 "|lab3_b|ALU_8bit:the_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sub ALU_8bit.vhd(56) " "VHDL Process Statement warning at ALU_8bit.vhd(56): signal \"result_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049251 "|lab3_b|ALU_8bit:the_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ALU_8bit.vhd(57) " "VHDL Process Statement warning at ALU_8bit.vhd(57): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049251 "|lab3_b|ALU_8bit:the_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s ALU_8bit.vhd(69) " "VHDL Process Statement warning at ALU_8bit.vhd(69): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1770303049251 "|lab3_b|ALU_8bit:the_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 ALU_8bit:the_ALU\|adder8:add0 " "Elaborating entity \"adder8\" for hierarchy \"ALU_8bit:the_ALU\|adder8:add0\"" {  } { { "ALU_8bit.vhd" "add0" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/ALU_8bit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770303049252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 ALU_8bit:the_ALU\|adder8:add0\|adder4:stage0 " "Elaborating entity \"adder4\" for hierarchy \"ALU_8bit:the_ALU\|adder8:add0\|adder4:stage0\"" {  } { { "adder8.vhd" "stage0" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/adder8.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770303049253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSeg_8bit:sevSeg_driver_ALU\|numVal2\[0\] " "Latch sevenSeg_8bit:sevSeg_driver_ALU\|numVal2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1770303049829 ""}  } { { "sevenSeg_8bit.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/sevenSeg_8bit.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1770303049829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "lab3_b.vhd" "" { Text "/home/student1/vlelikov/courses/coe608/labs/lab3b/lab3_b.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770303049858 "|lab3_b|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1770303049858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770303049898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770303050642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770303050642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770303050907 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770303050907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770303050907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770303050907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1530 " "Peak virtual memory: 1530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770303051009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  5 09:50:51 2026 " "Processing ended: Thu Feb  5 09:50:51 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770303051009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770303051009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770303051009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770303051009 ""}
