#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Jun 16 14:10:15 2018
# Process ID: 4380
# Current directory: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8140 C:\Users\dr\GitHub\uEVB\Sample-Projects\Project-0\FPGA\source\uEVB.xpr
# Log file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/vivado.log
# Journal file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_nets xdma_0_axi_aclk] [get_bd_nets mig_7series_0_ui_clk] [get_bd_nets xdma_0_axi_aresetn] [get_bd_intf_nets xdma_0_M_AXI] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
connect_bd_intf_net [get_bd_intf_pins xdma_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins xdma_0/axi_aclk] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_pins xdma_0/axi_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins axi_interconnect_0/M00_ACLK]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.ENABLE_ADVANCED_OPTIONS {0}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins util_ds_buf/IBUF_OUT]
connect_bd_net [get_bd_ports pci_reset] [get_bd_pins axi_interconnect_0/ARESETN]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_nets pci_reset_1]
validate_bd_design
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
set_property location {3.5 970 483} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins axi_interconnect_0/M00_ARESETN]
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins mig_7series_0/sys_rst] [get_bd_pins xdma_0/axi_aresetn]
validate_bd_design
connect_bd_net [get_bd_ports pci_reset] [get_bd_pins xdma_0/sys_rst_n]
validate_bd_design
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
launch_runs impl_1 -to_step write_bitstream -jobs 2
reset_run synth_1
reset_run Top_auto_cc_0_synth_1
connect_bd_net [get_bd_ports pci_reset] [get_bd_pins LED_BLINKER/RESET_L]
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {LED_BLINKER}]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_ports pcie_clkreq_l] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_ports LED_A4] [get_bd_pins LED_BLINKER1/LED_ON_L]
connect_bd_net [get_bd_pins LED_BLINKER1/CLK] [get_bd_pins util_vector_logic_0/Res]
undo
copy_bd_objs /  [get_bd_cells {util_ds_buf}]
undo
copy_bd_objs /  [get_bd_cells {util_ds_buf}]
set_property -dict [list CONFIG.C_BUF_TYPE {IBUFDS}] [get_bd_cells util_ds_buf1]
delete_bd_objs [get_bd_cells util_ds_buf1]
regenerate_bd_layout
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins LED_BLINKER1/CLK]
connect_bd_net [get_bd_pins LED_BLINKER1/RESET_L] [get_bd_pins xdma_0/axi_aresetn]
connect_bd_net [get_bd_pins mig_7series_0/init_calib_complete] [get_bd_pins LED_BLINKER1/OK]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
launch_runs impl_1 -to_step write_bitstream -jobs 2
close_bd_design [get_bd_designs Top]
write_cfgmem  -format mcs -size 16 -interface SPIx4 -force -loadbit {up 0x00000000 "C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/uEVB-TnD.runs/impl_1/design_1_wrapper.bit" } -file "C:/Users/dr/GitHub/uEVB/Sample-Projects/TnD/mcs/out.mcs"
