
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F9)
	S12= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F13)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F14)
	S17= ICache.Hit=>CU_IF.ICacheHit                            Premise(F15)
	S18= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F19)
	S22= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F20)
	S23= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F21)
	S24= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F22)
	S25= ICache.Hit=>FU.ICacheHit                               Premise(F23)
	S26= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F24)
	S27= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F25)
	S28= IR_EX.Out=>FU.IR_EX                                    Premise(F26)
	S29= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F27)
	S30= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F28)
	S31= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F29)
	S32= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F30)
	S33= ALU.Out=>FU.InEX                                       Premise(F31)
	S34= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F32)
	S35= IMMU.Addr=>IAddrReg.In                                 Premise(F33)
	S36= PC.Out=>ICache.IEA                                     Premise(F34)
	S37= ICache.IEA=addr                                        Path(S5,S36)
	S38= ICache.Hit=ICacheHit(addr)                             ICache-Search(S37)
	S39= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S37,S3)
	S40= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S38,S17)
	S41= FU.ICacheHit=ICacheHit(addr)                           Path(S38,S25)
	S42= ICache.Out=>ICacheReg.In                               Premise(F35)
	S43= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S39,S42)
	S44= PC.Out=>IMMU.IEA                                       Premise(F36)
	S45= IMMU.IEA=addr                                          Path(S5,S44)
	S46= CP0.ASID=>IMMU.PID                                     Premise(F37)
	S47= IMMU.PID=pid                                           Path(S4,S46)
	S48= IMMU.Addr={pid,addr}                                   IMMU-Search(S47,S45)
	S49= IAddrReg.In={pid,addr}                                 Path(S48,S35)
	S50= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S47,S45)
	S51= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S50,S18)
	S52= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F38)
	S53= ICache.Out=>IR_ID.In                                   Premise(F39)
	S54= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S39,S53)
	S55= ICache.Out=>IR_IMMU.In                                 Premise(F40)
	S56= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S39,S55)
	S57= IR_EX.Out=>IR_MEM.In                                   Premise(F41)
	S58= IR_DMMU2.Out=>IR_WB.In                                 Premise(F42)
	S59= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F43)
	S60= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F44)
	S61= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F45)
	S62= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F46)
	S63= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F47)
	S64= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F48)
	S65= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F49)
	S66= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F50)
	S67= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F51)
	S68= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F52)
	S69= IR_EX.Out31_26=>CU_EX.Op                               Premise(F53)
	S70= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F54)
	S71= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F55)
	S72= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F56)
	S73= IR_ID.Out31_26=>CU_ID.Op                               Premise(F57)
	S74= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F58)
	S75= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F59)
	S76= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F60)
	S77= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F61)
	S78= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F62)
	S79= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F63)
	S80= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F64)
	S81= IR_WB.Out31_26=>CU_WB.Op                               Premise(F65)
	S82= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F66)
	S83= CtrlA_EX=0                                             Premise(F67)
	S84= CtrlB_EX=0                                             Premise(F68)
	S85= CtrlALUOut_MEM=0                                       Premise(F69)
	S86= CtrlALUOut_DMMU1=0                                     Premise(F70)
	S87= CtrlALUOut_DMMU2=0                                     Premise(F71)
	S88= CtrlALUOut_WB=0                                        Premise(F72)
	S89= CtrlA_MEM=0                                            Premise(F73)
	S90= CtrlA_WB=0                                             Premise(F74)
	S91= CtrlB_MEM=0                                            Premise(F75)
	S92= CtrlB_WB=0                                             Premise(F76)
	S93= CtrlICache=0                                           Premise(F77)
	S94= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S93)
	S95= CtrlIMMU=0                                             Premise(F78)
	S96= CtrlIR_DMMU1=0                                         Premise(F79)
	S97= CtrlIR_DMMU2=0                                         Premise(F80)
	S98= CtrlIR_EX=0                                            Premise(F81)
	S99= CtrlIR_ID=1                                            Premise(F82)
	S100= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S54,S99)
	S101= CtrlIR_IMMU=0                                         Premise(F83)
	S102= CtrlIR_MEM=0                                          Premise(F84)
	S103= CtrlIR_WB=0                                           Premise(F85)
	S104= CtrlGPR=0                                             Premise(F86)
	S105= CtrlIAddrReg=0                                        Premise(F87)
	S106= CtrlPC=0                                              Premise(F88)
	S107= CtrlPCInc=1                                           Premise(F89)
	S108= PC[Out]=addr+4                                        PC-Inc(S1,S106,S107)
	S109= PC[CIA]=addr                                          PC-Inc(S1,S106,S107)
	S110= CtrlIMem=0                                            Premise(F90)
	S111= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S110)
	S112= CtrlICacheReg=0                                       Premise(F91)
	S113= CtrlASIDIn=0                                          Premise(F92)
	S114= CtrlCP0=0                                             Premise(F93)
	S115= CP0[ASID]=pid                                         CP0-Hold(S0,S114)
	S116= CtrlEPCIn=0                                           Premise(F94)
	S117= CtrlExCodeIn=0                                        Premise(F95)
	S118= CtrlIRMux=0                                           Premise(F96)
	S119= GPR[rS]=a                                             Premise(F97)
	S120= GPR[rT]=b                                             Premise(F98)

ID	S121= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S100)
	S122= IR_ID.Out31_26=0                                      IR-Out(S100)
	S123= IR_ID.Out25_21=rS                                     IR-Out(S100)
	S124= IR_ID.Out20_16=rT                                     IR-Out(S100)
	S125= IR_ID.Out15_11=rD                                     IR-Out(S100)
	S126= IR_ID.Out10_6=0                                       IR-Out(S100)
	S127= IR_ID.Out5_0=37                                       IR-Out(S100)
	S128= PC.Out=addr+4                                         PC-Out(S108)
	S129= PC.CIA=addr                                           PC-Out(S109)
	S130= PC.CIA31_28=addr[31:28]                               PC-Out(S109)
	S131= CP0.ASID=pid                                          CP0-Read-ASID(S115)
	S132= A_EX.Out=>ALU.A                                       Premise(F192)
	S133= B_EX.Out=>ALU.B                                       Premise(F193)
	S134= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F194)
	S135= ALU.Out=>ALUOut_MEM.In                                Premise(F195)
	S136= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F196)
	S137= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F197)
	S138= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F198)
	S139= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F199)
	S140= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F200)
	S141= FU.Bub_IF=>CU_IF.Bub                                  Premise(F201)
	S142= FU.Halt_IF=>CU_IF.Halt                                Premise(F202)
	S143= ICache.Hit=>CU_IF.ICacheHit                           Premise(F203)
	S144= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F204)
	S145= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F205)
	S146= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F206)
	S147= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F207)
	S148= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F208)
	S149= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F209)
	S150= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F210)
	S151= ICache.Hit=>FU.ICacheHit                              Premise(F211)
	S152= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F212)
	S153= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F213)
	S154= IR_EX.Out=>FU.IR_EX                                   Premise(F214)
	S155= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F215)
	S156= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F216)
	S157= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F217)
	S158= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F218)
	S159= ALU.Out=>FU.InEX                                      Premise(F219)
	S160= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F220)
	S161= IMMU.Addr=>IAddrReg.In                                Premise(F221)
	S162= PC.Out=>ICache.IEA                                    Premise(F222)
	S163= ICache.IEA=addr+4                                     Path(S128,S162)
	S164= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S163)
	S165= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S164,S143)
	S166= FU.ICacheHit=ICacheHit(addr+4)                        Path(S164,S151)
	S167= ICache.Out=>ICacheReg.In                              Premise(F223)
	S168= PC.Out=>IMMU.IEA                                      Premise(F224)
	S169= IMMU.IEA=addr+4                                       Path(S128,S168)
	S170= CP0.ASID=>IMMU.PID                                    Premise(F225)
	S171= IMMU.PID=pid                                          Path(S131,S170)
	S172= IMMU.Addr={pid,addr+4}                                IMMU-Search(S171,S169)
	S173= IAddrReg.In={pid,addr+4}                              Path(S172,S161)
	S174= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S171,S169)
	S175= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S174,S144)
	S176= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F226)
	S177= ICache.Out=>IR_ID.In                                  Premise(F227)
	S178= ICache.Out=>IR_IMMU.In                                Premise(F228)
	S179= IR_EX.Out=>IR_MEM.In                                  Premise(F229)
	S180= IR_DMMU2.Out=>IR_WB.In                                Premise(F230)
	S181= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F231)
	S182= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F232)
	S183= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F233)
	S184= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F234)
	S185= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F235)
	S186= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F236)
	S187= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F237)
	S188= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F238)
	S189= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F239)
	S190= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F240)
	S191= IR_EX.Out31_26=>CU_EX.Op                              Premise(F241)
	S192= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F242)
	S193= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F243)
	S194= CU_ID.IRFunc1=rT                                      Path(S124,S193)
	S195= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F244)
	S196= CU_ID.IRFunc2=rS                                      Path(S123,S195)
	S197= IR_ID.Out31_26=>CU_ID.Op                              Premise(F245)
	S198= CU_ID.Op=0                                            Path(S122,S197)
	S199= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F246)
	S200= CU_ID.IRFunc=37                                       Path(S127,S199)
	S201= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F247)
	S202= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F248)
	S203= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F249)
	S204= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F250)
	S205= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F251)
	S206= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F252)
	S207= IR_WB.Out31_26=>CU_WB.Op                              Premise(F253)
	S208= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F254)
	S209= CtrlA_EX=1                                            Premise(F255)
	S210= CtrlB_EX=1                                            Premise(F256)
	S211= CtrlALUOut_MEM=0                                      Premise(F257)
	S212= CtrlALUOut_DMMU1=0                                    Premise(F258)
	S213= CtrlALUOut_DMMU2=0                                    Premise(F259)
	S214= CtrlALUOut_WB=0                                       Premise(F260)
	S215= CtrlA_MEM=0                                           Premise(F261)
	S216= CtrlA_WB=0                                            Premise(F262)
	S217= CtrlB_MEM=0                                           Premise(F263)
	S218= CtrlB_WB=0                                            Premise(F264)
	S219= CtrlICache=0                                          Premise(F265)
	S220= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S94,S219)
	S221= CtrlIMMU=0                                            Premise(F266)
	S222= CtrlIR_DMMU1=0                                        Premise(F267)
	S223= CtrlIR_DMMU2=0                                        Premise(F268)
	S224= CtrlIR_EX=1                                           Premise(F269)
	S225= CtrlIR_ID=0                                           Premise(F270)
	S226= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S100,S225)
	S227= CtrlIR_IMMU=0                                         Premise(F271)
	S228= CtrlIR_MEM=0                                          Premise(F272)
	S229= CtrlIR_WB=0                                           Premise(F273)
	S230= CtrlGPR=0                                             Premise(F274)
	S231= GPR[rS]=a                                             GPR-Hold(S119,S230)
	S232= GPR[rT]=b                                             GPR-Hold(S120,S230)
	S233= CtrlIAddrReg=0                                        Premise(F275)
	S234= CtrlPC=0                                              Premise(F276)
	S235= CtrlPCInc=0                                           Premise(F277)
	S236= PC[CIA]=addr                                          PC-Hold(S109,S235)
	S237= PC[Out]=addr+4                                        PC-Hold(S108,S234,S235)
	S238= CtrlIMem=0                                            Premise(F278)
	S239= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S111,S238)
	S240= CtrlICacheReg=0                                       Premise(F279)
	S241= CtrlASIDIn=0                                          Premise(F280)
	S242= CtrlCP0=0                                             Premise(F281)
	S243= CP0[ASID]=pid                                         CP0-Hold(S115,S242)
	S244= CtrlEPCIn=0                                           Premise(F282)
	S245= CtrlExCodeIn=0                                        Premise(F283)
	S246= CtrlIRMux=0                                           Premise(F284)

EX	S247= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S226)
	S248= IR_ID.Out31_26=0                                      IR-Out(S226)
	S249= IR_ID.Out25_21=rS                                     IR-Out(S226)
	S250= IR_ID.Out20_16=rT                                     IR-Out(S226)
	S251= IR_ID.Out15_11=rD                                     IR-Out(S226)
	S252= IR_ID.Out10_6=0                                       IR-Out(S226)
	S253= IR_ID.Out5_0=37                                       IR-Out(S226)
	S254= PC.CIA=addr                                           PC-Out(S236)
	S255= PC.CIA31_28=addr[31:28]                               PC-Out(S236)
	S256= PC.Out=addr+4                                         PC-Out(S237)
	S257= CP0.ASID=pid                                          CP0-Read-ASID(S243)
	S258= A_EX.Out=>ALU.A                                       Premise(F285)
	S259= B_EX.Out=>ALU.B                                       Premise(F286)
	S260= ALU.Func=6'b000001                                    Premise(F287)
	S261= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F288)
	S262= ALU.Out=>ALUOut_MEM.In                                Premise(F289)
	S263= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F290)
	S264= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F291)
	S265= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F292)
	S266= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F293)
	S267= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F294)
	S268= FU.Bub_IF=>CU_IF.Bub                                  Premise(F295)
	S269= FU.Halt_IF=>CU_IF.Halt                                Premise(F296)
	S270= ICache.Hit=>CU_IF.ICacheHit                           Premise(F297)
	S271= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F298)
	S272= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F299)
	S273= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F300)
	S274= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F301)
	S275= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F302)
	S276= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F303)
	S277= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F304)
	S278= ICache.Hit=>FU.ICacheHit                              Premise(F305)
	S279= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F306)
	S280= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F307)
	S281= IR_EX.Out=>FU.IR_EX                                   Premise(F308)
	S282= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F309)
	S283= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F310)
	S284= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F311)
	S285= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F312)
	S286= ALU.Out=>FU.InEX                                      Premise(F313)
	S287= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F314)
	S288= IMMU.Addr=>IAddrReg.In                                Premise(F315)
	S289= PC.Out=>ICache.IEA                                    Premise(F316)
	S290= ICache.IEA=addr+4                                     Path(S256,S289)
	S291= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S290)
	S292= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S291,S270)
	S293= FU.ICacheHit=ICacheHit(addr+4)                        Path(S291,S278)
	S294= ICache.Out=>ICacheReg.In                              Premise(F317)
	S295= PC.Out=>IMMU.IEA                                      Premise(F318)
	S296= IMMU.IEA=addr+4                                       Path(S256,S295)
	S297= CP0.ASID=>IMMU.PID                                    Premise(F319)
	S298= IMMU.PID=pid                                          Path(S257,S297)
	S299= IMMU.Addr={pid,addr+4}                                IMMU-Search(S298,S296)
	S300= IAddrReg.In={pid,addr+4}                              Path(S299,S288)
	S301= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S298,S296)
	S302= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S301,S271)
	S303= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F320)
	S304= ICache.Out=>IR_ID.In                                  Premise(F321)
	S305= ICache.Out=>IR_IMMU.In                                Premise(F322)
	S306= IR_EX.Out=>IR_MEM.In                                  Premise(F323)
	S307= IR_DMMU2.Out=>IR_WB.In                                Premise(F324)
	S308= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F325)
	S309= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F326)
	S310= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F327)
	S311= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F328)
	S312= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F329)
	S313= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F330)
	S314= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F331)
	S315= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F332)
	S316= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F333)
	S317= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F334)
	S318= IR_EX.Out31_26=>CU_EX.Op                              Premise(F335)
	S319= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F336)
	S320= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F337)
	S321= CU_ID.IRFunc1=rT                                      Path(S250,S320)
	S322= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F338)
	S323= CU_ID.IRFunc2=rS                                      Path(S249,S322)
	S324= IR_ID.Out31_26=>CU_ID.Op                              Premise(F339)
	S325= CU_ID.Op=0                                            Path(S248,S324)
	S326= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F340)
	S327= CU_ID.IRFunc=37                                       Path(S253,S326)
	S328= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F341)
	S329= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F342)
	S330= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F343)
	S331= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F344)
	S332= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F345)
	S333= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F346)
	S334= IR_WB.Out31_26=>CU_WB.Op                              Premise(F347)
	S335= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F348)
	S336= CtrlA_EX=0                                            Premise(F349)
	S337= CtrlB_EX=0                                            Premise(F350)
	S338= CtrlALUOut_MEM=1                                      Premise(F351)
	S339= CtrlALUOut_DMMU1=0                                    Premise(F352)
	S340= CtrlALUOut_DMMU2=0                                    Premise(F353)
	S341= CtrlALUOut_WB=0                                       Premise(F354)
	S342= CtrlA_MEM=0                                           Premise(F355)
	S343= CtrlA_WB=0                                            Premise(F356)
	S344= CtrlB_MEM=0                                           Premise(F357)
	S345= CtrlB_WB=0                                            Premise(F358)
	S346= CtrlICache=0                                          Premise(F359)
	S347= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S220,S346)
	S348= CtrlIMMU=0                                            Premise(F360)
	S349= CtrlIR_DMMU1=0                                        Premise(F361)
	S350= CtrlIR_DMMU2=0                                        Premise(F362)
	S351= CtrlIR_EX=0                                           Premise(F363)
	S352= CtrlIR_ID=0                                           Premise(F364)
	S353= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S226,S352)
	S354= CtrlIR_IMMU=0                                         Premise(F365)
	S355= CtrlIR_MEM=1                                          Premise(F366)
	S356= CtrlIR_WB=0                                           Premise(F367)
	S357= CtrlGPR=0                                             Premise(F368)
	S358= GPR[rS]=a                                             GPR-Hold(S231,S357)
	S359= GPR[rT]=b                                             GPR-Hold(S232,S357)
	S360= CtrlIAddrReg=0                                        Premise(F369)
	S361= CtrlPC=0                                              Premise(F370)
	S362= CtrlPCInc=0                                           Premise(F371)
	S363= PC[CIA]=addr                                          PC-Hold(S236,S362)
	S364= PC[Out]=addr+4                                        PC-Hold(S237,S361,S362)
	S365= CtrlIMem=0                                            Premise(F372)
	S366= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S239,S365)
	S367= CtrlICacheReg=0                                       Premise(F373)
	S368= CtrlASIDIn=0                                          Premise(F374)
	S369= CtrlCP0=0                                             Premise(F375)
	S370= CP0[ASID]=pid                                         CP0-Hold(S243,S369)
	S371= CtrlEPCIn=0                                           Premise(F376)
	S372= CtrlExCodeIn=0                                        Premise(F377)
	S373= CtrlIRMux=0                                           Premise(F378)

MEM	S374= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S353)
	S375= IR_ID.Out31_26=0                                      IR-Out(S353)
	S376= IR_ID.Out25_21=rS                                     IR-Out(S353)
	S377= IR_ID.Out20_16=rT                                     IR-Out(S353)
	S378= IR_ID.Out15_11=rD                                     IR-Out(S353)
	S379= IR_ID.Out10_6=0                                       IR-Out(S353)
	S380= IR_ID.Out5_0=37                                       IR-Out(S353)
	S381= PC.CIA=addr                                           PC-Out(S363)
	S382= PC.CIA31_28=addr[31:28]                               PC-Out(S363)
	S383= PC.Out=addr+4                                         PC-Out(S364)
	S384= CP0.ASID=pid                                          CP0-Read-ASID(S370)
	S385= A_EX.Out=>ALU.A                                       Premise(F379)
	S386= B_EX.Out=>ALU.B                                       Premise(F380)
	S387= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F381)
	S388= ALU.Out=>ALUOut_MEM.In                                Premise(F382)
	S389= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F383)
	S390= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F384)
	S391= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F385)
	S392= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F386)
	S393= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F387)
	S394= FU.Bub_IF=>CU_IF.Bub                                  Premise(F388)
	S395= FU.Halt_IF=>CU_IF.Halt                                Premise(F389)
	S396= ICache.Hit=>CU_IF.ICacheHit                           Premise(F390)
	S397= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F391)
	S398= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F392)
	S399= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F393)
	S400= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F394)
	S401= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F395)
	S402= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F396)
	S403= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F397)
	S404= ICache.Hit=>FU.ICacheHit                              Premise(F398)
	S405= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F399)
	S406= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F400)
	S407= IR_EX.Out=>FU.IR_EX                                   Premise(F401)
	S408= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F402)
	S409= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F403)
	S410= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F404)
	S411= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F405)
	S412= ALU.Out=>FU.InEX                                      Premise(F406)
	S413= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F407)
	S414= IMMU.Addr=>IAddrReg.In                                Premise(F408)
	S415= PC.Out=>ICache.IEA                                    Premise(F409)
	S416= ICache.IEA=addr+4                                     Path(S383,S415)
	S417= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S416)
	S418= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S417,S396)
	S419= FU.ICacheHit=ICacheHit(addr+4)                        Path(S417,S404)
	S420= ICache.Out=>ICacheReg.In                              Premise(F410)
	S421= PC.Out=>IMMU.IEA                                      Premise(F411)
	S422= IMMU.IEA=addr+4                                       Path(S383,S421)
	S423= CP0.ASID=>IMMU.PID                                    Premise(F412)
	S424= IMMU.PID=pid                                          Path(S384,S423)
	S425= IMMU.Addr={pid,addr+4}                                IMMU-Search(S424,S422)
	S426= IAddrReg.In={pid,addr+4}                              Path(S425,S414)
	S427= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S424,S422)
	S428= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S427,S397)
	S429= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F413)
	S430= ICache.Out=>IR_ID.In                                  Premise(F414)
	S431= ICache.Out=>IR_IMMU.In                                Premise(F415)
	S432= IR_EX.Out=>IR_MEM.In                                  Premise(F416)
	S433= IR_DMMU2.Out=>IR_WB.In                                Premise(F417)
	S434= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F418)
	S435= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F419)
	S436= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F420)
	S437= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F421)
	S438= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F422)
	S439= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F423)
	S440= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F424)
	S441= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F425)
	S442= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F426)
	S443= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F427)
	S444= IR_EX.Out31_26=>CU_EX.Op                              Premise(F428)
	S445= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F429)
	S446= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F430)
	S447= CU_ID.IRFunc1=rT                                      Path(S377,S446)
	S448= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F431)
	S449= CU_ID.IRFunc2=rS                                      Path(S376,S448)
	S450= IR_ID.Out31_26=>CU_ID.Op                              Premise(F432)
	S451= CU_ID.Op=0                                            Path(S375,S450)
	S452= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F433)
	S453= CU_ID.IRFunc=37                                       Path(S380,S452)
	S454= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F434)
	S455= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F435)
	S456= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F436)
	S457= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F437)
	S458= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F438)
	S459= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F439)
	S460= IR_WB.Out31_26=>CU_WB.Op                              Premise(F440)
	S461= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F441)
	S462= CtrlA_EX=0                                            Premise(F442)
	S463= CtrlB_EX=0                                            Premise(F443)
	S464= CtrlALUOut_MEM=0                                      Premise(F444)
	S465= CtrlALUOut_DMMU1=1                                    Premise(F445)
	S466= CtrlALUOut_DMMU2=0                                    Premise(F446)
	S467= CtrlALUOut_WB=1                                       Premise(F447)
	S468= CtrlA_MEM=0                                           Premise(F448)
	S469= CtrlA_WB=1                                            Premise(F449)
	S470= CtrlB_MEM=0                                           Premise(F450)
	S471= CtrlB_WB=1                                            Premise(F451)
	S472= CtrlICache=0                                          Premise(F452)
	S473= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S347,S472)
	S474= CtrlIMMU=0                                            Premise(F453)
	S475= CtrlIR_DMMU1=1                                        Premise(F454)
	S476= CtrlIR_DMMU2=0                                        Premise(F455)
	S477= CtrlIR_EX=0                                           Premise(F456)
	S478= CtrlIR_ID=0                                           Premise(F457)
	S479= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S353,S478)
	S480= CtrlIR_IMMU=0                                         Premise(F458)
	S481= CtrlIR_MEM=0                                          Premise(F459)
	S482= CtrlIR_WB=1                                           Premise(F460)
	S483= CtrlGPR=0                                             Premise(F461)
	S484= GPR[rS]=a                                             GPR-Hold(S358,S483)
	S485= GPR[rT]=b                                             GPR-Hold(S359,S483)
	S486= CtrlIAddrReg=0                                        Premise(F462)
	S487= CtrlPC=0                                              Premise(F463)
	S488= CtrlPCInc=0                                           Premise(F464)
	S489= PC[CIA]=addr                                          PC-Hold(S363,S488)
	S490= PC[Out]=addr+4                                        PC-Hold(S364,S487,S488)
	S491= CtrlIMem=0                                            Premise(F465)
	S492= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S366,S491)
	S493= CtrlICacheReg=0                                       Premise(F466)
	S494= CtrlASIDIn=0                                          Premise(F467)
	S495= CtrlCP0=0                                             Premise(F468)
	S496= CP0[ASID]=pid                                         CP0-Hold(S370,S495)
	S497= CtrlEPCIn=0                                           Premise(F469)
	S498= CtrlExCodeIn=0                                        Premise(F470)
	S499= CtrlIRMux=0                                           Premise(F471)

WB	S500= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S479)
	S501= IR_ID.Out31_26=0                                      IR-Out(S479)
	S502= IR_ID.Out25_21=rS                                     IR-Out(S479)
	S503= IR_ID.Out20_16=rT                                     IR-Out(S479)
	S504= IR_ID.Out15_11=rD                                     IR-Out(S479)
	S505= IR_ID.Out10_6=0                                       IR-Out(S479)
	S506= IR_ID.Out5_0=37                                       IR-Out(S479)
	S507= PC.CIA=addr                                           PC-Out(S489)
	S508= PC.CIA31_28=addr[31:28]                               PC-Out(S489)
	S509= PC.Out=addr+4                                         PC-Out(S490)
	S510= CP0.ASID=pid                                          CP0-Read-ASID(S496)
	S511= A_EX.Out=>ALU.A                                       Premise(F658)
	S512= B_EX.Out=>ALU.B                                       Premise(F659)
	S513= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F660)
	S514= ALU.Out=>ALUOut_MEM.In                                Premise(F661)
	S515= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F662)
	S516= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F663)
	S517= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F664)
	S518= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F665)
	S519= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F666)
	S520= FU.Bub_IF=>CU_IF.Bub                                  Premise(F667)
	S521= FU.Halt_IF=>CU_IF.Halt                                Premise(F668)
	S522= ICache.Hit=>CU_IF.ICacheHit                           Premise(F669)
	S523= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F670)
	S524= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F671)
	S525= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F672)
	S526= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F673)
	S527= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F674)
	S528= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F675)
	S529= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F676)
	S530= ICache.Hit=>FU.ICacheHit                              Premise(F677)
	S531= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F678)
	S532= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F679)
	S533= IR_EX.Out=>FU.IR_EX                                   Premise(F680)
	S534= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F681)
	S535= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F682)
	S536= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F683)
	S537= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F684)
	S538= ALU.Out=>FU.InEX                                      Premise(F685)
	S539= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F686)
	S540= IMMU.Addr=>IAddrReg.In                                Premise(F687)
	S541= PC.Out=>ICache.IEA                                    Premise(F688)
	S542= ICache.IEA=addr+4                                     Path(S509,S541)
	S543= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S542)
	S544= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S543,S522)
	S545= FU.ICacheHit=ICacheHit(addr+4)                        Path(S543,S530)
	S546= ICache.Out=>ICacheReg.In                              Premise(F689)
	S547= PC.Out=>IMMU.IEA                                      Premise(F690)
	S548= IMMU.IEA=addr+4                                       Path(S509,S547)
	S549= CP0.ASID=>IMMU.PID                                    Premise(F691)
	S550= IMMU.PID=pid                                          Path(S510,S549)
	S551= IMMU.Addr={pid,addr+4}                                IMMU-Search(S550,S548)
	S552= IAddrReg.In={pid,addr+4}                              Path(S551,S540)
	S553= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S550,S548)
	S554= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S553,S523)
	S555= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F692)
	S556= ICache.Out=>IR_ID.In                                  Premise(F693)
	S557= ICache.Out=>IR_IMMU.In                                Premise(F694)
	S558= IR_EX.Out=>IR_MEM.In                                  Premise(F695)
	S559= IR_DMMU2.Out=>IR_WB.In                                Premise(F696)
	S560= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F697)
	S561= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F698)
	S562= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F699)
	S563= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F700)
	S564= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F701)
	S565= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F702)
	S566= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F703)
	S567= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F704)
	S568= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F705)
	S569= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F706)
	S570= IR_EX.Out31_26=>CU_EX.Op                              Premise(F707)
	S571= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F708)
	S572= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F709)
	S573= CU_ID.IRFunc1=rT                                      Path(S503,S572)
	S574= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F710)
	S575= CU_ID.IRFunc2=rS                                      Path(S502,S574)
	S576= IR_ID.Out31_26=>CU_ID.Op                              Premise(F711)
	S577= CU_ID.Op=0                                            Path(S501,S576)
	S578= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F712)
	S579= CU_ID.IRFunc=37                                       Path(S506,S578)
	S580= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F713)
	S581= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F714)
	S582= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F715)
	S583= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F716)
	S584= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F717)
	S585= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F718)
	S586= IR_WB.Out31_26=>CU_WB.Op                              Premise(F719)
	S587= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F720)
	S588= CtrlA_EX=0                                            Premise(F721)
	S589= CtrlB_EX=0                                            Premise(F722)
	S590= CtrlALUOut_MEM=0                                      Premise(F723)
	S591= CtrlALUOut_DMMU1=0                                    Premise(F724)
	S592= CtrlALUOut_DMMU2=0                                    Premise(F725)
	S593= CtrlALUOut_WB=0                                       Premise(F726)
	S594= CtrlA_MEM=0                                           Premise(F727)
	S595= CtrlA_WB=0                                            Premise(F728)
	S596= CtrlB_MEM=0                                           Premise(F729)
	S597= CtrlB_WB=0                                            Premise(F730)
	S598= CtrlICache=0                                          Premise(F731)
	S599= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S473,S598)
	S600= CtrlIMMU=0                                            Premise(F732)
	S601= CtrlIR_DMMU1=0                                        Premise(F733)
	S602= CtrlIR_DMMU2=0                                        Premise(F734)
	S603= CtrlIR_EX=0                                           Premise(F735)
	S604= CtrlIR_ID=0                                           Premise(F736)
	S605= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S479,S604)
	S606= CtrlIR_IMMU=0                                         Premise(F737)
	S607= CtrlIR_MEM=0                                          Premise(F738)
	S608= CtrlIR_WB=0                                           Premise(F739)
	S609= CtrlGPR=1                                             Premise(F740)
	S610= CtrlIAddrReg=0                                        Premise(F741)
	S611= CtrlPC=0                                              Premise(F742)
	S612= CtrlPCInc=0                                           Premise(F743)
	S613= PC[CIA]=addr                                          PC-Hold(S489,S612)
	S614= PC[Out]=addr+4                                        PC-Hold(S490,S611,S612)
	S615= CtrlIMem=0                                            Premise(F744)
	S616= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S492,S615)
	S617= CtrlICacheReg=0                                       Premise(F745)
	S618= CtrlASIDIn=0                                          Premise(F746)
	S619= CtrlCP0=0                                             Premise(F747)
	S620= CP0[ASID]=pid                                         CP0-Hold(S496,S619)
	S621= CtrlEPCIn=0                                           Premise(F748)
	S622= CtrlExCodeIn=0                                        Premise(F749)
	S623= CtrlIRMux=0                                           Premise(F750)

POST	S599= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S473,S598)
	S605= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S479,S604)
	S613= PC[CIA]=addr                                          PC-Hold(S489,S612)
	S614= PC[Out]=addr+4                                        PC-Hold(S490,S611,S612)
	S616= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S492,S615)
	S620= CP0[ASID]=pid                                         CP0-Hold(S496,S619)

