{"vcs1":{"timestamp_begin":1739966047.592143316, "rt":3.41, "ut":3.17, "st":0.18}}
{"vcselab":{"timestamp_begin":1739966051.083702376, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739966051.392033580, "rt":0.24, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739966047.290614544}
{"VCS_COMP_START_TIME": 1739966047.290614544}
{"VCS_COMP_END_TIME": 1739966051.699188383}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287824}}
{"vcselab": {"peak_mem": 150352}}
