#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Wed Apr 27 15:06:38 2016
# Process ID: 936760
# Log file: X:/Desktop/KitchenTimer/KitchenTimer/planAhead_run_1/planAhead.log
# Journal file: X:/Desktop/KitchenTimer/KitchenTimer/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source X:/Desktop/KitchenTimer/KitchenTimer/pa.fromHdl.tcl
# create_project -name KitchenTimer -dir "X:/Desktop/KitchenTimer/KitchenTimer/planAhead_run_2" -part xc6slx16csg324-3
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Main.ucf" [current_fileset -constrset]
Adding file 'X:/Desktop/KitchenTimer/KitchenTimer/Main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {seven_alternate.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {binary_to_segment.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SegDisplay.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clk_div.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {showclock.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Clock_Sub.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Clock.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Main.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Main $srcset
# add_files [list {Main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "X:/Desktop/KitchenTimer/KitchenTimer/seven_alternate.v" into library work
Analyzing Verilog file "X:/Desktop/KitchenTimer/KitchenTimer/binary_to_segment.v" into library work
Analyzing Verilog file "X:/Desktop/KitchenTimer/KitchenTimer/SegDisplay.v" into library work
Analyzing Verilog file "X:/Desktop/KitchenTimer/KitchenTimer/clk_div.v" into library work
Analyzing Verilog file "X:/Desktop/KitchenTimer/KitchenTimer/showclock.v" into library work
Analyzing Verilog file "X:/Desktop/KitchenTimer/KitchenTimer/Clock_Sub.v" into library work
Analyzing Verilog file "X:/Desktop/KitchenTimer/KitchenTimer/Clock.v" into library work
Analyzing Verilog file "X:/Desktop/KitchenTimer/KitchenTimer/Main.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'Clock_Add' defined in file 'Clock.v' instantiated as 'clkadd'.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'Clock_Sub' defined in file 'Clock_Sub.v' instantiated as 'clksub'.
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/Desktop/KitchenTimer/KitchenTimer/Main.ucf]
Finished Parsing UCF File [X:/Desktop/KitchenTimer/KitchenTimer/Main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: fb7ede65
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 560.977 ; gain = 165.906
startgroup
set_property package_pin V8 [get_ports timer]
endgroup
startgroup
set_property package_pin B8 [get_ports reset]
endgroup
startgroup
set_property package_pin V8 [get_ports timer]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin L14 [get_ports {seg[0]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {seg[1]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seg[2]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {seg[3]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {seg[4]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {seg[5]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {seg[6]}]
endgroup
set_property package_pin "" [get_ports [list  {AN[1]}]]
startgroup
set_property package_pin N16 [get_ports {AN[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {AN[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {AN[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {AN[3]}]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
