

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_79_13'
================================================================
* Date:           Tue Apr  4 19:45:31 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  31.444 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       62|       62|  3.720 us|  3.720 us|   62|   62|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_13  |       60|       60|        12|         12|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     334|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|        0|     380|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     420|    -|
|Register             |        -|     -|      447|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|      447|    1134|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fmul_32ns_32ns_32_1_max_dsp_1_U317   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U318   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fsub_32ns_32ns_32_1_full_dsp_1_U316  |fsub_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|   8|  0|  380|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_459_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln83_fu_686_p2    |         +|   0|  0|  14|           7|           4|
    |add_ln84_1_fu_618_p2  |         +|   0|  0|  14|           7|           4|
    |add_ln84_fu_577_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln85_1_fu_746_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln85_2_fu_766_p2  |         +|   0|  0|  14|           7|           4|
    |add_ln85_fu_726_p2    |         +|   0|  0|  14|           7|           2|
    |add_ln87_1_fu_588_p2  |         +|   0|  0|  14|           7|           4|
    |add_ln87_2_fu_608_p2  |         +|   0|  0|  14|           7|           5|
    |add_ln87_3_fu_628_p2  |         +|   0|  0|  14|           7|           5|
    |add_ln87_fu_536_p2    |         +|   0|  0|  14|           7|           4|
    |add_ln88_1_fu_656_p2  |         +|   0|  0|  14|           7|           5|
    |add_ln88_2_fu_676_p2  |         +|   0|  0|  14|           7|           5|
    |add_ln88_3_fu_696_p2  |         +|   0|  0|  14|           7|           5|
    |add_ln88_fu_642_p2    |         +|   0|  0|  14|           7|           4|
    |add_ln89_1_fu_736_p2  |         +|   0|  0|  14|           7|           5|
    |add_ln89_2_fu_756_p2  |         +|   0|  0|  14|           7|           5|
    |add_ln89_3_fu_776_p2  |         +|   0|  0|  14|           7|           5|
    |add_ln89_fu_716_p2    |         +|   0|  0|  14|           7|           4|
    |empty_172_fu_519_p2   |         -|   0|  0|  14|           7|           7|
    |icmp_ln79_fu_453_p2   |      icmp|   0|  0|   8|           3|           3|
    |or_ln83_1_fu_666_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln83_2_fu_484_p2   |        or|   0|  0|   5|           5|           1|
    |or_ln83_3_fu_552_p2   |        or|   0|  0|   5|           5|           2|
    |or_ln83_4_fu_562_p2   |        or|   0|  0|   5|           5|           2|
    |or_ln83_fu_572_p2     |        or|   0|  0|   7|           7|           2|
    |or_ln84_1_fu_598_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln84_fu_525_p2     |        or|   0|  0|   7|           7|           1|
    |or_ln85_fu_706_p2     |        or|   0|  0|   7|           7|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 334|         189|         100|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |M_address0             |  65|         13|    7|         91|
    |M_address1             |  65|         13|    7|         91|
    |M_d0                   |  26|          5|   32|        160|
    |M_d1                   |  26|          5|   32|        160|
    |alphas_address0        |  14|          3|    5|         15|
    |alphas_address1        |  14|          3|    5|         15|
    |ap_NS_fsm              |  65|         13|    1|         13|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_20  |   9|          2|    3|          6|
    |grp_fu_400_p0          |  14|          3|   32|         96|
    |grp_fu_400_p1          |  14|          3|   32|         96|
    |grp_fu_405_p0          |  31|          6|   32|        192|
    |grp_fu_405_p1          |  14|          3|   32|         96|
    |grp_fu_410_p0          |  31|          6|   32|        192|
    |grp_fu_410_p1          |  14|          3|   32|         96|
    |i_fu_102               |   9|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 420|         85|  288|       1327|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |alphas_load_1_reg_891  |  32|   0|   32|          0|
    |alphas_load_2_reg_908  |  32|   0|   32|          0|
    |alphas_load_3_reg_914  |  32|   0|   32|          0|
    |alphas_load_reg_885    |  32|   0|   32|          0|
    |ap_CS_fsm              |  12|   0|   12|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |empty_172_reg_832      |   4|   0|    7|          3|
    |i_fu_102               |   3|   0|    3|          0|
    |or_ln83_1_reg_920      |   4|   0|    7|          3|
    |or_ln83_reg_897        |   4|   0|    7|          3|
    |reg_415                |  32|   0|   32|          0|
    |reg_420                |  32|   0|   32|          0|
    |reg_425                |  32|   0|   32|          0|
    |reg_430                |  32|   0|   32|          0|
    |reg_435                |  32|   0|   32|          0|
    |reg_440                |  32|   0|   32|          0|
    |sub7_reg_875           |  32|   0|   32|          0|
    |sub8_reg_903           |  32|   0|   32|          0|
    |tmp_s_reg_816          |   3|   0|    5|          2|
    |us_1_load_reg_880      |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 447|   0|  458|         11|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_79_13|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_79_13|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_79_13|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_79_13|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_79_13|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_79_13|  return value|
|alphas_address0  |  out|    5|   ap_memory|                          alphas|         array|
|alphas_ce0       |  out|    1|   ap_memory|                          alphas|         array|
|alphas_q0        |   in|   32|   ap_memory|                          alphas|         array|
|alphas_address1  |  out|    5|   ap_memory|                          alphas|         array|
|alphas_ce1       |  out|    1|   ap_memory|                          alphas|         array|
|alphas_q1        |   in|   32|   ap_memory|                          alphas|         array|
|us_0_address0    |  out|    3|   ap_memory|                            us_0|         array|
|us_0_ce0         |  out|    1|   ap_memory|                            us_0|         array|
|us_0_q0          |   in|   32|   ap_memory|                            us_0|         array|
|us_1_address0    |  out|    3|   ap_memory|                            us_1|         array|
|us_1_ce0         |  out|    1|   ap_memory|                            us_1|         array|
|us_1_q0          |   in|   32|   ap_memory|                            us_1|         array|
|cx               |   in|   32|     ap_none|                              cx|        scalar|
|cy               |   in|   32|     ap_none|                              cy|        scalar|
|fx               |   in|   32|     ap_none|                              fx|        scalar|
|M_address0       |  out|    7|   ap_memory|                               M|         array|
|M_ce0            |  out|    1|   ap_memory|                               M|         array|
|M_we0            |  out|    1|   ap_memory|                               M|         array|
|M_d0             |  out|   32|   ap_memory|                               M|         array|
|M_address1       |  out|    7|   ap_memory|                               M|         array|
|M_ce1            |  out|    1|   ap_memory|                               M|         array|
|M_we1            |  out|    1|   ap_memory|                               M|         array|
|M_d1             |  out|   32|   ap_memory|                               M|         array|
|fy               |   in|   32|     ap_none|                              fy|        scalar|
+-----------------+-----+-----+------------+--------------------------------+--------------+

