Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: mimtlu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mimtlu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mimtlu"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : mimtlu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\TLU_SIMULATOR.vhd" into library work
Parsing entity <TLU_SIMU>.
Parsing architecture <Behavioral> of entity <tlu_simu>.
Parsing VHDL file "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\MIMTLU_core.vhd" into library work
Parsing entity <MIMTLU_core>.
Parsing architecture <Behavioral> of entity <mimtlu_core>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\TOP.vhd" into library mimtlu_v1_00_a
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\user_logic.vhd" into library mimtlu_v1_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\mimtlu.vhd" into library mimtlu_v1_00_a
Parsing entity <mimtlu>.
Parsing architecture <IMP> of entity <mimtlu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mimtlu> (architecture <IMP>) with generics from library <mimtlu_v1_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <axi_lite_ipif_v1_01_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" Line 417. Case statement is complete. others clause is never selected

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <mimtlu_v1_00_a>.

Elaborating entity <top> (architecture <Behavioral>) from library <mimtlu_v1_00_a>.

Elaborating entity <MIMTLU_core> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\MIMTLU_core.vhd" Line 152: wait_time should be on the sensitivity list of the process
WARNING:HDLCompiler:746 - "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\MIMTLU_core.vhd" Line 170: Range is empty (null range)
WARNING:HDLCompiler:220 - "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\MIMTLU_core.vhd" Line 170: Assignment ignored

Elaborating entity <TLU_SIMU> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\TLU_SIMULATOR.vhd" Line 143: running_timestamp should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\TOP.vhd" Line 63: Net <reset> does not have a driver.
WARNING:HDLCompiler:1127 - "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\user_logic.vhd" Line 222: Assignment to slv_reg2 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mimtlu>.
    Related source file is "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\mimtlu.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_BASEADDR = "11111111111111111111111111111111"
        C_HIGHADDR = "00000000000000000000000000000000"
        C_FAMILY = "virtex6"
        C_NUM_REG = 1
        C_NUM_MEM = 1
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <USER_CLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\mimtlu.vhd" line 261: Output port <Bus2IP_Addr> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\mimtlu.vhd" line 261: Output port <Bus2IP_CS> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\mimtlu.vhd" line 261: Output port <Bus2IP_RNW> of the instance <AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mimtlu> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (4)
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (4)
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 8
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 341: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 4-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[3]_GND_12_o_add_31_OUT> created at line 507.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (4)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <ce_out_i<2>>.
    Found 1-bit register for signal <ce_out_i<3>>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "00"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "01"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "10"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 2
        C_BAR = "11"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_REG = 4
        C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Found 32-bit register for signal <slv_reg1>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <user_logic> synthesized.

Synthesizing Unit <top>.
    Related source file is "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\TOP.vhd".
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <MIMTLU_core>.
    Related source file is "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\MIMTLU_core.vhd".
        Nbits = 31
WARNING:Xst:647 - Input <busy_cnt<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 31-bit register for signal <count>.
    Found 5-bit register for signal <ts_cnt>.
    Found 1-bit register for signal <busy_dut_reg>.
    Found 32-bit register for signal <timestamp_reg>.
    Found 1-bit register for signal <data_itr_reg>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ts_cnt[4]_GND_21_o_add_2_OUT> created at line 96.
    Found 31-bit adder for signal <count[30]_GND_21_o_add_8_OUT> created at line 107.
    Found 31-bit comparator equal for signal <wait_time[30]_count[30]_equal_8_o> created at line 104
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MIMTLU_core> synthesized.

Synthesizing Unit <TLU_SIMU>.
    Related source file is "F:\Git_projects\FPGA\MIMTLU_with_virtualTLU\pcores\mimtlu_v1_00_a\hdl\vhdl\TLU_SIMULATOR.vhd".
        Nbits = 31
    Found 32-bit register for signal <timestamp>.
    Found 1-bit register for signal <output_dis>.
    Found 32-bit register for signal <running_timestamp>.
    Found 5-bit register for signal <cnt>.
    Found 1-bit register for signal <edge1>.
    Found 1-bit register for signal <edge2>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_int (rising_edge)                          |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <running_timestamp[31]_running_timestamp[31]_mux_14_OUT> created at line 1241.
    Found 5-bit adder for signal <cnt[4]_GND_22_o_add_16_OUT> created at line 150.
    Found 1-bit 32-to-1 multiplexer for signal <cnt[4]_timestamp[31]_Mux_2_o> created at line 94.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TLU_SIMU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
# Registers                                            : 25
 1-bit register                                        : 14
 2-bit register                                        : 2
 31-bit register                                       : 1
 32-bit register                                       : 5
 4-bit register                                        : 1
 5-bit register                                        : 2
# Comparators                                          : 1
 31-bit comparator equal                               : 1
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 72
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_axi_bresp_i_1> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_1> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <MIMTLU_core>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <ts_cnt>: 1 register on signal <ts_cnt>.
Unit <MIMTLU_core> synthesized (advanced).

Synthesizing (advanced) Unit <TLU_SIMU>.
The following registers are absorbed into counter <running_timestamp>: 1 register on signal <running_timestamp>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <TLU_SIMU> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 31-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
# Registers                                            : 146
 Flip-Flops                                            : 146
# Comparators                                          : 1
 31-bit comparator equal                               : 1
# Multiplexers                                         : 73
 1-bit 2-to-1 multiplexer                              : 68
 1-bit 32-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_LOGIC_I/MIMTLU_ent/TLU_READ/FSM_1> on signal <state_reg[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 triggered | 01
 reading   | 11
 isbusy    | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_LOGIC_I/MIMTLU_ent/TLU_SIM/FSM_2> on signal <state_reg[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 triggered | 01
 isbusy    | 10
-----------------------
INFO:Xst:1901 - Instance MIMTLU_ent/BUFGCE_inst in unit user_logic of type BUFGCE has been replaced by BUFGMUX

Optimizing unit <mimtlu> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...

Optimizing unit <user_logic> ...

Optimizing unit <MIMTLU_core> ...

Optimizing unit <TLU_SIMU> ...
WARNING:Xst:1293 - FF/Latch <AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <mimtlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <mimtlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <mimtlu>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/slv_reg1_31> of sequential type is unconnected in block <mimtlu>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mimtlu, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 223
 Flip-Flops                                            : 223

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mimtlu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 394
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 61
#      LUT2                        : 12
#      LUT3                        : 18
#      LUT4                        : 5
#      LUT5                        : 44
#      LUT6                        : 110
#      MUXCY                       : 73
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 223
#      FD                          : 69
#      FDE                         : 64
#      FDR                         : 13
#      FDRE                        : 77
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGMUX                     : 1
#      BUFGP                       : 1
# IO Buffers                       : 89
#      IBUF                        : 43
#      IBUFG                       : 1
#      OBUF                        : 45

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             223  out of  11440     1%  
 Number of Slice LUTs:                  256  out of   5720     4%  
    Number used as Logic:               256  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    317
   Number with an unused Flip Flop:      94  out of    317    29%  
   Number with an unused LUT:            61  out of    317    19%  
   Number of fully used LUT-FF pairs:   162  out of    317    51%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                         156
 Number of bonded IOBs:                  90  out of    200    45%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
S_AXI_ACLK                         | BUFGP                  | 77    |
CLOCK_Y3                           | IBUFG+BUFGMUX          | 146   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.840ns (Maximum Frequency: 171.233MHz)
   Minimum input arrival time before clock: 5.000ns
   Maximum output required time after clock: 9.568ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 4.600ns (frequency: 217.380MHz)
  Total number of paths / destination ports: 513 / 156
-------------------------------------------------------------------------
Delay:               4.600ns (Levels of Logic = 1)
  Source:            AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       USER_LOGIC_I/slv_reg1_30 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to USER_LOGIC_I/slv_reg1_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              36   0.525   2.017  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT5:I0->O           31   0.254   1.502  USER_LOGIC_I/_n0068<3>1 (USER_LOGIC_I/_n0068)
     FDRE:CE                   0.302          USER_LOGIC_I/slv_reg1_0
    ----------------------------------------
    Total                      4.600ns (1.081ns logic, 3.519ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_Y3'
  Clock period: 5.840ns (frequency: 171.233MHz)
  Total number of paths / destination ports: 4636 / 233
-------------------------------------------------------------------------
Delay:               5.840ns (Levels of Logic = 4)
  Source:            USER_LOGIC_I/MIMTLU_ent/TLU_SIM/cnt_1 (FF)
  Destination:       USER_LOGIC_I/MIMTLU_ent/TLU_READ/state_reg_FSM_FFd2 (FF)
  Source Clock:      CLOCK_Y3 rising
  Destination Clock: CLOCK_Y3 rising

  Data Path: USER_LOGIC_I/MIMTLU_ent/TLU_SIM/cnt_1 to USER_LOGIC_I/MIMTLU_ent/TLU_READ/state_reg_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.525   1.206  USER_LOGIC_I/MIMTLU_ent/TLU_SIM/cnt_1 (USER_LOGIC_I/MIMTLU_ent/TLU_SIM/cnt_1)
     LUT6:I4->O            1   0.250   0.958  USER_LOGIC_I/MIMTLU_ent/TLU_SIM/Mmux_cnt[4]_timestamp[31]_Mux_2_o_81 (USER_LOGIC_I/MIMTLU_ent/TLU_SIM/Mmux_cnt[4]_timestamp[31]_Mux_2_o_81)
     LUT6:I2->O            2   0.254   0.834  USER_LOGIC_I/MIMTLU_ent/TLU_SIM/Mmux_cnt[4]_timestamp[31]_Mux_2_o_3 (USER_LOGIC_I/MIMTLU_ent/TLU_SIM/Mmux_cnt[4]_timestamp[31]_Mux_2_o_3)
     LUT6:I4->O           18   0.250   1.235  USER_LOGIC_I/MIMTLU_ent/TLU_SIM/trigger_reg1 (USER_LOGIC_I/MIMTLU_ent/trigger)
     LUT6:I5->O            1   0.254   0.000  USER_LOGIC_I/MIMTLU_ent/TLU_READ/state_reg_FSM_FFd2-In1 (USER_LOGIC_I/MIMTLU_ent/TLU_READ/state_reg_FSM_FFd2-In)
     FD:D                      0.074          USER_LOGIC_I/MIMTLU_ent/TLU_READ/state_reg_FSM_FFd2
    ----------------------------------------
    Total                      5.840ns (1.607ns logic, 4.233ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 124 / 80
-------------------------------------------------------------------------
Offset:              5.000ns (Levels of Logic = 4)
  Source:            S_AXI_RREADY (PAD)
  Destination:       AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_RREADY to AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.196  S_AXI_RREADY_IBUF (S_AXI_RREADY_IBUF)
     LUT5:I0->O            1   0.254   0.682  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1 (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1)
     LUT6:I5->O            1   0.254   0.958  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In2 (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In2)
     LUT4:I0->O            1   0.254   0.000  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3 (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In)
     FDR:D                     0.074          AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
    ----------------------------------------
    Total                      5.000ns (2.164ns logic, 2.836ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_Y3'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            BUSY_DUT (PAD)
  Destination:       USER_LOGIC_I/MIMTLU_ent/TLU_READ/busy_dut_reg (FF)
  Destination Clock: CLOCK_Y3 rising

  Data Path: BUSY_DUT to USER_LOGIC_I/MIMTLU_ent/TLU_READ/busy_dut_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  BUSY_DUT_IBUF (BUSY_DUT_IBUF)
     FD:D                      0.074          USER_LOGIC_I/MIMTLU_ent/TLU_READ/busy_dut_reg
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 52 / 37
-------------------------------------------------------------------------
Offset:              6.536ns (Levels of Logic = 2)
  Source:            AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       S_AXI_WREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              36   0.525   2.042  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT6:I0->O            4   0.254   0.803  AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_AWREADY_OBUF)
     OBUF:I->O                 2.912          S_AXI_WREADY_OBUF (S_AXI_WREADY)
    ----------------------------------------
    Total                      6.536ns (3.691ns logic, 2.845ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_Y3'
  Total number of paths / destination ports: 120 / 5
-------------------------------------------------------------------------
Offset:              9.568ns (Levels of Logic = 5)
  Source:            USER_LOGIC_I/MIMTLU_ent/TLU_SIM/cnt_1 (FF)
  Destination:       TRIGGER_DUT (PAD)
  Source Clock:      CLOCK_Y3 rising

  Data Path: USER_LOGIC_I/MIMTLU_ent/TLU_SIM/cnt_1 to TRIGGER_DUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.525   1.206  USER_LOGIC_I/MIMTLU_ent/TLU_SIM/cnt_1 (USER_LOGIC_I/MIMTLU_ent/TLU_SIM/cnt_1)
     LUT6:I4->O            1   0.250   0.958  USER_LOGIC_I/MIMTLU_ent/TLU_SIM/Mmux_cnt[4]_timestamp[31]_Mux_2_o_81 (USER_LOGIC_I/MIMTLU_ent/TLU_SIM/Mmux_cnt[4]_timestamp[31]_Mux_2_o_81)
     LUT6:I2->O            2   0.254   0.834  USER_LOGIC_I/MIMTLU_ent/TLU_SIM/Mmux_cnt[4]_timestamp[31]_Mux_2_o_3 (USER_LOGIC_I/MIMTLU_ent/TLU_SIM/Mmux_cnt[4]_timestamp[31]_Mux_2_o_3)
     LUT6:I4->O           18   0.250   1.463  USER_LOGIC_I/MIMTLU_ent/TLU_SIM/trigger_reg1 (USER_LOGIC_I/MIMTLU_ent/trigger)
     LUT3:I0->O            1   0.235   0.681  USER_LOGIC_I/MIMTLU_ent/TLU_READ/Mmux_trigger_dut11 (TRIGGER_DUT_OBUF)
     OBUF:I->O                 2.912          TRIGGER_DUT_OBUF (TRIGGER_DUT)
    ----------------------------------------
    Total                      9.568ns (4.426ns logic, 5.142ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            CLOCK_Y3 (PAD)
  Destination:       USER_LOGIC_I/MIMTLU_ent/BUFGCE_inst:I0 (PAD)

  Data Path: CLOCK_Y3 to USER_LOGIC_I/MIMTLU_ent/BUFGCE_inst:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   1.328   0.000  CLOCK_Y3_IBUFG (CLOCK_Y3_IBUFG)
    BUFGMUX:I0                 0.000          USER_LOGIC_I/MIMTLU_ent/BUFGCE_inst
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_Y3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_Y3       |    5.840|         |         |         |
S_AXI_ACLK     |    4.575|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_Y3       |    2.009|         |         |         |
S_AXI_ACLK     |    4.600|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.00 secs
 
--> 

Total memory usage is 277696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    5 (   0 filtered)

