// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package keymgr_dpe_reg_pkg;

  // Param list
  parameter int NumSaltReg = 8;
  parameter int NumSwBindingReg = 8;
  parameter int NumOutReg = 8;
  parameter int NumKeyVersion = 1;
  parameter int NumRomDigestInputs = 2;
  parameter int NumAlerts = 2;

  // Address widths within the block
  parameter int BlockAw = 8;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {
    logic        q;
  } keymgr_dpe_reg2hw_intr_state_reg_t;

  typedef struct packed {
    logic        q;
  } keymgr_dpe_reg2hw_intr_enable_reg_t;

  typedef struct packed {
    logic        q;
    logic        qe;
  } keymgr_dpe_reg2hw_intr_test_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
      logic        qe;
    } fatal_fault_err;
    struct packed {
      logic        q;
      logic        qe;
    } recov_operation_err;
  } keymgr_dpe_reg2hw_alert_test_reg_t;

  typedef struct packed {
    logic        q;
  } keymgr_dpe_reg2hw_start_reg_t;

  typedef struct packed {
    struct packed {
      logic [1:0]  q;
    } slot_dst_sel;
    struct packed {
      logic [1:0]  q;
    } slot_src_sel;
    struct packed {
      logic [1:0]  q;
    } dest_sel;
    struct packed {
      logic [2:0]  q;
    } operation;
  } keymgr_dpe_reg2hw_control_shadowed_reg_t;

  typedef struct packed {
    logic [2:0]  q;
  } keymgr_dpe_reg2hw_sideload_clear_reg_t;

  typedef struct packed {
    logic [15:0] q;
  } keymgr_dpe_reg2hw_reseed_interval_shadowed_reg_t;

  typedef struct packed {
    logic        q;
    logic        qe;
  } keymgr_dpe_reg2hw_slot_policy_regwen_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } retain_parent;
    struct packed {
      logic        q;
    } allow_child;
    struct packed {
      logic        q;
    } exportable;
  } keymgr_dpe_reg2hw_slot_policy_reg_t;

  typedef struct packed {
    logic        q;
    logic        qe;
  } keymgr_dpe_reg2hw_sw_binding_regwen_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } keymgr_dpe_reg2hw_sw_binding_mreg_t;

  typedef struct packed {
    logic [31:0] q;
  } keymgr_dpe_reg2hw_salt_mreg_t;

  typedef struct packed {
    logic [31:0] q;
  } keymgr_dpe_reg2hw_key_version_mreg_t;

  typedef struct packed {
    logic [31:0] q;
  } keymgr_dpe_reg2hw_max_key_ver_shadowed_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } key_ecc;
    struct packed {
      logic        q;
    } side_ctrl_sel;
    struct packed {
      logic        q;
    } side_ctrl_fsm;
    struct packed {
      logic        q;
    } reseed_cnt;
    struct packed {
      logic        q;
    } ctrl_fsm_cnt;
    struct packed {
      logic        q;
    } ctrl_fsm_chk;
    struct packed {
      logic        q;
    } ctrl_fsm_intg;
    struct packed {
      logic        q;
    } shadow;
    struct packed {
      logic        q;
    } regfile_intg;
    struct packed {
      logic        q;
    } kmac_out;
    struct packed {
      logic        q;
    } kmac_op;
    struct packed {
      logic        q;
    } kmac_done;
    struct packed {
      logic        q;
    } kmac_fsm;
    struct packed {
      logic        q;
    } cmd;
  } keymgr_dpe_reg2hw_fault_status_reg_t;

  typedef struct packed {
    logic        d;
    logic        de;
  } keymgr_dpe_hw2reg_intr_state_reg_t;

  typedef struct packed {
    logic        d;
  } keymgr_dpe_hw2reg_cfg_regwen_reg_t;

  typedef struct packed {
    logic        d;
    logic        de;
  } keymgr_dpe_hw2reg_start_reg_t;

  typedef struct packed {
    logic        d;
  } keymgr_dpe_hw2reg_slot_policy_regwen_reg_t;

  typedef struct packed {
    logic        d;
  } keymgr_dpe_hw2reg_sw_binding_regwen_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } keymgr_dpe_hw2reg_sw_share0_output_mreg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } keymgr_dpe_hw2reg_sw_share1_output_mreg_t;

  typedef struct packed {
    logic [1:0]  d;
    logic        de;
  } keymgr_dpe_hw2reg_working_state_reg_t;

  typedef struct packed {
    logic [1:0]  d;
    logic        de;
  } keymgr_dpe_hw2reg_op_status_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
      logic        de;
    } invalid_op;
    struct packed {
      logic        d;
      logic        de;
    } invalid_kmac_input;
    struct packed {
      logic        d;
      logic        de;
    } invalid_shadow_update;
  } keymgr_dpe_hw2reg_err_code_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
      logic        de;
    } cmd;
    struct packed {
      logic        d;
      logic        de;
    } kmac_fsm;
    struct packed {
      logic        d;
      logic        de;
    } kmac_done;
    struct packed {
      logic        d;
      logic        de;
    } kmac_op;
    struct packed {
      logic        d;
      logic        de;
    } kmac_out;
    struct packed {
      logic        d;
      logic        de;
    } regfile_intg;
    struct packed {
      logic        d;
      logic        de;
    } shadow;
    struct packed {
      logic        d;
      logic        de;
    } ctrl_fsm_intg;
    struct packed {
      logic        d;
      logic        de;
    } ctrl_fsm_chk;
    struct packed {
      logic        d;
      logic        de;
    } ctrl_fsm_cnt;
    struct packed {
      logic        d;
      logic        de;
    } reseed_cnt;
    struct packed {
      logic        d;
      logic        de;
    } side_ctrl_fsm;
    struct packed {
      logic        d;
      logic        de;
    } side_ctrl_sel;
    struct packed {
      logic        d;
      logic        de;
    } key_ecc;
  } keymgr_dpe_hw2reg_fault_status_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
      logic        de;
    } invalid_creator_seed;
    struct packed {
      logic        d;
      logic        de;
    } invalid_owner_seed;
    struct packed {
      logic        d;
      logic        de;
    } invalid_dev_id;
    struct packed {
      logic        d;
      logic        de;
    } invalid_health_state;
    struct packed {
      logic        d;
      logic        de;
    } invalid_key_version;
    struct packed {
      logic        d;
      logic        de;
    } invalid_key;
    struct packed {
      logic        d;
      logic        de;
    } invalid_digest;
    struct packed {
      logic        d;
      logic        de;
    } invalid_root_key;
    struct packed {
      logic        d;
      logic        de;
    } inactive_lc_en;
  } keymgr_dpe_hw2reg_debug_reg_t;

  // Register -> HW type
  typedef struct packed {
    keymgr_dpe_reg2hw_intr_state_reg_t intr_state; // [633:633]
    keymgr_dpe_reg2hw_intr_enable_reg_t intr_enable; // [632:632]
    keymgr_dpe_reg2hw_intr_test_reg_t intr_test; // [631:630]
    keymgr_dpe_reg2hw_alert_test_reg_t alert_test; // [629:626]
    keymgr_dpe_reg2hw_start_reg_t start; // [625:625]
    keymgr_dpe_reg2hw_control_shadowed_reg_t control_shadowed; // [624:616]
    keymgr_dpe_reg2hw_sideload_clear_reg_t sideload_clear; // [615:613]
    keymgr_dpe_reg2hw_reseed_interval_shadowed_reg_t reseed_interval_shadowed; // [612:597]
    keymgr_dpe_reg2hw_slot_policy_regwen_reg_t slot_policy_regwen; // [596:595]
    keymgr_dpe_reg2hw_slot_policy_reg_t slot_policy; // [594:592]
    keymgr_dpe_reg2hw_sw_binding_regwen_reg_t sw_binding_regwen; // [591:590]
    keymgr_dpe_reg2hw_sw_binding_mreg_t [7:0] sw_binding; // [589:334]
    keymgr_dpe_reg2hw_salt_mreg_t [7:0] salt; // [333:78]
    keymgr_dpe_reg2hw_key_version_mreg_t [0:0] key_version; // [77:46]
    keymgr_dpe_reg2hw_max_key_ver_shadowed_reg_t max_key_ver_shadowed; // [45:14]
    keymgr_dpe_reg2hw_fault_status_reg_t fault_status; // [13:0]
  } keymgr_dpe_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    keymgr_dpe_hw2reg_intr_state_reg_t intr_state; // [592:591]
    keymgr_dpe_hw2reg_cfg_regwen_reg_t cfg_regwen; // [590:590]
    keymgr_dpe_hw2reg_start_reg_t start; // [589:588]
    keymgr_dpe_hw2reg_slot_policy_regwen_reg_t slot_policy_regwen; // [587:587]
    keymgr_dpe_hw2reg_sw_binding_regwen_reg_t sw_binding_regwen; // [586:586]
    keymgr_dpe_hw2reg_sw_share0_output_mreg_t [7:0] sw_share0_output; // [585:322]
    keymgr_dpe_hw2reg_sw_share1_output_mreg_t [7:0] sw_share1_output; // [321:58]
    keymgr_dpe_hw2reg_working_state_reg_t working_state; // [57:55]
    keymgr_dpe_hw2reg_op_status_reg_t op_status; // [54:52]
    keymgr_dpe_hw2reg_err_code_reg_t err_code; // [51:46]
    keymgr_dpe_hw2reg_fault_status_reg_t fault_status; // [45:18]
    keymgr_dpe_hw2reg_debug_reg_t debug; // [17:0]
  } keymgr_dpe_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] KEYMGR_DPE_INTR_STATE_OFFSET = 8'h 0;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_INTR_ENABLE_OFFSET = 8'h 4;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_INTR_TEST_OFFSET = 8'h 8;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_ALERT_TEST_OFFSET = 8'h c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_CFG_REGWEN_OFFSET = 8'h 10;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_START_OFFSET = 8'h 14;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_CONTROL_SHADOWED_OFFSET = 8'h 18;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SIDELOAD_CLEAR_OFFSET = 8'h 1c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_RESEED_INTERVAL_REGWEN_OFFSET = 8'h 20;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_RESEED_INTERVAL_SHADOWED_OFFSET = 8'h 24;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SLOT_POLICY_REGWEN_OFFSET = 8'h 28;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SLOT_POLICY_OFFSET = 8'h 2c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_BINDING_REGWEN_OFFSET = 8'h 30;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_BINDING_0_OFFSET = 8'h 34;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_BINDING_1_OFFSET = 8'h 38;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_BINDING_2_OFFSET = 8'h 3c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_BINDING_3_OFFSET = 8'h 40;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_BINDING_4_OFFSET = 8'h 44;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_BINDING_5_OFFSET = 8'h 48;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_BINDING_6_OFFSET = 8'h 4c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_BINDING_7_OFFSET = 8'h 50;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SALT_0_OFFSET = 8'h 54;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SALT_1_OFFSET = 8'h 58;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SALT_2_OFFSET = 8'h 5c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SALT_3_OFFSET = 8'h 60;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SALT_4_OFFSET = 8'h 64;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SALT_5_OFFSET = 8'h 68;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SALT_6_OFFSET = 8'h 6c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SALT_7_OFFSET = 8'h 70;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_KEY_VERSION_OFFSET = 8'h 74;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_MAX_KEY_VER_REGWEN_OFFSET = 8'h 78;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_MAX_KEY_VER_SHADOWED_OFFSET = 8'h 7c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE0_OUTPUT_0_OFFSET = 8'h 80;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE0_OUTPUT_1_OFFSET = 8'h 84;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE0_OUTPUT_2_OFFSET = 8'h 88;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE0_OUTPUT_3_OFFSET = 8'h 8c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE0_OUTPUT_4_OFFSET = 8'h 90;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE0_OUTPUT_5_OFFSET = 8'h 94;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE0_OUTPUT_6_OFFSET = 8'h 98;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE0_OUTPUT_7_OFFSET = 8'h 9c;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE1_OUTPUT_0_OFFSET = 8'h a0;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE1_OUTPUT_1_OFFSET = 8'h a4;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE1_OUTPUT_2_OFFSET = 8'h a8;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE1_OUTPUT_3_OFFSET = 8'h ac;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE1_OUTPUT_4_OFFSET = 8'h b0;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE1_OUTPUT_5_OFFSET = 8'h b4;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE1_OUTPUT_6_OFFSET = 8'h b8;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_SW_SHARE1_OUTPUT_7_OFFSET = 8'h bc;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_WORKING_STATE_OFFSET = 8'h c0;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_OP_STATUS_OFFSET = 8'h c4;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_ERR_CODE_OFFSET = 8'h c8;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_FAULT_STATUS_OFFSET = 8'h cc;
  parameter logic [BlockAw-1:0] KEYMGR_DPE_DEBUG_OFFSET = 8'h d0;

  // Reset values for hwext registers and their fields
  parameter logic [0:0] KEYMGR_DPE_INTR_TEST_RESVAL = 1'h 0;
  parameter logic [0:0] KEYMGR_DPE_INTR_TEST_OP_DONE_RESVAL = 1'h 0;
  parameter logic [1:0] KEYMGR_DPE_ALERT_TEST_RESVAL = 2'h 0;
  parameter logic [0:0] KEYMGR_DPE_ALERT_TEST_RECOV_OPERATION_ERR_RESVAL = 1'h 0;
  parameter logic [0:0] KEYMGR_DPE_ALERT_TEST_FATAL_FAULT_ERR_RESVAL = 1'h 0;
  parameter logic [0:0] KEYMGR_DPE_CFG_REGWEN_RESVAL = 1'h 1;
  parameter logic [0:0] KEYMGR_DPE_CFG_REGWEN_EN_RESVAL = 1'h 1;
  parameter logic [0:0] KEYMGR_DPE_SLOT_POLICY_REGWEN_RESVAL = 1'h 1;
  parameter logic [0:0] KEYMGR_DPE_SLOT_POLICY_REGWEN_EN_RESVAL = 1'h 1;
  parameter logic [0:0] KEYMGR_DPE_SW_BINDING_REGWEN_RESVAL = 1'h 1;
  parameter logic [0:0] KEYMGR_DPE_SW_BINDING_REGWEN_EN_RESVAL = 1'h 1;

  // Register index
  typedef enum int {
    KEYMGR_DPE_INTR_STATE,
    KEYMGR_DPE_INTR_ENABLE,
    KEYMGR_DPE_INTR_TEST,
    KEYMGR_DPE_ALERT_TEST,
    KEYMGR_DPE_CFG_REGWEN,
    KEYMGR_DPE_START,
    KEYMGR_DPE_CONTROL_SHADOWED,
    KEYMGR_DPE_SIDELOAD_CLEAR,
    KEYMGR_DPE_RESEED_INTERVAL_REGWEN,
    KEYMGR_DPE_RESEED_INTERVAL_SHADOWED,
    KEYMGR_DPE_SLOT_POLICY_REGWEN,
    KEYMGR_DPE_SLOT_POLICY,
    KEYMGR_DPE_SW_BINDING_REGWEN,
    KEYMGR_DPE_SW_BINDING_0,
    KEYMGR_DPE_SW_BINDING_1,
    KEYMGR_DPE_SW_BINDING_2,
    KEYMGR_DPE_SW_BINDING_3,
    KEYMGR_DPE_SW_BINDING_4,
    KEYMGR_DPE_SW_BINDING_5,
    KEYMGR_DPE_SW_BINDING_6,
    KEYMGR_DPE_SW_BINDING_7,
    KEYMGR_DPE_SALT_0,
    KEYMGR_DPE_SALT_1,
    KEYMGR_DPE_SALT_2,
    KEYMGR_DPE_SALT_3,
    KEYMGR_DPE_SALT_4,
    KEYMGR_DPE_SALT_5,
    KEYMGR_DPE_SALT_6,
    KEYMGR_DPE_SALT_7,
    KEYMGR_DPE_KEY_VERSION,
    KEYMGR_DPE_MAX_KEY_VER_REGWEN,
    KEYMGR_DPE_MAX_KEY_VER_SHADOWED,
    KEYMGR_DPE_SW_SHARE0_OUTPUT_0,
    KEYMGR_DPE_SW_SHARE0_OUTPUT_1,
    KEYMGR_DPE_SW_SHARE0_OUTPUT_2,
    KEYMGR_DPE_SW_SHARE0_OUTPUT_3,
    KEYMGR_DPE_SW_SHARE0_OUTPUT_4,
    KEYMGR_DPE_SW_SHARE0_OUTPUT_5,
    KEYMGR_DPE_SW_SHARE0_OUTPUT_6,
    KEYMGR_DPE_SW_SHARE0_OUTPUT_7,
    KEYMGR_DPE_SW_SHARE1_OUTPUT_0,
    KEYMGR_DPE_SW_SHARE1_OUTPUT_1,
    KEYMGR_DPE_SW_SHARE1_OUTPUT_2,
    KEYMGR_DPE_SW_SHARE1_OUTPUT_3,
    KEYMGR_DPE_SW_SHARE1_OUTPUT_4,
    KEYMGR_DPE_SW_SHARE1_OUTPUT_5,
    KEYMGR_DPE_SW_SHARE1_OUTPUT_6,
    KEYMGR_DPE_SW_SHARE1_OUTPUT_7,
    KEYMGR_DPE_WORKING_STATE,
    KEYMGR_DPE_OP_STATUS,
    KEYMGR_DPE_ERR_CODE,
    KEYMGR_DPE_FAULT_STATUS,
    KEYMGR_DPE_DEBUG
  } keymgr_dpe_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] KEYMGR_DPE_PERMIT [53] = '{
    4'b 0001, // index[ 0] KEYMGR_DPE_INTR_STATE
    4'b 0001, // index[ 1] KEYMGR_DPE_INTR_ENABLE
    4'b 0001, // index[ 2] KEYMGR_DPE_INTR_TEST
    4'b 0001, // index[ 3] KEYMGR_DPE_ALERT_TEST
    4'b 0001, // index[ 4] KEYMGR_DPE_CFG_REGWEN
    4'b 0001, // index[ 5] KEYMGR_DPE_START
    4'b 0111, // index[ 6] KEYMGR_DPE_CONTROL_SHADOWED
    4'b 0001, // index[ 7] KEYMGR_DPE_SIDELOAD_CLEAR
    4'b 0001, // index[ 8] KEYMGR_DPE_RESEED_INTERVAL_REGWEN
    4'b 0011, // index[ 9] KEYMGR_DPE_RESEED_INTERVAL_SHADOWED
    4'b 0001, // index[10] KEYMGR_DPE_SLOT_POLICY_REGWEN
    4'b 0001, // index[11] KEYMGR_DPE_SLOT_POLICY
    4'b 0001, // index[12] KEYMGR_DPE_SW_BINDING_REGWEN
    4'b 1111, // index[13] KEYMGR_DPE_SW_BINDING_0
    4'b 1111, // index[14] KEYMGR_DPE_SW_BINDING_1
    4'b 1111, // index[15] KEYMGR_DPE_SW_BINDING_2
    4'b 1111, // index[16] KEYMGR_DPE_SW_BINDING_3
    4'b 1111, // index[17] KEYMGR_DPE_SW_BINDING_4
    4'b 1111, // index[18] KEYMGR_DPE_SW_BINDING_5
    4'b 1111, // index[19] KEYMGR_DPE_SW_BINDING_6
    4'b 1111, // index[20] KEYMGR_DPE_SW_BINDING_7
    4'b 1111, // index[21] KEYMGR_DPE_SALT_0
    4'b 1111, // index[22] KEYMGR_DPE_SALT_1
    4'b 1111, // index[23] KEYMGR_DPE_SALT_2
    4'b 1111, // index[24] KEYMGR_DPE_SALT_3
    4'b 1111, // index[25] KEYMGR_DPE_SALT_4
    4'b 1111, // index[26] KEYMGR_DPE_SALT_5
    4'b 1111, // index[27] KEYMGR_DPE_SALT_6
    4'b 1111, // index[28] KEYMGR_DPE_SALT_7
    4'b 1111, // index[29] KEYMGR_DPE_KEY_VERSION
    4'b 0001, // index[30] KEYMGR_DPE_MAX_KEY_VER_REGWEN
    4'b 1111, // index[31] KEYMGR_DPE_MAX_KEY_VER_SHADOWED
    4'b 1111, // index[32] KEYMGR_DPE_SW_SHARE0_OUTPUT_0
    4'b 1111, // index[33] KEYMGR_DPE_SW_SHARE0_OUTPUT_1
    4'b 1111, // index[34] KEYMGR_DPE_SW_SHARE0_OUTPUT_2
    4'b 1111, // index[35] KEYMGR_DPE_SW_SHARE0_OUTPUT_3
    4'b 1111, // index[36] KEYMGR_DPE_SW_SHARE0_OUTPUT_4
    4'b 1111, // index[37] KEYMGR_DPE_SW_SHARE0_OUTPUT_5
    4'b 1111, // index[38] KEYMGR_DPE_SW_SHARE0_OUTPUT_6
    4'b 1111, // index[39] KEYMGR_DPE_SW_SHARE0_OUTPUT_7
    4'b 1111, // index[40] KEYMGR_DPE_SW_SHARE1_OUTPUT_0
    4'b 1111, // index[41] KEYMGR_DPE_SW_SHARE1_OUTPUT_1
    4'b 1111, // index[42] KEYMGR_DPE_SW_SHARE1_OUTPUT_2
    4'b 1111, // index[43] KEYMGR_DPE_SW_SHARE1_OUTPUT_3
    4'b 1111, // index[44] KEYMGR_DPE_SW_SHARE1_OUTPUT_4
    4'b 1111, // index[45] KEYMGR_DPE_SW_SHARE1_OUTPUT_5
    4'b 1111, // index[46] KEYMGR_DPE_SW_SHARE1_OUTPUT_6
    4'b 1111, // index[47] KEYMGR_DPE_SW_SHARE1_OUTPUT_7
    4'b 0001, // index[48] KEYMGR_DPE_WORKING_STATE
    4'b 0001, // index[49] KEYMGR_DPE_OP_STATUS
    4'b 0001, // index[50] KEYMGR_DPE_ERR_CODE
    4'b 0011, // index[51] KEYMGR_DPE_FAULT_STATUS
    4'b 0011  // index[52] KEYMGR_DPE_DEBUG
  };

endpackage
