Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Haxrox\Documents\UBC\CPEN-391\l2b-34-elur\dance-rtl-host\soc_system.qsys --block-symbol-file --output-directory=C:\Users\Haxrox\Documents\UBC\CPEN-391\l2b-34-elur\dance-rtl-host\soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading dance-rtl-host/soc_system.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding esp_uart [altera_avalon_uart 18.1]
Progress: Parameterizing module esp_uart
Progress: Adding esp_uart_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module esp_uart_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hex_h_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_h_pio
Progress: Adding hex_l_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_l_pio
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding keys_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module keys_pio
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_pio
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_decoder_0 [altera_up_avalon_video_decoder 18.0]
Progress: Parameterizing module video_decoder_0
Progress: Adding video_dma_controller_0 [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module video_dma_controller_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_dual_clock_buffer_1 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_1
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_stream_router_0 [altera_up_avalon_video_stream_router 18.0]
Progress: Parameterizing module video_stream_router_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.keys_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: soc_system.video_decoder_0: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: soc_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: soc_system.video_decoder_0.avalon_decoder_source/video_dual_clock_buffer_1.avalon_dc_buffer_sink: The source data signal is 16 bits, but the sink is 24 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.video_character_buffer_with_dma_0.avalon_char_source: video_character_buffer_with_dma_0.avalon_char_source must be connected to an Avalon-ST sink
Warning: soc_system.audio_and_video_config_0: audio_and_video_config_0.external_interface must be exported, or connected to a matching conduit.
Warning: soc_system.video_decoder_0: video_decoder_0.external_interface must be exported, or connected to a matching conduit.
Warning: soc_system.keys_pio: Interrupt sender keys_pio.irq is not connected to an interrupt receiver
Warning: soc_system.sw_pio: Interrupt sender sw_pio.irq is not connected to an interrupt receiver
Warning: soc_system.video_character_buffer_with_dma_0: video_character_buffer_with_dma_0.avalon_char_buffer_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Haxrox\Documents\UBC\CPEN-391\l2b-34-elur\dance-rtl-host\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Haxrox\Documents\UBC\CPEN-391\l2b-34-elur\dance-rtl-host\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading dance-rtl-host/soc_system.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding esp_uart [altera_avalon_uart 18.1]
Progress: Parameterizing module esp_uart
Progress: Adding esp_uart_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module esp_uart_0
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hex_h_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_h_pio
Progress: Adding hex_l_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module hex_l_pio
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Progress: Parameterizing module intr_capturer_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding keys_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module keys_pio
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_pio
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_decoder_0 [altera_up_avalon_video_decoder 18.0]
Progress: Parameterizing module video_decoder_0
Progress: Adding video_dma_controller_0 [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module video_dma_controller_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_dual_clock_buffer_1 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_1
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_stream_router_0 [altera_up_avalon_video_stream_router 18.0]
Progress: Parameterizing module video_stream_router_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.keys_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: soc_system.video_decoder_0: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: soc_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: soc_system.video_decoder_0.avalon_decoder_source/video_dual_clock_buffer_1.avalon_dc_buffer_sink: The source data signal is 16 bits, but the sink is 24 bits. Avalon-ST Adapter will be inserted.
Warning: soc_system.video_character_buffer_with_dma_0.avalon_char_source: video_character_buffer_with_dma_0.avalon_char_source must be connected to an Avalon-ST sink
Warning: soc_system.audio_and_video_config_0: audio_and_video_config_0.external_interface must be exported, or connected to a matching conduit.
Warning: soc_system.video_decoder_0: video_decoder_0.external_interface must be exported, or connected to a matching conduit.
Warning: soc_system.keys_pio: Interrupt sender keys_pio.irq is not connected to an interrupt receiver
Warning: soc_system.sw_pio: Interrupt sender sw_pio.irq is not connected to an interrupt receiver
Warning: soc_system.video_character_buffer_with_dma_0: video_character_buffer_with_dma_0.avalon_char_buffer_slave must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_005.src2 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_006.src2 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_005.sink2
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_006.sink2
Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Error: avalon_st_adapter.data_format_adapter_0: Output symbols per beat:(3) not multiple of input symbols per beat:(2).  Input interface symbols per beat is less than output symbols per beat. In this case, output symbols per beat must be an even multiple of input symbols per beat.
Error: avalon_st_adapter.data_format_adapter_0: The output interface has no empty signal, but this adapter has been configured to adapt a narrow input interface  symbols per beat(2) to a wide output interface symbols per beat(3).
Error: Generation stopped, 37 or more modules remaining
Info: soc_system: Done "soc_system" with 30 modules, 1 files
Error: qsys-generate failed with exit code 1: 3 Errors, 13 Warnings
Info: Finished: Create HDL design files for synthesis
