/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/neuberfran/zephyr_imx7d/zephyr/boards/arm/pico_pi_m4/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /cpus
 *   4   /cpus/cpu@0
 *   5   /leds
 *   6   /soc
 *   7   /soc/interrupt-controller@e000e100
 *   8   /soc/iomuxc@30330000
 *   9   /soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR0__GPIO2_IO28
 *   10  /soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR1__GPIO2_IO29
 *   11  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA00__GPIO2_IO0
 *   12  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA01__GPIO2_IO1
 *   13  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA02__GPIO2_IO2
 *   14  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA03__GPIO2_IO3
 *   15  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA04__GPIO2_IO4
 *   16  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA05__GPIO2_IO5
 *   17  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA06__GPIO2_IO6
 *   18  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA07__GPIO2_IO7
 *   19  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__GPIO2_IO8
 *   20  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__GPIO2_IO9
 *   21  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA10__GPIO2_IO10
 *   22  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA11__GPIO2_IO11
 *   23  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA12__GPIO2_IO12
 *   24  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA13__GPIO2_IO13
 *   25  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA14__GPIO2_IO14
 *   26  /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA15__GPIO2_IO15
 *   27  /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDCLK__GPIO2_IO24
 *   28  /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDOE__GPIO2_IO25
 *   29  /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDRL__GPIO2_IO26
 *   30  /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDSP__GPIO2_IO27
 *   31  /soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30
 *   32  /soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31
 *   33  /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE0__GPIO2_IO20
 *   34  /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE1__GPIO2_IO21
 *   35  /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE2__GPIO2_IO22
 *   36  /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE3__GPIO2_IO23
 *   37  /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCLK__GPIO2_IO16
 *   38  /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDLE__GPIO2_IO17
 *   39  /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDOE__GPIO2_IO18
 *   40  /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDSHR__GPIO2_IO19
 *   41  /soc/gpio@30210000
 *   42  /leds/led_0
 *   43  /soc/code@900000
 *   44  /soc/code@10000000
 *   45  /soc/code@1fff8000
 *   46  /soc/code@20180000
 *   47  /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO08__GPIO1_IO8
 *   48  /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO09__GPIO1_IO9
 *   49  /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO10__GPIO1_IO10
 *   50  /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO11__GPIO1_IO11
 *   51  /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO12__GPIO1_IO12
 *   52  /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO13__GPIO1_IO13
 *   53  /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO14__GPIO1_IO14
 *   54  /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO15__GPIO1_IO15
 *   55  /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0
 *   56  /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1
 *   57  /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2
 *   58  /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO03__GPIO1_IO3
 *   59  /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4
 *   60  /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5
 *   61  /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6
 *   62  /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7
 *   63  /soc/gpio@30200000
 *   64  /soc/iomuxc@30330000/MX7D_PAD_LCD_CLK__GPIO3_IO0
 *   65  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA00__GPIO3_IO5
 *   66  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA01__GPIO3_IO6
 *   67  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA02__GPIO3_IO7
 *   68  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA03__GPIO3_IO8
 *   69  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA04__GPIO3_IO9
 *   70  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA05__GPIO3_IO10
 *   71  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA06__GPIO3_IO11
 *   72  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA07__GPIO3_IO12
 *   73  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA08__GPIO3_IO13
 *   74  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA09__GPIO3_IO14
 *   75  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA10__GPIO3_IO15
 *   76  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA11__GPIO3_IO16
 *   77  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA12__GPIO3_IO17
 *   78  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA13__GPIO3_IO18
 *   79  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA14__GPIO3_IO19
 *   80  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA15__GPIO3_IO20
 *   81  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA16__GPIO3_IO21
 *   82  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA17__GPIO3_IO22
 *   83  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA18__GPIO3_IO23
 *   84  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA19__GPIO3_IO24
 *   85  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA20__GPIO3_IO25
 *   86  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA21__GPIO3_IO26
 *   87  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA22__GPIO3_IO27
 *   88  /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA23__GPIO3_IO28
 *   89  /soc/iomuxc@30330000/MX7D_PAD_LCD_ENABLE__GPIO3_IO1
 *   90  /soc/iomuxc@30330000/MX7D_PAD_LCD_HSYNC__GPIO3_IO2
 *   91  /soc/iomuxc@30330000/MX7D_PAD_LCD_RESET__GPIO3_IO4
 *   92  /soc/iomuxc@30330000/MX7D_PAD_LCD_VSYNC__GPIO3_IO3
 *   93  /soc/gpio@30220000
 *   94  /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MISO__GPIO4_IO18
 *   95  /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17
 *   96  /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16
 *   97  /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SS0__GPIO4_IO19
 *   98  /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MISO__GPIO4_IO22
 *   99  /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21
 *   100 /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20
 *   101 /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SS0__GPIO4_IO23
 *   102 /soc/iomuxc@30330000/MX7D_PAD_I2C1_SCL__GPIO4_IO8
 *   103 /soc/iomuxc@30330000/MX7D_PAD_I2C1_SDA__GPIO4_IO9
 *   104 /soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__GPIO4_IO10
 *   105 /soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__GPIO4_IO11
 *   106 /soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__GPIO4_IO12
 *   107 /soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__GPIO4_IO13
 *   108 /soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__GPIO4_IO14
 *   109 /soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__GPIO4_IO15
 *   110 /soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__GPIO4_IO0
 *   111 /soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__GPIO4_IO1
 *   112 /soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__GPIO4_IO2
 *   113 /soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__GPIO4_IO3
 *   114 /soc/iomuxc@30330000/MX7D_PAD_UART3_CTS_B__GPIO4_IO7
 *   115 /soc/iomuxc@30330000/MX7D_PAD_UART3_RTS_B__GPIO4_IO6
 *   116 /soc/iomuxc@30330000/MX7D_PAD_UART3_RX_DATA__GPIO4_IO4
 *   117 /soc/iomuxc@30330000/MX7D_PAD_UART3_TX_DATA__GPIO4_IO5
 *   118 /soc/gpio@30230000
 *   119 /soc/iomuxc@30330000/MX7D_PAD_SD1_CD_B__GPIO5_IO0
 *   120 /soc/iomuxc@30330000/MX7D_PAD_SD1_CLK__GPIO5_IO3
 *   121 /soc/iomuxc@30330000/MX7D_PAD_SD1_CMD__GPIO5_IO4
 *   122 /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA0__GPIO5_IO5
 *   123 /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA1__GPIO5_IO6
 *   124 /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA2__GPIO5_IO7
 *   125 /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA3__GPIO5_IO8
 *   126 /soc/iomuxc@30330000/MX7D_PAD_SD1_RESET_B__GPIO5_IO2
 *   127 /soc/iomuxc@30330000/MX7D_PAD_SD1_WP__GPIO5_IO1
 *   128 /soc/iomuxc@30330000/MX7D_PAD_SD2_CD_B__GPIO5_IO9
 *   129 /soc/iomuxc@30330000/MX7D_PAD_SD2_CLK__GPIO5_IO12
 *   130 /soc/iomuxc@30330000/MX7D_PAD_SD2_CMD__GPIO5_IO13
 *   131 /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA0__GPIO5_IO14
 *   132 /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA1__GPIO5_IO15
 *   133 /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA2__GPIO5_IO16
 *   134 /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA3__GPIO5_IO17
 *   135 /soc/iomuxc@30330000/MX7D_PAD_SD2_RESET_B__GPIO5_IO11
 *   136 /soc/iomuxc@30330000/MX7D_PAD_SD2_WP__GPIO5_IO10
 *   137 /soc/gpio@30240000
 *   138 /soc/iomuxc@30330000/MX7D_PAD_SAI1_MCLK__GPIO6_IO18
 *   139 /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17
 *   140 /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12
 *   141 /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16
 *   142 /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13
 *   143 /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15
 *   144 /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14
 *   145 /soc/iomuxc@30330000/MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21
 *   146 /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20
 *   147 /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22
 *   148 /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19
 *   149 /soc/iomuxc@30330000/MX7D_PAD_SD3_CLK__GPIO6_IO0
 *   150 /soc/iomuxc@30330000/MX7D_PAD_SD3_CMD__GPIO6_IO1
 *   151 /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA0__GPIO6_IO2
 *   152 /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA1__GPIO6_IO3
 *   153 /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA2__GPIO6_IO4
 *   154 /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA3__GPIO6_IO5
 *   155 /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA4__GPIO6_IO6
 *   156 /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA5__GPIO6_IO7
 *   157 /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA6__GPIO6_IO8
 *   158 /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA7__GPIO6_IO9
 *   159 /soc/iomuxc@30330000/MX7D_PAD_SD3_RESET_B__GPIO6_IO11
 *   160 /soc/iomuxc@30330000/MX7D_PAD_SD3_STROBE__GPIO6_IO10
 *   161 /soc/gpio@30250000
 *   162 /soc/iomuxc@30330000/MX7D_PAD_ENET1_COL__GPIO7_IO15
 *   163 /soc/iomuxc@30330000/MX7D_PAD_ENET1_CRS__GPIO7_IO14
 *   164 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0
 *   165 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1
 *   166 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2
 *   167 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3
 *   168 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5
 *   169 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4
 *   170 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6
 *   171 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7
 *   172 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8
 *   173 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9
 *   174 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11
 *   175 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10
 *   176 /soc/iomuxc@30330000/MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13
 *   177 /soc/iomuxc@30330000/MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12
 *   178 /soc/gpio@30260000
 *   179 /soc/iomuxc@30330000/pinctrl
 *   180 /soc/iomuxc@30330000/pinctrl/i2c1_default
 *   181 /soc/i2c@30a20000
 *   182 /soc/iomuxc@30330000/pinctrl/i2c2_default
 *   183 /soc/i2c@30a30000
 *   184 /soc/iomuxc@30330000/pinctrl/i2c3_default
 *   185 /soc/i2c@30a40000
 *   186 /soc/iomuxc@30330000/pinctrl/i2c4_default
 *   187 /soc/i2c@30a50000
 *   188 /soc/memory@180000
 *   189 /soc/memory@20000000
 *   190 /soc/memory@20200000
 *   191 /soc/memory@80000000
 *   192 /soc/mu@30ab0000
 *   193 /soc/pwm@30660000
 *   194 /soc/pwm@30670000
 *   195 /soc/pwm@30680000
 *   196 /soc/pwm@30690000
 *   197 /soc/timer@e000e010
 *   198 /soc/uart@30860000
 *   199 /soc/uart@30880000
 *   200 /soc/iomuxc@30330000/pinctrl/uart2_default
 *   201 /soc/uart@30890000
 *   202 /soc/uart@30a60000
 *   203 /soc/iomuxc@30330000/pinctrl/uart5_default
 *   204 /soc/uart@30a70000
 *   205 /soc/iomuxc@30330000/pinctrl/uart6_default
 *   206 /soc/uart@30a80000
 *   207 /soc/uart@30a90000
 *   208 /soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__I2C1_SCL
 *   209 /soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__I2C1_SDA
 *   210 /soc/iomuxc@30330000/pinctrl/i2c1_default/group0
 *   211 /soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__I2C2_SCL
 *   212 /soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__I2C2_SDA
 *   213 /soc/iomuxc@30330000/pinctrl/i2c2_default/group0
 *   214 /soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__I2C3_SCL
 *   215 /soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__I2C3_SDA
 *   216 /soc/iomuxc@30330000/pinctrl/i2c3_default/group0
 *   217 /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA
 *   218 /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL
 *   219 /soc/iomuxc@30330000/pinctrl/i2c4_default/group0
 *   220 /soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX
 *   221 /soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX
 *   222 /soc/iomuxc@30330000/pinctrl/uart2_default/group0
 *   223 /soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__UART5_DCE_RX
 *   224 /soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__UART5_DCE_TX
 *   225 /soc/iomuxc@30330000/pinctrl/uart5_default/group0
 *   226 /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__UART6_DCE_RX
 *   227 /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__UART6_DCE_TX
 *   228 /soc/iomuxc@30330000/pinctrl/uart6_default/group0
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"

/* Helper macros for child nodes of this node. */
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /cpus */ \
	5, /* /leds */ \
	6, /* /soc */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_nxp_mcimx7d_m4 DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_nxp_mcimx7d_m4 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "mcimx7d_m4"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"nxp,mcimx7d_m4"}
#define DT_N_P_compatible_IDX_0 "nxp,mcimx7d_m4"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcimx7d_m4
#define DT_N_P_compatible_IDX_0_STRING_TOKEN nxp_mcimx7d_m4
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCIMX7D_M4
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 3

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	4, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m4):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 4

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	3, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m4 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m4 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m4"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m4"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m4"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m4
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m4
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M4
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, reg, 0)
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, reg, 0)
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, reg, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, reg, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_0)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 5

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	42, /* /leds/led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_code_10000000) fn(DT_N_S_soc_S_memory_80000000) fn(DT_N_S_soc_S_code_1fff8000) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_code_900000) fn(DT_N_S_soc_S_memory_20200000) fn(DT_N_S_soc_S_code_20180000) fn(DT_N_S_soc_S_memory_180000) fn(DT_N_S_soc_S_gpio_30200000) fn(DT_N_S_soc_S_gpio_30210000) fn(DT_N_S_soc_S_gpio_30220000) fn(DT_N_S_soc_S_gpio_30230000) fn(DT_N_S_soc_S_gpio_30240000) fn(DT_N_S_soc_S_gpio_30250000) fn(DT_N_S_soc_S_gpio_30260000) fn(DT_N_S_soc_S_uart_30860000) fn(DT_N_S_soc_S_uart_30890000) fn(DT_N_S_soc_S_uart_30880000) fn(DT_N_S_soc_S_uart_30a60000) fn(DT_N_S_soc_S_uart_30a70000) fn(DT_N_S_soc_S_uart_30a80000) fn(DT_N_S_soc_S_uart_30a90000) fn(DT_N_S_soc_S_mu_30ab0000) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc_S_i2c_30a20000) fn(DT_N_S_soc_S_i2c_30a30000) fn(DT_N_S_soc_S_i2c_30a40000) fn(DT_N_S_soc_S_i2c_30a50000) fn(DT_N_S_soc_S_pwm_30660000) fn(DT_N_S_soc_S_pwm_30670000) fn(DT_N_S_soc_S_pwm_30680000) fn(DT_N_S_soc_S_pwm_30690000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_10000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_80000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_1fff8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_900000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20200000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_20180000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_180000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30200000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30210000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30220000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30230000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30240000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30250000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30260000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30860000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30890000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30880000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a60000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a70000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a80000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a90000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mu_30ab0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_30a20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_30a30000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_30a40000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_30a50000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_30660000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_30670000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_30680000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_30690000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_code_10000000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_80000000, __VA_ARGS__) fn(DT_N_S_soc_S_code_1fff8000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_code_900000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20200000, __VA_ARGS__) fn(DT_N_S_soc_S_code_20180000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_180000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_30200000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_30210000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_30220000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_30230000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_30240000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_30250000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_30260000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30860000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30890000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30880000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30a60000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30a70000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30a80000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30a90000, __VA_ARGS__) fn(DT_N_S_soc_S_mu_30ab0000, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_30a20000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_30a30000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_30a40000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_30a50000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_30660000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_30670000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_30680000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm_30690000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_10000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_80000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_1fff8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_900000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20200000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_20180000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_180000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30200000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30210000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30220000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30230000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30240000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30250000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_30260000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30860000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30890000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30880000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a60000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a70000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a80000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a90000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mu_30ab0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_30a20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_30a30000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_30a40000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_30a50000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_30660000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_30670000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_30680000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm_30690000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_code_10000000) fn(DT_N_S_soc_S_memory_80000000) fn(DT_N_S_soc_S_code_1fff8000) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_code_900000) fn(DT_N_S_soc_S_memory_20200000) fn(DT_N_S_soc_S_code_20180000) fn(DT_N_S_soc_S_memory_180000) fn(DT_N_S_soc_S_uart_30a80000) fn(DT_N_S_soc_S_iomuxc_30330000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_10000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_80000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_1fff8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_900000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20200000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_20180000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_180000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a80000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_code_10000000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_80000000, __VA_ARGS__) fn(DT_N_S_soc_S_code_1fff8000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_code_900000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20200000, __VA_ARGS__) fn(DT_N_S_soc_S_code_20180000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_180000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30a80000, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_10000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_80000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_1fff8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_900000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20200000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_code_20180000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_180000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a80000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 6

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	7, /* /soc/interrupt-controller@e000e100 */ \
	8, /* /soc/iomuxc@30330000 */ \
	41, /* /soc/gpio@30210000 */ \
	43, /* /soc/code@900000 */ \
	44, /* /soc/code@10000000 */ \
	45, /* /soc/code@1fff8000 */ \
	46, /* /soc/code@20180000 */ \
	63, /* /soc/gpio@30200000 */ \
	93, /* /soc/gpio@30220000 */ \
	118, /* /soc/gpio@30230000 */ \
	137, /* /soc/gpio@30240000 */ \
	161, /* /soc/gpio@30250000 */ \
	178, /* /soc/gpio@30260000 */ \
	181, /* /soc/i2c@30a20000 */ \
	183, /* /soc/i2c@30a30000 */ \
	185, /* /soc/i2c@30a40000 */ \
	187, /* /soc/i2c@30a50000 */ \
	188, /* /soc/memory@180000 */ \
	189, /* /soc/memory@20000000 */ \
	190, /* /soc/memory@20200000 */ \
	191, /* /soc/memory@80000000 */ \
	192, /* /soc/mu@30ab0000 */ \
	193, /* /soc/pwm@30660000 */ \
	194, /* /soc/pwm@30670000 */ \
	195, /* /soc/pwm@30680000 */ \
	196, /* /soc/pwm@30690000 */ \
	197, /* /soc/timer@e000e010 */ \
	198, /* /soc/uart@30860000 */ \
	199, /* /soc/uart@30880000 */ \
	201, /* /soc/uart@30890000 */ \
	202, /* /soc/uart@30a60000 */ \
	204, /* /soc/uart@30a70000 */ \
	206, /* /soc/uart@30a80000 */ \
	207, /* /soc/uart@30a90000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 7

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */ \
	63, /* /soc/gpio@30200000 */ \
	93, /* /soc/gpio@30220000 */ \
	118, /* /soc/gpio@30230000 */ \
	137, /* /soc/gpio@30240000 */ \
	161, /* /soc/gpio@30250000 */ \
	178, /* /soc/gpio@30260000 */ \
	181, /* /soc/i2c@30a20000 */ \
	183, /* /soc/i2c@30a30000 */ \
	185, /* /soc/i2c@30a40000 */ \
	187, /* /soc/i2c@30a50000 */ \
	192, /* /soc/mu@30ab0000 */ \
	193, /* /soc/pwm@30660000 */ \
	194, /* /soc/pwm@30670000 */ \
	195, /* /soc/pwm@30680000 */ \
	196, /* /soc/pwm@30690000 */ \
	198, /* /soc/uart@30860000 */ \
	199, /* /soc/uart@30880000 */ \
	201, /* /soc/uart@30890000 */ \
	202, /* /soc/uart@30a60000 */ \
	204, /* /soc/uart@30a70000 */ \
	206, /* /soc/uart@30a80000 */ \
	207, /* /soc/uart@30a90000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v7m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v7m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V7M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000
 *
 * Binding (compatible = nxp,imx-iomuxc):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,imx-iomuxc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_PATH "/soc/iomuxc@30330000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_FULL_NAME "iomuxc@30330000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_CHILD_IDX 25

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_ORD 8

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_SUPPORTS_ORDS \
	9, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR0__GPIO2_IO28 */ \
	10, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR1__GPIO2_IO29 */ \
	11, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA00__GPIO2_IO0 */ \
	12, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA01__GPIO2_IO1 */ \
	13, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA02__GPIO2_IO2 */ \
	14, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA03__GPIO2_IO3 */ \
	15, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA04__GPIO2_IO4 */ \
	16, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA05__GPIO2_IO5 */ \
	17, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA06__GPIO2_IO6 */ \
	18, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA07__GPIO2_IO7 */ \
	19, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__GPIO2_IO8 */ \
	20, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__GPIO2_IO9 */ \
	21, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA10__GPIO2_IO10 */ \
	22, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA11__GPIO2_IO11 */ \
	23, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA12__GPIO2_IO12 */ \
	24, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA13__GPIO2_IO13 */ \
	25, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA14__GPIO2_IO14 */ \
	26, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA15__GPIO2_IO15 */ \
	27, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDCLK__GPIO2_IO24 */ \
	28, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDOE__GPIO2_IO25 */ \
	29, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDRL__GPIO2_IO26 */ \
	30, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDSP__GPIO2_IO27 */ \
	31, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30 */ \
	32, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31 */ \
	33, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE0__GPIO2_IO20 */ \
	34, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE1__GPIO2_IO21 */ \
	35, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE2__GPIO2_IO22 */ \
	36, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE3__GPIO2_IO23 */ \
	37, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCLK__GPIO2_IO16 */ \
	38, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDLE__GPIO2_IO17 */ \
	39, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDOE__GPIO2_IO18 */ \
	40, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDSHR__GPIO2_IO19 */ \
	47, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO08__GPIO1_IO8 */ \
	48, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO09__GPIO1_IO9 */ \
	49, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO10__GPIO1_IO10 */ \
	50, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO11__GPIO1_IO11 */ \
	51, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO12__GPIO1_IO12 */ \
	52, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO13__GPIO1_IO13 */ \
	53, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO14__GPIO1_IO14 */ \
	54, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO15__GPIO1_IO15 */ \
	55, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0 */ \
	56, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1 */ \
	57, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2 */ \
	58, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO03__GPIO1_IO3 */ \
	59, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4 */ \
	60, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5 */ \
	61, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6 */ \
	62, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7 */ \
	64, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_CLK__GPIO3_IO0 */ \
	65, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA00__GPIO3_IO5 */ \
	66, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA01__GPIO3_IO6 */ \
	67, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA02__GPIO3_IO7 */ \
	68, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA03__GPIO3_IO8 */ \
	69, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA04__GPIO3_IO9 */ \
	70, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA05__GPIO3_IO10 */ \
	71, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA06__GPIO3_IO11 */ \
	72, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA07__GPIO3_IO12 */ \
	73, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA08__GPIO3_IO13 */ \
	74, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA09__GPIO3_IO14 */ \
	75, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA10__GPIO3_IO15 */ \
	76, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA11__GPIO3_IO16 */ \
	77, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA12__GPIO3_IO17 */ \
	78, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA13__GPIO3_IO18 */ \
	79, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA14__GPIO3_IO19 */ \
	80, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA15__GPIO3_IO20 */ \
	81, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA16__GPIO3_IO21 */ \
	82, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA17__GPIO3_IO22 */ \
	83, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA18__GPIO3_IO23 */ \
	84, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA19__GPIO3_IO24 */ \
	85, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA20__GPIO3_IO25 */ \
	86, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA21__GPIO3_IO26 */ \
	87, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA22__GPIO3_IO27 */ \
	88, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA23__GPIO3_IO28 */ \
	89, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_ENABLE__GPIO3_IO1 */ \
	90, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_HSYNC__GPIO3_IO2 */ \
	91, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_RESET__GPIO3_IO4 */ \
	92, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_VSYNC__GPIO3_IO3 */ \
	94, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MISO__GPIO4_IO18 */ \
	95, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17 */ \
	96, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16 */ \
	97, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SS0__GPIO4_IO19 */ \
	98, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MISO__GPIO4_IO22 */ \
	99, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21 */ \
	100, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20 */ \
	101, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SS0__GPIO4_IO23 */ \
	102, /* /soc/iomuxc@30330000/MX7D_PAD_I2C1_SCL__GPIO4_IO8 */ \
	103, /* /soc/iomuxc@30330000/MX7D_PAD_I2C1_SDA__GPIO4_IO9 */ \
	104, /* /soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__GPIO4_IO10 */ \
	105, /* /soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__GPIO4_IO11 */ \
	106, /* /soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__GPIO4_IO12 */ \
	107, /* /soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__GPIO4_IO13 */ \
	108, /* /soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__GPIO4_IO14 */ \
	109, /* /soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__GPIO4_IO15 */ \
	110, /* /soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__GPIO4_IO0 */ \
	111, /* /soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__GPIO4_IO1 */ \
	112, /* /soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__GPIO4_IO2 */ \
	113, /* /soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__GPIO4_IO3 */ \
	114, /* /soc/iomuxc@30330000/MX7D_PAD_UART3_CTS_B__GPIO4_IO7 */ \
	115, /* /soc/iomuxc@30330000/MX7D_PAD_UART3_RTS_B__GPIO4_IO6 */ \
	116, /* /soc/iomuxc@30330000/MX7D_PAD_UART3_RX_DATA__GPIO4_IO4 */ \
	117, /* /soc/iomuxc@30330000/MX7D_PAD_UART3_TX_DATA__GPIO4_IO5 */ \
	119, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_CD_B__GPIO5_IO0 */ \
	120, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_CLK__GPIO5_IO3 */ \
	121, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_CMD__GPIO5_IO4 */ \
	122, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA0__GPIO5_IO5 */ \
	123, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA1__GPIO5_IO6 */ \
	124, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA2__GPIO5_IO7 */ \
	125, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA3__GPIO5_IO8 */ \
	126, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_RESET_B__GPIO5_IO2 */ \
	127, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_WP__GPIO5_IO1 */ \
	128, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_CD_B__GPIO5_IO9 */ \
	129, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_CLK__GPIO5_IO12 */ \
	130, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_CMD__GPIO5_IO13 */ \
	131, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA0__GPIO5_IO14 */ \
	132, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA1__GPIO5_IO15 */ \
	133, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA2__GPIO5_IO16 */ \
	134, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA3__GPIO5_IO17 */ \
	135, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_RESET_B__GPIO5_IO11 */ \
	136, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_WP__GPIO5_IO10 */ \
	138, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_MCLK__GPIO6_IO18 */ \
	139, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17 */ \
	140, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12 */ \
	141, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16 */ \
	142, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13 */ \
	143, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15 */ \
	144, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14 */ \
	145, /* /soc/iomuxc@30330000/MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21 */ \
	146, /* /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20 */ \
	147, /* /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22 */ \
	148, /* /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19 */ \
	149, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_CLK__GPIO6_IO0 */ \
	150, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_CMD__GPIO6_IO1 */ \
	151, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA0__GPIO6_IO2 */ \
	152, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA1__GPIO6_IO3 */ \
	153, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA2__GPIO6_IO4 */ \
	154, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA3__GPIO6_IO5 */ \
	155, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA4__GPIO6_IO6 */ \
	156, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA5__GPIO6_IO7 */ \
	157, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA6__GPIO6_IO8 */ \
	158, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA7__GPIO6_IO9 */ \
	159, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_RESET_B__GPIO6_IO11 */ \
	160, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_STROBE__GPIO6_IO10 */ \
	162, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_COL__GPIO7_IO15 */ \
	163, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_CRS__GPIO7_IO14 */ \
	164, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0 */ \
	165, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1 */ \
	166, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2 */ \
	167, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3 */ \
	168, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5 */ \
	169, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4 */ \
	170, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6 */ \
	171, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7 */ \
	172, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8 */ \
	173, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9 */ \
	174, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11 */ \
	175, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10 */ \
	176, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13 */ \
	177, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12 */ \
	179, /* /soc/iomuxc@30330000/pinctrl */ \
	208, /* /soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__I2C1_SCL */ \
	209, /* /soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__I2C1_SDA */ \
	211, /* /soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__I2C2_SCL */ \
	212, /* /soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__I2C2_SDA */ \
	214, /* /soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__I2C3_SCL */ \
	215, /* /soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__I2C3_SDA */ \
	217, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA */ \
	218, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL */ \
	220, /* /soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX */ \
	221, /* /soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX */ \
	223, /* /soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__UART5_DCE_RX */ \
	224, /* /soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__UART5_DCE_TX */ \
	226, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__UART6_DCE_RX */ \
	227, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__UART6_DCE_TX */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_EXISTS 1
#define DT_N_INST_0_nxp_imx_iomuxc DT_N_S_soc_S_iomuxc_30330000
#define DT_N_NODELABEL_iomuxc      DT_N_S_soc_S_iomuxc_30330000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_REG_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_REG_IDX_0_VAL_ADDRESS 808648704 /* 0x30330000 */
#define DT_N_S_soc_S_iomuxc_30330000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_iomuxc_30330000_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_MATCHES_nxp_imx_iomuxc 1
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_MODEL_IDX_0 "imx-iomuxc"
#define DT_N_S_soc_S_iomuxc_30330000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_P_reg {808648704 /* 0x30330000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_IDX_0 808648704
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000, reg, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000, reg, 1)
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000, reg, 1)
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_status "okay"
#define DT_N_S_soc_S_iomuxc_30330000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_iomuxc_30330000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_iomuxc_30330000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iomuxc_30330000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_iomuxc_30330000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iomuxc_30330000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000, status, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 3)
#define DT_N_S_soc_S_iomuxc_30330000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 3)
#define DT_N_S_soc_S_iomuxc_30330000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_status_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible {"nxp,imx-iomuxc"}
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0 "nxp,imx-iomuxc"
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-iomuxc
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_iomuxc
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_IOMUXC
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000, compatible, 0)
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000, compatible, 0)
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_wakeup_source 0
#define DT_N_S_soc_S_iomuxc_30330000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR0__GPIO2_IO28
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR0__GPIO2_IO28"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FULL_NAME "MX7D_PAD_EPDC_BDR0__GPIO2_IO28"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_CHILD_IDX 39

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_ORD 9

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_bdr0__gpio2_io28 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux {808648868 /* 0x303300a4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649492 /* 0x30330314 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_0 808648868
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_4 808649492
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR1__GPIO2_IO29
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR1__GPIO2_IO29"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FULL_NAME "MX7D_PAD_EPDC_BDR1__GPIO2_IO29"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_CHILD_IDX 40

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_ORD 10

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_bdr1__gpio2_io29 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux {808648872 /* 0x303300a8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649496 /* 0x30330318 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_0 808648872
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_4 808649496
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA00__GPIO2_IO0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA00__GPIO2_IO0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FULL_NAME "MX7D_PAD_EPDC_DATA00__GPIO2_IO0"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_ORD 11

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data00__gpio2_io0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux {808648756 /* 0x30330034 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649380 /* 0x303302a4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_0 808648756
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_4 808649380
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA01__GPIO2_IO1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA01__GPIO2_IO1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FULL_NAME "MX7D_PAD_EPDC_DATA01__GPIO2_IO1"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_ORD 12

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data01__gpio2_io1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux {808648760 /* 0x30330038 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649384 /* 0x303302a8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_0 808648760
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_4 808649384
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA02__GPIO2_IO2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA02__GPIO2_IO2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FULL_NAME "MX7D_PAD_EPDC_DATA02__GPIO2_IO2"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_ORD 13

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data02__gpio2_io2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux {808648764 /* 0x3033003c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649388 /* 0x303302ac */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_0 808648764
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_4 808649388
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA03__GPIO2_IO3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA03__GPIO2_IO3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FULL_NAME "MX7D_PAD_EPDC_DATA03__GPIO2_IO3"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_ORD 14

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data03__gpio2_io3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux {808648768 /* 0x30330040 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649392 /* 0x303302b0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_0 808648768
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_4 808649392
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA04__GPIO2_IO4
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA04__GPIO2_IO4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FULL_NAME "MX7D_PAD_EPDC_DATA04__GPIO2_IO4"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_ORD 15

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data04__gpio2_io4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux {808648772 /* 0x30330044 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649396 /* 0x303302b4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_0 808648772
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_4 808649396
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA05__GPIO2_IO5
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA05__GPIO2_IO5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FULL_NAME "MX7D_PAD_EPDC_DATA05__GPIO2_IO5"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_ORD 16

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data05__gpio2_io5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux {808648776 /* 0x30330048 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649400 /* 0x303302b8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_0 808648776
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_4 808649400
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA06__GPIO2_IO6
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA06__GPIO2_IO6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FULL_NAME "MX7D_PAD_EPDC_DATA06__GPIO2_IO6"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_ORD 17

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data06__gpio2_io6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux {808648780 /* 0x3033004c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649404 /* 0x303302bc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_0 808648780
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_4 808649404
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA07__GPIO2_IO7
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA07__GPIO2_IO7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FULL_NAME "MX7D_PAD_EPDC_DATA07__GPIO2_IO7"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_ORD 18

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data07__gpio2_io7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux {808648784 /* 0x30330050 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649408 /* 0x303302c0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_0 808648784
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_4 808649408
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__GPIO2_IO8
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__GPIO2_IO8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FULL_NAME "MX7D_PAD_EPDC_DATA08__GPIO2_IO8"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_ORD 19

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data08__gpio2_io8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux {808648788 /* 0x30330054 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649412 /* 0x303302c4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_0 808648788
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_4 808649412
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__GPIO2_IO9
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__GPIO2_IO9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FULL_NAME "MX7D_PAD_EPDC_DATA09__GPIO2_IO9"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_ORD 20

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data09__gpio2_io9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux {808648792 /* 0x30330058 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649416 /* 0x303302c8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_0 808648792
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_4 808649416
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA10__GPIO2_IO10
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA10__GPIO2_IO10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FULL_NAME "MX7D_PAD_EPDC_DATA10__GPIO2_IO10"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_ORD 21

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data10__gpio2_io10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux {808648796 /* 0x3033005c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649420 /* 0x303302cc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_0 808648796
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_4 808649420
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA11__GPIO2_IO11
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA11__GPIO2_IO11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FULL_NAME "MX7D_PAD_EPDC_DATA11__GPIO2_IO11"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_ORD 22

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data11__gpio2_io11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux {808648800 /* 0x30330060 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649424 /* 0x303302d0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_0 808648800
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_4 808649424
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA12__GPIO2_IO12
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA12__GPIO2_IO12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FULL_NAME "MX7D_PAD_EPDC_DATA12__GPIO2_IO12"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_ORD 23

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data12__gpio2_io12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux {808648804 /* 0x30330064 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649428 /* 0x303302d4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_0 808648804
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_4 808649428
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA13__GPIO2_IO13
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA13__GPIO2_IO13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FULL_NAME "MX7D_PAD_EPDC_DATA13__GPIO2_IO13"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_CHILD_IDX 24

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_ORD 24

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data13__gpio2_io13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux {808648808 /* 0x30330068 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649432 /* 0x303302d8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_0 808648808
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_4 808649432
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA14__GPIO2_IO14
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA14__GPIO2_IO14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FULL_NAME "MX7D_PAD_EPDC_DATA14__GPIO2_IO14"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_CHILD_IDX 25

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_ORD 25

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data14__gpio2_io14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux {808648812 /* 0x3033006c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649436 /* 0x303302dc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_0 808648812
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_4 808649436
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA15__GPIO2_IO15
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA15__GPIO2_IO15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FULL_NAME "MX7D_PAD_EPDC_DATA15__GPIO2_IO15"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_CHILD_IDX 26

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_ORD 26

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data15__gpio2_io15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux {808648816 /* 0x30330070 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649440 /* 0x303302e0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_0 808648816
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_4 808649440
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDCLK__GPIO2_IO24
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_GDCLK__GPIO2_IO24"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FULL_NAME "MX7D_PAD_EPDC_GDCLK__GPIO2_IO24"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_CHILD_IDX 35

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_ORD 27

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_gdclk__gpio2_io24 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux {808648852 /* 0x30330094 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649476 /* 0x30330304 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_0 808648852
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_4 808649476
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDOE__GPIO2_IO25
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_GDOE__GPIO2_IO25"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FULL_NAME "MX7D_PAD_EPDC_GDOE__GPIO2_IO25"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_CHILD_IDX 36

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_ORD 28

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_gdoe__gpio2_io25 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux {808648856 /* 0x30330098 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649480 /* 0x30330308 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_0 808648856
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_4 808649480
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDRL__GPIO2_IO26
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_GDRL__GPIO2_IO26"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FULL_NAME "MX7D_PAD_EPDC_GDRL__GPIO2_IO26"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_CHILD_IDX 37

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_ORD 29

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_gdrl__gpio2_io26 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux {808648860 /* 0x3033009c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649484 /* 0x3033030c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_0 808648860
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_4 808649484
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDSP__GPIO2_IO27
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_GDSP__GPIO2_IO27"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FULL_NAME "MX7D_PAD_EPDC_GDSP__GPIO2_IO27"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_CHILD_IDX 38

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_ORD 30

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_gdsp__gpio2_io27 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux {808648864 /* 0x303300a0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649488 /* 0x30330310 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_0 808648864
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_4 808649488
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FULL_NAME "MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_CHILD_IDX 41

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_ORD 31

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_pwr_com__gpio2_io30 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux {808648876 /* 0x303300ac */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649500 /* 0x3033031c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_0 808648876
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_4 808649500
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FULL_NAME "MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_CHILD_IDX 42

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_ORD 32

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_pwr_stat__gpio2_io31 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux {808648880 /* 0x303300b0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649504 /* 0x30330320 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_0 808648880
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_4 808649504
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE0__GPIO2_IO20
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE0__GPIO2_IO20"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FULL_NAME "MX7D_PAD_EPDC_SDCE0__GPIO2_IO20"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_CHILD_IDX 31

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_ORD 33

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_sdce0__gpio2_io20 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux {808648836 /* 0x30330084 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649460 /* 0x303302f4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_0 808648836
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_4 808649460
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE1__GPIO2_IO21
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE1__GPIO2_IO21"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FULL_NAME "MX7D_PAD_EPDC_SDCE1__GPIO2_IO21"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_CHILD_IDX 32

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_ORD 34

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_sdce1__gpio2_io21 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux {808648840 /* 0x30330088 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649464 /* 0x303302f8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_0 808648840
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_4 808649464
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE2__GPIO2_IO22
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE2__GPIO2_IO22"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FULL_NAME "MX7D_PAD_EPDC_SDCE2__GPIO2_IO22"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_CHILD_IDX 33

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_ORD 35

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_sdce2__gpio2_io22 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux {808648844 /* 0x3033008c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649468 /* 0x303302fc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_0 808648844
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_4 808649468
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE3__GPIO2_IO23
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE3__GPIO2_IO23"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FULL_NAME "MX7D_PAD_EPDC_SDCE3__GPIO2_IO23"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_CHILD_IDX 34

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_ORD 36

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_sdce3__gpio2_io23 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux {808648848 /* 0x30330090 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649472 /* 0x30330300 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_0 808648848
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_4 808649472
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCLK__GPIO2_IO16
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCLK__GPIO2_IO16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FULL_NAME "MX7D_PAD_EPDC_SDCLK__GPIO2_IO16"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_CHILD_IDX 27

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_ORD 37

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_sdclk__gpio2_io16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux {808648820 /* 0x30330074 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649444 /* 0x303302e4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_0 808648820
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_4 808649444
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDLE__GPIO2_IO17
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_SDLE__GPIO2_IO17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FULL_NAME "MX7D_PAD_EPDC_SDLE__GPIO2_IO17"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_CHILD_IDX 28

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_ORD 38

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_sdle__gpio2_io17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux {808648824 /* 0x30330078 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649448 /* 0x303302e8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_0 808648824
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_4 808649448
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDOE__GPIO2_IO18
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_SDOE__GPIO2_IO18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FULL_NAME "MX7D_PAD_EPDC_SDOE__GPIO2_IO18"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_CHILD_IDX 29

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_ORD 39

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_sdoe__gpio2_io18 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux {808648828 /* 0x3033007c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649452 /* 0x303302ec */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_0 808648828
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_4 808649452
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDSHR__GPIO2_IO19
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_SDSHR__GPIO2_IO19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FULL_NAME "MX7D_PAD_EPDC_SDSHR__GPIO2_IO19"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_CHILD_IDX 30

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_ORD 40

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_SUPPORTS_ORDS \
	41, /* /soc/gpio@30210000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_sdshr__gpio2_io19 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux {808648832 /* 0x30330080 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649456 /* 0x303302f0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_0 808648832
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_4 808649456
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/gpio@30210000
 *
 * Node identifier: DT_N_S_soc_S_gpio_30210000
 *
 * Binding (compatible = nxp,imx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_30210000_PATH "/soc/gpio@30210000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_30210000_FULL_NAME "gpio@30210000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_30210000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_30210000_CHILD_IDX 11

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_30210000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_30210000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30210000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30210000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_30210000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_30210000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30210000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30210000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_30210000_ORD 41

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_30210000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR0__GPIO2_IO28 */ \
	10, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_BDR1__GPIO2_IO29 */ \
	11, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA00__GPIO2_IO0 */ \
	12, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA01__GPIO2_IO1 */ \
	13, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA02__GPIO2_IO2 */ \
	14, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA03__GPIO2_IO3 */ \
	15, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA04__GPIO2_IO4 */ \
	16, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA05__GPIO2_IO5 */ \
	17, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA06__GPIO2_IO6 */ \
	18, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA07__GPIO2_IO7 */ \
	19, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__GPIO2_IO8 */ \
	20, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__GPIO2_IO9 */ \
	21, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA10__GPIO2_IO10 */ \
	22, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA11__GPIO2_IO11 */ \
	23, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA12__GPIO2_IO12 */ \
	24, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA13__GPIO2_IO13 */ \
	25, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA14__GPIO2_IO14 */ \
	26, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA15__GPIO2_IO15 */ \
	27, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDCLK__GPIO2_IO24 */ \
	28, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDOE__GPIO2_IO25 */ \
	29, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDRL__GPIO2_IO26 */ \
	30, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_GDSP__GPIO2_IO27 */ \
	31, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30 */ \
	32, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31 */ \
	33, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE0__GPIO2_IO20 */ \
	34, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE1__GPIO2_IO21 */ \
	35, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE2__GPIO2_IO22 */ \
	36, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCE3__GPIO2_IO23 */ \
	37, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDCLK__GPIO2_IO16 */ \
	38, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDLE__GPIO2_IO17 */ \
	39, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDOE__GPIO2_IO18 */ \
	40, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_SDSHR__GPIO2_IO19 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_30210000_SUPPORTS_ORDS \
	42, /* /leds/led_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_30210000_EXISTS 1
#define DT_N_INST_1_nxp_imx_gpio DT_N_S_soc_S_gpio_30210000
#define DT_N_NODELABEL_gpio2     DT_N_S_soc_S_gpio_30210000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_30210000_REG_NUM 1
#define DT_N_S_soc_S_gpio_30210000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_REG_IDX_0_VAL_ADDRESS 807469056 /* 0x30210000 */
#define DT_N_S_soc_S_gpio_30210000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_gpio_30210000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_30210000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_30210000_IRQ_NUM 2
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_0_VAL_irq 66
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_1_VAL_irq 67
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_gpio_30210000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_COMPAT_MATCHES_nxp_imx_gpio 1
#define DT_N_S_soc_S_gpio_30210000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_30210000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_COMPAT_MODEL_IDX_0 "imx-gpio"
#define DT_N_S_soc_S_gpio_30210000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_30210000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_30210000_P_reg {807469056 /* 0x30210000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_gpio_30210000_P_reg_IDX_0 807469056
#define DT_N_S_soc_S_gpio_30210000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_gpio_30210000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30210000, reg, 0) \
	fn(DT_N_S_soc_S_gpio_30210000, reg, 1)
#define DT_N_S_soc_S_gpio_30210000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30210000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, reg, 1)
#define DT_N_S_soc_S_gpio_30210000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30210000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30210000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_rdc 15
#define DT_N_S_soc_S_gpio_30210000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_5_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_6_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_7_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_8_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_9_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_10_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_11_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_12_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_13_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_13_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_14_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_14_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_15_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_15_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_16_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_16_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_17_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_17_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_18 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_18_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_18_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_19 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_19_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_19_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_20 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_20_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_20_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_21 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_21_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_21_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_22 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_22_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_22_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_23 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_23_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_23_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_24 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_24_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_24_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_25 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_25_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_25_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_26 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_26_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_26_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_27 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_27_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_27_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_28 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_28_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_28_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_29 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_29_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_29_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_30 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_30_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_30_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_31 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_31_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_IDX_31_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30210000, pinmux, 0) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 1) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 2) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 3) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 4) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 5) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 6) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 7) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 8) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 9) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 10) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 11) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 12) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 13) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 14) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 15) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 16) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 17) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 18) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 19) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 20) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 21) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 22) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 23) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 24) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 25) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 26) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 27) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 28) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 29) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 30) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 31)
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30210000, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 29) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 30) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 31)
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30210000, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 27, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 28, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 29, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 30, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 31, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30210000, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, pinmux, 31, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_LEN 32
#define DT_N_S_soc_S_gpio_30210000_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_30210000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_ngpios 32
#define DT_N_S_soc_S_gpio_30210000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_status "disabled"
#define DT_N_S_soc_S_gpio_30210000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_30210000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_30210000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30210000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_30210000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_30210000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30210000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30210000, status, 0) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 1) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 2) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 3) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 4) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 5) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 6) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 7)
#define DT_N_S_soc_S_gpio_30210000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30210000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 7)
#define DT_N_S_soc_S_gpio_30210000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30210000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30210000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_compatible {"nxp,imx-gpio"}
#define DT_N_S_soc_S_gpio_30210000_P_compatible_IDX_0 "nxp,imx-gpio"
#define DT_N_S_soc_S_gpio_30210000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-gpio
#define DT_N_S_soc_S_gpio_30210000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_gpio
#define DT_N_S_soc_S_gpio_30210000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_GPIO
#define DT_N_S_soc_S_gpio_30210000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30210000, compatible, 0)
#define DT_N_S_soc_S_gpio_30210000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30210000, compatible, 0)
#define DT_N_S_soc_S_gpio_30210000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30210000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30210000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_30210000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_interrupts {66 /* 0x42 */, 0 /* 0x0 */, 67 /* 0x43 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_IDX_0 66
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_IDX_2 67
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30210000, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 1) \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 2) \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30210000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30210000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30210000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30210000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30210000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_30210000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_30210000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 42

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	5, /* /leds */ \
	41, /* /soc/gpio@30210000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_NODELABEL_led0 DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_default_on 0
#define DT_N_S_leds_S_led_0_P_default_on_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_30210000
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 6
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "Green LED 0"
#define DT_N_S_leds_S_led_0_P_label_STRING_UNQUOTED Green LED 0
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN Green_LED_0
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN GREEN_LED_0
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0) \
	fn(DT_N_S_leds_S_led_0, label, 1) \
	fn(DT_N_S_leds_S_led_0, label, 2) \
	fn(DT_N_S_leds_S_led_0, label, 3) \
	fn(DT_N_S_leds_S_led_0, label, 4) \
	fn(DT_N_S_leds_S_led_0, label, 5) \
	fn(DT_N_S_leds_S_led_0, label, 6) \
	fn(DT_N_S_leds_S_led_0, label, 7) \
	fn(DT_N_S_leds_S_led_0, label, 8) \
	fn(DT_N_S_leds_S_led_0, label, 9) \
	fn(DT_N_S_leds_S_led_0, label, 10)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, label, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 10)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 5, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 6, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 7, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 8, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 9, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 10, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_0, label, 10, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /soc/code@900000
 *
 * Node identifier: DT_N_S_soc_S_code_900000
 */

/* Node's full path: */
#define DT_N_S_soc_S_code_900000_PATH "/soc/code@900000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_code_900000_FULL_NAME "code@900000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_code_900000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_code_900000_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_code_900000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_code_900000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_code_900000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_code_900000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_code_900000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_code_900000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_code_900000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_code_900000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_code_900000_ORD 43

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_code_900000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_code_900000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_code_900000_EXISTS 1
#define DT_N_INST_1_nxp_imx_code_bus DT_N_S_soc_S_code_900000
#define DT_N_NODELABEL_ocram_code    DT_N_S_soc_S_code_900000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_code_900000_REG_NUM 1
#define DT_N_S_soc_S_code_900000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_900000_REG_IDX_0_VAL_ADDRESS 9437184 /* 0x900000 */
#define DT_N_S_soc_S_code_900000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_code_900000_RANGES_NUM 0
#define DT_N_S_soc_S_code_900000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_code_900000_IRQ_NUM 0
#define DT_N_S_soc_S_code_900000_COMPAT_MATCHES_nxp_imx_code_bus 1
#define DT_N_S_soc_S_code_900000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_900000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_code_900000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_900000_COMPAT_MODEL_IDX_0 "imx-code-bus"
#define DT_N_S_soc_S_code_900000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_code_900000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_code_900000_P_compatible {"nxp,imx-code-bus"}
#define DT_N_S_soc_S_code_900000_P_compatible_IDX_0 "nxp,imx-code-bus"
#define DT_N_S_soc_S_code_900000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-code-bus
#define DT_N_S_soc_S_code_900000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_code_bus
#define DT_N_S_soc_S_code_900000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_CODE_BUS
#define DT_N_S_soc_S_code_900000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_900000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_code_900000, compatible, 0)
#define DT_N_S_soc_S_code_900000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_code_900000, compatible, 0)
#define DT_N_S_soc_S_code_900000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_code_900000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_code_900000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_code_900000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_code_900000_P_compatible_LEN 1
#define DT_N_S_soc_S_code_900000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_code_900000_P_reg {9437184 /* 0x900000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_code_900000_P_reg_IDX_0 9437184
#define DT_N_S_soc_S_code_900000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_900000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_code_900000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_code_900000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_code_900000, reg, 0) \
	fn(DT_N_S_soc_S_code_900000, reg, 1)
#define DT_N_S_soc_S_code_900000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_code_900000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_code_900000, reg, 1)
#define DT_N_S_soc_S_code_900000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_code_900000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_code_900000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_code_900000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_code_900000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_code_900000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_code_900000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/code@10000000
 *
 * Node identifier: DT_N_S_soc_S_code_10000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_code_10000000_PATH "/soc/code@10000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_code_10000000_FULL_NAME "code@10000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_code_10000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_code_10000000_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_code_10000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_code_10000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_code_10000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_code_10000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_code_10000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_code_10000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_code_10000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_code_10000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_code_10000000_ORD 44

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_code_10000000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_code_10000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_code_10000000_EXISTS 1
#define DT_N_INST_0_nxp_imx_code_bus DT_N_S_soc_S_code_10000000
#define DT_N_NODELABEL_ddr_code      DT_N_S_soc_S_code_10000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_code_10000000_REG_NUM 1
#define DT_N_S_soc_S_code_10000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_10000000_REG_IDX_0_VAL_ADDRESS 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_code_10000000_REG_IDX_0_VAL_SIZE 268369920 /* 0xfff0000 */
#define DT_N_S_soc_S_code_10000000_RANGES_NUM 0
#define DT_N_S_soc_S_code_10000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_code_10000000_IRQ_NUM 0
#define DT_N_S_soc_S_code_10000000_COMPAT_MATCHES_nxp_imx_code_bus 1
#define DT_N_S_soc_S_code_10000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_10000000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_code_10000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_10000000_COMPAT_MODEL_IDX_0 "imx-code-bus"
#define DT_N_S_soc_S_code_10000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_code_10000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_code_10000000_P_compatible {"nxp,imx-code-bus"}
#define DT_N_S_soc_S_code_10000000_P_compatible_IDX_0 "nxp,imx-code-bus"
#define DT_N_S_soc_S_code_10000000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-code-bus
#define DT_N_S_soc_S_code_10000000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_code_bus
#define DT_N_S_soc_S_code_10000000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_CODE_BUS
#define DT_N_S_soc_S_code_10000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_10000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_code_10000000, compatible, 0)
#define DT_N_S_soc_S_code_10000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_code_10000000, compatible, 0)
#define DT_N_S_soc_S_code_10000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_code_10000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_code_10000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_code_10000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_code_10000000_P_compatible_LEN 1
#define DT_N_S_soc_S_code_10000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_code_10000000_P_reg {268435456 /* 0x10000000 */, 268369920 /* 0xfff0000 */}
#define DT_N_S_soc_S_code_10000000_P_reg_IDX_0 268435456
#define DT_N_S_soc_S_code_10000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_10000000_P_reg_IDX_1 268369920
#define DT_N_S_soc_S_code_10000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_code_10000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_code_10000000, reg, 0) \
	fn(DT_N_S_soc_S_code_10000000, reg, 1)
#define DT_N_S_soc_S_code_10000000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_code_10000000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_code_10000000, reg, 1)
#define DT_N_S_soc_S_code_10000000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_code_10000000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_code_10000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_code_10000000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_code_10000000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_code_10000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_code_10000000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/code@1fff8000
 *
 * Node identifier: DT_N_S_soc_S_code_1fff8000
 *
 * Binding (compatible = nxp,imx-itcm):
 *   $ZEPHYR_BASE/dts/bindings/arm/nxp,imx-itcm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_code_1fff8000_PATH "/soc/code@1fff8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_code_1fff8000_FULL_NAME "code@1fff8000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_code_1fff8000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_code_1fff8000_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_code_1fff8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_code_1fff8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_code_1fff8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_code_1fff8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_code_1fff8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_code_1fff8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_code_1fff8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_code_1fff8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_code_1fff8000_ORD 45

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_code_1fff8000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_code_1fff8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_code_1fff8000_EXISTS 1
#define DT_N_INST_0_nxp_imx_itcm DT_N_S_soc_S_code_1fff8000
#define DT_N_NODELABEL_tcml_code DT_N_S_soc_S_code_1fff8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_code_1fff8000_REG_NUM 1
#define DT_N_S_soc_S_code_1fff8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_1fff8000_REG_IDX_0_VAL_ADDRESS 536838144 /* 0x1fff8000 */
#define DT_N_S_soc_S_code_1fff8000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_code_1fff8000_RANGES_NUM 0
#define DT_N_S_soc_S_code_1fff8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_code_1fff8000_IRQ_NUM 0
#define DT_N_S_soc_S_code_1fff8000_COMPAT_MATCHES_nxp_imx_itcm 1
#define DT_N_S_soc_S_code_1fff8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_1fff8000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_code_1fff8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_1fff8000_COMPAT_MODEL_IDX_0 "imx-itcm"
#define DT_N_S_soc_S_code_1fff8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_code_1fff8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_code_1fff8000_P_reg {536838144 /* 0x1fff8000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_code_1fff8000_P_reg_IDX_0 536838144
#define DT_N_S_soc_S_code_1fff8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_1fff8000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_code_1fff8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_code_1fff8000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_code_1fff8000, reg, 0) \
	fn(DT_N_S_soc_S_code_1fff8000, reg, 1)
#define DT_N_S_soc_S_code_1fff8000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_code_1fff8000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_code_1fff8000, reg, 1)
#define DT_N_S_soc_S_code_1fff8000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_code_1fff8000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_code_1fff8000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_code_1fff8000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_code_1fff8000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_code_1fff8000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_code_1fff8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_code_1fff8000_P_compatible {"nxp,imx-itcm"}
#define DT_N_S_soc_S_code_1fff8000_P_compatible_IDX_0 "nxp,imx-itcm"
#define DT_N_S_soc_S_code_1fff8000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-itcm
#define DT_N_S_soc_S_code_1fff8000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_itcm
#define DT_N_S_soc_S_code_1fff8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_ITCM
#define DT_N_S_soc_S_code_1fff8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_1fff8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_code_1fff8000, compatible, 0)
#define DT_N_S_soc_S_code_1fff8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_code_1fff8000, compatible, 0)
#define DT_N_S_soc_S_code_1fff8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_code_1fff8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_code_1fff8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_code_1fff8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_code_1fff8000_P_compatible_LEN 1
#define DT_N_S_soc_S_code_1fff8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_code_1fff8000_P_wakeup_source 0
#define DT_N_S_soc_S_code_1fff8000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/code@20180000
 *
 * Node identifier: DT_N_S_soc_S_code_20180000
 */

/* Node's full path: */
#define DT_N_S_soc_S_code_20180000_PATH "/soc/code@20180000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_code_20180000_FULL_NAME "code@20180000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_code_20180000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_code_20180000_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_code_20180000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_code_20180000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_code_20180000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_code_20180000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_code_20180000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_code_20180000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_code_20180000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_code_20180000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_code_20180000_ORD 46

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_code_20180000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_code_20180000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_code_20180000_EXISTS 1
#define DT_N_INST_2_nxp_imx_code_bus DT_N_S_soc_S_code_20180000
#define DT_N_NODELABEL_ocram_s_code  DT_N_S_soc_S_code_20180000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_code_20180000_REG_NUM 1
#define DT_N_S_soc_S_code_20180000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_20180000_REG_IDX_0_VAL_ADDRESS 538443776 /* 0x20180000 */
#define DT_N_S_soc_S_code_20180000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_code_20180000_RANGES_NUM 0
#define DT_N_S_soc_S_code_20180000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_code_20180000_IRQ_NUM 0
#define DT_N_S_soc_S_code_20180000_COMPAT_MATCHES_nxp_imx_code_bus 1
#define DT_N_S_soc_S_code_20180000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_20180000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_code_20180000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_20180000_COMPAT_MODEL_IDX_0 "imx-code-bus"
#define DT_N_S_soc_S_code_20180000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_code_20180000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_code_20180000_P_compatible {"nxp,imx-code-bus"}
#define DT_N_S_soc_S_code_20180000_P_compatible_IDX_0 "nxp,imx-code-bus"
#define DT_N_S_soc_S_code_20180000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-code-bus
#define DT_N_S_soc_S_code_20180000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_code_bus
#define DT_N_S_soc_S_code_20180000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_CODE_BUS
#define DT_N_S_soc_S_code_20180000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_20180000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_code_20180000, compatible, 0)
#define DT_N_S_soc_S_code_20180000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_code_20180000, compatible, 0)
#define DT_N_S_soc_S_code_20180000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_code_20180000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_code_20180000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_code_20180000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_code_20180000_P_compatible_LEN 1
#define DT_N_S_soc_S_code_20180000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_code_20180000_P_reg {538443776 /* 0x20180000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_code_20180000_P_reg_IDX_0 538443776
#define DT_N_S_soc_S_code_20180000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_code_20180000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_code_20180000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_code_20180000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_code_20180000, reg, 0) \
	fn(DT_N_S_soc_S_code_20180000, reg, 1)
#define DT_N_S_soc_S_code_20180000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_code_20180000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_code_20180000, reg, 1)
#define DT_N_S_soc_S_code_20180000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_code_20180000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_code_20180000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_code_20180000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_code_20180000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_code_20180000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_code_20180000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO08__GPIO1_IO8
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_PATH "/soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO08__GPIO1_IO8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FULL_NAME "MX7D_PAD_GPIO1_IO08__GPIO1_IO8"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_ORD 47

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_gpio1_io08__gpio1_io8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux {808648724 /* 0x30330014 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649324 /* 0x3033026c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_0 808648724
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_4 808649324
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO09__GPIO1_IO9
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_PATH "/soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO09__GPIO1_IO9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FULL_NAME "MX7D_PAD_GPIO1_IO09__GPIO1_IO9"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_ORD 48

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_gpio1_io09__gpio1_io9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux {808648728 /* 0x30330018 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649328 /* 0x30330270 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_0 808648728
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_4 808649328
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO10__GPIO1_IO10
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_PATH "/soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO10__GPIO1_IO10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FULL_NAME "MX7D_PAD_GPIO1_IO10__GPIO1_IO10"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_ORD 49

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_gpio1_io10__gpio1_io10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux {808648732 /* 0x3033001c */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649332 /* 0x30330274 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_0 808648732
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_4 808649332
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO11__GPIO1_IO11
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_PATH "/soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO11__GPIO1_IO11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FULL_NAME "MX7D_PAD_GPIO1_IO11__GPIO1_IO11"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_ORD 50

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_gpio1_io11__gpio1_io11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux {808648736 /* 0x30330020 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649336 /* 0x30330278 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_0 808648736
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_4 808649336
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO12__GPIO1_IO12
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_PATH "/soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO12__GPIO1_IO12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FULL_NAME "MX7D_PAD_GPIO1_IO12__GPIO1_IO12"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_ORD 51

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_gpio1_io12__gpio1_io12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux {808648740 /* 0x30330024 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649340 /* 0x3033027c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_0 808648740
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_4 808649340
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO13__GPIO1_IO13
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_PATH "/soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO13__GPIO1_IO13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FULL_NAME "MX7D_PAD_GPIO1_IO13__GPIO1_IO13"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_ORD 52

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_gpio1_io13__gpio1_io13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux {808648744 /* 0x30330028 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649344 /* 0x30330280 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_0 808648744
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_4 808649344
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO14__GPIO1_IO14
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_PATH "/soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO14__GPIO1_IO14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FULL_NAME "MX7D_PAD_GPIO1_IO14__GPIO1_IO14"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_ORD 53

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_gpio1_io14__gpio1_io14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux {808648748 /* 0x3033002c */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649348 /* 0x30330284 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_0 808648748
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_4 808649348
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO15__GPIO1_IO15
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_PATH "/soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO15__GPIO1_IO15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FULL_NAME "MX7D_PAD_GPIO1_IO15__GPIO1_IO15"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_CHILD_IDX 8

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_ORD 54

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_gpio1_io15__gpio1_io15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux {808648752 /* 0x30330030 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649352 /* 0x30330288 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_0 808648752
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_4 808649352
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_PATH "/soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FULL_NAME "MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_CHILD_IDX 165

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_ORD 55

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lpsr_gpio1_io00__gpio1_io0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux {808189952 /* 0x302c0000 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808190000 /* 0x302c0030 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_0 808189952
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_4 808190000
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pin_lpsr 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_PATH "/soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FULL_NAME "MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_CHILD_IDX 166

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_ORD 56

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lpsr_gpio1_io01__gpio1_io1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux {808189956 /* 0x302c0004 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808190004 /* 0x302c0034 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_0 808189956
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_4 808190004
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pin_lpsr 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_PATH "/soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FULL_NAME "MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_CHILD_IDX 167

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_ORD 57

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lpsr_gpio1_io02__gpio1_io2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux {808189960 /* 0x302c0008 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808190008 /* 0x302c0038 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_0 808189960
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_4 808190008
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pin_lpsr 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO03__GPIO1_IO3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_PATH "/soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO03__GPIO1_IO3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FULL_NAME "MX7D_PAD_LPSR_GPIO1_IO03__GPIO1_IO3"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_CHILD_IDX 168

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_ORD 58

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lpsr_gpio1_io03__gpio1_io3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux {808189964 /* 0x302c000c */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808190012 /* 0x302c003c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_0 808189964
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_4 808190012
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pin_lpsr 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_PATH "/soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FULL_NAME "MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_CHILD_IDX 169

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_ORD 59

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lpsr_gpio1_io04__gpio1_io4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux {808189968 /* 0x302c0010 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808190016 /* 0x302c0040 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_0 808189968
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_4 808190016
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pin_lpsr 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_PATH "/soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FULL_NAME "MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_CHILD_IDX 170

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_ORD 60

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lpsr_gpio1_io05__gpio1_io5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux {808189972 /* 0x302c0014 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808190020 /* 0x302c0044 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_0 808189972
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_4 808190020
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pin_lpsr 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_PATH "/soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FULL_NAME "MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_CHILD_IDX 171

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_ORD 61

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lpsr_gpio1_io06__gpio1_io6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux {808189976 /* 0x302c0018 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808190024 /* 0x302c0048 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_0 808189976
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_4 808190024
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pin_lpsr 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_PATH "/soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FULL_NAME "MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_CHILD_IDX 172

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_ORD 62

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_SUPPORTS_ORDS \
	63, /* /soc/gpio@30200000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lpsr_gpio1_io07__gpio1_io7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux {808189980 /* 0x302c001c */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808190028 /* 0x302c004c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_0 808189980
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_4 808190028
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pin_lpsr 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/gpio@30200000
 *
 * Node identifier: DT_N_S_soc_S_gpio_30200000
 *
 * Binding (compatible = nxp,imx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_30200000_PATH "/soc/gpio@30200000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_30200000_FULL_NAME "gpio@30200000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_30200000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_30200000_CHILD_IDX 10

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_30200000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_30200000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30200000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30200000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_30200000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_30200000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30200000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30200000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_30200000_ORD 63

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_30200000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	47, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO08__GPIO1_IO8 */ \
	48, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO09__GPIO1_IO9 */ \
	49, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO10__GPIO1_IO10 */ \
	50, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO11__GPIO1_IO11 */ \
	51, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO12__GPIO1_IO12 */ \
	52, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO13__GPIO1_IO13 */ \
	53, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO14__GPIO1_IO14 */ \
	54, /* /soc/iomuxc@30330000/MX7D_PAD_GPIO1_IO15__GPIO1_IO15 */ \
	55, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0 */ \
	56, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1 */ \
	57, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2 */ \
	58, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO03__GPIO1_IO3 */ \
	59, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4 */ \
	60, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5 */ \
	61, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6 */ \
	62, /* /soc/iomuxc@30330000/MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_30200000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_30200000_EXISTS 1
#define DT_N_INST_0_nxp_imx_gpio DT_N_S_soc_S_gpio_30200000
#define DT_N_NODELABEL_gpio1     DT_N_S_soc_S_gpio_30200000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_30200000_REG_NUM 1
#define DT_N_S_soc_S_gpio_30200000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_REG_IDX_0_VAL_ADDRESS 807403520 /* 0x30200000 */
#define DT_N_S_soc_S_gpio_30200000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_gpio_30200000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_30200000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_30200000_IRQ_NUM 2
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_0_VAL_irq 64
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_1_VAL_irq 65
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_gpio_30200000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_COMPAT_MATCHES_nxp_imx_gpio 1
#define DT_N_S_soc_S_gpio_30200000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_30200000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_COMPAT_MODEL_IDX_0 "imx-gpio"
#define DT_N_S_soc_S_gpio_30200000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_30200000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_30200000_P_reg {807403520 /* 0x30200000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_gpio_30200000_P_reg_IDX_0 807403520
#define DT_N_S_soc_S_gpio_30200000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_gpio_30200000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30200000, reg, 0) \
	fn(DT_N_S_soc_S_gpio_30200000, reg, 1)
#define DT_N_S_soc_S_gpio_30200000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30200000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, reg, 1)
#define DT_N_S_soc_S_gpio_30200000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30200000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30200000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_rdc 15
#define DT_N_S_soc_S_gpio_30200000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_5_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_6_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_7_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_8_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_9_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_10_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_11_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_12_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_13_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_13_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_14_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_14_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_15_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_IDX_15_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30200000, pinmux, 0) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 1) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 2) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 3) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 4) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 5) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 6) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 7) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 8) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 9) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 10) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 11) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 12) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 13) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 14) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 15)
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30200000, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 15)
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30200000, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 15, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30200000, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, pinmux, 15, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_LEN 16
#define DT_N_S_soc_S_gpio_30200000_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_30200000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_ngpios 32
#define DT_N_S_soc_S_gpio_30200000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_status "disabled"
#define DT_N_S_soc_S_gpio_30200000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_30200000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_30200000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30200000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_30200000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_30200000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30200000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30200000, status, 0) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 1) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 2) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 3) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 4) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 5) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 6) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 7)
#define DT_N_S_soc_S_gpio_30200000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30200000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 7)
#define DT_N_S_soc_S_gpio_30200000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30200000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30200000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_compatible {"nxp,imx-gpio"}
#define DT_N_S_soc_S_gpio_30200000_P_compatible_IDX_0 "nxp,imx-gpio"
#define DT_N_S_soc_S_gpio_30200000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-gpio
#define DT_N_S_soc_S_gpio_30200000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_gpio
#define DT_N_S_soc_S_gpio_30200000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_GPIO
#define DT_N_S_soc_S_gpio_30200000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30200000, compatible, 0)
#define DT_N_S_soc_S_gpio_30200000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30200000, compatible, 0)
#define DT_N_S_soc_S_gpio_30200000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30200000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30200000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_30200000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_interrupts {64 /* 0x40 */, 0 /* 0x0 */, 65 /* 0x41 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_IDX_0 64
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_IDX_2 65
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30200000, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 1) \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 2) \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30200000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30200000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30200000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30200000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30200000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_30200000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_30200000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_CLK__GPIO3_IO0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_CLK__GPIO3_IO0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FULL_NAME "MX7D_PAD_LCD_CLK__GPIO3_IO0"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_CHILD_IDX 43

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_ORD 64

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_clk__gpio3_io0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux {808648884 /* 0x303300b4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649508 /* 0x30330324 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_0 808648884
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_4 808649508
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA00__GPIO3_IO5
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA00__GPIO3_IO5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FULL_NAME "MX7D_PAD_LCD_DATA00__GPIO3_IO5"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_CHILD_IDX 48

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_ORD 65

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data00__gpio3_io5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux {808648904 /* 0x303300c8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649528 /* 0x30330338 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_0 808648904
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_4 808649528
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA01__GPIO3_IO6
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA01__GPIO3_IO6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FULL_NAME "MX7D_PAD_LCD_DATA01__GPIO3_IO6"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_CHILD_IDX 49

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_ORD 66

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data01__gpio3_io6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux {808648908 /* 0x303300cc */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649532 /* 0x3033033c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_0 808648908
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_4 808649532
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA02__GPIO3_IO7
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA02__GPIO3_IO7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FULL_NAME "MX7D_PAD_LCD_DATA02__GPIO3_IO7"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_CHILD_IDX 50

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_ORD 67

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data02__gpio3_io7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux {808648912 /* 0x303300d0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649536 /* 0x30330340 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_0 808648912
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_4 808649536
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA03__GPIO3_IO8
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA03__GPIO3_IO8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FULL_NAME "MX7D_PAD_LCD_DATA03__GPIO3_IO8"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_CHILD_IDX 51

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_ORD 68

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data03__gpio3_io8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux {808648916 /* 0x303300d4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649540 /* 0x30330344 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_0 808648916
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_4 808649540
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA04__GPIO3_IO9
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA04__GPIO3_IO9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FULL_NAME "MX7D_PAD_LCD_DATA04__GPIO3_IO9"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_CHILD_IDX 52

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_ORD 69

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data04__gpio3_io9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux {808648920 /* 0x303300d8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649544 /* 0x30330348 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_0 808648920
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_4 808649544
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA05__GPIO3_IO10
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA05__GPIO3_IO10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FULL_NAME "MX7D_PAD_LCD_DATA05__GPIO3_IO10"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_CHILD_IDX 53

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_ORD 70

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data05__gpio3_io10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux {808648924 /* 0x303300dc */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649548 /* 0x3033034c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_0 808648924
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_4 808649548
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA06__GPIO3_IO11
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA06__GPIO3_IO11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FULL_NAME "MX7D_PAD_LCD_DATA06__GPIO3_IO11"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_CHILD_IDX 54

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_ORD 71

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data06__gpio3_io11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux {808648928 /* 0x303300e0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649552 /* 0x30330350 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_0 808648928
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_4 808649552
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA07__GPIO3_IO12
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA07__GPIO3_IO12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FULL_NAME "MX7D_PAD_LCD_DATA07__GPIO3_IO12"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_CHILD_IDX 55

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_ORD 72

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data07__gpio3_io12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux {808648932 /* 0x303300e4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649556 /* 0x30330354 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_0 808648932
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_4 808649556
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA08__GPIO3_IO13
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA08__GPIO3_IO13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FULL_NAME "MX7D_PAD_LCD_DATA08__GPIO3_IO13"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_CHILD_IDX 56

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_ORD 73

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data08__gpio3_io13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux {808648936 /* 0x303300e8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649560 /* 0x30330358 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_0 808648936
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_4 808649560
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA09__GPIO3_IO14
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA09__GPIO3_IO14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FULL_NAME "MX7D_PAD_LCD_DATA09__GPIO3_IO14"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_CHILD_IDX 57

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_ORD 74

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data09__gpio3_io14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux {808648940 /* 0x303300ec */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649564 /* 0x3033035c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_0 808648940
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_4 808649564
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA10__GPIO3_IO15
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA10__GPIO3_IO15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FULL_NAME "MX7D_PAD_LCD_DATA10__GPIO3_IO15"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_CHILD_IDX 58

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_ORD 75

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data10__gpio3_io15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux {808648944 /* 0x303300f0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649568 /* 0x30330360 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_0 808648944
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_4 808649568
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA11__GPIO3_IO16
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA11__GPIO3_IO16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FULL_NAME "MX7D_PAD_LCD_DATA11__GPIO3_IO16"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_CHILD_IDX 59

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_ORD 76

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data11__gpio3_io16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux {808648948 /* 0x303300f4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649572 /* 0x30330364 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_0 808648948
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_4 808649572
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA12__GPIO3_IO17
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA12__GPIO3_IO17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FULL_NAME "MX7D_PAD_LCD_DATA12__GPIO3_IO17"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_CHILD_IDX 60

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_ORD 77

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data12__gpio3_io17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux {808648952 /* 0x303300f8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649576 /* 0x30330368 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_0 808648952
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_4 808649576
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA13__GPIO3_IO18
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA13__GPIO3_IO18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FULL_NAME "MX7D_PAD_LCD_DATA13__GPIO3_IO18"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_CHILD_IDX 61

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_ORD 78

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data13__gpio3_io18 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux {808648956 /* 0x303300fc */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649580 /* 0x3033036c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_0 808648956
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_4 808649580
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA14__GPIO3_IO19
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA14__GPIO3_IO19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FULL_NAME "MX7D_PAD_LCD_DATA14__GPIO3_IO19"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_CHILD_IDX 62

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_ORD 79

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data14__gpio3_io19 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux {808648960 /* 0x30330100 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649584 /* 0x30330370 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_0 808648960
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_4 808649584
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA15__GPIO3_IO20
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA15__GPIO3_IO20"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FULL_NAME "MX7D_PAD_LCD_DATA15__GPIO3_IO20"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_CHILD_IDX 63

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_ORD 80

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data15__gpio3_io20 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux {808648964 /* 0x30330104 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649588 /* 0x30330374 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_0 808648964
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_4 808649588
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA16__GPIO3_IO21
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA16__GPIO3_IO21"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FULL_NAME "MX7D_PAD_LCD_DATA16__GPIO3_IO21"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_CHILD_IDX 64

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_ORD 81

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data16__gpio3_io21 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux {808648968 /* 0x30330108 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649592 /* 0x30330378 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_0 808648968
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_4 808649592
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA17__GPIO3_IO22
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA17__GPIO3_IO22"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FULL_NAME "MX7D_PAD_LCD_DATA17__GPIO3_IO22"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_CHILD_IDX 65

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_ORD 82

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data17__gpio3_io22 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux {808648972 /* 0x3033010c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649596 /* 0x3033037c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_0 808648972
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_4 808649596
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA18__GPIO3_IO23
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA18__GPIO3_IO23"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FULL_NAME "MX7D_PAD_LCD_DATA18__GPIO3_IO23"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_CHILD_IDX 66

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_ORD 83

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data18__gpio3_io23 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux {808648976 /* 0x30330110 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649600 /* 0x30330380 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_0 808648976
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_4 808649600
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA19__GPIO3_IO24
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA19__GPIO3_IO24"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FULL_NAME "MX7D_PAD_LCD_DATA19__GPIO3_IO24"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_CHILD_IDX 67

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_ORD 84

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data19__gpio3_io24 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux {808648980 /* 0x30330114 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649604 /* 0x30330384 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_0 808648980
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_4 808649604
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA20__GPIO3_IO25
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA20__GPIO3_IO25"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FULL_NAME "MX7D_PAD_LCD_DATA20__GPIO3_IO25"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_CHILD_IDX 68

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_ORD 85

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data20__gpio3_io25 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux {808648984 /* 0x30330118 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649608 /* 0x30330388 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_0 808648984
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_4 808649608
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA21__GPIO3_IO26
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA21__GPIO3_IO26"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FULL_NAME "MX7D_PAD_LCD_DATA21__GPIO3_IO26"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_CHILD_IDX 69

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_ORD 86

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data21__gpio3_io26 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux {808648988 /* 0x3033011c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649612 /* 0x3033038c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_0 808648988
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_4 808649612
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA22__GPIO3_IO27
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA22__GPIO3_IO27"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FULL_NAME "MX7D_PAD_LCD_DATA22__GPIO3_IO27"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_CHILD_IDX 70

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_ORD 87

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data22__gpio3_io27 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux {808648992 /* 0x30330120 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649616 /* 0x30330390 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_0 808648992
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_4 808649616
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA23__GPIO3_IO28
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_DATA23__GPIO3_IO28"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FULL_NAME "MX7D_PAD_LCD_DATA23__GPIO3_IO28"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_CHILD_IDX 71

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_ORD 88

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_data23__gpio3_io28 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux {808648996 /* 0x30330124 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649620 /* 0x30330394 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_0 808648996
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_4 808649620
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_ENABLE__GPIO3_IO1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_ENABLE__GPIO3_IO1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FULL_NAME "MX7D_PAD_LCD_ENABLE__GPIO3_IO1"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_CHILD_IDX 44

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_ORD 89

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_enable__gpio3_io1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux {808648888 /* 0x303300b8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649512 /* 0x30330328 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_0 808648888
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_4 808649512
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_HSYNC__GPIO3_IO2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_HSYNC__GPIO3_IO2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FULL_NAME "MX7D_PAD_LCD_HSYNC__GPIO3_IO2"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_CHILD_IDX 45

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_ORD 90

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_hsync__gpio3_io2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux {808648892 /* 0x303300bc */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649516 /* 0x3033032c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_0 808648892
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_4 808649516
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_RESET__GPIO3_IO4
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_RESET__GPIO3_IO4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FULL_NAME "MX7D_PAD_LCD_RESET__GPIO3_IO4"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_CHILD_IDX 47

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_ORD 91

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_reset__gpio3_io4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux {808648900 /* 0x303300c4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649524 /* 0x30330334 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_0 808648900
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_4 808649524
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_LCD_VSYNC__GPIO3_IO3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_PATH "/soc/iomuxc@30330000/MX7D_PAD_LCD_VSYNC__GPIO3_IO3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FULL_NAME "MX7D_PAD_LCD_VSYNC__GPIO3_IO3"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_CHILD_IDX 46

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_ORD 92

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_SUPPORTS_ORDS \
	93, /* /soc/gpio@30220000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_lcd_vsync__gpio3_io3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux {808648896 /* 0x303300c0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649520 /* 0x30330330 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_0 808648896
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_4 808649520
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/gpio@30220000
 *
 * Node identifier: DT_N_S_soc_S_gpio_30220000
 *
 * Binding (compatible = nxp,imx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_30220000_PATH "/soc/gpio@30220000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_30220000_FULL_NAME "gpio@30220000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_30220000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_30220000_CHILD_IDX 12

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_30220000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_30220000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30220000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30220000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_30220000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_30220000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30220000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30220000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_30220000_ORD 93

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_30220000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	64, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_CLK__GPIO3_IO0 */ \
	65, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA00__GPIO3_IO5 */ \
	66, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA01__GPIO3_IO6 */ \
	67, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA02__GPIO3_IO7 */ \
	68, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA03__GPIO3_IO8 */ \
	69, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA04__GPIO3_IO9 */ \
	70, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA05__GPIO3_IO10 */ \
	71, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA06__GPIO3_IO11 */ \
	72, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA07__GPIO3_IO12 */ \
	73, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA08__GPIO3_IO13 */ \
	74, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA09__GPIO3_IO14 */ \
	75, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA10__GPIO3_IO15 */ \
	76, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA11__GPIO3_IO16 */ \
	77, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA12__GPIO3_IO17 */ \
	78, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA13__GPIO3_IO18 */ \
	79, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA14__GPIO3_IO19 */ \
	80, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA15__GPIO3_IO20 */ \
	81, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA16__GPIO3_IO21 */ \
	82, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA17__GPIO3_IO22 */ \
	83, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA18__GPIO3_IO23 */ \
	84, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA19__GPIO3_IO24 */ \
	85, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA20__GPIO3_IO25 */ \
	86, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA21__GPIO3_IO26 */ \
	87, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA22__GPIO3_IO27 */ \
	88, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_DATA23__GPIO3_IO28 */ \
	89, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_ENABLE__GPIO3_IO1 */ \
	90, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_HSYNC__GPIO3_IO2 */ \
	91, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_RESET__GPIO3_IO4 */ \
	92, /* /soc/iomuxc@30330000/MX7D_PAD_LCD_VSYNC__GPIO3_IO3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_30220000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_30220000_EXISTS 1
#define DT_N_INST_2_nxp_imx_gpio DT_N_S_soc_S_gpio_30220000
#define DT_N_NODELABEL_gpio3     DT_N_S_soc_S_gpio_30220000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_30220000_REG_NUM 1
#define DT_N_S_soc_S_gpio_30220000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_REG_IDX_0_VAL_ADDRESS 807534592 /* 0x30220000 */
#define DT_N_S_soc_S_gpio_30220000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_gpio_30220000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_30220000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_30220000_IRQ_NUM 2
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_0_VAL_irq 68
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_1_VAL_irq 69
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_gpio_30220000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_COMPAT_MATCHES_nxp_imx_gpio 1
#define DT_N_S_soc_S_gpio_30220000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_30220000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_COMPAT_MODEL_IDX_0 "imx-gpio"
#define DT_N_S_soc_S_gpio_30220000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_30220000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_30220000_P_reg {807534592 /* 0x30220000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_gpio_30220000_P_reg_IDX_0 807534592
#define DT_N_S_soc_S_gpio_30220000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_gpio_30220000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30220000, reg, 0) \
	fn(DT_N_S_soc_S_gpio_30220000, reg, 1)
#define DT_N_S_soc_S_gpio_30220000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30220000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, reg, 1)
#define DT_N_S_soc_S_gpio_30220000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30220000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30220000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_rdc 15
#define DT_N_S_soc_S_gpio_30220000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_5_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_6_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_7_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_8_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_9_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_10_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_11_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_12_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_13_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_13_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_14_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_14_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_15_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_15_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_16_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_16_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_17_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_17_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_18 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_18_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_18_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_19 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_19_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_19_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_20 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_20_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_20_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_21 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_21_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_21_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_22 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_22_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_22_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_23 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_23_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_23_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_24 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_24_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_24_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_25 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_25_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_25_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_26 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_26_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_26_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_27 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_27_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_27_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_28 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_28_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_IDX_28_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30220000, pinmux, 0) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 1) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 2) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 3) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 4) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 5) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 6) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 7) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 8) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 9) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 10) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 11) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 12) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 13) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 14) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 15) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 16) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 17) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 18) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 19) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 20) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 21) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 22) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 23) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 24) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 25) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 26) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 27) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 28)
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30220000, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 28)
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30220000, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 27, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 28, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30220000, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, pinmux, 28, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_LEN 29
#define DT_N_S_soc_S_gpio_30220000_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_30220000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_ngpios 32
#define DT_N_S_soc_S_gpio_30220000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_status "disabled"
#define DT_N_S_soc_S_gpio_30220000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_30220000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_30220000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30220000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_30220000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_30220000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30220000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30220000, status, 0) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 1) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 2) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 3) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 4) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 5) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 6) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 7)
#define DT_N_S_soc_S_gpio_30220000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30220000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 7)
#define DT_N_S_soc_S_gpio_30220000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30220000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30220000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_compatible {"nxp,imx-gpio"}
#define DT_N_S_soc_S_gpio_30220000_P_compatible_IDX_0 "nxp,imx-gpio"
#define DT_N_S_soc_S_gpio_30220000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-gpio
#define DT_N_S_soc_S_gpio_30220000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_gpio
#define DT_N_S_soc_S_gpio_30220000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_GPIO
#define DT_N_S_soc_S_gpio_30220000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30220000, compatible, 0)
#define DT_N_S_soc_S_gpio_30220000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30220000, compatible, 0)
#define DT_N_S_soc_S_gpio_30220000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30220000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30220000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_30220000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_interrupts {68 /* 0x44 */, 0 /* 0x0 */, 69 /* 0x45 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_IDX_0 68
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_IDX_2 69
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30220000, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 1) \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 2) \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30220000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30220000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30220000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30220000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30220000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_30220000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_30220000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MISO__GPIO4_IO18
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_PATH "/soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MISO__GPIO4_IO18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FULL_NAME "MX7D_PAD_ECSPI1_MISO__GPIO4_IO18"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_CHILD_IDX 100

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_ORD 94

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_ecspi1_miso__gpio4_io18 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux {808649072 /* 0x30330170 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649696 /* 0x303303e0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_0 808649072
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_4 808649696
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_PATH "/soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FULL_NAME "MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_CHILD_IDX 99

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_ORD 95

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_ecspi1_mosi__gpio4_io17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux {808649068 /* 0x3033016c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649692 /* 0x303303dc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_0 808649068
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_4 808649692
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_PATH "/soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FULL_NAME "MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_CHILD_IDX 98

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_ORD 96

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_ecspi1_sclk__gpio4_io16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux {808649064 /* 0x30330168 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649688 /* 0x303303d8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_0 808649064
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_4 808649688
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SS0__GPIO4_IO19
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_PATH "/soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SS0__GPIO4_IO19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FULL_NAME "MX7D_PAD_ECSPI1_SS0__GPIO4_IO19"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_CHILD_IDX 101

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_ORD 97

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_ecspi1_ss0__gpio4_io19 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux {808649076 /* 0x30330174 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649700 /* 0x303303e4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_0 808649076
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_4 808649700
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MISO__GPIO4_IO22
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_PATH "/soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MISO__GPIO4_IO22"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FULL_NAME "MX7D_PAD_ECSPI2_MISO__GPIO4_IO22"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_CHILD_IDX 104

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_ORD 98

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_ecspi2_miso__gpio4_io22 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux {808649088 /* 0x30330180 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649712 /* 0x303303f0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_0 808649088
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_4 808649712
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_PATH "/soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FULL_NAME "MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_CHILD_IDX 103

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_ORD 99

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_ecspi2_mosi__gpio4_io21 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux {808649084 /* 0x3033017c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649708 /* 0x303303ec */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_0 808649084
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_4 808649708
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_PATH "/soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FULL_NAME "MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_CHILD_IDX 102

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_ORD 100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_ecspi2_sclk__gpio4_io20 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux {808649080 /* 0x30330178 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649704 /* 0x303303e8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_0 808649080
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_4 808649704
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SS0__GPIO4_IO23
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_PATH "/soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SS0__GPIO4_IO23"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FULL_NAME "MX7D_PAD_ECSPI2_SS0__GPIO4_IO23"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_CHILD_IDX 105

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_ORD 101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_ecspi2_ss0__gpio4_io23 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux {808649092 /* 0x30330184 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649716 /* 0x303303f4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_0 808649092
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_4 808649716
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C1_SCL__GPIO4_IO8
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C1_SCL__GPIO4_IO8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FULL_NAME "MX7D_PAD_I2C1_SCL__GPIO4_IO8"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_CHILD_IDX 84

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_ORD 102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c1_scl__gpio4_io8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux {808649032 /* 0x30330148 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649656 /* 0x303303b8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_0 808649032
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_4 808649656
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C1_SDA__GPIO4_IO9
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C1_SDA__GPIO4_IO9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FULL_NAME "MX7D_PAD_I2C1_SDA__GPIO4_IO9"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_CHILD_IDX 85

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_ORD 103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c1_sda__gpio4_io9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux {808649036 /* 0x3033014c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649660 /* 0x303303bc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_0 808649036
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_4 808649660
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__GPIO4_IO10
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__GPIO4_IO10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FULL_NAME "MX7D_PAD_I2C2_SCL__GPIO4_IO10"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_CHILD_IDX 87

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_ORD 104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c2_scl__gpio4_io10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux {808649040 /* 0x30330150 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649664 /* 0x303303c0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_0 808649040
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_4 808649664
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__GPIO4_IO11
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__GPIO4_IO11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FULL_NAME "MX7D_PAD_I2C2_SDA__GPIO4_IO11"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_CHILD_IDX 89

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_ORD 105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c2_sda__gpio4_io11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux {808649044 /* 0x30330154 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649668 /* 0x303303c4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_0 808649044
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_4 808649668
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__GPIO4_IO12
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__GPIO4_IO12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FULL_NAME "MX7D_PAD_I2C3_SCL__GPIO4_IO12"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_CHILD_IDX 91

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_ORD 106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c3_scl__gpio4_io12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux {808649048 /* 0x30330158 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649672 /* 0x303303c8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_0 808649048
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_4 808649672
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__GPIO4_IO13
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__GPIO4_IO13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FULL_NAME "MX7D_PAD_I2C3_SDA__GPIO4_IO13"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_CHILD_IDX 93

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_ORD 107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c3_sda__gpio4_io13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux {808649052 /* 0x3033015c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649676 /* 0x303303cc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_0 808649052
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_4 808649676
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__GPIO4_IO14
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__GPIO4_IO14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FULL_NAME "MX7D_PAD_I2C4_SCL__GPIO4_IO14"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_CHILD_IDX 95

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_ORD 108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c4_scl__gpio4_io14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux {808649056 /* 0x30330160 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649680 /* 0x303303d0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_0 808649056
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_4 808649680
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__GPIO4_IO15
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__GPIO4_IO15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FULL_NAME "MX7D_PAD_I2C4_SDA__GPIO4_IO15"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_CHILD_IDX 97

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_ORD 109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c4_sda__gpio4_io15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux {808649060 /* 0x30330164 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649684 /* 0x303303d4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_0 808649060
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_4 808649684
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__GPIO4_IO0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__GPIO4_IO0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FULL_NAME "MX7D_PAD_UART1_RX_DATA__GPIO4_IO0"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_CHILD_IDX 73

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_ORD 110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart1_rx_data__gpio4_io0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux {808649000 /* 0x30330128 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649624 /* 0x30330398 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_0 808649000
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_4 808649624
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__GPIO4_IO1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__GPIO4_IO1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FULL_NAME "MX7D_PAD_UART1_TX_DATA__GPIO4_IO1"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_CHILD_IDX 75

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_ORD 111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart1_tx_data__gpio4_io1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux {808649004 /* 0x3033012c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649628 /* 0x3033039c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_0 808649004
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_4 808649628
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__GPIO4_IO2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__GPIO4_IO2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FULL_NAME "MX7D_PAD_UART2_RX_DATA__GPIO4_IO2"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_CHILD_IDX 77

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_ORD 112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart2_rx_data__gpio4_io2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux {808649008 /* 0x30330130 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649632 /* 0x303303a0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_0 808649008
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_4 808649632
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__GPIO4_IO3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__GPIO4_IO3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FULL_NAME "MX7D_PAD_UART2_TX_DATA__GPIO4_IO3"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_CHILD_IDX 79

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_ORD 113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart2_tx_data__gpio4_io3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux {808649012 /* 0x30330134 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649636 /* 0x303303a4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_0 808649012
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_4 808649636
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART3_CTS_B__GPIO4_IO7
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART3_CTS_B__GPIO4_IO7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FULL_NAME "MX7D_PAD_UART3_CTS_B__GPIO4_IO7"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_CHILD_IDX 83

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_ORD 114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart3_cts_b__gpio4_io7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux {808649028 /* 0x30330144 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649652 /* 0x303303b4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_0 808649028
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_4 808649652
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART3_RTS_B__GPIO4_IO6
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART3_RTS_B__GPIO4_IO6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FULL_NAME "MX7D_PAD_UART3_RTS_B__GPIO4_IO6"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_CHILD_IDX 82

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_ORD 115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart3_rts_b__gpio4_io6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux {808649024 /* 0x30330140 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649648 /* 0x303303b0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_0 808649024
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_4 808649648
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART3_RX_DATA__GPIO4_IO4
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART3_RX_DATA__GPIO4_IO4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FULL_NAME "MX7D_PAD_UART3_RX_DATA__GPIO4_IO4"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_CHILD_IDX 80

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_ORD 116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart3_rx_data__gpio4_io4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux {808649016 /* 0x30330138 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649640 /* 0x303303a8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_0 808649016
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_4 808649640
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART3_TX_DATA__GPIO4_IO5
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART3_TX_DATA__GPIO4_IO5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FULL_NAME "MX7D_PAD_UART3_TX_DATA__GPIO4_IO5"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_CHILD_IDX 81

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_ORD 117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_SUPPORTS_ORDS \
	118, /* /soc/gpio@30230000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart3_tx_data__gpio4_io5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux {808649020 /* 0x3033013c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649644 /* 0x303303ac */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_0 808649020
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_4 808649644
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/gpio@30230000
 *
 * Node identifier: DT_N_S_soc_S_gpio_30230000
 *
 * Binding (compatible = nxp,imx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_30230000_PATH "/soc/gpio@30230000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_30230000_FULL_NAME "gpio@30230000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_30230000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_30230000_CHILD_IDX 13

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_30230000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_30230000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30230000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30230000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_30230000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_30230000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30230000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30230000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_30230000_ORD 118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_30230000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	94, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MISO__GPIO4_IO18 */ \
	95, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17 */ \
	96, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16 */ \
	97, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI1_SS0__GPIO4_IO19 */ \
	98, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MISO__GPIO4_IO22 */ \
	99, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21 */ \
	100, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20 */ \
	101, /* /soc/iomuxc@30330000/MX7D_PAD_ECSPI2_SS0__GPIO4_IO23 */ \
	102, /* /soc/iomuxc@30330000/MX7D_PAD_I2C1_SCL__GPIO4_IO8 */ \
	103, /* /soc/iomuxc@30330000/MX7D_PAD_I2C1_SDA__GPIO4_IO9 */ \
	104, /* /soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__GPIO4_IO10 */ \
	105, /* /soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__GPIO4_IO11 */ \
	106, /* /soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__GPIO4_IO12 */ \
	107, /* /soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__GPIO4_IO13 */ \
	108, /* /soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__GPIO4_IO14 */ \
	109, /* /soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__GPIO4_IO15 */ \
	110, /* /soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__GPIO4_IO0 */ \
	111, /* /soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__GPIO4_IO1 */ \
	112, /* /soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__GPIO4_IO2 */ \
	113, /* /soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__GPIO4_IO3 */ \
	114, /* /soc/iomuxc@30330000/MX7D_PAD_UART3_CTS_B__GPIO4_IO7 */ \
	115, /* /soc/iomuxc@30330000/MX7D_PAD_UART3_RTS_B__GPIO4_IO6 */ \
	116, /* /soc/iomuxc@30330000/MX7D_PAD_UART3_RX_DATA__GPIO4_IO4 */ \
	117, /* /soc/iomuxc@30330000/MX7D_PAD_UART3_TX_DATA__GPIO4_IO5 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_30230000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_30230000_EXISTS 1
#define DT_N_INST_3_nxp_imx_gpio DT_N_S_soc_S_gpio_30230000
#define DT_N_NODELABEL_gpio4     DT_N_S_soc_S_gpio_30230000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_30230000_REG_NUM 1
#define DT_N_S_soc_S_gpio_30230000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_REG_IDX_0_VAL_ADDRESS 807600128 /* 0x30230000 */
#define DT_N_S_soc_S_gpio_30230000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_gpio_30230000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_30230000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_30230000_IRQ_NUM 2
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_0_VAL_irq 70
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_1_VAL_irq 71
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_gpio_30230000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_COMPAT_MATCHES_nxp_imx_gpio 1
#define DT_N_S_soc_S_gpio_30230000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_30230000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_COMPAT_MODEL_IDX_0 "imx-gpio"
#define DT_N_S_soc_S_gpio_30230000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_30230000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_30230000_P_reg {807600128 /* 0x30230000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_gpio_30230000_P_reg_IDX_0 807600128
#define DT_N_S_soc_S_gpio_30230000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_gpio_30230000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30230000, reg, 0) \
	fn(DT_N_S_soc_S_gpio_30230000, reg, 1)
#define DT_N_S_soc_S_gpio_30230000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30230000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, reg, 1)
#define DT_N_S_soc_S_gpio_30230000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30230000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30230000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_rdc 15
#define DT_N_S_soc_S_gpio_30230000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_5_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_6_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_7_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_8_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_9_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_10_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_11_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_12_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_13_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_13_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_14_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_14_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_15_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_15_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_16_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_16_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_17_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_17_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_18 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_18_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_18_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_19 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_19_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_19_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_20 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_20_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_20_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_21 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_21_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_21_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_22 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_22_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_22_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_23 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_23_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_IDX_23_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30230000, pinmux, 0) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 1) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 2) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 3) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 4) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 5) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 6) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 7) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 8) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 9) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 10) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 11) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 12) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 13) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 14) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 15) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 16) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 17) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 18) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 19) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 20) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 21) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 22) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 23)
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30230000, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 23)
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30230000, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 23, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30230000, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, pinmux, 23, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_LEN 24
#define DT_N_S_soc_S_gpio_30230000_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_30230000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_ngpios 32
#define DT_N_S_soc_S_gpio_30230000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_status "disabled"
#define DT_N_S_soc_S_gpio_30230000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_30230000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_30230000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30230000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_30230000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_30230000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30230000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30230000, status, 0) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 1) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 2) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 3) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 4) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 5) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 6) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 7)
#define DT_N_S_soc_S_gpio_30230000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30230000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 7)
#define DT_N_S_soc_S_gpio_30230000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30230000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30230000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_compatible {"nxp,imx-gpio"}
#define DT_N_S_soc_S_gpio_30230000_P_compatible_IDX_0 "nxp,imx-gpio"
#define DT_N_S_soc_S_gpio_30230000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-gpio
#define DT_N_S_soc_S_gpio_30230000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_gpio
#define DT_N_S_soc_S_gpio_30230000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_GPIO
#define DT_N_S_soc_S_gpio_30230000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30230000, compatible, 0)
#define DT_N_S_soc_S_gpio_30230000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30230000, compatible, 0)
#define DT_N_S_soc_S_gpio_30230000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30230000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30230000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_30230000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_interrupts {70 /* 0x46 */, 0 /* 0x0 */, 71 /* 0x47 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_IDX_0 70
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_IDX_2 71
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30230000, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 1) \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 2) \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30230000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30230000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30230000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30230000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30230000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_30230000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_30230000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD1_CD_B__GPIO5_IO0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD1_CD_B__GPIO5_IO0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FULL_NAME "MX7D_PAD_SD1_CD_B__GPIO5_IO0"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_CHILD_IDX 106

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_ORD 119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd1_cd_b__gpio5_io0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux {808649096 /* 0x30330188 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649720 /* 0x303303f8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_0 808649096
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_4 808649720
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD1_CLK__GPIO5_IO3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD1_CLK__GPIO5_IO3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FULL_NAME "MX7D_PAD_SD1_CLK__GPIO5_IO3"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_CHILD_IDX 109

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_ORD 120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd1_clk__gpio5_io3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux {808649108 /* 0x30330194 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649732 /* 0x30330404 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_0 808649108
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_4 808649732
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD1_CMD__GPIO5_IO4
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD1_CMD__GPIO5_IO4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FULL_NAME "MX7D_PAD_SD1_CMD__GPIO5_IO4"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_CHILD_IDX 110

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_ORD 121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd1_cmd__gpio5_io4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux {808649112 /* 0x30330198 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649736 /* 0x30330408 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_0 808649112
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_4 808649736
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA0__GPIO5_IO5
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD1_DATA0__GPIO5_IO5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FULL_NAME "MX7D_PAD_SD1_DATA0__GPIO5_IO5"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_CHILD_IDX 111

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_ORD 122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd1_data0__gpio5_io5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux {808649116 /* 0x3033019c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649740 /* 0x3033040c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_0 808649116
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_4 808649740
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA1__GPIO5_IO6
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD1_DATA1__GPIO5_IO6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FULL_NAME "MX7D_PAD_SD1_DATA1__GPIO5_IO6"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_CHILD_IDX 112

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_ORD 123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd1_data1__gpio5_io6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux {808649120 /* 0x303301a0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649744 /* 0x30330410 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_0 808649120
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_4 808649744
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA2__GPIO5_IO7
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD1_DATA2__GPIO5_IO7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FULL_NAME "MX7D_PAD_SD1_DATA2__GPIO5_IO7"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_CHILD_IDX 113

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_ORD 124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd1_data2__gpio5_io7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux {808649124 /* 0x303301a4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649748 /* 0x30330414 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_0 808649124
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_4 808649748
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA3__GPIO5_IO8
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD1_DATA3__GPIO5_IO8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FULL_NAME "MX7D_PAD_SD1_DATA3__GPIO5_IO8"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_CHILD_IDX 114

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_ORD 125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd1_data3__gpio5_io8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux {808649128 /* 0x303301a8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649752 /* 0x30330418 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_0 808649128
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_4 808649752
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD1_RESET_B__GPIO5_IO2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD1_RESET_B__GPIO5_IO2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FULL_NAME "MX7D_PAD_SD1_RESET_B__GPIO5_IO2"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_CHILD_IDX 108

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_ORD 126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd1_reset_b__gpio5_io2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux {808649104 /* 0x30330190 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649728 /* 0x30330400 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_0 808649104
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_4 808649728
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD1_WP__GPIO5_IO1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD1_WP__GPIO5_IO1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FULL_NAME "MX7D_PAD_SD1_WP__GPIO5_IO1"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_CHILD_IDX 107

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_ORD 127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd1_wp__gpio5_io1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux {808649100 /* 0x3033018c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649724 /* 0x303303fc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_0 808649100
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_4 808649724
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD2_CD_B__GPIO5_IO9
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD2_CD_B__GPIO5_IO9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FULL_NAME "MX7D_PAD_SD2_CD_B__GPIO5_IO9"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_CHILD_IDX 115

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_ORD 128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd2_cd_b__gpio5_io9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux {808649132 /* 0x303301ac */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649756 /* 0x3033041c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_0 808649132
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_4 808649756
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD2_CLK__GPIO5_IO12
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD2_CLK__GPIO5_IO12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FULL_NAME "MX7D_PAD_SD2_CLK__GPIO5_IO12"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_CHILD_IDX 118

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_ORD 129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd2_clk__gpio5_io12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux {808649144 /* 0x303301b8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649768 /* 0x30330428 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_0 808649144
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_4 808649768
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD2_CMD__GPIO5_IO13
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD2_CMD__GPIO5_IO13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FULL_NAME "MX7D_PAD_SD2_CMD__GPIO5_IO13"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_CHILD_IDX 119

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_ORD 130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd2_cmd__gpio5_io13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux {808649148 /* 0x303301bc */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649772 /* 0x3033042c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_0 808649148
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_4 808649772
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA0__GPIO5_IO14
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD2_DATA0__GPIO5_IO14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FULL_NAME "MX7D_PAD_SD2_DATA0__GPIO5_IO14"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_CHILD_IDX 120

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_ORD 131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd2_data0__gpio5_io14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux {808649152 /* 0x303301c0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649776 /* 0x30330430 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_0 808649152
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_4 808649776
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA1__GPIO5_IO15
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD2_DATA1__GPIO5_IO15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FULL_NAME "MX7D_PAD_SD2_DATA1__GPIO5_IO15"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_CHILD_IDX 121

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_ORD 132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd2_data1__gpio5_io15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux {808649156 /* 0x303301c4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649780 /* 0x30330434 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_0 808649156
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_4 808649780
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA2__GPIO5_IO16
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD2_DATA2__GPIO5_IO16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FULL_NAME "MX7D_PAD_SD2_DATA2__GPIO5_IO16"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_CHILD_IDX 122

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_ORD 133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd2_data2__gpio5_io16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux {808649160 /* 0x303301c8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649784 /* 0x30330438 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_0 808649160
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_4 808649784
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA3__GPIO5_IO17
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD2_DATA3__GPIO5_IO17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FULL_NAME "MX7D_PAD_SD2_DATA3__GPIO5_IO17"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_CHILD_IDX 123

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_ORD 134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd2_data3__gpio5_io17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux {808649164 /* 0x303301cc */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649788 /* 0x3033043c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_0 808649164
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_4 808649788
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD2_RESET_B__GPIO5_IO11
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD2_RESET_B__GPIO5_IO11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FULL_NAME "MX7D_PAD_SD2_RESET_B__GPIO5_IO11"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_CHILD_IDX 117

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_ORD 135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd2_reset_b__gpio5_io11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux {808649140 /* 0x303301b4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649764 /* 0x30330424 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_0 808649140
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_4 808649764
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD2_WP__GPIO5_IO10
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD2_WP__GPIO5_IO10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FULL_NAME "MX7D_PAD_SD2_WP__GPIO5_IO10"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_CHILD_IDX 116

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_ORD 136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_SUPPORTS_ORDS \
	137, /* /soc/gpio@30240000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd2_wp__gpio5_io10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux {808649136 /* 0x303301b0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649760 /* 0x30330420 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_0 808649136
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_4 808649760
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/gpio@30240000
 *
 * Node identifier: DT_N_S_soc_S_gpio_30240000
 *
 * Binding (compatible = nxp,imx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_30240000_PATH "/soc/gpio@30240000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_30240000_FULL_NAME "gpio@30240000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_30240000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_30240000_CHILD_IDX 14

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_30240000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_30240000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30240000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30240000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_30240000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_30240000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30240000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30240000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_30240000_ORD 137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_30240000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	119, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_CD_B__GPIO5_IO0 */ \
	120, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_CLK__GPIO5_IO3 */ \
	121, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_CMD__GPIO5_IO4 */ \
	122, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA0__GPIO5_IO5 */ \
	123, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA1__GPIO5_IO6 */ \
	124, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA2__GPIO5_IO7 */ \
	125, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_DATA3__GPIO5_IO8 */ \
	126, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_RESET_B__GPIO5_IO2 */ \
	127, /* /soc/iomuxc@30330000/MX7D_PAD_SD1_WP__GPIO5_IO1 */ \
	128, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_CD_B__GPIO5_IO9 */ \
	129, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_CLK__GPIO5_IO12 */ \
	130, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_CMD__GPIO5_IO13 */ \
	131, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA0__GPIO5_IO14 */ \
	132, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA1__GPIO5_IO15 */ \
	133, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA2__GPIO5_IO16 */ \
	134, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_DATA3__GPIO5_IO17 */ \
	135, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_RESET_B__GPIO5_IO11 */ \
	136, /* /soc/iomuxc@30330000/MX7D_PAD_SD2_WP__GPIO5_IO10 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_30240000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_30240000_EXISTS 1
#define DT_N_INST_4_nxp_imx_gpio DT_N_S_soc_S_gpio_30240000
#define DT_N_NODELABEL_gpio5     DT_N_S_soc_S_gpio_30240000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_30240000_REG_NUM 1
#define DT_N_S_soc_S_gpio_30240000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_REG_IDX_0_VAL_ADDRESS 807665664 /* 0x30240000 */
#define DT_N_S_soc_S_gpio_30240000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_gpio_30240000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_30240000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_30240000_IRQ_NUM 2
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_1_VAL_irq 73
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_gpio_30240000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_COMPAT_MATCHES_nxp_imx_gpio 1
#define DT_N_S_soc_S_gpio_30240000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_30240000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_COMPAT_MODEL_IDX_0 "imx-gpio"
#define DT_N_S_soc_S_gpio_30240000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_30240000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_30240000_P_reg {807665664 /* 0x30240000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_gpio_30240000_P_reg_IDX_0 807665664
#define DT_N_S_soc_S_gpio_30240000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_gpio_30240000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30240000, reg, 0) \
	fn(DT_N_S_soc_S_gpio_30240000, reg, 1)
#define DT_N_S_soc_S_gpio_30240000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30240000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, reg, 1)
#define DT_N_S_soc_S_gpio_30240000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30240000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30240000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_rdc 15
#define DT_N_S_soc_S_gpio_30240000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_5_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_6_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_7_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_8_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_9_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_10_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_11_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_12_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_13_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_13_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_14_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_14_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_15_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_15_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_16_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_16_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_17_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_IDX_17_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30240000, pinmux, 0) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 1) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 2) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 3) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 4) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 5) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 6) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 7) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 8) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 9) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 10) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 11) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 12) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 13) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 14) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 15) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 16) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 17)
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30240000, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 17)
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30240000, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 17, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30240000, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, pinmux, 17, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_LEN 18
#define DT_N_S_soc_S_gpio_30240000_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_30240000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_ngpios 32
#define DT_N_S_soc_S_gpio_30240000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_status "disabled"
#define DT_N_S_soc_S_gpio_30240000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_30240000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_30240000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30240000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_30240000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_30240000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30240000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30240000, status, 0) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 1) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 2) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 3) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 4) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 5) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 6) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 7)
#define DT_N_S_soc_S_gpio_30240000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30240000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 7)
#define DT_N_S_soc_S_gpio_30240000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30240000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30240000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_compatible {"nxp,imx-gpio"}
#define DT_N_S_soc_S_gpio_30240000_P_compatible_IDX_0 "nxp,imx-gpio"
#define DT_N_S_soc_S_gpio_30240000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-gpio
#define DT_N_S_soc_S_gpio_30240000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_gpio
#define DT_N_S_soc_S_gpio_30240000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_GPIO
#define DT_N_S_soc_S_gpio_30240000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30240000, compatible, 0)
#define DT_N_S_soc_S_gpio_30240000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30240000, compatible, 0)
#define DT_N_S_soc_S_gpio_30240000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30240000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30240000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_30240000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_interrupts {72 /* 0x48 */, 0 /* 0x0 */, 73 /* 0x49 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_IDX_2 73
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30240000, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 1) \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 2) \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30240000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30240000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30240000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30240000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30240000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_30240000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_30240000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI1_MCLK__GPIO6_IO18
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI1_MCLK__GPIO6_IO18"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FULL_NAME "MX7D_PAD_SAI1_MCLK__GPIO6_IO18"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_CHILD_IDX 144

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_ORD 138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai1_mclk__gpio6_io18 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux {808649240 /* 0x30330218 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649864 /* 0x30330488 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_0 808649240
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_4 808649864
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FULL_NAME "MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_CHILD_IDX 143

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_ORD 139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai1_rx_bclk__gpio6_io17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux {808649236 /* 0x30330214 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649860 /* 0x30330484 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_0 808649236
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_4 808649860
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FULL_NAME "MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_CHILD_IDX 136

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_ORD 140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai1_rx_data__gpio6_io12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux {808649216 /* 0x30330200 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649840 /* 0x30330470 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_0 808649216
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_4 808649840
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FULL_NAME "MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_CHILD_IDX 141

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_ORD 141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai1_rx_sync__gpio6_io16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux {808649232 /* 0x30330210 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649856 /* 0x30330480 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_0 808649232
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_4 808649856
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FULL_NAME "MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_CHILD_IDX 137

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_ORD 142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai1_tx_bclk__gpio6_io13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux {808649220 /* 0x30330204 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649844 /* 0x30330474 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_0 808649220
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_4 808649844
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FULL_NAME "MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_CHILD_IDX 139

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_ORD 143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai1_tx_data__gpio6_io15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux {808649228 /* 0x3033020c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649852 /* 0x3033047c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_0 808649228
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_4 808649852
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FULL_NAME "MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_CHILD_IDX 138

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_ORD 144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai1_tx_sync__gpio6_io14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux {808649224 /* 0x30330208 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649848 /* 0x30330478 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_0 808649224
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_4 808649848
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FULL_NAME "MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_CHILD_IDX 147

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_ORD 145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai2_rx_data__gpio6_io21 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux {808649252 /* 0x30330224 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649876 /* 0x30330494 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_0 808649252
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_4 808649876
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FULL_NAME "MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_CHILD_IDX 146

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_ORD 146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai2_tx_bclk__gpio6_io20 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux {808649248 /* 0x30330220 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649872 /* 0x30330490 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_0 808649248
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_4 808649872
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FULL_NAME "MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_CHILD_IDX 148

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_ORD 147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai2_tx_data__gpio6_io22 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux {808649256 /* 0x30330228 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649880 /* 0x30330498 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_0 808649256
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_4 808649880
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FULL_NAME "MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_CHILD_IDX 145

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_ORD 148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai2_tx_sync__gpio6_io19 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux {808649244 /* 0x3033021c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649868 /* 0x3033048c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_0 808649244
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_4 808649868
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_CLK__GPIO6_IO0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_CLK__GPIO6_IO0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FULL_NAME "MX7D_PAD_SD3_CLK__GPIO6_IO0"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_CHILD_IDX 124

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_ORD 149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_clk__gpio6_io0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux {808649168 /* 0x303301d0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649792 /* 0x30330440 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_0 808649168
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_4 808649792
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_CMD__GPIO6_IO1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_CMD__GPIO6_IO1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FULL_NAME "MX7D_PAD_SD3_CMD__GPIO6_IO1"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_CHILD_IDX 125

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_ORD 150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_cmd__gpio6_io1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux {808649172 /* 0x303301d4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649796 /* 0x30330444 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_0 808649172
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_4 808649796
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA0__GPIO6_IO2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_DATA0__GPIO6_IO2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FULL_NAME "MX7D_PAD_SD3_DATA0__GPIO6_IO2"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_CHILD_IDX 126

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_ORD 151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_data0__gpio6_io2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux {808649176 /* 0x303301d8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649800 /* 0x30330448 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_0 808649176
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_4 808649800
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA1__GPIO6_IO3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_DATA1__GPIO6_IO3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FULL_NAME "MX7D_PAD_SD3_DATA1__GPIO6_IO3"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_CHILD_IDX 127

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_ORD 152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_data1__gpio6_io3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux {808649180 /* 0x303301dc */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649804 /* 0x3033044c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_0 808649180
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_4 808649804
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA2__GPIO6_IO4
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_DATA2__GPIO6_IO4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FULL_NAME "MX7D_PAD_SD3_DATA2__GPIO6_IO4"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_CHILD_IDX 128

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_ORD 153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_data2__gpio6_io4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux {808649184 /* 0x303301e0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649808 /* 0x30330450 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_0 808649184
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_4 808649808
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA3__GPIO6_IO5
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_DATA3__GPIO6_IO5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FULL_NAME "MX7D_PAD_SD3_DATA3__GPIO6_IO5"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_CHILD_IDX 129

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_ORD 154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_data3__gpio6_io5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux {808649188 /* 0x303301e4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649812 /* 0x30330454 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_0 808649188
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_4 808649812
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA4__GPIO6_IO6
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_DATA4__GPIO6_IO6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FULL_NAME "MX7D_PAD_SD3_DATA4__GPIO6_IO6"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_CHILD_IDX 130

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_ORD 155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_data4__gpio6_io6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux {808649192 /* 0x303301e8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649816 /* 0x30330458 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_0 808649192
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_4 808649816
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA5__GPIO6_IO7
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_DATA5__GPIO6_IO7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FULL_NAME "MX7D_PAD_SD3_DATA5__GPIO6_IO7"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_CHILD_IDX 131

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_ORD 156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_data5__gpio6_io7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux {808649196 /* 0x303301ec */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649820 /* 0x3033045c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_0 808649196
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_4 808649820
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA6__GPIO6_IO8
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_DATA6__GPIO6_IO8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FULL_NAME "MX7D_PAD_SD3_DATA6__GPIO6_IO8"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_CHILD_IDX 132

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_ORD 157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_data6__gpio6_io8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux {808649200 /* 0x303301f0 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649824 /* 0x30330460 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_0 808649200
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_4 808649824
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA7__GPIO6_IO9
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_DATA7__GPIO6_IO9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FULL_NAME "MX7D_PAD_SD3_DATA7__GPIO6_IO9"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_CHILD_IDX 133

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_ORD 158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_data7__gpio6_io9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux {808649204 /* 0x303301f4 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649828 /* 0x30330464 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_0 808649204
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_4 808649828
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_RESET_B__GPIO6_IO11
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_RESET_B__GPIO6_IO11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FULL_NAME "MX7D_PAD_SD3_RESET_B__GPIO6_IO11"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_CHILD_IDX 135

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_ORD 159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_reset_b__gpio6_io11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux {808649212 /* 0x303301fc */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649836 /* 0x3033046c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_0 808649212
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_4 808649836
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SD3_STROBE__GPIO6_IO10
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_PATH "/soc/iomuxc@30330000/MX7D_PAD_SD3_STROBE__GPIO6_IO10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FULL_NAME "MX7D_PAD_SD3_STROBE__GPIO6_IO10"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_CHILD_IDX 134

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_ORD 160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_SUPPORTS_ORDS \
	161, /* /soc/gpio@30250000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sd3_strobe__gpio6_io10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux {808649208 /* 0x303301f8 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649832 /* 0x30330468 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_0 808649208
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_4 808649832
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/gpio@30250000
 *
 * Node identifier: DT_N_S_soc_S_gpio_30250000
 *
 * Binding (compatible = nxp,imx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_30250000_PATH "/soc/gpio@30250000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_30250000_FULL_NAME "gpio@30250000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_30250000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_30250000_CHILD_IDX 15

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_30250000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_30250000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30250000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30250000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_30250000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_30250000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30250000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30250000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_30250000_ORD 161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_30250000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	138, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_MCLK__GPIO6_IO18 */ \
	139, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17 */ \
	140, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12 */ \
	141, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16 */ \
	142, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13 */ \
	143, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15 */ \
	144, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14 */ \
	145, /* /soc/iomuxc@30330000/MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21 */ \
	146, /* /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20 */ \
	147, /* /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22 */ \
	148, /* /soc/iomuxc@30330000/MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19 */ \
	149, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_CLK__GPIO6_IO0 */ \
	150, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_CMD__GPIO6_IO1 */ \
	151, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA0__GPIO6_IO2 */ \
	152, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA1__GPIO6_IO3 */ \
	153, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA2__GPIO6_IO4 */ \
	154, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA3__GPIO6_IO5 */ \
	155, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA4__GPIO6_IO6 */ \
	156, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA5__GPIO6_IO7 */ \
	157, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA6__GPIO6_IO8 */ \
	158, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_DATA7__GPIO6_IO9 */ \
	159, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_RESET_B__GPIO6_IO11 */ \
	160, /* /soc/iomuxc@30330000/MX7D_PAD_SD3_STROBE__GPIO6_IO10 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_30250000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_30250000_EXISTS 1
#define DT_N_INST_5_nxp_imx_gpio DT_N_S_soc_S_gpio_30250000
#define DT_N_NODELABEL_gpio6     DT_N_S_soc_S_gpio_30250000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_30250000_REG_NUM 1
#define DT_N_S_soc_S_gpio_30250000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_REG_IDX_0_VAL_ADDRESS 807731200 /* 0x30250000 */
#define DT_N_S_soc_S_gpio_30250000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_gpio_30250000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_30250000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_30250000_IRQ_NUM 2
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_0_VAL_irq 74
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_1_VAL_irq 75
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_gpio_30250000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_COMPAT_MATCHES_nxp_imx_gpio 1
#define DT_N_S_soc_S_gpio_30250000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_30250000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_COMPAT_MODEL_IDX_0 "imx-gpio"
#define DT_N_S_soc_S_gpio_30250000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_30250000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_30250000_P_reg {807731200 /* 0x30250000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_gpio_30250000_P_reg_IDX_0 807731200
#define DT_N_S_soc_S_gpio_30250000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_gpio_30250000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30250000, reg, 0) \
	fn(DT_N_S_soc_S_gpio_30250000, reg, 1)
#define DT_N_S_soc_S_gpio_30250000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30250000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, reg, 1)
#define DT_N_S_soc_S_gpio_30250000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30250000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30250000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_rdc 15
#define DT_N_S_soc_S_gpio_30250000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_5_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_6_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_7_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_8_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_9_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_10_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_11_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_12_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_13_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_13_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_14_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_14_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_15_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_15_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_16 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_16_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_16_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_17 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_17_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_17_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_18 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_18_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_18_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_19 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_19_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_19_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_20 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_20_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_20_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_21 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_21_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_21_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_22 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_22_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_IDX_22_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30250000, pinmux, 0) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 1) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 2) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 3) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 4) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 5) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 6) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 7) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 8) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 9) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 10) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 11) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 12) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 13) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 14) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 15) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 16) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 17) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 18) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 19) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 20) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 21) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 22)
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30250000, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 22)
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30250000, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 22, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30250000, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, pinmux, 22, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_LEN 23
#define DT_N_S_soc_S_gpio_30250000_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_30250000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_ngpios 32
#define DT_N_S_soc_S_gpio_30250000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_status "disabled"
#define DT_N_S_soc_S_gpio_30250000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_30250000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_30250000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30250000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_30250000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_30250000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30250000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30250000, status, 0) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 1) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 2) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 3) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 4) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 5) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 6) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 7)
#define DT_N_S_soc_S_gpio_30250000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30250000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 7)
#define DT_N_S_soc_S_gpio_30250000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30250000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30250000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_compatible {"nxp,imx-gpio"}
#define DT_N_S_soc_S_gpio_30250000_P_compatible_IDX_0 "nxp,imx-gpio"
#define DT_N_S_soc_S_gpio_30250000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-gpio
#define DT_N_S_soc_S_gpio_30250000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_gpio
#define DT_N_S_soc_S_gpio_30250000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_GPIO
#define DT_N_S_soc_S_gpio_30250000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30250000, compatible, 0)
#define DT_N_S_soc_S_gpio_30250000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30250000, compatible, 0)
#define DT_N_S_soc_S_gpio_30250000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30250000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30250000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_30250000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_interrupts {74 /* 0x4a */, 0 /* 0x0 */, 75 /* 0x4b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_IDX_0 74
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_IDX_2 75
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30250000, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 1) \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 2) \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30250000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30250000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30250000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30250000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30250000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_30250000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_30250000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_COL__GPIO7_IO15
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_COL__GPIO7_IO15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FULL_NAME "MX7D_PAD_ENET1_COL__GPIO7_IO15"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_CHILD_IDX 164

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_ORD 162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_col__gpio7_io15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux {808649320 /* 0x30330268 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649944 /* 0x303304d8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_0 808649320
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_4 808649944
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_CRS__GPIO7_IO14
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_CRS__GPIO7_IO14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FULL_NAME "MX7D_PAD_ENET1_CRS__GPIO7_IO14"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_CHILD_IDX 163

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_ORD 163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_crs__gpio7_io14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux {808649316 /* 0x30330264 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649940 /* 0x303304d4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_0 808649316
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_4 808649940
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FULL_NAME "MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_CHILD_IDX 149

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_ORD 164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_rd0__gpio7_io0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux {808649260 /* 0x3033022c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649884 /* 0x3033049c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_0 808649260
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_4 808649884
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FULL_NAME "MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_CHILD_IDX 150

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_ORD 165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_rd1__gpio7_io1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux {808649264 /* 0x30330230 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649888 /* 0x303304a0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_0 808649264
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_4 808649888
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FULL_NAME "MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_CHILD_IDX 151

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_ORD 166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_rd2__gpio7_io2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux {808649268 /* 0x30330234 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649892 /* 0x303304a4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_0 808649268
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_4 808649892
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FULL_NAME "MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_CHILD_IDX 152

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_ORD 167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_rd3__gpio7_io3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux {808649272 /* 0x30330238 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649896 /* 0x303304a8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_0 808649272
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_4 808649896
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FULL_NAME "MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_CHILD_IDX 154

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_ORD 168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_rxc__gpio7_io5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux {808649280 /* 0x30330240 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649904 /* 0x303304b0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_0 808649280
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_4 808649904
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FULL_NAME "MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_CHILD_IDX 153

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_ORD 169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux {808649276 /* 0x3033023c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649900 /* 0x303304ac */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_0 808649276
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_4 808649900
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FULL_NAME "MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_CHILD_IDX 155

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_ORD 170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_td0__gpio7_io6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux {808649284 /* 0x30330244 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649908 /* 0x303304b4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_0 808649284
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_4 808649908
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FULL_NAME "MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_CHILD_IDX 156

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_ORD 171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_td1__gpio7_io7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux {808649288 /* 0x30330248 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649912 /* 0x303304b8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_0 808649288
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_4 808649912
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FULL_NAME "MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_CHILD_IDX 157

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_ORD 172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_td2__gpio7_io8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux {808649292 /* 0x3033024c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649916 /* 0x303304bc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_0 808649292
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_4 808649916
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FULL_NAME "MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_CHILD_IDX 158

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_ORD 173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_td3__gpio7_io9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux {808649296 /* 0x30330250 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649920 /* 0x303304c0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_0 808649296
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_4 808649920
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FULL_NAME "MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_CHILD_IDX 160

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_ORD 174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_txc__gpio7_io11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux {808649304 /* 0x30330258 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649928 /* 0x303304c8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_0 808649304
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_4 808649928
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FULL_NAME "MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_CHILD_IDX 159

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_ORD 175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux {808649300 /* 0x30330254 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649924 /* 0x303304c4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_0 808649300
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_4 808649924
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FULL_NAME "MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_CHILD_IDX 162

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_ORD 176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_rx_clk__gpio7_io13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux {808649312 /* 0x30330260 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649936 /* 0x303304d0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_0 808649312
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_4 808649936
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_PATH "/soc/iomuxc@30330000/MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FULL_NAME "MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_CHILD_IDX 161

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_ORD 177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_SUPPORTS_ORDS \
	178, /* /soc/gpio@30260000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_enet1_tx_clk__gpio7_io12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux {808649308 /* 0x3033025c */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649932 /* 0x303304cc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_0 808649308
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_4 808649932
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/gpio@30260000
 *
 * Node identifier: DT_N_S_soc_S_gpio_30260000
 *
 * Binding (compatible = nxp,imx-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,imx-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_30260000_PATH "/soc/gpio@30260000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_30260000_FULL_NAME "gpio@30260000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_30260000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_30260000_CHILD_IDX 16

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_30260000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_30260000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30260000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30260000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_30260000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_30260000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_30260000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_30260000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_30260000_ORD 178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_30260000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	162, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_COL__GPIO7_IO15 */ \
	163, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_CRS__GPIO7_IO14 */ \
	164, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0 */ \
	165, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1 */ \
	166, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2 */ \
	167, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3 */ \
	168, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5 */ \
	169, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4 */ \
	170, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6 */ \
	171, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7 */ \
	172, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8 */ \
	173, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9 */ \
	174, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11 */ \
	175, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10 */ \
	176, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13 */ \
	177, /* /soc/iomuxc@30330000/MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_30260000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_30260000_EXISTS 1
#define DT_N_INST_6_nxp_imx_gpio DT_N_S_soc_S_gpio_30260000
#define DT_N_NODELABEL_gpio7     DT_N_S_soc_S_gpio_30260000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_30260000_REG_NUM 1
#define DT_N_S_soc_S_gpio_30260000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_REG_IDX_0_VAL_ADDRESS 807796736 /* 0x30260000 */
#define DT_N_S_soc_S_gpio_30260000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_gpio_30260000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_30260000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_30260000_IRQ_NUM 2
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_0_VAL_irq 76
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_1_VAL_irq 77
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_gpio_30260000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_COMPAT_MATCHES_nxp_imx_gpio 1
#define DT_N_S_soc_S_gpio_30260000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_gpio_30260000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_COMPAT_MODEL_IDX_0 "imx-gpio"
#define DT_N_S_soc_S_gpio_30260000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_30260000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_30260000_P_reg {807796736 /* 0x30260000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_gpio_30260000_P_reg_IDX_0 807796736
#define DT_N_S_soc_S_gpio_30260000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_gpio_30260000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30260000, reg, 0) \
	fn(DT_N_S_soc_S_gpio_30260000, reg, 1)
#define DT_N_S_soc_S_gpio_30260000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30260000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, reg, 1)
#define DT_N_S_soc_S_gpio_30260000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30260000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30260000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_rdc 15
#define DT_N_S_soc_S_gpio_30260000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_5 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_5_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_6 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_6_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_7 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_7_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_8 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_8_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_9 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_9_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_10 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_10_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_11 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_11_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_12 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_12_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_13 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_13_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_13_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_14 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_14_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_14_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_15 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_15_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_IDX_15_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30260000, pinmux, 0) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 1) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 2) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 3) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 4) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 5) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 6) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 7) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 8) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 9) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 10) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 11) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 12) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 13) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 14) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 15)
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30260000, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 15)
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30260000, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 15, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30260000, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, pinmux, 15, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_LEN 16
#define DT_N_S_soc_S_gpio_30260000_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_30260000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_ngpios 32
#define DT_N_S_soc_S_gpio_30260000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_status "disabled"
#define DT_N_S_soc_S_gpio_30260000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_gpio_30260000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_gpio_30260000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30260000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_30260000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_gpio_30260000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_gpio_30260000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30260000, status, 0) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 1) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 2) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 3) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 4) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 5) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 6) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 7)
#define DT_N_S_soc_S_gpio_30260000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30260000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 7)
#define DT_N_S_soc_S_gpio_30260000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30260000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30260000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_compatible {"nxp,imx-gpio"}
#define DT_N_S_soc_S_gpio_30260000_P_compatible_IDX_0 "nxp,imx-gpio"
#define DT_N_S_soc_S_gpio_30260000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-gpio
#define DT_N_S_soc_S_gpio_30260000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_gpio
#define DT_N_S_soc_S_gpio_30260000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_GPIO
#define DT_N_S_soc_S_gpio_30260000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30260000, compatible, 0)
#define DT_N_S_soc_S_gpio_30260000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30260000, compatible, 0)
#define DT_N_S_soc_S_gpio_30260000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30260000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30260000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_30260000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_interrupts {76 /* 0x4c */, 0 /* 0x0 */, 77 /* 0x4d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_IDX_0 76
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_IDX_2 77
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_30260000, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 1) \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 2) \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_30260000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 3)
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_30260000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_30260000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_30260000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_30260000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_30260000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_30260000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl
 *
 * Binding (compatible = nxp,imx7d-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,imx7d-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_PATH "/soc/iomuxc@30330000/pinctrl"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FULL_NAME "pinctrl"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_ORD 179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_SUPPORTS_ORDS \
	180, /* /soc/iomuxc@30330000/pinctrl/i2c1_default */ \
	182, /* /soc/iomuxc@30330000/pinctrl/i2c2_default */ \
	184, /* /soc/iomuxc@30330000/pinctrl/i2c3_default */ \
	186, /* /soc/iomuxc@30330000/pinctrl/i2c4_default */ \
	200, /* /soc/iomuxc@30330000/pinctrl/uart2_default */ \
	203, /* /soc/iomuxc@30330000/pinctrl/uart5_default */ \
	205, /* /soc/iomuxc@30330000/pinctrl/uart6_default */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_EXISTS 1
#define DT_N_INST_0_nxp_imx7d_pinctrl DT_N_S_soc_S_iomuxc_30330000_S_pinctrl
#define DT_N_NODELABEL_pinctrl        DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_MATCHES_nxp_imx7d_pinctrl 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_MODEL_IDX_0 "imx7d-pinctrl"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status "okay"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible {"nxp,imx7d-pinctrl"}
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0 "nxp,imx7d-pinctrl"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx7d-pinctrl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0_STRING_TOKEN nxp_imx7d_pinctrl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX7D_PINCTRL
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, compatible, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, compatible, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_wakeup_source 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/i2c1_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_PATH "/soc/iomuxc@30330000/pinctrl/i2c1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FULL_NAME "i2c1_default"

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_ORD 180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_REQUIRES_ORDS \
	179, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_SUPPORTS_ORDS \
	181, /* /soc/i2c@30a20000 */ \
	210, /* /soc/iomuxc@30330000/pinctrl/i2c1_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_EXISTS 1
#define DT_N_NODELABEL_i2c1_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/i2c@30a20000
 *
 * Node identifier: DT_N_S_soc_S_i2c_30a20000
 *
 * Binding (compatible = fsl,imx21-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/fsl,imx21-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_30a20000_PATH "/soc/i2c@30a20000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_30a20000_FULL_NAME "i2c@30a20000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_30a20000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_30a20000_CHILD_IDX 26

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_30a20000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_30a20000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_30a20000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_30a20000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_30a20000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_30a20000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_30a20000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_30a20000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_30a20000_ORD 181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_30a20000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	180, /* /soc/iomuxc@30330000/pinctrl/i2c1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_30a20000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_30a20000_EXISTS 1
#define DT_N_INST_0_fsl_imx7d_i2c DT_N_S_soc_S_i2c_30a20000
#define DT_N_INST_0_fsl_imx21_i2c DT_N_S_soc_S_i2c_30a20000
#define DT_N_NODELABEL_i2c1       DT_N_S_soc_S_i2c_30a20000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_30a20000_REG_NUM 1
#define DT_N_S_soc_S_i2c_30a20000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_REG_IDX_0_VAL_ADDRESS 815923200 /* 0x30a20000 */
#define DT_N_S_soc_S_i2c_30a20000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_i2c_30a20000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_30a20000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_30a20000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_30a20000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_i2c_30a20000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_30a20000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_MATCHES_fsl_imx7d_i2c 1
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_VENDOR_IDX_0 "Freescale Semiconductor"
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_MODEL_IDX_0 "imx7d-i2c"
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_MATCHES_fsl_imx21_i2c 1
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_VENDOR_IDX_1 "Freescale Semiconductor"
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_COMPAT_MODEL_IDX_1 "imx21-i2c"
#define DT_N_S_soc_S_i2c_30a20000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_30a20000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_30a20000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_30a20000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_30a20000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_30a20000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_30a20000_P_reg {815923200 /* 0x30a20000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_i2c_30a20000_P_reg_IDX_0 815923200
#define DT_N_S_soc_S_i2c_30a20000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_i2c_30a20000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a20000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_30a20000, reg, 1)
#define DT_N_S_soc_S_i2c_30a20000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a20000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, reg, 1)
#define DT_N_S_soc_S_i2c_30a20000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a20000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a20000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts {35 /* 0x23 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a20000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_30a20000, interrupts, 1)
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a20000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, interrupts, 1)
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a20000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a20000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_rdc 15
#define DT_N_S_soc_S_i2c_30a20000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_30a20000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_status "disabled"
#define DT_N_S_soc_S_i2c_30a20000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_30a20000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_30a20000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_30a20000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_30a20000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_30a20000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_30a20000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a20000, status, 0) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 1) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 2) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 3) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 4) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 5) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 6) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 7)
#define DT_N_S_soc_S_i2c_30a20000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a20000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 7)
#define DT_N_S_soc_S_i2c_30a20000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a20000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a20000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_compatible {"fsl,imx7d-i2c", "fsl,imx21-i2c"}
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_0 "fsl,imx7d-i2c"
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_0_STRING_UNQUOTED fsl,imx7d-i2c
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_0_STRING_TOKEN fsl_imx7d_i2c
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_0_STRING_UPPER_TOKEN FSL_IMX7D_I2C
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_1 "fsl,imx21-i2c"
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_1_STRING_UNQUOTED fsl,imx21-i2c
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_1_STRING_TOKEN fsl_imx21_i2c
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_1_STRING_UPPER_TOKEN FSL_IMX21_I2C
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a20000, compatible, 0) \
	fn(DT_N_S_soc_S_i2c_30a20000, compatible, 1)
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a20000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, compatible, 1)
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a20000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a20000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a20000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a20000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_LEN 2
#define DT_N_S_soc_S_i2c_30a20000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_30a20000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a20000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a20000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a20000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a20000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a20000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a20000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a20000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a20000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_30a20000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/i2c2_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_PATH "/soc/iomuxc@30330000/pinctrl/i2c2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FULL_NAME "i2c2_default"

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_CHILD_IDX 4

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_ORD 182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_REQUIRES_ORDS \
	179, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_SUPPORTS_ORDS \
	183, /* /soc/i2c@30a30000 */ \
	213, /* /soc/iomuxc@30330000/pinctrl/i2c2_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_EXISTS 1
#define DT_N_NODELABEL_i2c2_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/i2c@30a30000
 *
 * Node identifier: DT_N_S_soc_S_i2c_30a30000
 *
 * Binding (compatible = fsl,imx21-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/fsl,imx21-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_30a30000_PATH "/soc/i2c@30a30000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_30a30000_FULL_NAME "i2c@30a30000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_30a30000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_30a30000_CHILD_IDX 27

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_30a30000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_30a30000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_30a30000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_30a30000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_30a30000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_30a30000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_30a30000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_30a30000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_30a30000_ORD 183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_30a30000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	182, /* /soc/iomuxc@30330000/pinctrl/i2c2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_30a30000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_30a30000_EXISTS 1
#define DT_N_INST_1_fsl_imx7d_i2c DT_N_S_soc_S_i2c_30a30000
#define DT_N_INST_1_fsl_imx21_i2c DT_N_S_soc_S_i2c_30a30000
#define DT_N_NODELABEL_i2c2       DT_N_S_soc_S_i2c_30a30000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_30a30000_REG_NUM 1
#define DT_N_S_soc_S_i2c_30a30000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_REG_IDX_0_VAL_ADDRESS 815988736 /* 0x30a30000 */
#define DT_N_S_soc_S_i2c_30a30000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_i2c_30a30000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_30a30000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_30a30000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_30a30000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_i2c_30a30000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_30a30000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_MATCHES_fsl_imx7d_i2c 1
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_VENDOR_IDX_0 "Freescale Semiconductor"
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_MODEL_IDX_0 "imx7d-i2c"
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_MATCHES_fsl_imx21_i2c 1
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_VENDOR_IDX_1 "Freescale Semiconductor"
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_COMPAT_MODEL_IDX_1 "imx21-i2c"
#define DT_N_S_soc_S_i2c_30a30000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_30a30000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_30a30000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_30a30000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_30a30000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_30a30000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_30a30000_P_reg {815988736 /* 0x30a30000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_i2c_30a30000_P_reg_IDX_0 815988736
#define DT_N_S_soc_S_i2c_30a30000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_i2c_30a30000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a30000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_30a30000, reg, 1)
#define DT_N_S_soc_S_i2c_30a30000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a30000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, reg, 1)
#define DT_N_S_soc_S_i2c_30a30000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a30000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a30000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts {36 /* 0x24 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a30000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_30a30000, interrupts, 1)
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a30000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, interrupts, 1)
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a30000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a30000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_rdc 15
#define DT_N_S_soc_S_i2c_30a30000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_30a30000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_status "disabled"
#define DT_N_S_soc_S_i2c_30a30000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_30a30000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_30a30000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_30a30000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_30a30000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_30a30000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_30a30000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a30000, status, 0) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 1) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 2) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 3) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 4) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 5) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 6) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 7)
#define DT_N_S_soc_S_i2c_30a30000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a30000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 7)
#define DT_N_S_soc_S_i2c_30a30000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a30000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a30000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_compatible {"fsl,imx7d-i2c", "fsl,imx21-i2c"}
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_0 "fsl,imx7d-i2c"
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_0_STRING_UNQUOTED fsl,imx7d-i2c
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_0_STRING_TOKEN fsl_imx7d_i2c
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_0_STRING_UPPER_TOKEN FSL_IMX7D_I2C
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_1 "fsl,imx21-i2c"
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_1_STRING_UNQUOTED fsl,imx21-i2c
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_1_STRING_TOKEN fsl_imx21_i2c
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_1_STRING_UPPER_TOKEN FSL_IMX21_I2C
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a30000, compatible, 0) \
	fn(DT_N_S_soc_S_i2c_30a30000, compatible, 1)
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a30000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, compatible, 1)
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a30000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a30000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a30000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a30000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_LEN 2
#define DT_N_S_soc_S_i2c_30a30000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_30a30000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a30000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a30000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a30000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a30000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a30000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a30000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a30000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a30000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_30a30000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/i2c3_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_PATH "/soc/iomuxc@30330000/pinctrl/i2c3_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FULL_NAME "i2c3_default"

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_ORD 184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_REQUIRES_ORDS \
	179, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_SUPPORTS_ORDS \
	185, /* /soc/i2c@30a40000 */ \
	216, /* /soc/iomuxc@30330000/pinctrl/i2c3_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_EXISTS 1
#define DT_N_NODELABEL_i2c3_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/i2c@30a40000
 *
 * Node identifier: DT_N_S_soc_S_i2c_30a40000
 *
 * Binding (compatible = fsl,imx21-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/fsl,imx21-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_30a40000_PATH "/soc/i2c@30a40000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_30a40000_FULL_NAME "i2c@30a40000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_30a40000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_30a40000_CHILD_IDX 28

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_30a40000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_30a40000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_30a40000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_30a40000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_30a40000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_30a40000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_30a40000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_30a40000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_30a40000_ORD 185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_30a40000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	184, /* /soc/iomuxc@30330000/pinctrl/i2c3_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_30a40000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_30a40000_EXISTS 1
#define DT_N_INST_2_fsl_imx7d_i2c DT_N_S_soc_S_i2c_30a40000
#define DT_N_INST_2_fsl_imx21_i2c DT_N_S_soc_S_i2c_30a40000
#define DT_N_NODELABEL_i2c3       DT_N_S_soc_S_i2c_30a40000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_30a40000_REG_NUM 1
#define DT_N_S_soc_S_i2c_30a40000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_REG_IDX_0_VAL_ADDRESS 816054272 /* 0x30a40000 */
#define DT_N_S_soc_S_i2c_30a40000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_i2c_30a40000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_30a40000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_30a40000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_30a40000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_i2c_30a40000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_30a40000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_MATCHES_fsl_imx7d_i2c 1
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_VENDOR_IDX_0 "Freescale Semiconductor"
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_MODEL_IDX_0 "imx7d-i2c"
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_MATCHES_fsl_imx21_i2c 1
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_VENDOR_IDX_1 "Freescale Semiconductor"
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_COMPAT_MODEL_IDX_1 "imx21-i2c"
#define DT_N_S_soc_S_i2c_30a40000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_30a40000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_30a40000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_30a40000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_30a40000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_30a40000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_30a40000_P_reg {816054272 /* 0x30a40000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_i2c_30a40000_P_reg_IDX_0 816054272
#define DT_N_S_soc_S_i2c_30a40000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_i2c_30a40000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a40000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_30a40000, reg, 1)
#define DT_N_S_soc_S_i2c_30a40000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a40000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, reg, 1)
#define DT_N_S_soc_S_i2c_30a40000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a40000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a40000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a40000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_30a40000, interrupts, 1)
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a40000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, interrupts, 1)
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a40000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a40000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_rdc 15
#define DT_N_S_soc_S_i2c_30a40000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_30a40000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_status "disabled"
#define DT_N_S_soc_S_i2c_30a40000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_30a40000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_30a40000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_30a40000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_30a40000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_30a40000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_30a40000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a40000, status, 0) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 1) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 2) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 3) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 4) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 5) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 6) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 7)
#define DT_N_S_soc_S_i2c_30a40000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a40000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 7)
#define DT_N_S_soc_S_i2c_30a40000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a40000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a40000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_compatible {"fsl,imx7d-i2c", "fsl,imx21-i2c"}
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_0 "fsl,imx7d-i2c"
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_0_STRING_UNQUOTED fsl,imx7d-i2c
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_0_STRING_TOKEN fsl_imx7d_i2c
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_0_STRING_UPPER_TOKEN FSL_IMX7D_I2C
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_1 "fsl,imx21-i2c"
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_1_STRING_UNQUOTED fsl,imx21-i2c
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_1_STRING_TOKEN fsl_imx21_i2c
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_1_STRING_UPPER_TOKEN FSL_IMX21_I2C
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a40000, compatible, 0) \
	fn(DT_N_S_soc_S_i2c_30a40000, compatible, 1)
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a40000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, compatible, 1)
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a40000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a40000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a40000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a40000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_LEN 2
#define DT_N_S_soc_S_i2c_30a40000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_30a40000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a40000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a40000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a40000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a40000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a40000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a40000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a40000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a40000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_30a40000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/i2c4_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_PATH "/soc/iomuxc@30330000/pinctrl/i2c4_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FULL_NAME "i2c4_default"

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_CHILD_IDX 6

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_ORD 186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_REQUIRES_ORDS \
	179, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_SUPPORTS_ORDS \
	187, /* /soc/i2c@30a50000 */ \
	219, /* /soc/iomuxc@30330000/pinctrl/i2c4_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_EXISTS 1
#define DT_N_NODELABEL_i2c4_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/i2c@30a50000
 *
 * Node identifier: DT_N_S_soc_S_i2c_30a50000
 *
 * Binding (compatible = fsl,imx21-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/fsl,imx21-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_30a50000_PATH "/soc/i2c@30a50000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_30a50000_FULL_NAME "i2c@30a50000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_30a50000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_30a50000_CHILD_IDX 29

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_30a50000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_30a50000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_30a50000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_30a50000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_30a50000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_30a50000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_30a50000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_30a50000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_30a50000_ORD 187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_30a50000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	186, /* /soc/iomuxc@30330000/pinctrl/i2c4_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_30a50000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_30a50000_EXISTS 1
#define DT_N_INST_3_fsl_imx7d_i2c DT_N_S_soc_S_i2c_30a50000
#define DT_N_INST_3_fsl_imx21_i2c DT_N_S_soc_S_i2c_30a50000
#define DT_N_NODELABEL_i2c4       DT_N_S_soc_S_i2c_30a50000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_30a50000_REG_NUM 1
#define DT_N_S_soc_S_i2c_30a50000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_REG_IDX_0_VAL_ADDRESS 816119808 /* 0x30a50000 */
#define DT_N_S_soc_S_i2c_30a50000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_i2c_30a50000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_30a50000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_30a50000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_30a50000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_i2c_30a50000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_30a50000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_MATCHES_fsl_imx7d_i2c 1
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_VENDOR_IDX_0 "Freescale Semiconductor"
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_MODEL_IDX_0 "imx7d-i2c"
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_MATCHES_fsl_imx21_i2c 1
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_VENDOR_IDX_1 "Freescale Semiconductor"
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_COMPAT_MODEL_IDX_1 "imx21-i2c"
#define DT_N_S_soc_S_i2c_30a50000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_30a50000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_30a50000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_30a50000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_30a50000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_30a50000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_30a50000_P_reg {816119808 /* 0x30a50000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_i2c_30a50000_P_reg_IDX_0 816119808
#define DT_N_S_soc_S_i2c_30a50000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_i2c_30a50000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a50000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_30a50000, reg, 1)
#define DT_N_S_soc_S_i2c_30a50000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a50000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, reg, 1)
#define DT_N_S_soc_S_i2c_30a50000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a50000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a50000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts {38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a50000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_30a50000, interrupts, 1)
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a50000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, interrupts, 1)
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a50000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a50000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_rdc 15
#define DT_N_S_soc_S_i2c_30a50000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_30a50000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_status "disabled"
#define DT_N_S_soc_S_i2c_30a50000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_30a50000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_30a50000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_30a50000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_30a50000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_30a50000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_30a50000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a50000, status, 0) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 1) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 2) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 3) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 4) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 5) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 6) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 7)
#define DT_N_S_soc_S_i2c_30a50000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a50000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 7)
#define DT_N_S_soc_S_i2c_30a50000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a50000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a50000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_compatible {"fsl,imx7d-i2c", "fsl,imx21-i2c"}
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_0 "fsl,imx7d-i2c"
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_0_STRING_UNQUOTED fsl,imx7d-i2c
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_0_STRING_TOKEN fsl_imx7d_i2c
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_0_STRING_UPPER_TOKEN FSL_IMX7D_I2C
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_1 "fsl,imx21-i2c"
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_1_STRING_UNQUOTED fsl,imx21-i2c
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_1_STRING_TOKEN fsl_imx21_i2c
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_1_STRING_UPPER_TOKEN FSL_IMX21_I2C
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a50000, compatible, 0) \
	fn(DT_N_S_soc_S_i2c_30a50000, compatible, 1)
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a50000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, compatible, 1)
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a50000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_30a50000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a50000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_30a50000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_LEN 2
#define DT_N_S_soc_S_i2c_30a50000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_30a50000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a50000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a50000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a50000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a50000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_30a50000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_30a50000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_30a50000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_30a50000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_30a50000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/memory@180000
 *
 * Node identifier: DT_N_S_soc_S_memory_180000
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_180000_PATH "/soc/memory@180000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_180000_FULL_NAME "memory@180000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_180000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_180000_CHILD_IDX 9

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_180000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_180000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_180000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_180000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_180000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_180000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_180000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_180000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_180000_ORD 188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_180000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_180000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_180000_EXISTS 1
#define DT_N_INST_2_nxp_imx_sys_bus DT_N_S_soc_S_memory_180000
#define DT_N_NODELABEL_ocram_s_sys  DT_N_S_soc_S_memory_180000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_180000_REG_NUM 1
#define DT_N_S_soc_S_memory_180000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_180000_REG_IDX_0_VAL_ADDRESS 1572864 /* 0x180000 */
#define DT_N_S_soc_S_memory_180000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_memory_180000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_180000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_180000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_180000_COMPAT_MATCHES_nxp_imx_sys_bus 1
#define DT_N_S_soc_S_memory_180000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_180000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_memory_180000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_180000_COMPAT_MODEL_IDX_0 "imx-sys-bus"
#define DT_N_S_soc_S_memory_180000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_180000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_180000_P_compatible {"nxp,imx-sys-bus"}
#define DT_N_S_soc_S_memory_180000_P_compatible_IDX_0 "nxp,imx-sys-bus"
#define DT_N_S_soc_S_memory_180000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-sys-bus
#define DT_N_S_soc_S_memory_180000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_sys_bus
#define DT_N_S_soc_S_memory_180000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_SYS_BUS
#define DT_N_S_soc_S_memory_180000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_180000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_180000, compatible, 0)
#define DT_N_S_soc_S_memory_180000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_180000, compatible, 0)
#define DT_N_S_soc_S_memory_180000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_180000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_180000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_180000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_180000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_180000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_180000_P_reg {1572864 /* 0x180000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_memory_180000_P_reg_IDX_0 1572864
#define DT_N_S_soc_S_memory_180000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_180000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_memory_180000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_180000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_180000, reg, 0) \
	fn(DT_N_S_soc_S_memory_180000, reg, 1)
#define DT_N_S_soc_S_memory_180000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_180000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_180000, reg, 1)
#define DT_N_S_soc_S_memory_180000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_180000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_180000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_180000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_180000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_180000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_180000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/memory@20000000
 *
 * Node identifier: DT_N_S_soc_S_memory_20000000
 *
 * Binding (compatible = nxp,imx-dtcm):
 *   $ZEPHYR_BASE/dts/bindings/arm/nxp,imx-dtcm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20000000_PATH "/soc/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20000000_FULL_NAME "memory@20000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20000000_CHILD_IDX 5

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20000000_ORD 189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20000000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_nxp_imx_dtcm DT_N_S_soc_S_memory_20000000
#define DT_N_NODELABEL_tcmu_sys  DT_N_S_soc_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20000000_REG_NUM 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20000000_COMPAT_MATCHES_nxp_imx_dtcm 1
#define DT_N_S_soc_S_memory_20000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_memory_20000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_COMPAT_MODEL_IDX_0 "imx-dtcm"
#define DT_N_S_soc_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20000000, reg, 0) \
	fn(DT_N_S_soc_S_memory_20000000, reg, 1)
#define DT_N_S_soc_S_memory_20000000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20000000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_20000000, reg, 1)
#define DT_N_S_soc_S_memory_20000000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20000000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_20000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20000000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_20000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible {"nxp,imx-dtcm"}
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0 "nxp,imx-dtcm"
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-dtcm
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_dtcm
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_DTCM
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/memory@20200000
 *
 * Node identifier: DT_N_S_soc_S_memory_20200000
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20200000_PATH "/soc/memory@20200000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20200000_FULL_NAME "memory@20200000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20200000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20200000_CHILD_IDX 7

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20200000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20200000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20200000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20200000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20200000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20200000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20200000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20200000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20200000_ORD 190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20200000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20200000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20200000_EXISTS 1
#define DT_N_INST_1_nxp_imx_sys_bus DT_N_S_soc_S_memory_20200000
#define DT_N_NODELABEL_ocram_sys    DT_N_S_soc_S_memory_20200000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20200000_REG_NUM 1
#define DT_N_S_soc_S_memory_20200000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20200000_REG_IDX_0_VAL_ADDRESS 538968064 /* 0x20200000 */
#define DT_N_S_soc_S_memory_20200000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_memory_20200000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20200000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20200000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20200000_COMPAT_MATCHES_nxp_imx_sys_bus 1
#define DT_N_S_soc_S_memory_20200000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20200000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_memory_20200000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20200000_COMPAT_MODEL_IDX_0 "imx-sys-bus"
#define DT_N_S_soc_S_memory_20200000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20200000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20200000_P_compatible {"nxp,imx-sys-bus"}
#define DT_N_S_soc_S_memory_20200000_P_compatible_IDX_0 "nxp,imx-sys-bus"
#define DT_N_S_soc_S_memory_20200000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-sys-bus
#define DT_N_S_soc_S_memory_20200000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_sys_bus
#define DT_N_S_soc_S_memory_20200000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_SYS_BUS
#define DT_N_S_soc_S_memory_20200000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20200000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20200000, compatible, 0)
#define DT_N_S_soc_S_memory_20200000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20200000, compatible, 0)
#define DT_N_S_soc_S_memory_20200000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20200000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20200000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20200000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20200000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20200000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20200000_P_reg {538968064 /* 0x20200000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_memory_20200000_P_reg_IDX_0 538968064
#define DT_N_S_soc_S_memory_20200000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20200000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_memory_20200000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20200000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20200000, reg, 0) \
	fn(DT_N_S_soc_S_memory_20200000, reg, 1)
#define DT_N_S_soc_S_memory_20200000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20200000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_20200000, reg, 1)
#define DT_N_S_soc_S_memory_20200000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20200000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_20200000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20200000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20200000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_20200000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20200000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/memory@80000000
 *
 * Node identifier: DT_N_S_soc_S_memory_80000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_80000000_PATH "/soc/memory@80000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_80000000_FULL_NAME "memory@80000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_80000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_80000000_CHILD_IDX 3

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_80000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_80000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_80000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_80000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_80000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_80000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_80000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_80000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_80000000_ORD 191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_80000000_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_80000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_80000000_EXISTS 1
#define DT_N_INST_0_nxp_imx_sys_bus DT_N_S_soc_S_memory_80000000
#define DT_N_NODELABEL_ddr_sys      DT_N_S_soc_S_memory_80000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_80000000_REG_NUM 1
#define DT_N_S_soc_S_memory_80000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_80000000_REG_IDX_0_VAL_ADDRESS 2147483648 /* 0x80000000 */
#define DT_N_S_soc_S_memory_80000000_REG_IDX_0_VAL_SIZE 1610612736 /* 0x60000000 */
#define DT_N_S_soc_S_memory_80000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_80000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_80000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_80000000_COMPAT_MATCHES_nxp_imx_sys_bus 1
#define DT_N_S_soc_S_memory_80000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_80000000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_memory_80000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_80000000_COMPAT_MODEL_IDX_0 "imx-sys-bus"
#define DT_N_S_soc_S_memory_80000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_80000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_80000000_P_compatible {"nxp,imx-sys-bus"}
#define DT_N_S_soc_S_memory_80000000_P_compatible_IDX_0 "nxp,imx-sys-bus"
#define DT_N_S_soc_S_memory_80000000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-sys-bus
#define DT_N_S_soc_S_memory_80000000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_sys_bus
#define DT_N_S_soc_S_memory_80000000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_SYS_BUS
#define DT_N_S_soc_S_memory_80000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_80000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_80000000, compatible, 0)
#define DT_N_S_soc_S_memory_80000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_80000000, compatible, 0)
#define DT_N_S_soc_S_memory_80000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_80000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_80000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_80000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_80000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_80000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_80000000_P_reg {2147483648 /* 0x80000000 */, 1610612736 /* 0x60000000 */}
#define DT_N_S_soc_S_memory_80000000_P_reg_IDX_0 2147483648
#define DT_N_S_soc_S_memory_80000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_80000000_P_reg_IDX_1 1610612736
#define DT_N_S_soc_S_memory_80000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_80000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_80000000, reg, 0) \
	fn(DT_N_S_soc_S_memory_80000000, reg, 1)
#define DT_N_S_soc_S_memory_80000000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_80000000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_80000000, reg, 1)
#define DT_N_S_soc_S_memory_80000000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_80000000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_80000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_80000000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_80000000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_80000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_80000000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/mu@30ab0000
 *
 * Node identifier: DT_N_S_soc_S_mu_30ab0000
 *
 * Binding (compatible = nxp,imx-mu):
 *   $ZEPHYR_BASE/dts/bindings/arm/nxp,imx-mu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mu_30ab0000_PATH "/soc/mu@30ab0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mu_30ab0000_FULL_NAME "mu@30ab0000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mu_30ab0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mu_30ab0000_CHILD_IDX 24

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mu_30ab0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mu_30ab0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mu_30ab0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mu_30ab0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mu_30ab0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mu_30ab0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mu_30ab0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mu_30ab0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mu_30ab0000_ORD 192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mu_30ab0000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mu_30ab0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mu_30ab0000_EXISTS 1
#define DT_N_INST_0_nxp_imx_mu DT_N_S_soc_S_mu_30ab0000
#define DT_N_NODELABEL_mub     DT_N_S_soc_S_mu_30ab0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mu_30ab0000_REG_NUM 1
#define DT_N_S_soc_S_mu_30ab0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_REG_IDX_0_VAL_ADDRESS 816513024 /* 0x30ab0000 */
#define DT_N_S_soc_S_mu_30ab0000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_mu_30ab0000_RANGES_NUM 0
#define DT_N_S_soc_S_mu_30ab0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mu_30ab0000_IRQ_NUM 1
#define DT_N_S_soc_S_mu_30ab0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_IRQ_IDX_0_VAL_irq 97
#define DT_N_S_soc_S_mu_30ab0000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_mu_30ab0000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_COMPAT_MATCHES_nxp_imx_mu 1
#define DT_N_S_soc_S_mu_30ab0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_mu_30ab0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_COMPAT_MODEL_IDX_0 "imx-mu"
#define DT_N_S_soc_S_mu_30ab0000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mu_30ab0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mu_30ab0000_P_reg {816513024 /* 0x30ab0000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_mu_30ab0000_P_reg_IDX_0 816513024
#define DT_N_S_soc_S_mu_30ab0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_mu_30ab0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mu_30ab0000, reg, 0) \
	fn(DT_N_S_soc_S_mu_30ab0000, reg, 1)
#define DT_N_S_soc_S_mu_30ab0000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mu_30ab0000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, reg, 1)
#define DT_N_S_soc_S_mu_30ab0000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mu_30ab0000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mu_30ab0000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mu_30ab0000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mu_30ab0000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mu_30ab0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts {97 /* 0x61 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts_IDX_0 97
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mu_30ab0000, interrupts, 0) \
	fn(DT_N_S_soc_S_mu_30ab0000, interrupts, 1)
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mu_30ab0000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, interrupts, 1)
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mu_30ab0000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mu_30ab0000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mu_30ab0000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_mu_30ab0000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_rdc 12
#define DT_N_S_soc_S_mu_30ab0000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_status "disabled"
#define DT_N_S_soc_S_mu_30ab0000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_mu_30ab0000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_mu_30ab0000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_mu_30ab0000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_mu_30ab0000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_mu_30ab0000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_mu_30ab0000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mu_30ab0000, status, 0) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 1) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 2) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 3) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 4) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 5) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 6) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 7)
#define DT_N_S_soc_S_mu_30ab0000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mu_30ab0000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 7)
#define DT_N_S_soc_S_mu_30ab0000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mu_30ab0000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_mu_30ab0000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mu_30ab0000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_mu_30ab0000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_mu_30ab0000_P_status_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_compatible {"nxp,imx-mu"}
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_IDX_0 "nxp,imx-mu"
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-mu
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_mu
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_MU
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mu_30ab0000, compatible, 0)
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mu_30ab0000, compatible, 0)
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mu_30ab0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mu_30ab0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_LEN 1
#define DT_N_S_soc_S_mu_30ab0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mu_30ab0000_P_wakeup_source 0
#define DT_N_S_soc_S_mu_30ab0000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pwm@30660000
 *
 * Node identifier: DT_N_S_soc_S_pwm_30660000
 *
 * Binding (compatible = fsl,imx27-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/fsl,imx27-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_30660000_PATH "/soc/pwm@30660000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_30660000_FULL_NAME "pwm@30660000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_30660000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_30660000_CHILD_IDX 30

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_30660000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_30660000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_30660000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_30660000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_30660000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_30660000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_30660000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_30660000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_30660000_ORD 193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_30660000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_30660000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_30660000_EXISTS 1
#define DT_N_INST_0_fsl_imx7d_pwm DT_N_S_soc_S_pwm_30660000
#define DT_N_INST_0_fsl_imx27_pwm DT_N_S_soc_S_pwm_30660000
#define DT_N_NODELABEL_pwm1       DT_N_S_soc_S_pwm_30660000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_30660000_REG_NUM 1
#define DT_N_S_soc_S_pwm_30660000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_REG_IDX_0_VAL_ADDRESS 811991040 /* 0x30660000 */
#define DT_N_S_soc_S_pwm_30660000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_pwm_30660000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_30660000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_30660000_IRQ_NUM 1
#define DT_N_S_soc_S_pwm_30660000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_IRQ_IDX_0_VAL_irq 81
#define DT_N_S_soc_S_pwm_30660000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pwm_30660000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_COMPAT_MATCHES_fsl_imx7d_pwm 1
#define DT_N_S_soc_S_pwm_30660000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_COMPAT_VENDOR_IDX_0 "Freescale Semiconductor"
#define DT_N_S_soc_S_pwm_30660000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_COMPAT_MODEL_IDX_0 "imx7d-pwm"
#define DT_N_S_soc_S_pwm_30660000_COMPAT_MATCHES_fsl_imx27_pwm 1
#define DT_N_S_soc_S_pwm_30660000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_COMPAT_VENDOR_IDX_1 "Freescale Semiconductor"
#define DT_N_S_soc_S_pwm_30660000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_COMPAT_MODEL_IDX_1 "imx27-pwm"
#define DT_N_S_soc_S_pwm_30660000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_30660000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_30660000_P_reg {811991040 /* 0x30660000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_pwm_30660000_P_reg_IDX_0 811991040
#define DT_N_S_soc_S_pwm_30660000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_pwm_30660000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30660000, reg, 0) \
	fn(DT_N_S_soc_S_pwm_30660000, reg, 1)
#define DT_N_S_soc_S_pwm_30660000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30660000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, reg, 1)
#define DT_N_S_soc_S_pwm_30660000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30660000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30660000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30660000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30660000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_interrupts {81 /* 0x51 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pwm_30660000_P_interrupts_IDX_0 81
#define DT_N_S_soc_S_pwm_30660000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pwm_30660000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30660000, interrupts, 0) \
	fn(DT_N_S_soc_S_pwm_30660000, interrupts, 1)
#define DT_N_S_soc_S_pwm_30660000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30660000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, interrupts, 1)
#define DT_N_S_soc_S_pwm_30660000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30660000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30660000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30660000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30660000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_prescaler 0
#define DT_N_S_soc_S_pwm_30660000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_rdc 15
#define DT_N_S_soc_S_pwm_30660000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_status "disabled"
#define DT_N_S_soc_S_pwm_30660000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_30660000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_30660000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_30660000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_30660000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_30660000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_30660000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30660000, status, 0) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 1) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 2) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 3) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 4) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 5) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 6) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 7)
#define DT_N_S_soc_S_pwm_30660000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30660000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 7)
#define DT_N_S_soc_S_pwm_30660000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30660000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30660000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30660000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30660000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_compatible {"fsl,imx7d-pwm", "fsl,imx27-pwm"}
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_0 "fsl,imx7d-pwm"
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_0_STRING_UNQUOTED fsl,imx7d-pwm
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_0_STRING_TOKEN fsl_imx7d_pwm
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_0_STRING_UPPER_TOKEN FSL_IMX7D_PWM
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_1 "fsl,imx27-pwm"
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_1_STRING_UNQUOTED fsl,imx27-pwm
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_1_STRING_TOKEN fsl_imx27_pwm
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_1_STRING_UPPER_TOKEN FSL_IMX27_PWM
#define DT_N_S_soc_S_pwm_30660000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30660000, compatible, 0) \
	fn(DT_N_S_soc_S_pwm_30660000, compatible, 1)
#define DT_N_S_soc_S_pwm_30660000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30660000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, compatible, 1)
#define DT_N_S_soc_S_pwm_30660000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30660000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30660000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30660000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30660000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30660000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30660000_P_compatible_LEN 2
#define DT_N_S_soc_S_pwm_30660000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_30660000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_30660000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pwm@30670000
 *
 * Node identifier: DT_N_S_soc_S_pwm_30670000
 *
 * Binding (compatible = fsl,imx27-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/fsl,imx27-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_30670000_PATH "/soc/pwm@30670000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_30670000_FULL_NAME "pwm@30670000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_30670000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_30670000_CHILD_IDX 31

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_30670000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_30670000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_30670000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_30670000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_30670000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_30670000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_30670000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_30670000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_30670000_ORD 194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_30670000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_30670000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_30670000_EXISTS 1
#define DT_N_INST_1_fsl_imx7d_pwm DT_N_S_soc_S_pwm_30670000
#define DT_N_INST_1_fsl_imx27_pwm DT_N_S_soc_S_pwm_30670000
#define DT_N_NODELABEL_pwm2       DT_N_S_soc_S_pwm_30670000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_30670000_REG_NUM 1
#define DT_N_S_soc_S_pwm_30670000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_REG_IDX_0_VAL_ADDRESS 812056576 /* 0x30670000 */
#define DT_N_S_soc_S_pwm_30670000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_pwm_30670000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_30670000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_30670000_IRQ_NUM 1
#define DT_N_S_soc_S_pwm_30670000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_IRQ_IDX_0_VAL_irq 82
#define DT_N_S_soc_S_pwm_30670000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pwm_30670000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_COMPAT_MATCHES_fsl_imx7d_pwm 1
#define DT_N_S_soc_S_pwm_30670000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_COMPAT_VENDOR_IDX_0 "Freescale Semiconductor"
#define DT_N_S_soc_S_pwm_30670000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_COMPAT_MODEL_IDX_0 "imx7d-pwm"
#define DT_N_S_soc_S_pwm_30670000_COMPAT_MATCHES_fsl_imx27_pwm 1
#define DT_N_S_soc_S_pwm_30670000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_COMPAT_VENDOR_IDX_1 "Freescale Semiconductor"
#define DT_N_S_soc_S_pwm_30670000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_COMPAT_MODEL_IDX_1 "imx27-pwm"
#define DT_N_S_soc_S_pwm_30670000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_30670000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_30670000_P_reg {812056576 /* 0x30670000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_pwm_30670000_P_reg_IDX_0 812056576
#define DT_N_S_soc_S_pwm_30670000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_pwm_30670000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30670000, reg, 0) \
	fn(DT_N_S_soc_S_pwm_30670000, reg, 1)
#define DT_N_S_soc_S_pwm_30670000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30670000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, reg, 1)
#define DT_N_S_soc_S_pwm_30670000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30670000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30670000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30670000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30670000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_interrupts {82 /* 0x52 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pwm_30670000_P_interrupts_IDX_0 82
#define DT_N_S_soc_S_pwm_30670000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pwm_30670000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30670000, interrupts, 0) \
	fn(DT_N_S_soc_S_pwm_30670000, interrupts, 1)
#define DT_N_S_soc_S_pwm_30670000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30670000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, interrupts, 1)
#define DT_N_S_soc_S_pwm_30670000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30670000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30670000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30670000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30670000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_prescaler 0
#define DT_N_S_soc_S_pwm_30670000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_rdc 15
#define DT_N_S_soc_S_pwm_30670000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_status "disabled"
#define DT_N_S_soc_S_pwm_30670000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_30670000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_30670000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_30670000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_30670000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_30670000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_30670000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30670000, status, 0) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 1) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 2) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 3) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 4) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 5) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 6) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 7)
#define DT_N_S_soc_S_pwm_30670000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30670000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 7)
#define DT_N_S_soc_S_pwm_30670000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30670000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30670000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30670000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30670000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_compatible {"fsl,imx7d-pwm", "fsl,imx27-pwm"}
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_0 "fsl,imx7d-pwm"
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_0_STRING_UNQUOTED fsl,imx7d-pwm
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_0_STRING_TOKEN fsl_imx7d_pwm
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_0_STRING_UPPER_TOKEN FSL_IMX7D_PWM
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_1 "fsl,imx27-pwm"
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_1_STRING_UNQUOTED fsl,imx27-pwm
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_1_STRING_TOKEN fsl_imx27_pwm
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_1_STRING_UPPER_TOKEN FSL_IMX27_PWM
#define DT_N_S_soc_S_pwm_30670000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30670000, compatible, 0) \
	fn(DT_N_S_soc_S_pwm_30670000, compatible, 1)
#define DT_N_S_soc_S_pwm_30670000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30670000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, compatible, 1)
#define DT_N_S_soc_S_pwm_30670000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30670000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30670000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30670000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30670000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30670000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30670000_P_compatible_LEN 2
#define DT_N_S_soc_S_pwm_30670000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_30670000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_30670000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pwm@30680000
 *
 * Node identifier: DT_N_S_soc_S_pwm_30680000
 *
 * Binding (compatible = fsl,imx27-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/fsl,imx27-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_30680000_PATH "/soc/pwm@30680000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_30680000_FULL_NAME "pwm@30680000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_30680000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_30680000_CHILD_IDX 32

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_30680000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_30680000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_30680000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_30680000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_30680000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_30680000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_30680000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_30680000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_30680000_ORD 195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_30680000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_30680000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_30680000_EXISTS 1
#define DT_N_INST_2_fsl_imx7d_pwm DT_N_S_soc_S_pwm_30680000
#define DT_N_INST_2_fsl_imx27_pwm DT_N_S_soc_S_pwm_30680000
#define DT_N_NODELABEL_pwm3       DT_N_S_soc_S_pwm_30680000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_30680000_REG_NUM 1
#define DT_N_S_soc_S_pwm_30680000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_REG_IDX_0_VAL_ADDRESS 812122112 /* 0x30680000 */
#define DT_N_S_soc_S_pwm_30680000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_pwm_30680000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_30680000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_30680000_IRQ_NUM 1
#define DT_N_S_soc_S_pwm_30680000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_IRQ_IDX_0_VAL_irq 83
#define DT_N_S_soc_S_pwm_30680000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pwm_30680000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_COMPAT_MATCHES_fsl_imx7d_pwm 1
#define DT_N_S_soc_S_pwm_30680000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_COMPAT_VENDOR_IDX_0 "Freescale Semiconductor"
#define DT_N_S_soc_S_pwm_30680000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_COMPAT_MODEL_IDX_0 "imx7d-pwm"
#define DT_N_S_soc_S_pwm_30680000_COMPAT_MATCHES_fsl_imx27_pwm 1
#define DT_N_S_soc_S_pwm_30680000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_COMPAT_VENDOR_IDX_1 "Freescale Semiconductor"
#define DT_N_S_soc_S_pwm_30680000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_COMPAT_MODEL_IDX_1 "imx27-pwm"
#define DT_N_S_soc_S_pwm_30680000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_30680000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_30680000_P_reg {812122112 /* 0x30680000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_pwm_30680000_P_reg_IDX_0 812122112
#define DT_N_S_soc_S_pwm_30680000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_pwm_30680000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30680000, reg, 0) \
	fn(DT_N_S_soc_S_pwm_30680000, reg, 1)
#define DT_N_S_soc_S_pwm_30680000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30680000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, reg, 1)
#define DT_N_S_soc_S_pwm_30680000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30680000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30680000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30680000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30680000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_interrupts {83 /* 0x53 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pwm_30680000_P_interrupts_IDX_0 83
#define DT_N_S_soc_S_pwm_30680000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pwm_30680000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30680000, interrupts, 0) \
	fn(DT_N_S_soc_S_pwm_30680000, interrupts, 1)
#define DT_N_S_soc_S_pwm_30680000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30680000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, interrupts, 1)
#define DT_N_S_soc_S_pwm_30680000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30680000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30680000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30680000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30680000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_prescaler 0
#define DT_N_S_soc_S_pwm_30680000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_rdc 15
#define DT_N_S_soc_S_pwm_30680000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_status "disabled"
#define DT_N_S_soc_S_pwm_30680000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_30680000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_30680000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_30680000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_30680000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_30680000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_30680000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30680000, status, 0) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 1) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 2) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 3) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 4) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 5) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 6) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 7)
#define DT_N_S_soc_S_pwm_30680000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30680000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 7)
#define DT_N_S_soc_S_pwm_30680000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30680000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30680000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30680000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30680000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_compatible {"fsl,imx7d-pwm", "fsl,imx27-pwm"}
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_0 "fsl,imx7d-pwm"
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_0_STRING_UNQUOTED fsl,imx7d-pwm
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_0_STRING_TOKEN fsl_imx7d_pwm
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_0_STRING_UPPER_TOKEN FSL_IMX7D_PWM
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_1 "fsl,imx27-pwm"
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_1_STRING_UNQUOTED fsl,imx27-pwm
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_1_STRING_TOKEN fsl_imx27_pwm
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_1_STRING_UPPER_TOKEN FSL_IMX27_PWM
#define DT_N_S_soc_S_pwm_30680000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30680000, compatible, 0) \
	fn(DT_N_S_soc_S_pwm_30680000, compatible, 1)
#define DT_N_S_soc_S_pwm_30680000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30680000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, compatible, 1)
#define DT_N_S_soc_S_pwm_30680000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30680000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30680000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30680000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30680000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30680000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30680000_P_compatible_LEN 2
#define DT_N_S_soc_S_pwm_30680000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_30680000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_30680000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pwm@30690000
 *
 * Node identifier: DT_N_S_soc_S_pwm_30690000
 *
 * Binding (compatible = fsl,imx27-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/fsl,imx27-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm_30690000_PATH "/soc/pwm@30690000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm_30690000_FULL_NAME "pwm@30690000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm_30690000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm_30690000_CHILD_IDX 33

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm_30690000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm_30690000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_30690000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_30690000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm_30690000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm_30690000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm_30690000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm_30690000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm_30690000_ORD 196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm_30690000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm_30690000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm_30690000_EXISTS 1
#define DT_N_INST_3_fsl_imx7d_pwm DT_N_S_soc_S_pwm_30690000
#define DT_N_INST_3_fsl_imx27_pwm DT_N_S_soc_S_pwm_30690000
#define DT_N_NODELABEL_pwm4       DT_N_S_soc_S_pwm_30690000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm_30690000_REG_NUM 1
#define DT_N_S_soc_S_pwm_30690000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_REG_IDX_0_VAL_ADDRESS 812187648 /* 0x30690000 */
#define DT_N_S_soc_S_pwm_30690000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_pwm_30690000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm_30690000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm_30690000_IRQ_NUM 1
#define DT_N_S_soc_S_pwm_30690000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_IRQ_IDX_0_VAL_irq 84
#define DT_N_S_soc_S_pwm_30690000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pwm_30690000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_COMPAT_MATCHES_fsl_imx7d_pwm 1
#define DT_N_S_soc_S_pwm_30690000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_COMPAT_VENDOR_IDX_0 "Freescale Semiconductor"
#define DT_N_S_soc_S_pwm_30690000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_COMPAT_MODEL_IDX_0 "imx7d-pwm"
#define DT_N_S_soc_S_pwm_30690000_COMPAT_MATCHES_fsl_imx27_pwm 1
#define DT_N_S_soc_S_pwm_30690000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_COMPAT_VENDOR_IDX_1 "Freescale Semiconductor"
#define DT_N_S_soc_S_pwm_30690000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_COMPAT_MODEL_IDX_1 "imx27-pwm"
#define DT_N_S_soc_S_pwm_30690000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm_30690000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm_30690000_P_reg {812187648 /* 0x30690000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_pwm_30690000_P_reg_IDX_0 812187648
#define DT_N_S_soc_S_pwm_30690000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_pwm_30690000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30690000, reg, 0) \
	fn(DT_N_S_soc_S_pwm_30690000, reg, 1)
#define DT_N_S_soc_S_pwm_30690000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30690000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, reg, 1)
#define DT_N_S_soc_S_pwm_30690000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30690000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30690000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30690000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30690000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_interrupts {84 /* 0x54 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pwm_30690000_P_interrupts_IDX_0 84
#define DT_N_S_soc_S_pwm_30690000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pwm_30690000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30690000, interrupts, 0) \
	fn(DT_N_S_soc_S_pwm_30690000, interrupts, 1)
#define DT_N_S_soc_S_pwm_30690000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30690000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, interrupts, 1)
#define DT_N_S_soc_S_pwm_30690000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30690000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30690000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30690000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30690000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_prescaler 0
#define DT_N_S_soc_S_pwm_30690000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_rdc 15
#define DT_N_S_soc_S_pwm_30690000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_status "disabled"
#define DT_N_S_soc_S_pwm_30690000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm_30690000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm_30690000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_30690000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_pwm_30690000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_pwm_30690000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm_30690000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30690000, status, 0) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 1) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 2) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 3) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 4) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 5) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 6) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 7)
#define DT_N_S_soc_S_pwm_30690000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30690000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 7)
#define DT_N_S_soc_S_pwm_30690000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30690000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30690000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30690000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30690000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_compatible {"fsl,imx7d-pwm", "fsl,imx27-pwm"}
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_0 "fsl,imx7d-pwm"
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_0_STRING_UNQUOTED fsl,imx7d-pwm
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_0_STRING_TOKEN fsl_imx7d_pwm
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_0_STRING_UPPER_TOKEN FSL_IMX7D_PWM
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_1 "fsl,imx27-pwm"
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_1_STRING_UNQUOTED fsl,imx27-pwm
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_1_STRING_TOKEN fsl_imx27_pwm
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_1_STRING_UPPER_TOKEN FSL_IMX27_PWM
#define DT_N_S_soc_S_pwm_30690000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm_30690000, compatible, 0) \
	fn(DT_N_S_soc_S_pwm_30690000, compatible, 1)
#define DT_N_S_soc_S_pwm_30690000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm_30690000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, compatible, 1)
#define DT_N_S_soc_S_pwm_30690000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm_30690000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm_30690000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30690000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm_30690000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm_30690000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm_30690000_P_compatible_LEN 2
#define DT_N_S_soc_S_pwm_30690000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm_30690000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm_30690000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv7m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv7m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	6, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, reg, 0) \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1)
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1)
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/uart@30860000
 *
 * Node identifier: DT_N_S_soc_S_uart_30860000
 *
 * Binding (compatible = nxp,imx-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,imx-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_30860000_PATH "/soc/uart@30860000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_30860000_FULL_NAME "uart@30860000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_30860000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_30860000_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_30860000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_30860000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30860000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30860000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_30860000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_30860000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30860000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30860000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_30860000_ORD 198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_30860000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_30860000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_30860000_EXISTS 1
#define DT_N_INST_1_nxp_imx_uart DT_N_S_soc_S_uart_30860000
#define DT_N_NODELABEL_uart1     DT_N_S_soc_S_uart_30860000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_30860000_REG_NUM 1
#define DT_N_S_soc_S_uart_30860000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_REG_IDX_0_VAL_ADDRESS 814088192 /* 0x30860000 */
#define DT_N_S_soc_S_uart_30860000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_uart_30860000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_30860000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_30860000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_30860000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_IRQ_IDX_0_VAL_irq 26
#define DT_N_S_soc_S_uart_30860000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_30860000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_COMPAT_MATCHES_nxp_imx_uart 1
#define DT_N_S_soc_S_uart_30860000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_30860000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_COMPAT_MODEL_IDX_0 "imx-uart"
#define DT_N_S_soc_S_uart_30860000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_30860000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_30860000_P_reg {814088192 /* 0x30860000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_uart_30860000_P_reg_IDX_0 814088192
#define DT_N_S_soc_S_uart_30860000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_uart_30860000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30860000, reg, 0) \
	fn(DT_N_S_soc_S_uart_30860000, reg, 1)
#define DT_N_S_soc_S_uart_30860000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30860000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, reg, 1)
#define DT_N_S_soc_S_uart_30860000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30860000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30860000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30860000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30860000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30860000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_interrupts {26 /* 0x1a */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_30860000_P_interrupts_IDX_0 26
#define DT_N_S_soc_S_uart_30860000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_30860000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30860000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_30860000, interrupts, 1)
#define DT_N_S_soc_S_uart_30860000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30860000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, interrupts, 1)
#define DT_N_S_soc_S_uart_30860000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30860000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30860000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30860000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30860000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30860000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_rdc 15
#define DT_N_S_soc_S_uart_30860000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_30860000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_status "disabled"
#define DT_N_S_soc_S_uart_30860000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_30860000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_30860000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30860000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_30860000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_30860000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30860000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30860000, status, 0) \
	fn(DT_N_S_soc_S_uart_30860000, status, 1) \
	fn(DT_N_S_soc_S_uart_30860000, status, 2) \
	fn(DT_N_S_soc_S_uart_30860000, status, 3) \
	fn(DT_N_S_soc_S_uart_30860000, status, 4) \
	fn(DT_N_S_soc_S_uart_30860000, status, 5) \
	fn(DT_N_S_soc_S_uart_30860000, status, 6) \
	fn(DT_N_S_soc_S_uart_30860000, status, 7)
#define DT_N_S_soc_S_uart_30860000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30860000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 7)
#define DT_N_S_soc_S_uart_30860000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30860000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30860000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30860000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30860000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30860000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30860000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30860000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30860000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30860000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30860000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30860000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30860000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_compatible {"nxp,imx-uart"}
#define DT_N_S_soc_S_uart_30860000_P_compatible_IDX_0 "nxp,imx-uart"
#define DT_N_S_soc_S_uart_30860000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-uart
#define DT_N_S_soc_S_uart_30860000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_uart
#define DT_N_S_soc_S_uart_30860000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_UART
#define DT_N_S_soc_S_uart_30860000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30860000, compatible, 0)
#define DT_N_S_soc_S_uart_30860000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30860000, compatible, 0)
#define DT_N_S_soc_S_uart_30860000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30860000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30860000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30860000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30860000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_30860000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_30860000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_30860000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/uart@30880000
 *
 * Node identifier: DT_N_S_soc_S_uart_30880000
 *
 * Binding (compatible = nxp,imx-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,imx-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_30880000_PATH "/soc/uart@30880000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_30880000_FULL_NAME "uart@30880000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_30880000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_30880000_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_30880000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_30880000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30880000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30880000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_30880000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_30880000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30880000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30880000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_30880000_ORD 199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_30880000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_30880000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_30880000_EXISTS 1
#define DT_N_INST_3_nxp_imx_uart DT_N_S_soc_S_uart_30880000
#define DT_N_NODELABEL_uart3     DT_N_S_soc_S_uart_30880000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_30880000_REG_NUM 1
#define DT_N_S_soc_S_uart_30880000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_REG_IDX_0_VAL_ADDRESS 814219264 /* 0x30880000 */
#define DT_N_S_soc_S_uart_30880000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_uart_30880000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_30880000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_30880000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_30880000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_uart_30880000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_30880000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_COMPAT_MATCHES_nxp_imx_uart 1
#define DT_N_S_soc_S_uart_30880000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_30880000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_COMPAT_MODEL_IDX_0 "imx-uart"
#define DT_N_S_soc_S_uart_30880000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_30880000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_30880000_P_reg {814219264 /* 0x30880000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_uart_30880000_P_reg_IDX_0 814219264
#define DT_N_S_soc_S_uart_30880000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_uart_30880000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30880000, reg, 0) \
	fn(DT_N_S_soc_S_uart_30880000, reg, 1)
#define DT_N_S_soc_S_uart_30880000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30880000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, reg, 1)
#define DT_N_S_soc_S_uart_30880000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30880000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30880000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30880000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30880000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30880000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_interrupts {28 /* 0x1c */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_30880000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_uart_30880000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_30880000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30880000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_30880000, interrupts, 1)
#define DT_N_S_soc_S_uart_30880000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30880000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, interrupts, 1)
#define DT_N_S_soc_S_uart_30880000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30880000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30880000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30880000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30880000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30880000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_rdc 15
#define DT_N_S_soc_S_uart_30880000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_30880000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_status "disabled"
#define DT_N_S_soc_S_uart_30880000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_30880000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_30880000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30880000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_30880000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_30880000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30880000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30880000, status, 0) \
	fn(DT_N_S_soc_S_uart_30880000, status, 1) \
	fn(DT_N_S_soc_S_uart_30880000, status, 2) \
	fn(DT_N_S_soc_S_uart_30880000, status, 3) \
	fn(DT_N_S_soc_S_uart_30880000, status, 4) \
	fn(DT_N_S_soc_S_uart_30880000, status, 5) \
	fn(DT_N_S_soc_S_uart_30880000, status, 6) \
	fn(DT_N_S_soc_S_uart_30880000, status, 7)
#define DT_N_S_soc_S_uart_30880000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30880000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 7)
#define DT_N_S_soc_S_uart_30880000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30880000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30880000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30880000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30880000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30880000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30880000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30880000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30880000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30880000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30880000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30880000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30880000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_compatible {"nxp,imx-uart"}
#define DT_N_S_soc_S_uart_30880000_P_compatible_IDX_0 "nxp,imx-uart"
#define DT_N_S_soc_S_uart_30880000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-uart
#define DT_N_S_soc_S_uart_30880000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_uart
#define DT_N_S_soc_S_uart_30880000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_UART
#define DT_N_S_soc_S_uart_30880000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30880000, compatible, 0)
#define DT_N_S_soc_S_uart_30880000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30880000, compatible, 0)
#define DT_N_S_soc_S_uart_30880000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30880000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30880000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30880000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30880000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_30880000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_30880000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_30880000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart2_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_PATH "/soc/iomuxc@30330000/pinctrl/uart2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FULL_NAME "uart2_default"

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_ORD 200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_REQUIRES_ORDS \
	179, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_SUPPORTS_ORDS \
	201, /* /soc/uart@30890000 */ \
	222, /* /soc/iomuxc@30330000/pinctrl/uart2_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_EXISTS 1
#define DT_N_NODELABEL_uart2_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/uart@30890000
 *
 * Node identifier: DT_N_S_soc_S_uart_30890000
 *
 * Binding (compatible = nxp,imx-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,imx-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_30890000_PATH "/soc/uart@30890000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_30890000_FULL_NAME "uart@30890000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_30890000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_30890000_CHILD_IDX 18

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_30890000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_30890000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30890000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30890000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_30890000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_30890000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30890000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30890000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_30890000_ORD 201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_30890000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	200, /* /soc/iomuxc@30330000/pinctrl/uart2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_30890000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_30890000_EXISTS 1
#define DT_N_INST_2_nxp_imx_uart DT_N_S_soc_S_uart_30890000
#define DT_N_NODELABEL_uart2     DT_N_S_soc_S_uart_30890000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_30890000_REG_NUM 1
#define DT_N_S_soc_S_uart_30890000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_REG_IDX_0_VAL_ADDRESS 814284800 /* 0x30890000 */
#define DT_N_S_soc_S_uart_30890000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_uart_30890000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_30890000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_30890000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_30890000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_IRQ_IDX_0_VAL_irq 27
#define DT_N_S_soc_S_uart_30890000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_30890000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_COMPAT_MATCHES_nxp_imx_uart 1
#define DT_N_S_soc_S_uart_30890000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_30890000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_COMPAT_MODEL_IDX_0 "imx-uart"
#define DT_N_S_soc_S_uart_30890000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_30890000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_30890000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_30890000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_30890000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_30890000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default

/* Generic property macros: */
#define DT_N_S_soc_S_uart_30890000_P_reg {814284800 /* 0x30890000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_uart_30890000_P_reg_IDX_0 814284800
#define DT_N_S_soc_S_uart_30890000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_uart_30890000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30890000, reg, 0) \
	fn(DT_N_S_soc_S_uart_30890000, reg, 1)
#define DT_N_S_soc_S_uart_30890000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30890000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, reg, 1)
#define DT_N_S_soc_S_uart_30890000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30890000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30890000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30890000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_interrupts {27 /* 0x1b */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_30890000_P_interrupts_IDX_0 27
#define DT_N_S_soc_S_uart_30890000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_30890000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30890000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_30890000, interrupts, 1)
#define DT_N_S_soc_S_uart_30890000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30890000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, interrupts, 1)
#define DT_N_S_soc_S_uart_30890000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30890000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30890000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30890000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_rdc 15
#define DT_N_S_soc_S_uart_30890000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30890000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30890000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30890000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30890000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30890000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30890000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30890000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30890000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_uart_30890000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_30890000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_status "disabled"
#define DT_N_S_soc_S_uart_30890000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_30890000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_30890000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30890000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_30890000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_30890000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30890000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30890000, status, 0) \
	fn(DT_N_S_soc_S_uart_30890000, status, 1) \
	fn(DT_N_S_soc_S_uart_30890000, status, 2) \
	fn(DT_N_S_soc_S_uart_30890000, status, 3) \
	fn(DT_N_S_soc_S_uart_30890000, status, 4) \
	fn(DT_N_S_soc_S_uart_30890000, status, 5) \
	fn(DT_N_S_soc_S_uart_30890000, status, 6) \
	fn(DT_N_S_soc_S_uart_30890000, status, 7)
#define DT_N_S_soc_S_uart_30890000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30890000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 7)
#define DT_N_S_soc_S_uart_30890000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30890000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30890000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30890000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30890000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30890000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30890000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30890000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30890000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30890000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30890000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_compatible {"nxp,imx-uart"}
#define DT_N_S_soc_S_uart_30890000_P_compatible_IDX_0 "nxp,imx-uart"
#define DT_N_S_soc_S_uart_30890000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-uart
#define DT_N_S_soc_S_uart_30890000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_uart
#define DT_N_S_soc_S_uart_30890000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_UART
#define DT_N_S_soc_S_uart_30890000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30890000, compatible, 0)
#define DT_N_S_soc_S_uart_30890000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30890000, compatible, 0)
#define DT_N_S_soc_S_uart_30890000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30890000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30890000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30890000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_30890000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_30890000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_30890000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/uart@30a60000
 *
 * Node identifier: DT_N_S_soc_S_uart_30a60000
 *
 * Binding (compatible = nxp,imx-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,imx-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_30a60000_PATH "/soc/uart@30a60000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_30a60000_FULL_NAME "uart@30a60000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_30a60000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_30a60000_CHILD_IDX 20

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_30a60000_ORD 202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_30a60000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_30a60000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_30a60000_EXISTS 1
#define DT_N_INST_4_nxp_imx_uart DT_N_S_soc_S_uart_30a60000
#define DT_N_NODELABEL_uart4     DT_N_S_soc_S_uart_30a60000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_30a60000_REG_NUM 1
#define DT_N_S_soc_S_uart_30a60000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_REG_IDX_0_VAL_ADDRESS 816185344 /* 0x30a60000 */
#define DT_N_S_soc_S_uart_30a60000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_uart_30a60000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_30a60000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_30a60000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_COMPAT_MATCHES_nxp_imx_uart 1
#define DT_N_S_soc_S_uart_30a60000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_30a60000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_COMPAT_MODEL_IDX_0 "imx-uart"
#define DT_N_S_soc_S_uart_30a60000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_30a60000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_30a60000_P_reg {816185344 /* 0x30a60000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_uart_30a60000_P_reg_IDX_0 816185344
#define DT_N_S_soc_S_uart_30a60000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_uart_30a60000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, reg, 0) \
	fn(DT_N_S_soc_S_uart_30a60000, reg, 1)
#define DT_N_S_soc_S_uart_30a60000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, reg, 1)
#define DT_N_S_soc_S_uart_30a60000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a60000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupts {29 /* 0x1d */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_30a60000, interrupts, 1)
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, interrupts, 1)
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a60000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_rdc 15
#define DT_N_S_soc_S_uart_30a60000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_30a60000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_status "disabled"
#define DT_N_S_soc_S_uart_30a60000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_30a60000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_30a60000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30a60000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_30a60000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_30a60000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30a60000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, status, 0) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 1) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 2) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 3) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 4) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 5) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 6) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 7)
#define DT_N_S_soc_S_uart_30a60000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 7)
#define DT_N_S_soc_S_uart_30a60000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a60000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a60000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_compatible {"nxp,imx-uart"}
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0 "nxp,imx-uart"
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-uart
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_uart
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_UART
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, compatible, 0)
#define DT_N_S_soc_S_uart_30a60000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, compatible, 0)
#define DT_N_S_soc_S_uart_30a60000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_30a60000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_30a60000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart5_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_PATH "/soc/iomuxc@30330000/pinctrl/uart5_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FULL_NAME "uart5_default"

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_CHILD_IDX 1

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_ORD 203

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_REQUIRES_ORDS \
	179, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_SUPPORTS_ORDS \
	204, /* /soc/uart@30a70000 */ \
	225, /* /soc/iomuxc@30330000/pinctrl/uart5_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_EXISTS 1
#define DT_N_NODELABEL_uart5_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/uart@30a70000
 *
 * Node identifier: DT_N_S_soc_S_uart_30a70000
 *
 * Binding (compatible = nxp,imx-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,imx-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_30a70000_PATH "/soc/uart@30a70000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_30a70000_FULL_NAME "uart@30a70000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_30a70000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_30a70000_CHILD_IDX 21

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_30a70000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_30a70000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a70000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a70000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_30a70000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_30a70000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a70000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a70000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_30a70000_ORD 204

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_30a70000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	203, /* /soc/iomuxc@30330000/pinctrl/uart5_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_30a70000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_30a70000_EXISTS 1
#define DT_N_INST_5_nxp_imx_uart DT_N_S_soc_S_uart_30a70000
#define DT_N_NODELABEL_uart5     DT_N_S_soc_S_uart_30a70000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_30a70000_REG_NUM 1
#define DT_N_S_soc_S_uart_30a70000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_REG_IDX_0_VAL_ADDRESS 816250880 /* 0x30a70000 */
#define DT_N_S_soc_S_uart_30a70000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_uart_30a70000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_30a70000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_30a70000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_30a70000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_IRQ_IDX_0_VAL_irq 30
#define DT_N_S_soc_S_uart_30a70000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_30a70000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_COMPAT_MATCHES_nxp_imx_uart 1
#define DT_N_S_soc_S_uart_30a70000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_30a70000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_COMPAT_MODEL_IDX_0 "imx-uart"
#define DT_N_S_soc_S_uart_30a70000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_30a70000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_30a70000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_30a70000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_30a70000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_30a70000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default

/* Generic property macros: */
#define DT_N_S_soc_S_uart_30a70000_P_reg {816250880 /* 0x30a70000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_uart_30a70000_P_reg_IDX_0 816250880
#define DT_N_S_soc_S_uart_30a70000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_uart_30a70000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a70000, reg, 0) \
	fn(DT_N_S_soc_S_uart_30a70000, reg, 1)
#define DT_N_S_soc_S_uart_30a70000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a70000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, reg, 1)
#define DT_N_S_soc_S_uart_30a70000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a70000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a70000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a70000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_interrupts {30 /* 0x1e */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_30a70000_P_interrupts_IDX_0 30
#define DT_N_S_soc_S_uart_30a70000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_30a70000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a70000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_30a70000, interrupts, 1)
#define DT_N_S_soc_S_uart_30a70000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a70000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, interrupts, 1)
#define DT_N_S_soc_S_uart_30a70000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a70000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a70000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a70000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_rdc 15
#define DT_N_S_soc_S_uart_30a70000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a70000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a70000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a70000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a70000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a70000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a70000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a70000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a70000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_uart_30a70000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_30a70000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_status "disabled"
#define DT_N_S_soc_S_uart_30a70000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_30a70000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_30a70000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30a70000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_30a70000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_30a70000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30a70000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a70000, status, 0) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 1) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 2) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 3) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 4) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 5) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 6) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 7)
#define DT_N_S_soc_S_uart_30a70000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a70000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 7)
#define DT_N_S_soc_S_uart_30a70000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a70000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a70000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a70000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a70000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_compatible {"nxp,imx-uart"}
#define DT_N_S_soc_S_uart_30a70000_P_compatible_IDX_0 "nxp,imx-uart"
#define DT_N_S_soc_S_uart_30a70000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-uart
#define DT_N_S_soc_S_uart_30a70000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_uart
#define DT_N_S_soc_S_uart_30a70000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_UART
#define DT_N_S_soc_S_uart_30a70000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a70000, compatible, 0)
#define DT_N_S_soc_S_uart_30a70000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a70000, compatible, 0)
#define DT_N_S_soc_S_uart_30a70000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a70000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a70000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a70000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_30a70000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_30a70000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_30a70000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart6_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_PATH "/soc/iomuxc@30330000/pinctrl/uart6_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FULL_NAME "uart6_default"

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_CHILD_IDX 2

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_ORD 205

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_REQUIRES_ORDS \
	179, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_SUPPORTS_ORDS \
	206, /* /soc/uart@30a80000 */ \
	228, /* /soc/iomuxc@30330000/pinctrl/uart6_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_EXISTS 1
#define DT_N_NODELABEL_uart6_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/uart@30a80000
 *
 * Node identifier: DT_N_S_soc_S_uart_30a80000
 *
 * Binding (compatible = nxp,imx-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,imx-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_30a80000_PATH "/soc/uart@30a80000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_30a80000_FULL_NAME "uart@30a80000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_30a80000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_30a80000_CHILD_IDX 22

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_30a80000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_30a80000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a80000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a80000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_30a80000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_30a80000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a80000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a80000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_30a80000_ORD 206

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_30a80000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */ \
	205, /* /soc/iomuxc@30330000/pinctrl/uart6_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_30a80000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_30a80000_EXISTS 1
#define DT_N_ALIAS_uart6         DT_N_S_soc_S_uart_30a80000
#define DT_N_INST_0_nxp_imx_uart DT_N_S_soc_S_uart_30a80000
#define DT_N_NODELABEL_uart6     DT_N_S_soc_S_uart_30a80000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_30a80000_REG_NUM 1
#define DT_N_S_soc_S_uart_30a80000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_REG_IDX_0_VAL_ADDRESS 816316416 /* 0x30a80000 */
#define DT_N_S_soc_S_uart_30a80000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_uart_30a80000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_30a80000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_30a80000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_30a80000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_uart_30a80000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_30a80000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_COMPAT_MATCHES_nxp_imx_uart 1
#define DT_N_S_soc_S_uart_30a80000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_30a80000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_COMPAT_MODEL_IDX_0 "imx-uart"
#define DT_N_S_soc_S_uart_30a80000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_30a80000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_30a80000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_30a80000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_30a80000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_30a80000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default

/* Generic property macros: */
#define DT_N_S_soc_S_uart_30a80000_P_reg {816316416 /* 0x30a80000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_uart_30a80000_P_reg_IDX_0 816316416
#define DT_N_S_soc_S_uart_30a80000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_uart_30a80000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a80000, reg, 0) \
	fn(DT_N_S_soc_S_uart_30a80000, reg, 1)
#define DT_N_S_soc_S_uart_30a80000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a80000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, reg, 1)
#define DT_N_S_soc_S_uart_30a80000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a80000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a80000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a80000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_interrupts {16 /* 0x10 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_30a80000_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_uart_30a80000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_30a80000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a80000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_30a80000, interrupts, 1)
#define DT_N_S_soc_S_uart_30a80000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a80000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, interrupts, 1)
#define DT_N_S_soc_S_uart_30a80000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a80000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a80000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a80000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_modem_mode 0
#define DT_N_S_soc_S_uart_30a80000_P_modem_mode_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_rdc 15
#define DT_N_S_soc_S_uart_30a80000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a80000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a80000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a80000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a80000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a80000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a80000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a80000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a80000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_uart_30a80000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_current_speed 123
#define DT_N_S_soc_S_uart_30a80000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_30a80000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_status "okay"
#define DT_N_S_soc_S_uart_30a80000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_uart_30a80000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_uart_30a80000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_30a80000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_uart_30a80000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_uart_30a80000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_30a80000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a80000, status, 0) \
	fn(DT_N_S_soc_S_uart_30a80000, status, 1) \
	fn(DT_N_S_soc_S_uart_30a80000, status, 2) \
	fn(DT_N_S_soc_S_uart_30a80000, status, 3)
#define DT_N_S_soc_S_uart_30a80000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a80000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, status, 3)
#define DT_N_S_soc_S_uart_30a80000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a80000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a80000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a80000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a80000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a80000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a80000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_compatible {"nxp,imx-uart"}
#define DT_N_S_soc_S_uart_30a80000_P_compatible_IDX_0 "nxp,imx-uart"
#define DT_N_S_soc_S_uart_30a80000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-uart
#define DT_N_S_soc_S_uart_30a80000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_uart
#define DT_N_S_soc_S_uart_30a80000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_UART
#define DT_N_S_soc_S_uart_30a80000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a80000, compatible, 0)
#define DT_N_S_soc_S_uart_30a80000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a80000, compatible, 0)
#define DT_N_S_soc_S_uart_30a80000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a80000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a80000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a80000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_30a80000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_30a80000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_30a80000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/uart@30a90000
 *
 * Node identifier: DT_N_S_soc_S_uart_30a90000
 *
 * Binding (compatible = nxp,imx-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,imx-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_30a90000_PATH "/soc/uart@30a90000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_30a90000_FULL_NAME "uart@30a90000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_30a90000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_30a90000_CHILD_IDX 23

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_30a90000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_30a90000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a90000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a90000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_30a90000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_30a90000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a90000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a90000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_30a90000_ORD 207

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_30a90000_REQUIRES_ORDS \
	6, /* /soc */ \
	7, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_30a90000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_30a90000_EXISTS 1
#define DT_N_INST_6_nxp_imx_uart DT_N_S_soc_S_uart_30a90000
#define DT_N_NODELABEL_uart7     DT_N_S_soc_S_uart_30a90000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_30a90000_REG_NUM 1
#define DT_N_S_soc_S_uart_30a90000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_REG_IDX_0_VAL_ADDRESS 816381952 /* 0x30a90000 */
#define DT_N_S_soc_S_uart_30a90000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_uart_30a90000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_30a90000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_30a90000_IRQ_NUM 1
#define DT_N_S_soc_S_uart_30a90000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_IRQ_IDX_0_VAL_irq 126
#define DT_N_S_soc_S_uart_30a90000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_30a90000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_COMPAT_MATCHES_nxp_imx_uart 1
#define DT_N_S_soc_S_uart_30a90000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_30a90000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_COMPAT_MODEL_IDX_0 "imx-uart"
#define DT_N_S_soc_S_uart_30a90000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_30a90000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_30a90000_P_reg {816381952 /* 0x30a90000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_uart_30a90000_P_reg_IDX_0 816381952
#define DT_N_S_soc_S_uart_30a90000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_uart_30a90000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a90000, reg, 0) \
	fn(DT_N_S_soc_S_uart_30a90000, reg, 1)
#define DT_N_S_soc_S_uart_30a90000_P_reg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a90000, reg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, reg, 1)
#define DT_N_S_soc_S_uart_30a90000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a90000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a90000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a90000_P_reg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a90000, reg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a90000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_interrupts {126 /* 0x7e */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_30a90000_P_interrupts_IDX_0 126
#define DT_N_S_soc_S_uart_30a90000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_30a90000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a90000, interrupts, 0) \
	fn(DT_N_S_soc_S_uart_30a90000, interrupts, 1)
#define DT_N_S_soc_S_uart_30a90000_P_interrupts_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a90000, interrupts, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, interrupts, 1)
#define DT_N_S_soc_S_uart_30a90000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a90000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a90000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a90000_P_interrupts_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a90000, interrupts, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a90000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_rdc 15
#define DT_N_S_soc_S_uart_30a90000_P_rdc_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_30a90000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_status "disabled"
#define DT_N_S_soc_S_uart_30a90000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_uart_30a90000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_uart_30a90000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30a90000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_uart_30a90000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_uart_30a90000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_uart_30a90000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a90000, status, 0) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 1) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 2) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 3) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 4) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 5) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 6) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 7)
#define DT_N_S_soc_S_uart_30a90000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a90000, status, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 7)
#define DT_N_S_soc_S_uart_30a90000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a90000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_30a90000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a90000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a90000, status, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_30a90000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a90000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_compatible {"nxp,imx-uart"}
#define DT_N_S_soc_S_uart_30a90000_P_compatible_IDX_0 "nxp,imx-uart"
#define DT_N_S_soc_S_uart_30a90000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-uart
#define DT_N_S_soc_S_uart_30a90000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_uart
#define DT_N_S_soc_S_uart_30a90000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_UART
#define DT_N_S_soc_S_uart_30a90000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a90000, compatible, 0)
#define DT_N_S_soc_S_uart_30a90000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a90000, compatible, 0)
#define DT_N_S_soc_S_uart_30a90000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a90000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a90000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a90000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a90000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_30a90000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_30a90000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_30a90000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__I2C1_SCL
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__I2C1_SCL"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FULL_NAME "MX7D_PAD_UART1_RX_DATA__I2C1_SCL"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_CHILD_IDX 72

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_ORD 208

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_SUPPORTS_ORDS \
	210, /* /soc/iomuxc@30330000/pinctrl/i2c1_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart1_rx_data__i2c1_scl DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux {808649000 /* 0x30330128 */, 1 /* 0x1 */, 808650196 /* 0x303305d4 */, 0 /* 0x0 */, 808649624 /* 0x30330398 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_0 808649000
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_1 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_2 808650196
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_4 808649624
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__I2C1_SDA
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__I2C1_SDA"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FULL_NAME "MX7D_PAD_UART1_TX_DATA__I2C1_SDA"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_CHILD_IDX 74

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_ORD 209

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_SUPPORTS_ORDS \
	210, /* /soc/iomuxc@30330000/pinctrl/i2c1_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart1_tx_data__i2c1_sda DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux {808649004 /* 0x3033012c */, 1 /* 0x1 */, 808650200 /* 0x303305d8 */, 0 /* 0x0 */, 808649628 /* 0x3033039c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_0 808649004
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_1 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_2 808650200
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_4 808649628
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/i2c1_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/i2c1_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FULL_NAME "group0"

/* Node parent (/soc/iomuxc@30330000/pinctrl/i2c1_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_ORD 210

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_REQUIRES_ORDS \
	180, /* /soc/iomuxc@30330000/pinctrl/i2c1_default */ \
	208, /* /soc/iomuxc@30330000/MX7D_PAD_UART1_RX_DATA__I2C1_SCL */ \
	209, /* /soc/iomuxc@30330000/MX7D_PAD_UART1_TX_DATA__I2C1_SDA */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_ENUM_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_ENUM_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, drive_strength, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, drive_strength, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, drive_strength, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, drive_strength, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_ENUM_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_ENUM_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value "100k"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_STRING_UNQUOTED 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_STRING_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_STRING_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_ENUM_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_ENUM_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_value_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_input_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__I2C2_SCL
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__I2C2_SCL"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FULL_NAME "MX7D_PAD_I2C2_SCL__I2C2_SCL"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_CHILD_IDX 86

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_ORD 211

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_SUPPORTS_ORDS \
	213, /* /soc/iomuxc@30330000/pinctrl/i2c2_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c2_scl__i2c2_scl DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux {808649040 /* 0x30330150 */, 0 /* 0x0 */, 808650204 /* 0x303305dc */, 1 /* 0x1 */, 808649664 /* 0x303303c0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_0 808649040
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_2 808650204
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_3 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_4 808649664
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__I2C2_SDA
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__I2C2_SDA"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FULL_NAME "MX7D_PAD_I2C2_SDA__I2C2_SDA"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_CHILD_IDX 88

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_ORD 212

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_SUPPORTS_ORDS \
	213, /* /soc/iomuxc@30330000/pinctrl/i2c2_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c2_sda__i2c2_sda DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux {808649044 /* 0x30330154 */, 0 /* 0x0 */, 808650208 /* 0x303305e0 */, 1 /* 0x1 */, 808649668 /* 0x303303c4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_0 808649044
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_2 808650208
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_3 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_4 808649668
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/i2c2_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/i2c2_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FULL_NAME "group0"

/* Node parent (/soc/iomuxc@30330000/pinctrl/i2c2_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_ORD 213

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_REQUIRES_ORDS \
	182, /* /soc/iomuxc@30330000/pinctrl/i2c2_default */ \
	211, /* /soc/iomuxc@30330000/MX7D_PAD_I2C2_SCL__I2C2_SCL */ \
	212, /* /soc/iomuxc@30330000/MX7D_PAD_I2C2_SDA__I2C2_SDA */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_ENUM_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_ENUM_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, drive_strength, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, drive_strength, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, drive_strength, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, drive_strength, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_ENUM_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_ENUM_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value "100k"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_STRING_UNQUOTED 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_STRING_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_STRING_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_ENUM_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_ENUM_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_value_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_input_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__I2C3_SCL
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__I2C3_SCL"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FULL_NAME "MX7D_PAD_I2C3_SCL__I2C3_SCL"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_CHILD_IDX 90

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_ORD 214

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_SUPPORTS_ORDS \
	216, /* /soc/iomuxc@30330000/pinctrl/i2c3_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c3_scl__i2c3_scl DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux {808649048 /* 0x30330158 */, 0 /* 0x0 */, 808650212 /* 0x303305e4 */, 2 /* 0x2 */, 808649672 /* 0x303303c8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_0 808649048
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_2 808650212
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_3 2
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_4 808649672
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__I2C3_SDA
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__I2C3_SDA"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FULL_NAME "MX7D_PAD_I2C3_SDA__I2C3_SDA"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_CHILD_IDX 92

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_ORD 215

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_SUPPORTS_ORDS \
	216, /* /soc/iomuxc@30330000/pinctrl/i2c3_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c3_sda__i2c3_sda DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux {808649052 /* 0x3033015c */, 0 /* 0x0 */, 808650216 /* 0x303305e8 */, 2 /* 0x2 */, 808649676 /* 0x303303cc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_0 808649052
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_2 808650216
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_3 2
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_4 808649676
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/i2c3_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/i2c3_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FULL_NAME "group0"

/* Node parent (/soc/iomuxc@30330000/pinctrl/i2c3_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_ORD 216

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_REQUIRES_ORDS \
	184, /* /soc/iomuxc@30330000/pinctrl/i2c3_default */ \
	214, /* /soc/iomuxc@30330000/MX7D_PAD_I2C3_SCL__I2C3_SCL */ \
	215, /* /soc/iomuxc@30330000/MX7D_PAD_I2C3_SDA__I2C3_SDA */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_ENUM_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_ENUM_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, drive_strength, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, drive_strength, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, drive_strength, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, drive_strength, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_ENUM_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_ENUM_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value "100k"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_STRING_UNQUOTED 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_STRING_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_STRING_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_ENUM_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_ENUM_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_value_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_input_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FULL_NAME "MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_CHILD_IDX 142

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_ORD 217

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_SUPPORTS_ORDS \
	219, /* /soc/iomuxc@30330000/pinctrl/i2c4_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai1_rx_bclk__i2c4_sda DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux {808649236 /* 0x30330214 */, 3 /* 0x3 */, 808650224 /* 0x303305f0 */, 3 /* 0x3 */, 808649860 /* 0x30330484 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_0 808649236
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_1 3
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_2 808650224
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_3 3
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_4 808649860
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_PATH "/soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FULL_NAME "MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_CHILD_IDX 140

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_ORD 218

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_SUPPORTS_ORDS \
	219, /* /soc/iomuxc@30330000/pinctrl/i2c4_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_sai1_rx_sync__i2c4_scl DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux {808649232 /* 0x30330210 */, 3 /* 0x3 */, 808650220 /* 0x303305ec */, 3 /* 0x3 */, 808649856 /* 0x30330480 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_0 808649232
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_1 3
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_2 808650220
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_3 3
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_4 808649856
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/i2c4_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/i2c4_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FULL_NAME "group0"

/* Node parent (/soc/iomuxc@30330000/pinctrl/i2c4_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_ORD 219

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_REQUIRES_ORDS \
	186, /* /soc/iomuxc@30330000/pinctrl/i2c4_default */ \
	217, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA */ \
	218, /* /soc/iomuxc@30330000/MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_ENUM_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_ENUM_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, drive_strength, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, drive_strength, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, drive_strength, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, drive_strength, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_ENUM_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_ENUM_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value "100k"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_STRING_UNQUOTED 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_STRING_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_STRING_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_ENUM_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_ENUM_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_value_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_input_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FULL_NAME "MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_CHILD_IDX 76

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_ORD 220

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_SUPPORTS_ORDS \
	222, /* /soc/iomuxc@30330000/pinctrl/uart2_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart2_rx_data__uart2_dce_rx DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux {808649008 /* 0x30330130 */, 0 /* 0x0 */, 808650492 /* 0x303306fc */, 2 /* 0x2 */, 808649632 /* 0x303303a0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_0 808649008
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_2 808650492
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_3 2
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_4 808649632
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_PATH "/soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FULL_NAME "MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_CHILD_IDX 78

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_ORD 221

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_SUPPORTS_ORDS \
	222, /* /soc/iomuxc@30330000/pinctrl/uart2_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_uart2_tx_data__uart2_dce_tx DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux {808649012 /* 0x30330134 */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649636 /* 0x303303a4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_0 808649012
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_4 808649636
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart2_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/uart2_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FULL_NAME "group0"

/* Node parent (/soc/iomuxc@30330000/pinctrl/uart2_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_ORD 222

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_REQUIRES_ORDS \
	200, /* /soc/iomuxc@30330000/pinctrl/uart2_default */ \
	220, /* /soc/iomuxc@30330000/MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX */ \
	221, /* /soc/iomuxc@30330000/MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_ENUM_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_ENUM_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_ENUM_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_ENUM_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value "100k"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_STRING_UNQUOTED 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_STRING_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_STRING_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_ENUM_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_ENUM_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_value_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__UART5_DCE_RX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__UART5_DCE_RX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FULL_NAME "MX7D_PAD_I2C4_SCL__UART5_DCE_RX"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_CHILD_IDX 94

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_ORD 223

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_SUPPORTS_ORDS \
	225, /* /soc/iomuxc@30330000/pinctrl/uart5_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c4_scl__uart5_dce_rx DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux {808649056 /* 0x30330160 */, 1 /* 0x1 */, 808650516 /* 0x30330714 */, 0 /* 0x0 */, 808649680 /* 0x303303d0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_0 808649056
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_1 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_2 808650516
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_4 808649680
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__UART5_DCE_TX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_PATH "/soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__UART5_DCE_TX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FULL_NAME "MX7D_PAD_I2C4_SDA__UART5_DCE_TX"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_CHILD_IDX 96

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_ORD 224

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_SUPPORTS_ORDS \
	225, /* /soc/iomuxc@30330000/pinctrl/uart5_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_i2c4_sda__uart5_dce_tx DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux {808649060 /* 0x30330164 */, 1 /* 0x1 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649684 /* 0x303303d4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_0 808649060
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_1 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_4 808649684
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart5_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/uart5_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FULL_NAME "group0"

/* Node parent (/soc/iomuxc@30330000/pinctrl/uart5_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_ORD 225

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_REQUIRES_ORDS \
	203, /* /soc/iomuxc@30330000/pinctrl/uart5_default */ \
	223, /* /soc/iomuxc@30330000/MX7D_PAD_I2C4_SCL__UART5_DCE_RX */ \
	224, /* /soc/iomuxc@30330000/MX7D_PAD_I2C4_SDA__UART5_DCE_TX */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_ENUM_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_ENUM_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, drive_strength, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, drive_strength, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, drive_strength, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, drive_strength, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_ENUM_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_ENUM_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value "100k"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_STRING_UNQUOTED 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_STRING_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_STRING_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_ENUM_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_ENUM_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_value_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__UART6_DCE_RX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__UART6_DCE_RX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FULL_NAME "MX7D_PAD_EPDC_DATA08__UART6_DCE_RX"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_CHILD_IDX 17

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_ORD 226

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_SUPPORTS_ORDS \
	228, /* /soc/iomuxc@30330000/pinctrl/uart6_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data08__uart6_dce_rx DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux {808648788 /* 0x30330054 */, 3 /* 0x3 */, 808650524 /* 0x3033071c */, 0 /* 0x0 */, 808649412 /* 0x303302c4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_0 808648788
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_1 3
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_2 808650524
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_4 808649412
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__UART6_DCE_TX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_PATH "/soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__UART6_DCE_TX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FULL_NAME "MX7D_PAD_EPDC_DATA09__UART6_DCE_TX"

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_CHILD_IDX 19

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_ORD 227

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_REQUIRES_ORDS \
	8, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_SUPPORTS_ORDS \
	228, /* /soc/iomuxc@30330000/pinctrl/uart6_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_EXISTS 1
#define DT_N_NODELABEL_mx7d_pad_epdc_data09__uart6_dce_tx DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux {808648792 /* 0x30330058 */, 3 /* 0x3 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649416 /* 0x303302c8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_0 808648792
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_1 3
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_4 808649416
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart6_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/uart6_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FULL_NAME "group0"

/* Node parent (/soc/iomuxc@30330000/pinctrl/uart6_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_CHILD_IDX 0

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_ORD 228

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_REQUIRES_ORDS \
	205, /* /soc/iomuxc@30330000/pinctrl/uart6_default */ \
	226, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA08__UART6_DCE_RX */ \
	227, /* /soc/iomuxc@30330000/MX7D_PAD_EPDC_DATA09__UART6_DCE_TX */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_ENUM_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_ENUM_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, drive_strength, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, drive_strength, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, drive_strength, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, drive_strength, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, drive_strength, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, drive_strength, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_ENUM_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_ENUM_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, slew_rate, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value "100k"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_STRING_UNQUOTED 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_STRING_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_STRING_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_ENUM_TOKEN 100k
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_ENUM_UPPER_TOKEN 100K
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0, bias_pull_up_value, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_value_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_flash             DT_N_S_soc_S_code_1fff8000
#define DT_CHOSEN_zephyr_flash_EXISTS      1
#define DT_CHOSEN_zephyr_sram              DT_N_S_soc_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS       1
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_uart_30a80000
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_uart_30a80000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_code_10000000) fn(DT_N_S_soc_S_memory_80000000) fn(DT_N_S_soc_S_code_1fff8000) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_code_900000) fn(DT_N_S_soc_S_memory_20200000) fn(DT_N_S_soc_S_code_20180000) fn(DT_N_S_soc_S_memory_180000) fn(DT_N_S_soc_S_gpio_30200000) fn(DT_N_S_soc_S_gpio_30210000) fn(DT_N_S_soc_S_gpio_30220000) fn(DT_N_S_soc_S_gpio_30230000) fn(DT_N_S_soc_S_gpio_30240000) fn(DT_N_S_soc_S_gpio_30250000) fn(DT_N_S_soc_S_gpio_30260000) fn(DT_N_S_soc_S_uart_30860000) fn(DT_N_S_soc_S_uart_30890000) fn(DT_N_S_soc_S_uart_30880000) fn(DT_N_S_soc_S_uart_30a60000) fn(DT_N_S_soc_S_uart_30a70000) fn(DT_N_S_soc_S_uart_30a80000) fn(DT_N_S_soc_S_uart_30a90000) fn(DT_N_S_soc_S_mu_30ab0000) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7) fn(DT_N_S_soc_S_i2c_30a20000) fn(DT_N_S_soc_S_i2c_30a30000) fn(DT_N_S_soc_S_i2c_30a40000) fn(DT_N_S_soc_S_i2c_30a50000) fn(DT_N_S_soc_S_pwm_30660000) fn(DT_N_S_soc_S_pwm_30670000) fn(DT_N_S_soc_S_pwm_30680000) fn(DT_N_S_soc_S_pwm_30690000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_code_10000000) fn(DT_N_S_soc_S_memory_80000000) fn(DT_N_S_soc_S_code_1fff8000) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_code_900000) fn(DT_N_S_soc_S_memory_20200000) fn(DT_N_S_soc_S_code_20180000) fn(DT_N_S_soc_S_memory_180000) fn(DT_N_S_soc_S_uart_30a80000) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart5_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart6_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c1_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c2_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c3_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_i2c4_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io08__gpio1_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io09__gpio1_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io10__gpio1_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io11__gpio1_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io12__gpio1_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io13__gpio1_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io14__gpio1_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_gpio1_io15__gpio1_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data00__gpio2_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data01__gpio2_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data02__gpio2_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data03__gpio2_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data04__gpio2_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data05__gpio2_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data06__gpio2_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data07__gpio2_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__uart6_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data08__gpio2_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__uart6_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data09__gpio2_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data10__gpio2_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data11__gpio2_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data12__gpio2_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data13__gpio2_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data14__gpio2_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_data15__gpio2_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdclk__gpio2_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdle__gpio2_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdoe__gpio2_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdshr__gpio2_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce0__gpio2_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce1__gpio2_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce2__gpio2_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_sdce3__gpio2_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdclk__gpio2_io24) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdoe__gpio2_io25) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdrl__gpio2_io26) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_gdsp__gpio2_io27) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr0__gpio2_io28) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_bdr1__gpio2_io29) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_com__gpio2_io30) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_epdc_pwr_stat__gpio2_io31) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_clk__gpio3_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_enable__gpio3_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_hsync__gpio3_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_vsync__gpio3_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_reset__gpio3_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data00__gpio3_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data01__gpio3_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data02__gpio3_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data03__gpio3_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data04__gpio3_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data05__gpio3_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data06__gpio3_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data07__gpio3_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data08__gpio3_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data09__gpio3_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data10__gpio3_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data11__gpio3_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data12__gpio3_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data13__gpio3_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data14__gpio3_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data15__gpio3_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data16__gpio3_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data17__gpio3_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data18__gpio3_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data19__gpio3_io24) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data20__gpio3_io25) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data21__gpio3_io26) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data22__gpio3_io27) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lcd_data23__gpio3_io28) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__i2c1_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_rx_data__gpio4_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__i2c1_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart1_tx_data__gpio4_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__uart2_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_rx_data__gpio4_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__uart2_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart2_tx_data__gpio4_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rx_data__gpio4_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_tx_data__gpio4_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_rts_b__gpio4_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_uart3_cts_b__gpio4_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_scl__gpio4_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c1_sda__gpio4_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__i2c2_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_scl__gpio4_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__i2c2_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c2_sda__gpio4_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__i2c3_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_scl__gpio4_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__i2c3_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c3_sda__gpio4_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__uart5_dce_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_scl__gpio4_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__uart5_dce_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_i2c4_sda__gpio4_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_sclk__gpio4_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_mosi__gpio4_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_miso__gpio4_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi1_ss0__gpio4_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_sclk__gpio4_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_mosi__gpio4_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_miso__gpio4_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_ecspi2_ss0__gpio4_io23) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cd_b__gpio5_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_wp__gpio5_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_reset_b__gpio5_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_clk__gpio5_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_cmd__gpio5_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data0__gpio5_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data1__gpio5_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data2__gpio5_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd1_data3__gpio5_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cd_b__gpio5_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_wp__gpio5_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_reset_b__gpio5_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_clk__gpio5_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_cmd__gpio5_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data0__gpio5_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data1__gpio5_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data2__gpio5_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd2_data3__gpio5_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_clk__gpio6_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_cmd__gpio6_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data0__gpio6_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data1__gpio6_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data2__gpio6_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data3__gpio6_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data4__gpio6_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data5__gpio6_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data6__gpio6_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_data7__gpio6_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_strobe__gpio6_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sd3_reset_b__gpio6_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_data__gpio6_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_bclk__gpio6_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_sync__gpio6_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_tx_data__gpio6_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__i2c4_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_sync__gpio6_io16) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__i2c4_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_rx_bclk__gpio6_io17) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai1_mclk__gpio6_io18) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_sync__gpio6_io19) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_bclk__gpio6_io20) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_rx_data__gpio6_io21) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_sai2_tx_data__gpio6_io22) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd0__gpio7_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd1__gpio7_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd2__gpio7_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rd3__gpio7_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rx_ctl__gpio7_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_rxc__gpio7_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td0__gpio7_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td1__gpio7_io7) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td2__gpio7_io8) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_td3__gpio7_io9) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_tx_ctl__gpio7_io10) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rgmii_txc__gpio7_io11) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_tx_clk__gpio7_io12) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_rx_clk__gpio7_io13) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_crs__gpio7_io14) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_enet1_col__gpio7_io15) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io00__gpio1_io0) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io01__gpio1_io1) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io02__gpio1_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io03__gpio1_io3) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io04__gpio1_io4) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io05__gpio1_io5) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io06__gpio1_io6) fn(DT_N_S_soc_S_iomuxc_30330000_S_mx7d_pad_lpsr_gpio1_io07__gpio1_io7) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0)

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nxp_mcimx7d_m4 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_code_bus 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_sys_bus 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_itcm 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_dtcm 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_uart 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_iomuxc 1
#define DT_COMPAT_HAS_OKAY_nxp_imx7d_pinctrl 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m4 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nxp_mcimx7d_m4_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_nxp_imx_code_bus_NUM_OKAY 3
#define DT_N_INST_nxp_imx_sys_bus_NUM_OKAY 3
#define DT_N_INST_nxp_imx_itcm_NUM_OKAY 1
#define DT_N_INST_nxp_imx_dtcm_NUM_OKAY 1
#define DT_N_INST_nxp_imx_uart_NUM_OKAY 1
#define DT_N_INST_nxp_imx_iomuxc_NUM_OKAY 1
#define DT_N_INST_nxp_imx7d_pinctrl_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m4_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_FOREACH_OKAY_nxp_mcimx7d_m4(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_mcimx7d_m4(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcimx7d_m4(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcimx7d_m4(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_code_bus(fn) fn(DT_N_S_soc_S_code_10000000) fn(DT_N_S_soc_S_code_900000) fn(DT_N_S_soc_S_code_20180000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_code_bus(fn, ...) fn(DT_N_S_soc_S_code_10000000, __VA_ARGS__) fn(DT_N_S_soc_S_code_900000, __VA_ARGS__) fn(DT_N_S_soc_S_code_20180000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_code_bus(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_code_bus(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_sys_bus(fn) fn(DT_N_S_soc_S_memory_80000000) fn(DT_N_S_soc_S_memory_20200000) fn(DT_N_S_soc_S_memory_180000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_sys_bus(fn, ...) fn(DT_N_S_soc_S_memory_80000000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20200000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_180000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_sys_bus(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_sys_bus(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_itcm(fn) fn(DT_N_S_soc_S_code_1fff8000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_itcm(fn, ...) fn(DT_N_S_soc_S_code_1fff8000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_itcm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_itcm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_dtcm(fn) fn(DT_N_S_soc_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_dtcm(fn, ...) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_dtcm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_dtcm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_uart(fn) fn(DT_N_S_soc_S_uart_30a80000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_uart(fn, ...) fn(DT_N_S_soc_S_uart_30a80000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_iomuxc(fn) fn(DT_N_S_soc_S_iomuxc_30330000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_iomuxc(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_iomuxc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_iomuxc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx7d_pinctrl(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl)
#define DT_FOREACH_OKAY_VARGS_nxp_imx7d_pinctrl(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx7d_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx7d_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m4(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m4(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m4(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m4(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
