<stg><name>multiply</name>


<trans_list>

<trans id="13" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
entry:0 %y_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %y_V_read

]]></Node>
<StgValue><ssdm name="y_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
entry:1 %x_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %x_V_read

]]></Node>
<StgValue><ssdm name="x_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="287" op_0_bw="177">
<![CDATA[
entry:2 %sext_ln1316 = sext i177 %x_V_read_1

]]></Node>
<StgValue><ssdm name="sext_ln1316"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="287" op_0_bw="177">
<![CDATA[
entry:3 %sext_ln1319 = sext i177 %y_V_read_1

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="287" op_0_bw="287" op_1_bw="287">
<![CDATA[
entry:4 %r_V = mul i287 %sext_ln1319, i287 %sext_ln1316

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="287" op_0_bw="287" op_1_bw="287">
<![CDATA[
entry:4 %r_V = mul i287 %sext_ln1319, i287 %sext_ln1316

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="177" op_0_bw="177" op_1_bw="287" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %this_V_write_assign = partselect i177 @_ssdm_op_PartSelect.i177.i287.i32.i32, i287 %r_V, i32 110, i32 286

]]></Node>
<StgValue><ssdm name="this_V_write_assign"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="177">
<![CDATA[
entry:6 %ret_ln12 = ret i177 %this_V_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
