Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 22:44:03 2022
| Host         : LAPTOP-6EJINDQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.506        0.000                      0                  189        0.109        0.000                      0                  189        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.506        0.000                      0                  189        0.109        0.000                      0                  189        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_onehot_M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.974ns (19.553%)  route 4.007ns (80.447%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.136    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y65         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.672     6.264    button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
    SLICE_X52Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.388 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.307     6.696    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.820 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.739     7.558    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.682 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_2/O
                         net (fo=25, routed)          1.393     9.075    button_cond_gen_0[0].button_cond/M_ctr_q_reg[1]_0
    SLICE_X52Y45         LUT2 (Prop_lut2_I0_O)        0.146     9.221 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.897    10.117    manual_t/E[0]
    SLICE_X46Y42         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.447    14.852    manual_t/CLK
    SLICE_X46Y42         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[0]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X46Y42         FDRE (Setup_fdre_C_CE)      -0.373    14.623    manual_t/FSM_onehot_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_onehot_M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.974ns (19.553%)  route 4.007ns (80.447%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.136    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y65         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.672     6.264    button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
    SLICE_X52Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.388 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.307     6.696    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.820 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.739     7.558    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.682 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_2/O
                         net (fo=25, routed)          1.393     9.075    button_cond_gen_0[0].button_cond/M_ctr_q_reg[1]_0
    SLICE_X52Y45         LUT2 (Prop_lut2_I0_O)        0.146     9.221 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.897    10.117    manual_t/E[0]
    SLICE_X46Y42         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.447    14.852    manual_t/CLK
    SLICE_X46Y42         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X46Y42         FDRE (Setup_fdre_C_CE)      -0.373    14.623    manual_t/FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_onehot_M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.974ns (19.553%)  route 4.007ns (80.447%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.136    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y65         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.672     6.264    button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
    SLICE_X52Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.388 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.307     6.696    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.820 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.739     7.558    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.682 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_2/O
                         net (fo=25, routed)          1.393     9.075    button_cond_gen_0[0].button_cond/M_ctr_q_reg[1]_0
    SLICE_X52Y45         LUT2 (Prop_lut2_I0_O)        0.146     9.221 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.897    10.117    manual_t/E[0]
    SLICE_X46Y42         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.447    14.852    manual_t/CLK
    SLICE_X46Y42         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[2]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X46Y42         FDRE (Setup_fdre_C_CE)      -0.373    14.623    manual_t/FSM_onehot_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_onehot_M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.974ns (20.750%)  route 3.720ns (79.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.136    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y65         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.672     6.264    button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
    SLICE_X52Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.388 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.307     6.696    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.820 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.739     7.558    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.682 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_2/O
                         net (fo=25, routed)          1.393     9.075    button_cond_gen_0[0].button_cond/M_ctr_q_reg[1]_0
    SLICE_X52Y45         LUT2 (Prop_lut2_I0_O)        0.146     9.221 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.609     9.830    manual_t/E[0]
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.448    14.853    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[3]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y43         FDRE (Setup_fdre_C_CE)      -0.373    14.624    manual_t/FSM_onehot_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_onehot_M_state_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.974ns (20.750%)  route 3.720ns (79.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.552     5.136    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y65         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.672     6.264    button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
    SLICE_X52Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.388 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.307     6.696    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.820 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.739     7.558    button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_4_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.682 f  button_cond_gen_0[0].button_cond/M_ctr_q[0]_i_2/O
                         net (fo=25, routed)          1.393     9.075    button_cond_gen_0[0].button_cond/M_ctr_q_reg[1]_0
    SLICE_X52Y45         LUT2 (Prop_lut2_I0_O)        0.146     9.221 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.609     9.830    manual_t/E[0]
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.448    14.853    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y43         FDRE (Setup_fdre_C_CE)      -0.373    14.624    manual_t/FSM_onehot_M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  4.794    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_fn_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.642ns (13.059%)  route 4.274ns (86.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         3.562     9.231    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.124     9.355 r  manual_t/M_reg_fn_q[5]_i_1/O
                         net (fo=6, routed)           0.712    10.068    manual_t/M_reg_fn_d
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.922    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.941    manual_t/M_reg_fn_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_fn_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.642ns (13.059%)  route 4.274ns (86.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         3.562     9.231    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.124     9.355 r  manual_t/M_reg_fn_q[5]_i_1/O
                         net (fo=6, routed)           0.712    10.068    manual_t/M_reg_fn_d
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.922    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.941    manual_t/M_reg_fn_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_fn_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.642ns (13.059%)  route 4.274ns (86.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         3.562     9.231    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.124     9.355 r  manual_t/M_reg_fn_q[5]_i_1/O
                         net (fo=6, routed)           0.712    10.068    manual_t/M_reg_fn_d
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.922    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.941    manual_t/M_reg_fn_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_fn_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.642ns (13.059%)  route 4.274ns (86.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         3.562     9.231    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.124     9.355 r  manual_t/M_reg_fn_q[5]_i_1/O
                         net (fo=6, routed)           0.712    10.068    manual_t/M_reg_fn_d
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.922    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[3]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.941    manual_t/M_reg_fn_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/M_reg_fn_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.642ns (13.059%)  route 4.274ns (86.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         3.562     9.231    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X55Y43         LUT4 (Prop_lut4_I2_O)        0.124     9.355 r  manual_t/M_reg_fn_q[5]_i_1/O
                         net (fo=6, routed)           0.712    10.068    manual_t/M_reg_fn_d
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.922    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[4]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.941    manual_t/M_reg_fn_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  4.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.857%)  route 0.306ns (65.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X54Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.306     1.979    reset_cond/M_stage_d[3]
    SLICE_X54Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     2.027    reset_cond/CLK
    SLICE_X54Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X54Y45         FDSE (Hold_fdse_C_D)         0.090     1.871    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.108%)  route 0.172ns (54.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X53Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.821    reset_cond/M_stage_d[2]
    SLICE_X54Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     2.025    reset_cond/CLK
    SLICE_X54Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X54Y50         FDSE (Hold_fdse_C_D)         0.059     1.605    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 manual_t/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_onehot_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.507    manual_t/CLK
    SLICE_X46Y42         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  manual_t/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.834    manual_t/FSM_onehot_M_state_q_reg_n_0_[0]
    SLICE_X46Y42         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     2.023    manual_t/CLK
    SLICE_X46Y42         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.090     1.597    manual_t/FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.509    reset_cond/CLK
    SLICE_X53Y50         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.820    reset_cond/M_stage_d[1]
    SLICE_X53Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     2.025    reset_cond/CLK
    SLICE_X53Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X53Y50         FDSE (Hold_fdse_C_D)         0.066     1.575    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 manual_t/FSM_onehot_M_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_t/FSM_onehot_M_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.144%)  route 0.177ns (51.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.508    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  manual_t/FSM_onehot_M_state_q_reg[3]/Q
                         net (fo=8, routed)           0.177     1.848    manual_t/FSM_onehot_M_state_q_reg_n_0_[3]
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.834     2.024    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.090     1.598    manual_t/FSM_onehot_M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.504    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y65         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.117     1.762    button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
    SLICE_X53Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X53Y65         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.828     2.018    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y65         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.105     1.609    button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.562     1.506    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y61         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.764    button_cond_gen_0[0].button_cond/M_ctr_q_reg[3]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.872    button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X53Y61         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     2.022    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y61         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.105     1.611    button_cond_gen_0[0].button_cond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.504    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y63         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.764    button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X53Y63         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.829     2.019    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y63         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.105     1.609    button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.504    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y64         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.764    button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X53Y64         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.829     2.019    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y64         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X53Y64         FDRE (Hold_fdre_C_D)         0.105     1.609    button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[0].button_cond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.561     1.505    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.765    button_cond_gen_0[0].button_cond/M_ctr_q_reg[7]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    button_cond_gen_0[0].button_cond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X53Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     2.020    button_cond_gen_0[0].button_cond/CLK
    SLICE_X53Y62         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.105     1.610    button_cond_gen_0[0].button_cond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y65   button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y65   button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y63   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.647ns  (logic 25.515ns (44.260%)  route 32.132ns (55.740%))
  Logic Levels:           96  (CARRY4=76 LUT2=1 LUT4=16 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.383    28.462    manual_t/M_reg_b_q_reg[15]_11[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.329    28.791 r  manual_t/io_led_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    28.791    manual_t/io_led_OBUF[7]_inst_i_62_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.324 r  manual_t/io_led_OBUF[7]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.324    manual_t/io_led_OBUF[7]_inst_i_46_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.441 r  manual_t/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.441    manual_t/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.558 r  manual_t/io_led_OBUF[7]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    29.558    manual_t/io_led_OBUF[7]_inst_i_26_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.675 r  manual_t/io_led_OBUF[7]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.675    manual_t/io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.832 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.687    31.519    manual_t/M_reg_b_q_reg[15]_13[0]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.332    31.851 r  manual_t/io_led_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000    31.851    manual_t/io_led_OBUF[7]_inst_i_56_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.252 r  manual_t/io_led_OBUF[7]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.252    manual_t/io_led_OBUF[7]_inst_i_45_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  manual_t/io_led_OBUF[7]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.366    manual_t/io_led_OBUF[7]_inst_i_35_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.480 r  manual_t/io_led_OBUF[7]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.480    manual_t/io_led_OBUF[7]_inst_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.594 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.594    manual_t/io_led_OBUF[7]_inst_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.751 r  manual_t/io_led_OBUF[7]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.392    34.143    manual_t/M_reg_b_q_reg[15]_15[0]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.329    34.472 r  manual_t/io_led_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.000    34.472    manual_t/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.873 r  manual_t/io_led_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.873    manual_t/io_led_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  manual_t/io_led_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.987    manual_t/io_led_OBUF[6]_inst_i_17_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.101 r  manual_t/io_led_OBUF[6]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.101    manual_t/io_led_OBUF[6]_inst_i_14_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.258 r  manual_t/io_led_OBUF[6]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.782    37.041    manual_t/M_reg_b_q_reg[15]_17[0]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.329    37.370 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.370    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.903 r  manual_t/io_led_OBUF[5]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.903    manual_t/io_led_OBUF[5]_inst_i_25_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.020 r  manual_t/io_led_OBUF[5]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.020    manual_t/io_led_OBUF[5]_inst_i_20_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.137 r  manual_t/io_led_OBUF[5]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.137    manual_t/io_led_OBUF[5]_inst_i_15_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.254 r  manual_t/io_led_OBUF[5]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.254    manual_t/io_led_OBUF[5]_inst_i_12_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.411 r  manual_t/io_led_OBUF[5]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.752    40.163    manual_t/M_reg_b_q_reg[15]_19[0]
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.332    40.495 r  manual_t/io_led_OBUF[4]_inst_i_32/O
                         net (fo=1, routed)           0.000    40.495    manual_t/io_led_OBUF[4]_inst_i_32_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.028 r  manual_t/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.028    manual_t/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.145 r  manual_t/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.145    manual_t/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.262 r  manual_t/io_led_OBUF[4]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.262    manual_t/io_led_OBUF[4]_inst_i_14_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.379 r  manual_t/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.379    manual_t/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.536 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.427    42.963    manual_t/M_reg_b_q_reg[15]_21[0]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.332    43.295 r  manual_t/io_led_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.000    43.295    manual_t/io_led_OBUF[3]_inst_i_49_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.845 r  manual_t/io_led_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.845    manual_t/io_led_OBUF[3]_inst_i_41_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  manual_t/io_led_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.959    manual_t/io_led_OBUF[3]_inst_i_36_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  manual_t/io_led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.073    manual_t/io_led_OBUF[3]_inst_i_31_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  manual_t/io_led_OBUF[3]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.187    manual_t/io_led_OBUF[3]_inst_i_28_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.344 r  manual_t/io_led_OBUF[3]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.471    45.815    manual_t/M_reg_b_q_reg[15]_23[0]
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.329    46.144 r  manual_t/io_led_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    46.144    manual_t/io_led_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.694 r  manual_t/io_led_OBUF[2]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.694    manual_t/io_led_OBUF[2]_inst_i_26_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.808 r  manual_t/io_led_OBUF[2]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.808    manual_t/io_led_OBUF[2]_inst_i_21_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.922 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.922    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.036 r  manual_t/io_led_OBUF[2]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.036    manual_t/io_led_OBUF[2]_inst_i_13_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.193 r  manual_t/io_led_OBUF[2]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.587    48.780    manual_t/M_reg_b_q_reg[15]_25[0]
    SLICE_X56Y38         LUT4 (Prop_lut4_I0_O)        0.329    49.109 r  manual_t/io_led_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.000    49.109    manual_t/io_led_OBUF[1]_inst_i_32_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.642 r  manual_t/io_led_OBUF[1]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.642    manual_t/io_led_OBUF[1]_inst_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.759 r  manual_t/io_led_OBUF[1]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.759    manual_t/io_led_OBUF[1]_inst_i_19_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.876 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.876    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.993 r  manual_t/io_led_OBUF[1]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.993    manual_t/io_led_OBUF[1]_inst_i_11_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.150 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.503    51.653    manual_t/M_reg_b_q_reg[15]_27[0]
    SLICE_X54Y38         LUT4 (Prop_lut4_I0_O)        0.332    51.985 r  manual_t/io_led_OBUF[0]_inst_i_56/O
                         net (fo=1, routed)           0.000    51.985    manual_t/io_led_OBUF[0]_inst_i_56_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.498 r  manual_t/io_led_OBUF[0]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    52.498    manual_t/io_led_OBUF[0]_inst_i_47_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.615 r  manual_t/io_led_OBUF[0]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    52.615    manual_t/io_led_OBUF[0]_inst_i_42_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.732 r  manual_t/io_led_OBUF[0]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    52.732    manual_t/io_led_OBUF[0]_inst_i_37_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.849 r  manual_t/io_led_OBUF[0]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.849    manual_t/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    53.103 r  manual_t/io_led_OBUF[0]_inst_i_34/CO[0]
                         net (fo=1, routed)           0.461    53.563    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_3_0[0]
    SLICE_X57Y39         LUT6 (Prop_lut6_I3_O)        0.367    53.930 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.833    54.763    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_14_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I2_O)        0.124    54.887 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.282    55.169    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I1_O)        0.124    55.293 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.959    59.252    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    62.798 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    62.798    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.353ns  (logic 23.906ns (43.188%)  route 31.448ns (56.812%))
  Logic Levels:           89  (CARRY4=71 LUT2=1 LUT4=14 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.383    28.462    manual_t/M_reg_b_q_reg[15]_11[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.329    28.791 r  manual_t/io_led_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    28.791    manual_t/io_led_OBUF[7]_inst_i_62_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.324 r  manual_t/io_led_OBUF[7]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.324    manual_t/io_led_OBUF[7]_inst_i_46_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.441 r  manual_t/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.441    manual_t/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.558 r  manual_t/io_led_OBUF[7]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    29.558    manual_t/io_led_OBUF[7]_inst_i_26_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.675 r  manual_t/io_led_OBUF[7]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.675    manual_t/io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.832 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.687    31.519    manual_t/M_reg_b_q_reg[15]_13[0]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.332    31.851 r  manual_t/io_led_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000    31.851    manual_t/io_led_OBUF[7]_inst_i_56_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.252 r  manual_t/io_led_OBUF[7]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.252    manual_t/io_led_OBUF[7]_inst_i_45_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  manual_t/io_led_OBUF[7]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.366    manual_t/io_led_OBUF[7]_inst_i_35_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.480 r  manual_t/io_led_OBUF[7]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.480    manual_t/io_led_OBUF[7]_inst_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.594 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.594    manual_t/io_led_OBUF[7]_inst_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.751 r  manual_t/io_led_OBUF[7]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.392    34.143    manual_t/M_reg_b_q_reg[15]_15[0]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.329    34.472 r  manual_t/io_led_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.000    34.472    manual_t/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.873 r  manual_t/io_led_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.873    manual_t/io_led_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  manual_t/io_led_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.987    manual_t/io_led_OBUF[6]_inst_i_17_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.101 r  manual_t/io_led_OBUF[6]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.101    manual_t/io_led_OBUF[6]_inst_i_14_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.258 r  manual_t/io_led_OBUF[6]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.782    37.041    manual_t/M_reg_b_q_reg[15]_17[0]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.329    37.370 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.370    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.903 r  manual_t/io_led_OBUF[5]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.903    manual_t/io_led_OBUF[5]_inst_i_25_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.020 r  manual_t/io_led_OBUF[5]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.020    manual_t/io_led_OBUF[5]_inst_i_20_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.137 r  manual_t/io_led_OBUF[5]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.137    manual_t/io_led_OBUF[5]_inst_i_15_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.254 r  manual_t/io_led_OBUF[5]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.254    manual_t/io_led_OBUF[5]_inst_i_12_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.411 r  manual_t/io_led_OBUF[5]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.752    40.163    manual_t/M_reg_b_q_reg[15]_19[0]
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.332    40.495 r  manual_t/io_led_OBUF[4]_inst_i_32/O
                         net (fo=1, routed)           0.000    40.495    manual_t/io_led_OBUF[4]_inst_i_32_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.028 r  manual_t/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.028    manual_t/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.145 r  manual_t/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.145    manual_t/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.262 r  manual_t/io_led_OBUF[4]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.262    manual_t/io_led_OBUF[4]_inst_i_14_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.379 r  manual_t/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.379    manual_t/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.536 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.427    42.963    manual_t/M_reg_b_q_reg[15]_21[0]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.332    43.295 r  manual_t/io_led_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.000    43.295    manual_t/io_led_OBUF[3]_inst_i_49_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.845 r  manual_t/io_led_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.845    manual_t/io_led_OBUF[3]_inst_i_41_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  manual_t/io_led_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.959    manual_t/io_led_OBUF[3]_inst_i_36_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  manual_t/io_led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.073    manual_t/io_led_OBUF[3]_inst_i_31_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  manual_t/io_led_OBUF[3]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.187    manual_t/io_led_OBUF[3]_inst_i_28_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.344 r  manual_t/io_led_OBUF[3]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.471    45.815    manual_t/M_reg_b_q_reg[15]_23[0]
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.329    46.144 r  manual_t/io_led_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    46.144    manual_t/io_led_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.694 r  manual_t/io_led_OBUF[2]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.694    manual_t/io_led_OBUF[2]_inst_i_26_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.808 r  manual_t/io_led_OBUF[2]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.808    manual_t/io_led_OBUF[2]_inst_i_21_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.922 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.922    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.036 r  manual_t/io_led_OBUF[2]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.036    manual_t/io_led_OBUF[2]_inst_i_13_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.193 r  manual_t/io_led_OBUF[2]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.587    48.780    manual_t/M_reg_b_q_reg[15]_25[0]
    SLICE_X56Y38         LUT4 (Prop_lut4_I0_O)        0.329    49.109 r  manual_t/io_led_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.000    49.109    manual_t/io_led_OBUF[1]_inst_i_32_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.642 r  manual_t/io_led_OBUF[1]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.642    manual_t/io_led_OBUF[1]_inst_i_24_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.759 r  manual_t/io_led_OBUF[1]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.759    manual_t/io_led_OBUF[1]_inst_i_19_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.876 r  manual_t/io_led_OBUF[1]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    49.876    manual_t/io_led_OBUF[1]_inst_i_14_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.993 r  manual_t/io_led_OBUF[1]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.993    manual_t/io_led_OBUF[1]_inst_i_11_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.150 r  manual_t/io_led_OBUF[1]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    51.795    manual_t/M_reg_b_q_reg[15]_27[0]
    SLICE_X57Y38         LUT6 (Prop_lut6_I1_O)        0.332    52.127 r  manual_t/io_led_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.738    52.865    manual_t/the_alu/multiplierUnit/io_led[1]_3
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    52.989 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.970    56.959    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    60.505 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    60.505    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.054ns  (logic 22.538ns (44.145%)  route 28.517ns (55.855%))
  Logic Levels:           83  (CARRY4=66 LUT2=1 LUT4=13 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.383    28.462    manual_t/M_reg_b_q_reg[15]_11[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.329    28.791 r  manual_t/io_led_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    28.791    manual_t/io_led_OBUF[7]_inst_i_62_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.324 r  manual_t/io_led_OBUF[7]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.324    manual_t/io_led_OBUF[7]_inst_i_46_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.441 r  manual_t/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.441    manual_t/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.558 r  manual_t/io_led_OBUF[7]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    29.558    manual_t/io_led_OBUF[7]_inst_i_26_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.675 r  manual_t/io_led_OBUF[7]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.675    manual_t/io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.832 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.687    31.519    manual_t/M_reg_b_q_reg[15]_13[0]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.332    31.851 r  manual_t/io_led_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000    31.851    manual_t/io_led_OBUF[7]_inst_i_56_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.252 r  manual_t/io_led_OBUF[7]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.252    manual_t/io_led_OBUF[7]_inst_i_45_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  manual_t/io_led_OBUF[7]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.366    manual_t/io_led_OBUF[7]_inst_i_35_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.480 r  manual_t/io_led_OBUF[7]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.480    manual_t/io_led_OBUF[7]_inst_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.594 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.594    manual_t/io_led_OBUF[7]_inst_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.751 r  manual_t/io_led_OBUF[7]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.392    34.143    manual_t/M_reg_b_q_reg[15]_15[0]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.329    34.472 r  manual_t/io_led_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.000    34.472    manual_t/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.873 r  manual_t/io_led_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.873    manual_t/io_led_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  manual_t/io_led_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.987    manual_t/io_led_OBUF[6]_inst_i_17_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.101 r  manual_t/io_led_OBUF[6]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.101    manual_t/io_led_OBUF[6]_inst_i_14_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.258 r  manual_t/io_led_OBUF[6]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.782    37.041    manual_t/M_reg_b_q_reg[15]_17[0]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.329    37.370 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.370    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.903 r  manual_t/io_led_OBUF[5]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.903    manual_t/io_led_OBUF[5]_inst_i_25_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.020 r  manual_t/io_led_OBUF[5]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.020    manual_t/io_led_OBUF[5]_inst_i_20_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.137 r  manual_t/io_led_OBUF[5]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.137    manual_t/io_led_OBUF[5]_inst_i_15_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.254 r  manual_t/io_led_OBUF[5]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.254    manual_t/io_led_OBUF[5]_inst_i_12_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.411 r  manual_t/io_led_OBUF[5]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.752    40.163    manual_t/M_reg_b_q_reg[15]_19[0]
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.332    40.495 r  manual_t/io_led_OBUF[4]_inst_i_32/O
                         net (fo=1, routed)           0.000    40.495    manual_t/io_led_OBUF[4]_inst_i_32_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.028 r  manual_t/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.028    manual_t/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.145 r  manual_t/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.145    manual_t/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.262 r  manual_t/io_led_OBUF[4]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.262    manual_t/io_led_OBUF[4]_inst_i_14_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.379 r  manual_t/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.379    manual_t/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.536 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.427    42.963    manual_t/M_reg_b_q_reg[15]_21[0]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.332    43.295 r  manual_t/io_led_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.000    43.295    manual_t/io_led_OBUF[3]_inst_i_49_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.845 r  manual_t/io_led_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.845    manual_t/io_led_OBUF[3]_inst_i_41_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  manual_t/io_led_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.959    manual_t/io_led_OBUF[3]_inst_i_36_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  manual_t/io_led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.073    manual_t/io_led_OBUF[3]_inst_i_31_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  manual_t/io_led_OBUF[3]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.187    manual_t/io_led_OBUF[3]_inst_i_28_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.344 r  manual_t/io_led_OBUF[3]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.471    45.815    manual_t/M_reg_b_q_reg[15]_23[0]
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.329    46.144 r  manual_t/io_led_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    46.144    manual_t/io_led_OBUF[2]_inst_i_34_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.694 r  manual_t/io_led_OBUF[2]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    46.694    manual_t/io_led_OBUF[2]_inst_i_26_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.808 r  manual_t/io_led_OBUF[2]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.808    manual_t/io_led_OBUF[2]_inst_i_21_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.922 r  manual_t/io_led_OBUF[2]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.922    manual_t/io_led_OBUF[2]_inst_i_16_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.036 r  manual_t/io_led_OBUF[2]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.036    manual_t/io_led_OBUF[2]_inst_i_13_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.193 r  manual_t/io_led_OBUF[2]_inst_i_11/CO[1]
                         net (fo=20, routed)          0.860    48.053    manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_1_0[0]
    SLICE_X57Y39         LUT6 (Prop_lut6_I3_O)        0.329    48.382 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.453    48.835    manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    48.959 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.696    52.655    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    56.206 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    56.206    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.705ns  (logic 21.158ns (42.568%)  route 28.547ns (57.432%))
  Logic Levels:           77  (CARRY4=61 LUT2=1 LUT4=12 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.383    28.462    manual_t/M_reg_b_q_reg[15]_11[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.329    28.791 r  manual_t/io_led_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    28.791    manual_t/io_led_OBUF[7]_inst_i_62_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.324 r  manual_t/io_led_OBUF[7]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.324    manual_t/io_led_OBUF[7]_inst_i_46_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.441 r  manual_t/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.441    manual_t/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.558 r  manual_t/io_led_OBUF[7]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    29.558    manual_t/io_led_OBUF[7]_inst_i_26_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.675 r  manual_t/io_led_OBUF[7]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.675    manual_t/io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.832 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.687    31.519    manual_t/M_reg_b_q_reg[15]_13[0]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.332    31.851 r  manual_t/io_led_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000    31.851    manual_t/io_led_OBUF[7]_inst_i_56_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.252 r  manual_t/io_led_OBUF[7]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.252    manual_t/io_led_OBUF[7]_inst_i_45_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  manual_t/io_led_OBUF[7]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.366    manual_t/io_led_OBUF[7]_inst_i_35_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.480 r  manual_t/io_led_OBUF[7]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.480    manual_t/io_led_OBUF[7]_inst_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.594 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.594    manual_t/io_led_OBUF[7]_inst_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.751 r  manual_t/io_led_OBUF[7]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.392    34.143    manual_t/M_reg_b_q_reg[15]_15[0]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.329    34.472 r  manual_t/io_led_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.000    34.472    manual_t/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.873 r  manual_t/io_led_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.873    manual_t/io_led_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  manual_t/io_led_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.987    manual_t/io_led_OBUF[6]_inst_i_17_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.101 r  manual_t/io_led_OBUF[6]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.101    manual_t/io_led_OBUF[6]_inst_i_14_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.258 r  manual_t/io_led_OBUF[6]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.782    37.041    manual_t/M_reg_b_q_reg[15]_17[0]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.329    37.370 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.370    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.903 r  manual_t/io_led_OBUF[5]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.903    manual_t/io_led_OBUF[5]_inst_i_25_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.020 r  manual_t/io_led_OBUF[5]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.020    manual_t/io_led_OBUF[5]_inst_i_20_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.137 r  manual_t/io_led_OBUF[5]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.137    manual_t/io_led_OBUF[5]_inst_i_15_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.254 r  manual_t/io_led_OBUF[5]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.254    manual_t/io_led_OBUF[5]_inst_i_12_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.411 r  manual_t/io_led_OBUF[5]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.752    40.163    manual_t/M_reg_b_q_reg[15]_19[0]
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.332    40.495 r  manual_t/io_led_OBUF[4]_inst_i_32/O
                         net (fo=1, routed)           0.000    40.495    manual_t/io_led_OBUF[4]_inst_i_32_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.028 r  manual_t/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.028    manual_t/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.145 r  manual_t/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.145    manual_t/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.262 r  manual_t/io_led_OBUF[4]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.262    manual_t/io_led_OBUF[4]_inst_i_14_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.379 r  manual_t/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.379    manual_t/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.536 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.427    42.963    manual_t/M_reg_b_q_reg[15]_21[0]
    SLICE_X53Y39         LUT4 (Prop_lut4_I0_O)        0.332    43.295 r  manual_t/io_led_OBUF[3]_inst_i_49/O
                         net (fo=1, routed)           0.000    43.295    manual_t/io_led_OBUF[3]_inst_i_49_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.845 r  manual_t/io_led_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.845    manual_t/io_led_OBUF[3]_inst_i_41_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.959 r  manual_t/io_led_OBUF[3]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.959    manual_t/io_led_OBUF[3]_inst_i_36_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.073 r  manual_t/io_led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.073    manual_t/io_led_OBUF[3]_inst_i_31_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.187 r  manual_t/io_led_OBUF[3]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    44.187    manual_t/io_led_OBUF[3]_inst_i_28_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.344 r  manual_t/io_led_OBUF[3]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    45.882    manual_t/the_alu/multiplierUnit/io_led_OBUF[3]_inst_i_1_1[0]
    SLICE_X53Y38         LUT6 (Prop_lut6_I4_O)        0.329    46.211 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.047    47.257    manual_t/the_alu/multiplierUnit/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y36         LUT5 (Prop_lut5_I1_O)        0.124    47.382 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.926    51.307    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    54.857 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    54.857    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.621ns  (logic 19.781ns (42.430%)  route 26.840ns (57.570%))
  Logic Levels:           71  (CARRY4=56 LUT2=1 LUT4=11 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.383    28.462    manual_t/M_reg_b_q_reg[15]_11[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.329    28.791 r  manual_t/io_led_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    28.791    manual_t/io_led_OBUF[7]_inst_i_62_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.324 r  manual_t/io_led_OBUF[7]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.324    manual_t/io_led_OBUF[7]_inst_i_46_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.441 r  manual_t/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.441    manual_t/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.558 r  manual_t/io_led_OBUF[7]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    29.558    manual_t/io_led_OBUF[7]_inst_i_26_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.675 r  manual_t/io_led_OBUF[7]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.675    manual_t/io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.832 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.687    31.519    manual_t/M_reg_b_q_reg[15]_13[0]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.332    31.851 r  manual_t/io_led_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000    31.851    manual_t/io_led_OBUF[7]_inst_i_56_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.252 r  manual_t/io_led_OBUF[7]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.252    manual_t/io_led_OBUF[7]_inst_i_45_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  manual_t/io_led_OBUF[7]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.366    manual_t/io_led_OBUF[7]_inst_i_35_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.480 r  manual_t/io_led_OBUF[7]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.480    manual_t/io_led_OBUF[7]_inst_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.594 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.594    manual_t/io_led_OBUF[7]_inst_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.751 r  manual_t/io_led_OBUF[7]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.392    34.143    manual_t/M_reg_b_q_reg[15]_15[0]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.329    34.472 r  manual_t/io_led_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.000    34.472    manual_t/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.873 r  manual_t/io_led_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.873    manual_t/io_led_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  manual_t/io_led_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.987    manual_t/io_led_OBUF[6]_inst_i_17_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.101 r  manual_t/io_led_OBUF[6]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.101    manual_t/io_led_OBUF[6]_inst_i_14_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.258 r  manual_t/io_led_OBUF[6]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.782    37.041    manual_t/M_reg_b_q_reg[15]_17[0]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.329    37.370 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.370    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.903 r  manual_t/io_led_OBUF[5]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.903    manual_t/io_led_OBUF[5]_inst_i_25_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.020 r  manual_t/io_led_OBUF[5]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.020    manual_t/io_led_OBUF[5]_inst_i_20_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.137 r  manual_t/io_led_OBUF[5]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.137    manual_t/io_led_OBUF[5]_inst_i_15_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.254 r  manual_t/io_led_OBUF[5]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.254    manual_t/io_led_OBUF[5]_inst_i_12_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.411 r  manual_t/io_led_OBUF[5]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.752    40.163    manual_t/M_reg_b_q_reg[15]_19[0]
    SLICE_X52Y40         LUT4 (Prop_lut4_I0_O)        0.332    40.495 r  manual_t/io_led_OBUF[4]_inst_i_32/O
                         net (fo=1, routed)           0.000    40.495    manual_t/io_led_OBUF[4]_inst_i_32_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.028 r  manual_t/io_led_OBUF[4]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.028    manual_t/io_led_OBUF[4]_inst_i_24_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.145 r  manual_t/io_led_OBUF[4]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.145    manual_t/io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.262 r  manual_t/io_led_OBUF[4]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.262    manual_t/io_led_OBUF[4]_inst_i_14_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.379 r  manual_t/io_led_OBUF[4]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    41.379    manual_t/io_led_OBUF[4]_inst_i_11_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.536 r  manual_t/io_led_OBUF[4]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.584    43.119    manual_t/M_reg_b_q_reg[15]_21[0]
    SLICE_X49Y39         LUT6 (Prop_lut6_I1_O)        0.332    43.451 r  manual_t/io_led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.810    44.261    manual_t/the_alu/multiplierUnit/io_led[4]_1
    SLICE_X49Y37         LUT5 (Prop_lut5_I3_O)        0.124    44.385 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.837    48.222    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    51.773 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    51.773    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.065ns  (logic 18.406ns (42.741%)  route 24.659ns (57.259%))
  Logic Levels:           65  (CARRY4=51 LUT2=1 LUT4=10 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.383    28.462    manual_t/M_reg_b_q_reg[15]_11[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.329    28.791 r  manual_t/io_led_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    28.791    manual_t/io_led_OBUF[7]_inst_i_62_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.324 r  manual_t/io_led_OBUF[7]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.324    manual_t/io_led_OBUF[7]_inst_i_46_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.441 r  manual_t/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.441    manual_t/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.558 r  manual_t/io_led_OBUF[7]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    29.558    manual_t/io_led_OBUF[7]_inst_i_26_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.675 r  manual_t/io_led_OBUF[7]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.675    manual_t/io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.832 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.687    31.519    manual_t/M_reg_b_q_reg[15]_13[0]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.332    31.851 r  manual_t/io_led_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000    31.851    manual_t/io_led_OBUF[7]_inst_i_56_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.252 r  manual_t/io_led_OBUF[7]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.252    manual_t/io_led_OBUF[7]_inst_i_45_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  manual_t/io_led_OBUF[7]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.366    manual_t/io_led_OBUF[7]_inst_i_35_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.480 r  manual_t/io_led_OBUF[7]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.480    manual_t/io_led_OBUF[7]_inst_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.594 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.594    manual_t/io_led_OBUF[7]_inst_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.751 r  manual_t/io_led_OBUF[7]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.392    34.143    manual_t/M_reg_b_q_reg[15]_15[0]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.329    34.472 r  manual_t/io_led_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.000    34.472    manual_t/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.873 r  manual_t/io_led_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.873    manual_t/io_led_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  manual_t/io_led_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.987    manual_t/io_led_OBUF[6]_inst_i_17_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.101 r  manual_t/io_led_OBUF[6]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.101    manual_t/io_led_OBUF[6]_inst_i_14_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.258 r  manual_t/io_led_OBUF[6]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.782    37.041    manual_t/M_reg_b_q_reg[15]_17[0]
    SLICE_X50Y40         LUT4 (Prop_lut4_I0_O)        0.329    37.370 r  manual_t/io_led_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.370    manual_t/io_led_OBUF[5]_inst_i_33_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.903 r  manual_t/io_led_OBUF[5]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.903    manual_t/io_led_OBUF[5]_inst_i_25_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.020 r  manual_t/io_led_OBUF[5]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.020    manual_t/io_led_OBUF[5]_inst_i_20_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.137 r  manual_t/io_led_OBUF[5]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.137    manual_t/io_led_OBUF[5]_inst_i_15_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.254 r  manual_t/io_led_OBUF[5]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.254    manual_t/io_led_OBUF[5]_inst_i_12_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.411 r  manual_t/io_led_OBUF[5]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.531    39.942    manual_t/M_reg_b_q_reg[15]_19[0]
    SLICE_X49Y39         LUT6 (Prop_lut6_I1_O)        0.332    40.274 r  manual_t/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.298    40.572    manual_t/the_alu/multiplierUnit/io_led[5]_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I1_O)        0.124    40.696 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.972    44.668    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    48.216 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    48.216    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.753ns  (logic 17.026ns (42.830%)  route 22.727ns (57.171%))
  Logic Levels:           59  (CARRY4=46 LUT2=1 LUT4=9 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.383    28.462    manual_t/M_reg_b_q_reg[15]_11[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.329    28.791 r  manual_t/io_led_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    28.791    manual_t/io_led_OBUF[7]_inst_i_62_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.324 r  manual_t/io_led_OBUF[7]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.324    manual_t/io_led_OBUF[7]_inst_i_46_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.441 r  manual_t/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.441    manual_t/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.558 r  manual_t/io_led_OBUF[7]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    29.558    manual_t/io_led_OBUF[7]_inst_i_26_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.675 r  manual_t/io_led_OBUF[7]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.675    manual_t/io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.832 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.687    31.519    manual_t/M_reg_b_q_reg[15]_13[0]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.332    31.851 r  manual_t/io_led_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000    31.851    manual_t/io_led_OBUF[7]_inst_i_56_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.252 r  manual_t/io_led_OBUF[7]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.252    manual_t/io_led_OBUF[7]_inst_i_45_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  manual_t/io_led_OBUF[7]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.366    manual_t/io_led_OBUF[7]_inst_i_35_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.480 r  manual_t/io_led_OBUF[7]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.480    manual_t/io_led_OBUF[7]_inst_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.594 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.594    manual_t/io_led_OBUF[7]_inst_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.751 r  manual_t/io_led_OBUF[7]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.392    34.143    manual_t/M_reg_b_q_reg[15]_15[0]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.329    34.472 r  manual_t/io_led_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.000    34.472    manual_t/io_led_OBUF[6]_inst_i_28_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.873 r  manual_t/io_led_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.873    manual_t/io_led_OBUF[6]_inst_i_22_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.987 r  manual_t/io_led_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.987    manual_t/io_led_OBUF[6]_inst_i_17_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.101 r  manual_t/io_led_OBUF[6]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.101    manual_t/io_led_OBUF[6]_inst_i_14_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.258 r  manual_t/io_led_OBUF[6]_inst_i_12/CO[1]
                         net (fo=20, routed)          1.539    36.798    manual_t/M_reg_b_q_reg[15]_17[0]
    SLICE_X48Y38         LUT6 (Prop_lut6_I4_O)        0.329    37.127 r  manual_t/io_led_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.957    38.084    manual_t/the_alu/multiplierUnit/io_led[6]_2
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.124    38.208 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.156    41.363    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    44.904 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    44.904    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.472ns  (logic 15.912ns (42.463%)  route 21.560ns (57.537%))
  Logic Levels:           54  (CARRY4=42 LUT2=1 LUT4=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.383    28.462    manual_t/M_reg_b_q_reg[15]_11[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.329    28.791 r  manual_t/io_led_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    28.791    manual_t/io_led_OBUF[7]_inst_i_62_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.324 r  manual_t/io_led_OBUF[7]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.324    manual_t/io_led_OBUF[7]_inst_i_46_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.441 r  manual_t/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.441    manual_t/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.558 r  manual_t/io_led_OBUF[7]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    29.558    manual_t/io_led_OBUF[7]_inst_i_26_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.675 r  manual_t/io_led_OBUF[7]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.675    manual_t/io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.832 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.687    31.519    manual_t/M_reg_b_q_reg[15]_13[0]
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.332    31.851 r  manual_t/io_led_OBUF[7]_inst_i_56/O
                         net (fo=1, routed)           0.000    31.851    manual_t/io_led_OBUF[7]_inst_i_56_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.252 r  manual_t/io_led_OBUF[7]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    32.252    manual_t/io_led_OBUF[7]_inst_i_45_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.366 r  manual_t/io_led_OBUF[7]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.366    manual_t/io_led_OBUF[7]_inst_i_35_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.480 r  manual_t/io_led_OBUF[7]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.480    manual_t/io_led_OBUF[7]_inst_i_25_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.594 r  manual_t/io_led_OBUF[7]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.594    manual_t/io_led_OBUF[7]_inst_i_13_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.751 r  manual_t/io_led_OBUF[7]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.745    34.496    manual_t/the_alu/multiplierUnit/io_led_OBUF[7]_inst_i_1_0[0]
    SLICE_X49Y40         LUT6 (Prop_lut6_I3_O)        0.329    34.825 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.981    35.805    manual_t/the_alu/multiplierUnit/io_led_OBUF[7]_inst_i_4_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I2_O)        0.124    35.929 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.152    39.082    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    42.623 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    42.623    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.174ns  (logic 14.812ns (42.111%)  route 20.362ns (57.889%))
  Logic Levels:           49  (CARRY4=37 LUT2=1 LUT4=7 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.383    28.462    manual_t/M_reg_b_q_reg[15]_11[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.329    28.791 r  manual_t/io_led_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    28.791    manual_t/io_led_OBUF[7]_inst_i_62_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.324 r  manual_t/io_led_OBUF[7]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.324    manual_t/io_led_OBUF[7]_inst_i_46_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.441 r  manual_t/io_led_OBUF[7]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.441    manual_t/io_led_OBUF[7]_inst_i_36_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.558 r  manual_t/io_led_OBUF[7]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    29.558    manual_t/io_led_OBUF[7]_inst_i_26_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.675 r  manual_t/io_led_OBUF[7]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.675    manual_t/io_led_OBUF[7]_inst_i_14_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.832 r  manual_t/io_led_OBUF[8]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.811    31.643    manual_t/the_alu/multiplierUnit/io_led_OBUF[8]_inst_i_3_0[0]
    SLICE_X48Y40         LUT6 (Prop_lut6_I3_O)        0.332    31.975 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.158    32.133    manual_t/the_alu/multiplierUnit/io_led_OBUF[8]_inst_i_10_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.124    32.257 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           1.028    33.286    manual_t/the_alu/multiplierUnit/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I1_O)        0.124    33.410 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.368    36.778    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    40.326 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    40.326    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_onehot_M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.218ns  (logic 13.317ns (42.659%)  route 17.901ns (57.341%))
  Logic Levels:           42  (CARRY4=32 LUT2=1 LUT4=6 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.151    manual_t/CLK
    SLICE_X46Y43         FDRE                                         r  manual_t/FSM_onehot_M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  manual_t/FSM_onehot_M_state_q_reg[4]/Q
                         net (fo=378, routed)         2.940     8.609    manual_t/FSM_onehot_M_state_q_reg_n_0_[4]
    SLICE_X57Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.733 r  manual_t/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000     8.733    manual_t/io_led_OBUF[15]_inst_i_43_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.283 r  manual_t/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.283    manual_t/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.554 r  manual_t/io_led_OBUF[15]_inst_i_15/CO[0]
                         net (fo=20, routed)          1.407    10.961    manual_t/CO[0]
    SLICE_X56Y43         LUT4 (Prop_lut4_I0_O)        0.373    11.334 r  manual_t/io_led_OBUF[14]_inst_i_43/O
                         net (fo=1, routed)           0.000    11.334    manual_t/io_led_OBUF[14]_inst_i_43_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.867 r  manual_t/io_led_OBUF[14]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.867    manual_t/io_led_OBUF[14]_inst_i_35_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.984 r  manual_t/io_led_OBUF[14]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.984    manual_t/io_led_OBUF[14]_inst_i_30_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.101 r  manual_t/io_led_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.101    manual_t/io_led_OBUF[14]_inst_i_25_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.218 r  manual_t/io_led_OBUF[14]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.218    manual_t/io_led_OBUF[14]_inst_i_21_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.375 r  manual_t/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.726    14.101    manual_t/M_reg_b_q_reg[15]_1[0]
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.332    14.433 r  manual_t/io_led_OBUF[13]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.433    manual_t/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.966 r  manual_t/io_led_OBUF[13]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.966    manual_t/io_led_OBUF[13]_inst_i_25_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.083 r  manual_t/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.083    manual_t/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.200 r  manual_t/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.200    manual_t/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.317 r  manual_t/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.317    manual_t/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.474 r  manual_t/io_led_OBUF[13]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.698    17.172    manual_t/M_reg_b_q_reg[15]_3[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.332    17.504 r  manual_t/io_led_OBUF[11]_inst_i_62/O
                         net (fo=1, routed)           0.000    17.504    manual_t/io_led_OBUF[11]_inst_i_62_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.905 r  manual_t/io_led_OBUF[11]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.905    manual_t/io_led_OBUF[11]_inst_i_48_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.019 r  manual_t/io_led_OBUF[11]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.019    manual_t/io_led_OBUF[11]_inst_i_38_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.133 r  manual_t/io_led_OBUF[11]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.133    manual_t/io_led_OBUF[11]_inst_i_28_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.247 r  manual_t/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.247    manual_t/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.404 r  manual_t/io_led_OBUF[12]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.529    19.933    manual_t/M_reg_b_q_reg[15]_5[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.329    20.262 r  manual_t/io_led_OBUF[11]_inst_i_60/O
                         net (fo=1, routed)           0.000    20.262    manual_t/io_led_OBUF[11]_inst_i_60_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.812 r  manual_t/io_led_OBUF[11]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.812    manual_t/io_led_OBUF[11]_inst_i_47_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.926 r  manual_t/io_led_OBUF[11]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.926    manual_t/io_led_OBUF[11]_inst_i_37_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.040 r  manual_t/io_led_OBUF[11]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.040    manual_t/io_led_OBUF[11]_inst_i_27_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.154 r  manual_t/io_led_OBUF[11]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.154    manual_t/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.311 r  manual_t/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.553    22.865    manual_t/M_reg_b_q_reg[15]_7[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.329    23.194 r  manual_t/io_led_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.000    23.194    manual_t/io_led_OBUF[10]_inst_i_32_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.595 r  manual_t/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.595    manual_t/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.709 r  manual_t/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.709    manual_t/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.823 r  manual_t/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.823    manual_t/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.937 r  manual_t/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.937    manual_t/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.094 r  manual_t/io_led_OBUF[10]_inst_i_11/CO[1]
                         net (fo=20, routed)          1.759    25.853    manual_t/M_reg_b_q_reg[15]_9[0]
    SLICE_X47Y41         LUT4 (Prop_lut4_I0_O)        0.329    26.182 r  manual_t/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    26.182    manual_t/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.580 r  manual_t/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.580    manual_t/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.694 r  manual_t/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.694    manual_t/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.808 r  manual_t/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.808    manual_t/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.922 r  manual_t/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.922    manual_t/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.079 r  manual_t/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.378    28.457    manual_t/the_alu/multiplierUnit/io_led_OBUF[9]_inst_i_1_0[0]
    SLICE_X47Y40         LUT6 (Prop_lut6_I3_O)        0.329    28.786 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.536    29.322    manual_t/the_alu/multiplierUnit/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    29.446 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.374    32.820    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    36.369 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.369    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manual_t/M_reg_a_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.474ns (54.084%)  route 1.251ns (45.916%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.509    manual_t/CLK
    SLICE_X51Y40         FDRE                                         r  manual_t/M_reg_a_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  manual_t/M_reg_a_q_reg[15]/Q
                         net (fo=14, routed)          0.215     1.852    manual_t/M_reg_a_q[15]
    SLICE_X51Y38         LUT6 (Prop_lut6_I4_O)        0.099     1.951 r  manual_t/io_led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.282     2.232    manual_t/the_alu/multiplierUnit/io_led[15]
    SLICE_X49Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.277 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.755     3.032    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.234 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.234    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_a_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.058ns  (logic 1.435ns (46.918%)  route 1.623ns (53.082%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.509    manual_t/CLK
    SLICE_X51Y40         FDRE                                         r  manual_t/M_reg_a_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  manual_t/M_reg_a_q_reg[14]/Q
                         net (fo=17, routed)          0.132     1.782    manual_t/M_reg_a_q[14]
    SLICE_X50Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  manual_t/io_led_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.091     1.918    manual_t/the_alu/multiplierUnit/io_led[14]_3
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.963 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.400     3.363    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.204     4.567 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.567    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_b_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.226ns  (logic 1.518ns (47.045%)  route 1.708ns (52.955%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.510    manual_t/CLK
    SLICE_X55Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  manual_t/M_reg_b_q_reg[6]/Q
                         net (fo=21, routed)          0.362     2.012    manual_t/the_alu/multiplierUnit/out0_1[6]
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.045     2.057 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.215     2.273    manual_t/the_alu/multiplierUnit/io_led_OBUF[6]_inst_i_10_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.045     2.318 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.099     2.416    manual_t/the_alu/multiplierUnit/io_led_OBUF[6]_inst_i_5_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.045     2.461 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.033     3.494    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.736 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.736    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_a_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.513ns (47.146%)  route 1.697ns (52.854%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.537    manual_t/CLK
    SLICE_X58Y41         FDRE                                         r  manual_t/M_reg_a_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  manual_t/M_reg_a_q_reg[7]/Q
                         net (fo=16, routed)          0.469     2.134    manual_t/M_reg_a_q[7]
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.098     2.232 r  manual_t/io_led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.201     2.433    manual_t/the_alu/multiplierUnit/io_led[7]_2
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.478 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.026     3.504    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.747 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.747    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_a_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.385ns  (logic 1.482ns (43.795%)  route 1.903ns (56.206%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.537    manual_t/CLK
    SLICE_X58Y41         FDRE                                         r  manual_t/M_reg_a_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  manual_t/M_reg_a_q_reg[2]/Q
                         net (fo=20, routed)          0.545     2.222    manual_t/M_reg_a_q[2]
    SLICE_X54Y35         LUT6 (Prop_lut6_I1_O)        0.045     2.267 r  manual_t/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.142     2.410    manual_t/the_alu/multiplierUnit/io_led[2]_1
    SLICE_X55Y37         LUT6 (Prop_lut6_I2_O)        0.045     2.455 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.216     3.670    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     4.922 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.922    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.396ns  (logic 1.477ns (43.499%)  route 1.919ns (56.501%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.537    manual_t/CLK
    SLICE_X58Y42         FDRE                                         r  manual_t/M_reg_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  manual_t/M_reg_a_q_reg[0]/Q
                         net (fo=17, routed)          0.413     2.090    manual_t/M_reg_a_q[0]
    SLICE_X57Y37         LUT6 (Prop_lut6_I2_O)        0.045     2.135 r  manual_t/io_led_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.162     2.297    manual_t/the_alu/multiplierUnit/io_led[0]_3
    SLICE_X56Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.342 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.344     3.687    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     4.933 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.933    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_fn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 1.481ns (43.567%)  route 1.919ns (56.433%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.537    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  manual_t/M_reg_fn_q_reg[0]/Q
                         net (fo=53, routed)          0.469     2.147    manual_t/M_reg_fn_q[0]
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.045     2.192 r  manual_t/io_led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.109     2.301    manual_t/the_alu/multiplierUnit/io_led[3]_0
    SLICE_X56Y36         LUT5 (Prop_lut5_I2_O)        0.045     2.346 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.341     3.686    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     4.936 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.936    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_a_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.459ns  (logic 1.485ns (42.924%)  route 1.975ns (57.076%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.509    manual_t/CLK
    SLICE_X51Y40         FDRE                                         r  manual_t/M_reg_a_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  manual_t/M_reg_a_q_reg[14]/Q
                         net (fo=17, routed)          0.472     2.122    manual_t/M_reg_a_q[14]
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.167 r  manual_t/io_led_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.193     2.360    manual_t/the_alu/multiplierUnit/io_led[13]_2
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.045     2.405 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.309     3.714    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.968 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.968    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_fn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.461ns  (logic 1.477ns (42.693%)  route 1.983ns (57.307%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.537    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  manual_t/M_reg_fn_q_reg[0]/Q
                         net (fo=53, routed)          0.503     2.181    manual_t/M_reg_fn_q[0]
    SLICE_X55Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.226 r  manual_t/io_led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.106     2.332    manual_t/the_alu/multiplierUnit/io_led[1]_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.377 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.374     3.751    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     4.997 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.997    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/M_reg_a_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.570ns  (logic 1.476ns (41.338%)  route 2.094ns (58.662%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.510    manual_t/CLK
    SLICE_X55Y44         FDRE                                         r  manual_t/M_reg_a_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  manual_t/M_reg_a_q_reg[12]/Q
                         net (fo=17, routed)          0.463     2.114    manual_t/the_alu/multiplierUnit/Q[12]
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.045     2.159 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.314     2.473    manual_t/the_alu/multiplierUnit/io_led_OBUF[12]_inst_i_6_n_0
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.045     2.518 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.317     3.835    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     5.080 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.080    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 1.634ns (28.699%)  route 4.059ns (71.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.819     4.329    reset_cond/rst_n_IBUF
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.453 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.240     5.693    reset_cond/M_reset_cond_in
    SLICE_X54Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.443     4.847    reset_cond/CLK
    SLICE_X54Y50         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.630ns  (logic 1.634ns (29.021%)  route 3.996ns (70.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.819     4.329    reset_cond/rst_n_IBUF
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.453 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.177     5.630    reset_cond/M_reset_cond_in
    SLICE_X54Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.452     4.857    reset_cond/CLK
    SLICE_X54Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.592ns  (logic 1.634ns (29.215%)  route 3.959ns (70.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.819     4.329    reset_cond/rst_n_IBUF
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.453 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.140     5.592    reset_cond/M_reset_cond_in
    SLICE_X53Y50         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.443     4.847    reset_cond/CLK
    SLICE_X53Y50         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.592ns  (logic 1.634ns (29.215%)  route 3.959ns (70.785%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.819     4.329    reset_cond/rst_n_IBUF
    SLICE_X49Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.453 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.140     5.592    reset_cond/M_reset_cond_in
    SLICE_X53Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.443     4.847    reset_cond/CLK
    SLICE_X53Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.660ns (31.689%)  route 3.578ns (68.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=2, routed)           3.578     5.114    manual_t/io_dip_IBUF[14]
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.238 r  manual_t/M_reg_a_q[14]_i_1/O
                         net (fo=1, routed)           0.000     5.238    manual_t/M_reg_a_q[14]_i_1_n_0
    SLICE_X51Y40         FDRE                                         r  manual_t/M_reg_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450     4.855    manual_t/CLK
    SLICE_X51Y40         FDRE                                         r  manual_t/M_reg_a_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 1.660ns (33.075%)  route 3.359ns (66.925%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=2, routed)           3.359     4.895    manual_t/io_dip_IBUF[14]
    SLICE_X51Y41         LUT2 (Prop_lut2_I0_O)        0.124     5.019 r  manual_t/M_reg_b_q[14]_i_1/O
                         net (fo=1, routed)           0.000     5.019    manual_t/M_reg_b_q[14]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  manual_t/M_reg_b_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.451     4.856    manual_t/CLK
    SLICE_X51Y41         FDRE                                         r  manual_t/M_reg_b_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.652ns (34.126%)  route 3.190ns (65.874%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           3.190     4.724    manual_t/io_dip_IBUF[15]
    SLICE_X51Y41         LUT2 (Prop_lut2_I0_O)        0.118     4.842 r  manual_t/M_reg_b_q[15]_i_2/O
                         net (fo=1, routed)           0.000     4.842    manual_t/M_reg_b_q[15]_i_2_n_0
    SLICE_X51Y41         FDRE                                         r  manual_t/M_reg_b_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.451     4.856    manual_t/CLK
    SLICE_X51Y41         FDRE                                         r  manual_t/M_reg_b_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.652ns (34.127%)  route 3.189ns (65.873%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           3.189     4.724    manual_t/io_dip_IBUF[15]
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.118     4.842 r  manual_t/M_reg_a_q[15]_i_2/O
                         net (fo=1, routed)           0.000     4.842    manual_t/M_reg_a_q[15]_i_2_n_0
    SLICE_X51Y40         FDRE                                         r  manual_t/M_reg_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.450     4.855    manual_t/CLK
    SLICE_X51Y40         FDRE                                         r  manual_t/M_reg_a_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.643ns (35.361%)  route 3.003ns (64.639%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=2, routed)           3.003     4.522    manual_t/io_dip_IBUF[6]
    SLICE_X55Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.646 r  manual_t/M_reg_b_q[6]_i_1/O
                         net (fo=1, routed)           0.000     4.646    manual_t/M_reg_b_q[6]_i_1_n_0
    SLICE_X55Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.452     4.857    manual_t/CLK
    SLICE_X55Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[11]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 1.653ns (35.924%)  route 2.948ns (64.076%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[11] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[11]
    C2                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_dip_IBUF[11]_inst/O
                         net (fo=2, routed)           2.948     4.449    manual_t/io_dip_IBUF[11]
    SLICE_X58Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.601 r  manual_t/M_reg_a_q[11]_i_1/O
                         net (fo=1, routed)           0.000     4.601    manual_t/M_reg_a_q[11]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  manual_t/M_reg_a_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517     4.922    manual_t/CLK
    SLICE_X58Y42         FDRE                                         r  manual_t/M_reg_a_q_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.260ns (25.895%)  route 0.744ns (74.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.744     1.003    button_cond_gen_0[0].button_cond/sync/D[0]
    SLICE_X56Y71         FDRE                                         r  button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     2.012    button_cond_gen_0[0].button_cond/sync/CLK
    SLICE_X56Y71         FDRE                                         r  button_cond_gen_0[0].button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.303ns (29.881%)  route 0.711ns (70.119%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           0.711     0.965    manual_t/io_dip_IBUF[3]
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.049     1.014 r  manual_t/M_reg_fn_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.014    manual_t/M_reg_fn_q[3]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.863     2.053    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.302ns (29.680%)  route 0.716ns (70.320%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           0.716     0.970    manual_t/io_dip_IBUF[3]
    SLICE_X58Y41         LUT2 (Prop_lut2_I0_O)        0.048     1.018 r  manual_t/M_reg_a_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.018    manual_t/M_reg_a_q[3]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  manual_t/M_reg_a_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.863     2.053    manual_t/CLK
    SLICE_X58Y41         FDRE                                         r  manual_t/M_reg_a_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.281ns (26.795%)  route 0.768ns (73.205%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=3, routed)           0.768     0.997    manual_t/io_dip_IBUF[5]
    SLICE_X58Y42         LUT2 (Prop_lut2_I0_O)        0.051     1.048 r  manual_t/M_reg_a_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.048    manual_t/M_reg_a_q[5]_i_1_n_0
    SLICE_X58Y42         FDRE                                         r  manual_t/M_reg_a_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.863     2.053    manual_t/CLK
    SLICE_X58Y42         FDRE                                         r  manual_t/M_reg_a_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.287ns (27.033%)  route 0.774ns (72.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=3, routed)           0.774     1.013    manual_t/io_dip_IBUF[1]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.048     1.061 r  manual_t/M_reg_b_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.061    manual_t/M_reg_b_q[1]_i_1_n_0
    SLICE_X58Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.054    manual_t/CLK
    SLICE_X58Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.303ns (28.009%)  route 0.779ns (71.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           0.779     1.033    manual_t/io_dip_IBUF[3]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.049     1.082 r  manual_t/M_reg_b_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.082    manual_t/M_reg_b_q[3]_i_1_n_0
    SLICE_X58Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.054    manual_t/CLK
    SLICE_X58Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.272ns (25.010%)  route 0.815ns (74.990%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=3, routed)           0.815     1.045    manual_t/io_dip_IBUF[5]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.042     1.087 r  manual_t/M_reg_b_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.087    manual_t/M_reg_b_q[5]_i_1_n_0
    SLICE_X58Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.054    manual_t/CLK
    SLICE_X58Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.298ns (27.353%)  route 0.792ns (72.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=3, routed)           0.792     1.046    manual_t/io_dip_IBUF[2]
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.091 r  manual_t/M_reg_fn_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.091    manual_t/M_reg_fn_q[2]_i_1_n_0
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.863     2.053    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.272ns (24.724%)  route 0.828ns (75.276%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=3, routed)           0.828     1.058    manual_t/io_dip_IBUF[5]
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.042     1.100 r  manual_t/M_reg_fn_q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.100    manual_t/M_reg_fn_q[5]_i_2_n_0
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.863     2.053    manual_t/CLK
    SLICE_X59Y42         FDRE                                         r  manual_t/M_reg_fn_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.298ns (26.044%)  route 0.847ns (73.956%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=3, routed)           0.847     1.100    manual_t/io_dip_IBUF[2]
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.145 r  manual_t/M_reg_b_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.145    manual_t/M_reg_b_q[2]_i_1_n_0
    SLICE_X58Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.054    manual_t/CLK
    SLICE_X58Y43         FDRE                                         r  manual_t/M_reg_b_q_reg[2]/C





