// Seed: 1246496716
module module_0 #(
    parameter id_15 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_5 = 0;
  input wire id_1;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  _id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
  logic [-1 : id_15] id_23;
  wire id_24;
  logic id_25 = id_9;
endmodule
module module_1 #(
    parameter id_12 = 32'd39,
    parameter id_8  = 32'd92
) (
    output tri1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    input tri1 id_6,
    input tri id_7,
    input tri0 _id_8,
    input wand id_9,
    output wor id_10,
    input tri id_11,
    input wand _id_12
);
  assign id_1 = id_7;
  wire [id_8 : id_12] id_14;
  wire id_15;
  wire id_16;
  parameter id_17 = 1;
  module_0 modCall_1 (
      id_15,
      id_17,
      id_16,
      id_15
  );
endmodule
