# Learning_RISC-V üñ•Ô∏èüìö

**Implementing RISC-V from the textbooks:**

[![P&H COD](https://img.shields.io/badge/P&H-Ch4%205-blue)](https://www.elsevier.com/books/computer-organization-and-design-risc-v-edition/patterson/978-0-12-820331-5)
[![Harris%20DDCA](https://img.shields.io/badge/Harris-Ch6%207-green)](https://www.elsevier.com/books/digital-design-and-computer-architecture-risc-v-edition/harris/978-0-12-820064-3)

Hands-on Verilog implementations of **every exercise** from:
1. *Computer Organization and Design RISC-V Edition* (Patterson & Hennessy) - **Ch4-5**
2. *Digital Design and Computer Architecture RISC-V Edition* (Harris & Harris) - **Ch6-7**

## üìñ Chapter-by-Chapter Progress

| Book | Chapter | Topic | Status | Verilog |
|------|---------|-------|--------|---------|
| DDCA | 1-3 | Digital Basics | ‚úÖ Complete | [gates, FSMs](ch01-digital-basics/) |
| DDCA | 6 | Single-Cycle | ‚è≥ | [single-cycle](ch04-single-cycle/) |
| P&H | 4 | Single-Cycle RV32I | ‚è≥ | [single-cycle](ch04-single-cycle/) |
| DDCA | 7 | Pipelined | ‚è≥ | [pipeline](ch05-pipelined/) |
| P&H | 4-5 | 5-Stage Pipeline | ‚è≥ | [pipeline](ch05-pipelined/) |

## üöÄ Quick Start

