verilog work "format_board_state.v"
verilog work "format_board_state_testbench.v"
verilog work "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v"
