Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 11:57:19 2024
| Host         : framework13 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  531         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (531)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2112)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (531)
--------------------------
 There are 531 register/latch pins with no clock driven by root clock pin: CLK_50MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2112)
---------------------------------------------------
 There are 2112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.587        0.000                      0                    1        1.103        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.587        0.000                      0                    1        1.103        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.676ns (19.843%)  route 2.731ns (80.157%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_50MHz_reg/Q
                         net (fo=1, routed)           0.725     6.267    CLK_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 f  CLK_50MHz_BUFG_inst/O
                         net (fo=532, routed)         2.006     8.369    CLK_50MHz_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  memory_reg_mux_sel_a_pos_3_i_1/O
                         net (fo=1, routed)           0.000     8.493    memory_reg_mux_sel_a_pos_3_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.212ns (17.756%)  route 0.982ns (82.244%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CLK_50MHz_reg/Q
                         net (fo=1, routed)           0.271     1.858    CLK_50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 f  CLK_50MHz_BUFG_inst/O
                         net (fo=532, routed)         0.711     2.595    CLK_50MHz_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.640 r  memory_reg_mux_sel_a_pos_3_i_1/O
                         net (fo=1, routed)           0.000     2.640    memory_reg_mux_sel_a_pos_3_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  1.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK_50MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK_50MHz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2140 Endpoints
Min Delay          2140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.455ns  (logic 2.477ns (16.027%)  route 12.978ns (83.973%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.631    15.455    my_otter/flush_D
    SLICE_X48Y13         FDRE                                         r  my_otter/IF_DE_reg[IR][10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.451ns  (logic 2.477ns (16.032%)  route 12.974ns (83.968%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.627    15.451    my_otter/flush_D
    SLICE_X49Y13         FDRE                                         r  my_otter/IF_DE_reg[IR][18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.337ns  (logic 2.477ns (16.150%)  route 12.860ns (83.850%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.514    15.337    my_otter/flush_D
    SLICE_X52Y14         FDRE                                         r  my_otter/IF_DE_reg[IR][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.266ns  (logic 2.477ns (16.225%)  route 12.789ns (83.775%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.443    15.266    my_otter/flush_D
    SLICE_X50Y14         FDRE                                         r  my_otter/IF_DE_reg[IR][12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.183ns  (logic 2.477ns (16.314%)  route 12.706ns (83.686%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.360    15.183    my_otter/flush_D
    SLICE_X50Y17         FDRE                                         r  my_otter/IF_DE_reg[IR][14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.162ns  (logic 2.477ns (16.337%)  route 12.685ns (83.663%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.338    15.162    my_otter/flush_D
    SLICE_X48Y20         FDRE                                         r  my_otter/IF_DE_reg[IR][25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.161ns  (logic 2.477ns (16.338%)  route 12.684ns (83.662%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.337    15.161    my_otter/flush_D
    SLICE_X50Y20         FDRE                                         r  my_otter/IF_DE_reg[IR][29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.143ns  (logic 2.477ns (16.357%)  route 12.666ns (83.643%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.320    15.143    my_otter/flush_D
    SLICE_X52Y19         FDRE                                         r  my_otter/IF_DE_reg[IR][11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.128ns  (logic 2.477ns (16.374%)  route 12.651ns (83.626%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.304    15.128    my_otter/flush_D
    SLICE_X51Y13         FDRE                                         r  my_otter/IF_DE_reg[IR][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rd_addr][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/IF_DE_reg[IR][24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.115ns  (logic 2.477ns (16.388%)  route 12.638ns (83.612%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rd_addr][2]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  my_otter/EX_MEM_reg[rd_addr][2]/Q
                         net (fo=5, routed)           1.611     2.129    my_otter/PROGRAM_COUNTER/Q[2]
    SLICE_X46Y9          LUT6 (Prop_lut6_I5_O)        0.124     2.253 f  my_otter/PROGRAM_COUNTER/result0_carry_i_17/O
                         net (fo=1, routed)           0.660     2.914    my_otter/PROGRAM_COUNTER/result0_carry_i_17_n_0
    SLICE_X47Y9          LUT5 (Prop_lut5_I2_O)        0.124     3.038 r  my_otter/PROGRAM_COUNTER/result0_carry_i_9/O
                         net (fo=32, routed)          1.094     4.132    my_otter/OTTER_REG_FILE/forwardA_E[0]
    SLICE_X48Y8          LUT5 (Prop_lut5_I2_O)        0.124     4.256 r  my_otter/OTTER_REG_FILE/result0_carry_i_3/O
                         net (fo=24, routed)          2.561     6.816    my_otter/OTTER_REG_FILE/ALU_forward_muxA[1]
    SLICE_X41Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.940 r  my_otter/OTTER_REG_FILE/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.940    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_0[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.472 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.472    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__0_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.814 r  my_otter/BRANCH_CONDITIONAL/branch2_inferred__1/i__carry__1/CO[2]
                         net (fo=1, routed)           0.563     8.377    my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4_0[0]
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.313     8.690 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_8/O
                         net (fo=1, routed)           0.822     9.512    my_otter/OTTER_REG_FILE/branch_conditional_E
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.124     9.636 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_4/O
                         net (fo=35, routed)          2.036    11.672    my_otter/OTTER_REG_FILE/pc_sel
    SLICE_X37Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.824 r  my_otter/OTTER_REG_FILE/IF_DE[IR][31]_i_1/O
                         net (fo=64, routed)          3.292    15.115    my_otter/flush_D
    SLICE_X50Y16         FDRE                                         r  my_otter/IF_DE_reg[IR][24]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.210%)  route 0.117ns (47.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][25]/C
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_otter/IF_DE_reg[PC][25]/Q
                         net (fo=1, routed)           0.117     0.245    my_otter/IF_DE_reg[PC][25]
    SLICE_X32Y19         FDRE                                         r  my_otter/DE_EX_reg[PC][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.466%)  route 0.121ns (48.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][26]/C
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_otter/IF_DE_reg[PC][26]/Q
                         net (fo=1, routed)           0.121     0.249    my_otter/IF_DE_reg[PC][26]
    SLICE_X32Y19         FDRE                                         r  my_otter/DE_EX_reg[PC][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rf_sel][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/MEM_WB_reg[rf_sel][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rf_sel][0]/C
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[rf_sel][0]/Q
                         net (fo=1, routed)           0.113     0.254    my_otter/EX_MEM_reg[rf_sel][0]
    SLICE_X40Y8          FDRE                                         r  my_otter/MEM_WB_reg[rf_sel][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.062%)  route 0.115ns (44.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][22]/C
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][22]/Q
                         net (fo=1, routed)           0.115     0.256    my_otter/IF_DE_reg[PC][22]
    SLICE_X32Y20         FDRE                                         r  my_otter/DE_EX_reg[PC][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][17]/C
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][17]/Q
                         net (fo=1, routed)           0.117     0.258    my_otter/IF_DE_reg[PC][17]
    SLICE_X32Y17         FDRE                                         r  my_otter/DE_EX_reg[PC][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][20]/C
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][20]/Q
                         net (fo=1, routed)           0.118     0.259    my_otter/IF_DE_reg[PC][20]
    SLICE_X32Y17         FDRE                                         r  my_otter/DE_EX_reg[PC][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/DE_EX_reg[PC][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/EX_MEM_reg[PC][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE                         0.000     0.000 r  my_otter/DE_EX_reg[PC][30]/C
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_otter/DE_EX_reg[PC][30]/Q
                         net (fo=3, routed)           0.131     0.259    my_otter/DE_EX_reg[PC][30]
    SLICE_X33Y18         FDRE                                         r  my_otter/EX_MEM_reg[PC][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][14]/C
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][14]/Q
                         net (fo=1, routed)           0.118     0.259    my_otter/IF_DE_reg[PC][14]
    SLICE_X30Y15         FDRE                                         r  my_otter/DE_EX_reg[PC][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/EX_MEM_reg[rf_sel][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/MEM_WB_reg[rf_sel][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE                         0.000     0.000 r  my_otter/EX_MEM_reg[rf_sel][1]/C
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/EX_MEM_reg[rf_sel][1]/Q
                         net (fo=1, routed)           0.119     0.260    my_otter/EX_MEM_reg[rf_sel][1]
    SLICE_X39Y8          FDRE                                         r  my_otter/MEM_WB_reg[rf_sel][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/IF_DE_reg[PC][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/DE_EX_reg[PC][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.831%)  route 0.121ns (46.169%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE                         0.000     0.000 r  my_otter/IF_DE_reg[PC][16]/C
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/IF_DE_reg[PC][16]/Q
                         net (fo=1, routed)           0.121     0.262    my_otter/IF_DE_reg[PC][16]
    SLICE_X32Y17         FDRE                                         r  my_otter/DE_EX_reg[PC][16]/D
  -------------------------------------------------------------------    -------------------





