{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570323912935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570323912935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 22:05:12 2019 " "Processing started: Sat Oct 05 22:05:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570323912935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570323912935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONTROLE_FLUXO -c CONTROLE_FLUXO " "Command: quartus_map --read_settings_files=on --write_settings_files=off CONTROLE_FLUXO -c CONTROLE_FLUXO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570323912935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1570323914701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_fluxo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_fluxo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLE_FLUXO-a_CONTROLE_FLUXO " "Found design unit 1: CONTROLE_FLUXO-a_CONTROLE_FLUXO" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570323916717 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLE_FLUXO " "Found entity 1: CONTROLE_FLUXO" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570323916717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570323916717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/FIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570323916732 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/FIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570323916732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570323916732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROLE_FLUXO " "Elaborating entity \"CONTROLE_FLUXO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570323917060 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_bram_write CONTROLE_FLUXO.vhd(47) " "Verilog HDL or VHDL warning at CONTROLE_FLUXO.vhd(47): object \"out_bram_write\" assigned a value but never read" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_empty_from_fifo CONTROLE_FLUXO.vhd(48) " "Verilog HDL or VHDL warning at CONTROLE_FLUXO.vhd(48): object \"almost_empty_from_fifo\" assigned a value but never read" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_full_from_fifo CONTROLE_FLUXO.vhd(48) " "Verilog HDL or VHDL warning at CONTROLE_FLUXO.vhd(48): object \"almost_full_from_fifo\" assigned a value but never read" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_fifo CONTROLE_FLUXO.vhd(48) " "Verilog HDL or VHDL warning at CONTROLE_FLUXO.vhd(48): object \"empty_fifo\" assigned a value but never read" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_fifo CONTROLE_FLUXO.vhd(48) " "Verilog HDL or VHDL warning at CONTROLE_FLUXO.vhd(48): object \"full_fifo\" assigned a value but never read" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable_bram_write CONTROLE_FLUXO.vhd(48) " "VHDL Signal Declaration warning at CONTROLE_FLUXO.vhd(48): used implicit default value for signal \"enable_bram_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address_used_to_write_on_bram_write CONTROLE_FLUXO.vhd(49) " "VHDL Signal Declaration warning at CONTROLE_FLUXO.vhd(49): used implicit default value for signal \"address_used_to_write_on_bram_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "number_of_addresses_used CONTROLE_FLUXO.vhd(50) " "Verilog HDL or VHDL warning at CONTROLE_FLUXO.vhd(50): object \"number_of_addresses_used\" assigned a value but never read" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "estado_read CONTROLE_FLUXO.vhd(51) " "VHDL Signal Declaration warning at CONTROLE_FLUXO.vhd(51): used implicit default value for signal \"estado_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "estado_write CONTROLE_FLUXO.vhd(51) " "VHDL Signal Declaration warning at CONTROLE_FLUXO.vhd(51): used implicit default value for signal \"estado_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state CONTROLE_FLUXO.vhd(52) " "Verilog HDL or VHDL warning at CONTROLE_FLUXO.vhd(52): object \"state\" assigned a value but never read" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570323917186 "|CONTROLE_FLUXO"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"UUUUUUUUU\" 9 10 CONTROLE_FLUXO.vhd(70) " "VHDL Expression error at CONTROLE_FLUXO.vhd(70): expression \"\"UUUUUUUUU\"\" has 9 elements ; expected 10 elements." {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 70 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1570323917186 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"UUUUUUUUU\" 9 10 CONTROLE_FLUXO.vhd(71) " "VHDL Expression error at CONTROLE_FLUXO.vhd(71): expression \"\"UUUUUUUUU\"\" has 9 elements ; expected 10 elements." {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 71 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1570323917186 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rdaddress CONTROLE_FLUXO.vhd(66) " "VHDL error at CONTROLE_FLUXO.vhd(66): formal port or parameter \"rdaddress\" must have actual or default value" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570323917186 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "wraddress CONTROLE_FLUXO.vhd(66) " "VHDL error at CONTROLE_FLUXO.vhd(66): formal port or parameter \"wraddress\" must have actual or default value" {  } { { "CONTROLE_FLUXO.vhd" "" { Text "C:/Users/Caio/Desktop/CONTROLE_FLUXO/CONTROLE_FLUXO.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1570323917186 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1570323917186 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570323917842 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 05 22:05:17 2019 " "Processing ended: Sat Oct 05 22:05:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570323917842 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570323917842 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570323917842 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570323917842 ""}
