{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 75,
   "id": "1ea937b3",
   "metadata": {},
   "outputs": [],
   "source": [
    "#!/usr/bin/env python\n",
    "# coding: utf-8\n",
    "\n",
    "# In[1]:\n",
    "\n",
    "\n",
    "import os\n",
    "import argparse\n",
    "\n",
    "\n",
    "# In[2]:\n",
    "\n",
    "\n",
    "MemSize = 1000 # memory size, in reality, the memory size should be 2^32, but for this lab, for the space resaon, we keep it as this large number, but the memory is still 32-bit addressable.\n",
    "\n",
    "\n",
    "# In[3]:\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1330,
   "id": "ad9ab5b2",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# In[80]:\n",
    "\n",
    "\n",
    "class register(object): #Used  to represent n-bit binary digits in general but considers the finite word effects\n",
    "    #Used as a super class to do the data conversion and operations throughout the program\n",
    "    \n",
    "    def __init__(self, data=0,   **kwargs): \n",
    "        #kwargs is used to accept an input value if specified or place a default value\n",
    "        \n",
    "        #register full size if stated explicitly, this is the total number of bits in the register represention\n",
    "        n = kwargs.get('n')\n",
    "        \n",
    "        #Endianess of the input if the input is provided as a byte array/list or a large binary number\n",
    "        self.endian = kwargs.get('endian','big')\n",
    "        \n",
    "        #debug is used to activate the printing\n",
    "        self.debug = kwargs.get('debug',False)\n",
    "        \n",
    "        #ByteAddressable, used to display bytes in 8-bit/2byte memory width \n",
    "        # or more/less only , used to calculate the big/little endian form of the register\n",
    "        self.memoryAddressable = kwargs.get('memoryAddressable',8) \n",
    "        \n",
    "        #If the input provided is signed or not, this will impact the integer equivalent, if signed then 2-comp is used\n",
    "        self.signed = kwargs.get('signed',False)\n",
    "        \n",
    "        #If the input is provided as a Hex digits list like ['F1','3C',...] instead of a binary digits list ['1001',..]\n",
    "        self.hex = kwargs.get('Hex',False)\n",
    "        \n",
    "        # width, used only if data is read in arrays of binary digits to specify the length of each array element\n",
    "        # i.e. register(['1','11']) by default will use 8 bits for each number, if we need other than 8-bits per number\n",
    "        # then we use width to zero-Extend the input to the required width\n",
    "        # e.g. register(['100','11'], width =4) = '0100 0011'\n",
    "        self.width = kwargs.get('width',8)\n",
    "        \n",
    "        #self.isSigned()\n",
    "        self.sizeOf(data, n=n)\n",
    "        self.overflow()\n",
    "        \n",
    "        if type(data)==int: #Loads an integer number\n",
    "            #Does not depend on Endianess since the data is input as integer\n",
    "            \n",
    "            #How python stores the data, or aka the bits form translated into integer depending on signed or not\n",
    "            self.data = data \n",
    "            \n",
    "            \n",
    "        elif type(data)==bytearray: #loads a byte array object, e.g. bytearray([1,2])\n",
    "            #will depend on endianess since the input is a byte array objectr\n",
    "            #Will depend on sign to convert to binary\n",
    "            self.data=int.from_bytes(data, byteorder=self.endian, signed=self.signed)\n",
    "\n",
    "        elif type(data)==str and not self.hex:  #loads a string of binary digits, e.g. '100011'\n",
    "            \n",
    "            data=data.replace(\" \",\"\").replace(\"\t\",\"\").replace(\"_\",\"\").replace(\"0b\",\"\").replace(\"-\",\"\")\n",
    "            self.data=int(data, 2)\n",
    "            \n",
    "        elif type(data)==str and self.hex: #loads a string of hex digits, e.g. '1F0F'\n",
    "\n",
    "            data=data.replace(\" \",\"\").replace(\"\t\",\"\").replace(\"_\",\"\").replace(\"0x\",\"\").replace(\"-\",\"\")\n",
    "            self.data=int(data, 16)\n",
    "\n",
    "        elif type(data)==list and not self.hex: #loads a list of binary digits, e.g. ['10', '1001']\n",
    "            # Depends on endianess\n",
    "            # Requires a width parameter to determine the width for every digit, supports width >=8 in this verision\n",
    "            \n",
    "            #convert the binary list to int list\n",
    "            dataIntList = [int(i.replace(\" \",\"\").replace(\"\t\",\"\").replace(\"_\",\"\").replace(\"0b\",\"\").replace(\"-\",\"\"),2) for i in data]\n",
    "            \n",
    "            #convert the int list to bytes array, min width is 1 byte per digit\n",
    "            #since bytearray is limited to 0-255 integers so we use the list conversion first to construct the byte array\n",
    "            dataBytesList = [dataInt.to_bytes(length=(self.width+1//8) if self.width//8==0 else self.width//8, byteorder=self.endian) for dataInt in dataIntList]\n",
    "            dataBytesList=b''.join(dataBytesList)\n",
    "            \n",
    "            #convert the bytearray to an integer\n",
    "            self.data=int.from_bytes(dataBytesList, byteorder=self.endian, signed=self.signed)\n",
    "\n",
    "        elif type(data)==list and self.hex: #loads a string of hex digits e.g. ['1F','3FF']\n",
    "            #Handled similar to the string of bits but with a different base\n",
    "            \n",
    "            dataIntList = [int(i.replace(\" \",\"\").replace(\"\t\",\"\").replace(\"_\",\"\").replace(\"0x\",'').replace(\"-\",''),16) for i in data]\n",
    "            dataBytesList = [dataInt.to_bytes(length=(self.width+1//8) if self.width//8==0 else self.width//8, byteorder=self.endian) for dataInt in dataIntList]\n",
    "            dataBytesList=b''.join(dataBytesList)\n",
    "\n",
    "            self.data=int.from_bytes(dataBytesList, byteorder=self.endian, signed=self.signed)\n",
    "\n",
    "                                \n",
    "        self.sizeMask() #Generate binary masks with size n-bits to display the numbers correctly in python\n",
    "        self.intToBinary() #Generate the binary equivalent of the whole n-bit register, dependent on the sign\n",
    "        self.signSymb() #Determine the sign of the number , -1 for -ve and 1 for +ve\n",
    "        self.binToMemoryBytes()  #Generate botht little/big endian forms array for the register, if needed in other operations\n",
    "        self.intToHex() #Generate the Hex string representation\n",
    "        self.binToInt() #Generate the signed and unsigned integer for the register, self.data is the unsigned and self.dataInt is the signed\n",
    "    \n",
    "    def sizeOf(self , data, **kwargs): #Determine the minimal n-bits nmin required for representing the register\n",
    "        #if n-bits register size is explicitly provided, then detect the overflow and use the n-bits insead of n-min\n",
    "        \n",
    "        if type(data)==int : \n",
    "            self.nmin = len(bin(data).replace(\"0b\",\"\")) if self.signed==False else len(bin(abs(data)).replace(\"0b\",\"\"))+1 \n",
    "\n",
    "        elif type(data)==bytearray: \n",
    "            self.nmin = int(len(data)*8)\n",
    "\n",
    "        elif type(data)==str and not self.hex:  \n",
    "            self.nmin = int(len(data))\n",
    "\n",
    "        elif type(data)==str and self.hex:  \n",
    "            self.nmin = int(len(data)*4)\n",
    "\n",
    "        elif type(data)==list and not self.hex: \n",
    "            self.nmin = int(len(data)*self.width)\n",
    "        elif type(data)==list and self.hex: \n",
    "            self.nmin = int(len(data)*self.width)\n",
    "            \n",
    "        if kwargs.get('n'): #Use the provided n-bits OR just use the min required n-bits for the register\n",
    "            self.n = kwargs.get('n')\n",
    "        else:\n",
    "            self.n = self.nmin \n",
    "            \n",
    "        #No. of bytes required to represent the register, this is going to be used in the memory representation\n",
    "        self.nBytes = (self.n//8) if self.n%8 ==0 else (self.n//8)+1\n",
    "\n",
    "    def overflow(self, **kwargs):\n",
    "            #If n is provided but it is shorter than the required n-bits, the raise an overflow flag\n",
    "        if self.n  < self.nmin:\n",
    "            self.v=1\n",
    "        else:\n",
    "            self.v=0\n",
    "        \n",
    "    def sizeMask(self): #Generate a mask of n-bit '1's to be used in displaying the bits correctly\n",
    "        self.mask= (2**(self.n))-1 #Mask is all 1s in integer\n",
    "        self.maskBin = bin(self.mask).replace(\"0b\",\"\") #Mask in bits\n",
    "        self.maskMemory= (2**(self.nBytes * 8))-1 #All 1s in integer\n",
    "        self.maskBinMemory = bin(self.maskMemory).replace(\"0b\",\"\") #All 1s in bits\n",
    "      \n",
    "    def intToBinary(self): #Generate the n-bit binary form of the register, with and without the python prefix 0b\n",
    "        \n",
    "        self.dataBin = f\"{self.data & self.mask :0{self.n}b}\"#.replace(\"-\",\"1\") #data in bits, to be used for slicing\n",
    "        self.dataBinPre = f\"{bin(self.data & self.mask)}\"\n",
    "\n",
    "        \n",
    "    def intToHex(self): #Generate the n-bit hex form of the register, with and without the python prefix 0x\n",
    "        self.dataHex = f\"{self.data & self.mask :0{(self.n//4 if self.n%4==0 else (self.n//4)+1 )}X}\" \n",
    "        self.dataHexPre = f\"{hex(self.data & self.mask)}\"\n",
    "\n",
    "        #data in Hex, ignores the sign, and adds a hex bit to represent values that are not divisible by 4\n",
    "        #, i.e. for n=5 bits use 2 hex digits to view the Hex form as 2x4=8 bits = 2 Hex digits\n",
    "        self.dataHex = f\"{self.data & self.mask :0{(self.n//4 if self.n%4==0 else (self.n//4)+1 )}X}\" \n",
    "        self.dataHexPre = f\"{hex(self.data & self.mask)}\"\n",
    "\n",
    "        \n",
    "    def binToInt(self): #Generate the signed binary representation, depends on the sign bit deduced from the self.signed attrib\n",
    "        self.dataInt= (int(self.dataBin[0]) * (self.sign * 2**(self.n-1)) + int(self.dataBin[1:],2))  if self.n>=2 else int(self.dataBin,2)\n",
    "\n",
    "    def binToMemoryBytes(self):\n",
    "        #self.memoryAddressable is used here mainly to change the form of the words to be compatible with\n",
    "        # 8-bit/32-bit/n-bit addressable memories\n",
    "        \n",
    "        # Display the n-bits proerply by extending them using the n-bit mask to get an 8n-bits (n-bytes) string.\n",
    "        self.dataBinMemoryBytesExt = f\"{self.data & self.maskMemory :0{self.nBytes * 8}b}\" \n",
    "        \n",
    "        #couple the bit array each n-bytes togther, and change their order to generate both the big/little forms in the output\n",
    "        self.dataBinMemoryBytesLittle = [self.dataBinMemoryBytesExt[i:i+self.memoryAddressable] for i in range(0,self.nBytes*8,self.memoryAddressable)][::-1]\n",
    "        self.dataBinMemoryBytesBig = [self.dataBinMemoryBytesExt[i:i+self.memoryAddressable] for i in range(0,self.nBytes*8,self.memoryAddressable)]\n",
    "    \n",
    "        #Repeat for Hex\n",
    "        self.dataHexMemoryBytesExt = f\"{self.data & self.maskMemory :0{self.nBytes * 2}X}\" \n",
    "        self.dataHexMemoryBytesLittle = [self.dataHexMemoryBytesExt[i:i+(self.memoryAddressable//4)] for i in range(0,self.nBytes*2,(self.memoryAddressable//4))][::-1]\n",
    "        self.dataHexMemoryBytesBig = [self.dataHexMemoryBytesExt[i:i+(self.memoryAddressable//4)] for i in range(0,self.nBytes*2,(self.memoryAddressable//4))]\n",
    "\n",
    "    def signSymb(self): #Determine the sign bit, 1 for +ve and -1 for -ve\n",
    "        self.sign= -1 if (self.signed and int(self.dataBin[0])==1) else 1\n",
    "                    \n",
    "    def __len__(self): #Return the size of the register\n",
    "        return self.n\n",
    "    \n",
    "    def __getitem__(self,index): #return the i-th bit of the register, compatible with bit order 0->(n-1),\n",
    "        #Used to allow python style lists slicing with the bit order properly\n",
    "        return self.dataBin[abs(index-(self.n-1))]\n",
    "    \n",
    "    def bit(self,start,*args,**kwargs): #Returns the bit(start, end) or bit(start), used for decoding instructions\n",
    "        if args: #if input is provided as register.bit(4) then return the 4-th bit only, so return register[3]\n",
    "            end=args[0]\n",
    "        else:\n",
    "            end=start\n",
    "        sliceBin = [self.__getitem__(i) for i in range(start,end+1,1) ]\n",
    "        \n",
    "        return \"\".join(sliceBin[::-1])\n",
    "\n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n",
    "    \n",
    "    def signExt(self, n): #sign Extend the register to a new size n-bit, by re-initializing the digit as signed\n",
    "        self.n=n\n",
    "        self.__init__(data=self.data, n=self.n , endian=self.endian \n",
    "                      , debug=self.debug, memoryAddressable=self.memoryAddressable\n",
    "                     , signed= self.signed, Hex = self.hex\n",
    "                     )\n",
    "    def zeroExt(self, n): #zero fill the register\n",
    "        self.n=n\n",
    "        self.__init__(data=self.data, n=self.n , endian=self.endian \n",
    "                      , debug=self.debug, memoryAddressable=self.memoryAddressable\n",
    "                     , signed= False, Hex = self.hex\n",
    "                     )\n",
    "    def signBin(self, signed=False): #convert from unsigned to signed\n",
    "        self.__init__(data=self.data, n=self.n , endian=self.endian \n",
    "              , debug=self.debug, memoryAddressable=self.memoryAddressable\n",
    "             , signed= signed, Hex = self.hex\n",
    "             )\n",
    "\n",
    "\n",
    "        #sign-aware operations, with output size as the size of the largest register.\n",
    "        #it is assumed that the destination register size will be the same as the largest operand register.\n",
    "    def __add__(self, self2): #signed addition, both operands are sign extended, and the size of the destination register\n",
    "        # is the size of the smallest register\n",
    "        n_new=max(self.n , self2.n)\n",
    "        \n",
    "        self.signExt(n_new)\n",
    "        self2.signExt(n_new)\n",
    "        \n",
    "        dataInt = self.dataInt + self2.dataInt\n",
    "        return register(data=dataInt, n=n_new , endian=self.endian \n",
    "                      , debug=self.debug, memoryAddressable=self.memoryAddressable\n",
    "                        , signed= self.signed, Hex = self.hex\n",
    "                         )\n",
    "    \n",
    "\n",
    "        \n",
    "    def __sub__(self, self2):\n",
    "        self.n=max(self.n , self2.n)\n",
    "\n",
    "        self.signExt(self.n)\n",
    "        self2.signExt(self.n)\n",
    "\n",
    "        self.dataInt = self.dataInt - self2.dataInt\n",
    "        return register(data=self.dataInt, n=self.n , endian=self.endian \n",
    "                      , debug=self.debug, memoryAddressable=self.memoryAddressable\n",
    "                         , signed= self.signed, Hex = self.hex\n",
    "                         )\n",
    "\n",
    "    def __or__(self, self2):\n",
    "        self.n=max(self.n , self2.n)\n",
    "\n",
    "        self.signExt(self.n)\n",
    "        self2.signExt(self.n)\n",
    "\n",
    "        self.dataInt = self.dataInt | self2.dataInt\n",
    "        return register(data=self.dataInt, n=self.n , endian=self.endian \n",
    "                      , debug=self.debug, memoryAddressable=self.memoryAddressable\n",
    "                         , signed= self.signed, Hex = self.hex\n",
    "                         )\n",
    "\n",
    "    def __and__(self, self2):\n",
    "        self.n=max(self.n , self2.n)\n",
    "\n",
    "        self.signExt(self.n)\n",
    "        self2.signExt(self.n)\n",
    "\n",
    "        self.dataInt = self.dataInt & self2.dataInt\n",
    "        return register(data=self.dataInt, n=self.n , endian=self.endian \n",
    "                      , debug=self.debug, memoryAddressable=self.memoryAddressable\n",
    "                         , signed= self.signed, Hex = self.hex\n",
    "                         )\n",
    "    \n",
    "    def __xor__(self, self2):\n",
    "        self.n=max(self.n , self2.n)\n",
    "\n",
    "        self.signExt(self.n)\n",
    "        self2.signExt(self.n)\n",
    "\n",
    "        self.dataInt = self.dataInt ^ self2.dataInt\n",
    "        return register(data=self.dataInt, n=self.n , endian=self.endian \n",
    "                      , debug=self.debug, memoryAddressable=self.memoryAddressable\n",
    "                         , signed= self.signed, Hex = self.hex\n",
    "                         )\n",
    "    \n",
    "    def __ne__(self, self2):\n",
    "        self.n=max(self.n , self2.n)\n",
    "\n",
    "        self.signExt(self.n)\n",
    "        self2.signExt(self.n)\n",
    "\n",
    "        if self.dataInt != self2.dataInt:\n",
    "            return True\n",
    "        else:\n",
    "            return False\n",
    "        \n",
    "    def __eq__(self, self2):\n",
    "        self.n=max(self.n , self2.n)\n",
    "\n",
    "        self.signExt(self.n)\n",
    "        self2.signExt(self.n)\n",
    "\n",
    "        if self.dataInt == self2.dataInt:\n",
    "            return True\n",
    "        else:\n",
    "            return False\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1331,
   "id": "ff60af43",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n",
    "\n",
    "# In[15]:\n",
    "\n",
    "\n",
    "class instructionRegister(register ): #Class used to decode and execute the instructions\n",
    "    #We provide PC+4 to the instruction, that is why there is a -4 for jump instructions\n",
    "    #There instructionRegister will generate Halted and PC attributes that will be fed to the next state object\n",
    "    def __init__(self, data, PC, halted , r, d):\n",
    "        super().__init__(data=data, n=32, endian='big', debug=False, memoryAddressable=8, signed=True, hex=False)\n",
    "        \n",
    "        #rdInt is the integer of Destination Register\n",
    "        #r1R is the register class of the contents of the source register1\n",
    "        #r1R.dataBin is the bit representation\n",
    "        \n",
    "        \n",
    "        self.PC = PC\n",
    "        self.halted = halted\n",
    "        self.opcode=self.bit(0,6)\n",
    "        r.writeMemoryPtrBuffer(data=['0'*32], writeAddress=0,  offset=0, width=32) #Clear x0\n",
    "        \n",
    "        if self.opcode == '0110011':\n",
    "            self.format='R'\n",
    "            self.RDecode(r,d)\n",
    "        elif self.opcode == '0010011' or self.opcode=='0000011':\n",
    "            self.format='I'\n",
    "            self.IDecode(r,d)\n",
    "        elif self.opcode == '1101111':\n",
    "            self.format='J'\n",
    "            self.JDecode(r,d)\n",
    "        elif self.opcode == '1100011':\n",
    "            self.format='B'\n",
    "            self.BDecode(r,d)\n",
    "        elif self.opcode == '0000011':\n",
    "            self.format='I'\n",
    "            self.IDecode(r,d)\n",
    "        elif self.opcode == '0100011':\n",
    "            self.format='S'\n",
    "            self.SDecode(r,d)\n",
    "        elif self.opcode == '1111111':\n",
    "            self.format='-'\n",
    "            self.op='HALT'\n",
    "            self.halted = True\n",
    "            self.PC = self.PC - 4\n",
    "            print (f\"Instructions Halted, Halted = {self.halted}, emulated by x0+x0=x0\")\n",
    "            self.instrStr=f\"format = {self.format}, opname={self.op}, opcode={self.opcode}\"\n",
    "            self.rdInt = 0\n",
    "            self.rs1Int = 0\n",
    "            self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "            self.rs2Int = 0\n",
    "            self.rs2R = r.readMemoryPtrBuffer(self.rs2Int) if self.rs2Int !=0 else registerRISC(0)\n",
    "            self.R_ADD(  r, d)\n",
    "\n",
    "        print (f\"Instruction String = {self.instrStr}\")\n",
    "        self.clearx0(r)\n",
    "        \n",
    "    def RDecode(self, r, d):\n",
    "        self.func3=self.bit(12,14)\n",
    "        \n",
    "        self.rd=self.bit(7,11)\n",
    "        self.rdInt=int(self.rd,2)\n",
    "        \n",
    "        self.rs1=self.bit(15,19)\n",
    "        self.rs1Int=int(self.rs1,2)\n",
    "        self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "        \n",
    "        self.rs2=self.bit(20,24)\n",
    "        self.rs2Int=int(self.rs2,2)\n",
    "        self.rs2R = r.readMemoryPtrBuffer(self.rs2Int) if self.rs2Int !=0 else registerRISC(0)\n",
    "        \n",
    "        self.func7=self.bit(25,31)\n",
    "        \n",
    "        if self.func3 =='000' and self.func7=='0000000':\n",
    "            self.op = 'ADD'\n",
    "            self.execute = self.R_ADD(r,d)\n",
    "        elif self.func3=='000' and self.func7=='0100000':\n",
    "            self.op = 'SUB'\n",
    "            self.execute = self.R_SUB(r,d) \n",
    "        elif self.func3=='100' and self.func7=='0000000':\n",
    "            self.op = 'XOR'\n",
    "            self.execute = self.R_XOR(r,d)\n",
    "        elif self.func3=='110' and self.func7=='0000000':\n",
    "            self.op = 'OR'\n",
    "            self.execute = self.R_OR(r,d) \n",
    "        elif self.func3=='111' and self.func7=='0000000':\n",
    "            self.op = 'AND'\n",
    "            self.execute = self.R_AND(r,d) #NOT TESTED\n",
    "         \n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, rd={self.rd}, func3={self.func3}, func7={self.func7}\"\n",
    "        self.execute\n",
    "        \n",
    "        \n",
    "    def IDecode(self ,  r, d):\n",
    "        self.rd=self.bit(7,11)\n",
    "        self.rdInt=int(self.rd,2)\n",
    "\n",
    "        self.func3=self.bit(12,14)\n",
    "        \n",
    "        self.rs1=self.bit(15,19)\n",
    "        self.rs1Int=int(self.rs1,2)\n",
    "        self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "\n",
    "        \n",
    "        self.imm=self.bit(20,31)\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #self.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "        \n",
    "        if self.func3=='000' and self.opcode=='0010011':\n",
    "            self.op = 'ADDI'\n",
    "            self.execute = self.I_ADDI(r,d)\n",
    "        elif self.func3=='100' :\n",
    "            self.op = 'XORI'\n",
    "            self.execute = self.I_XORI(r,d)\n",
    "        elif self.func3=='110' :\n",
    "            self.op = 'ORI'\n",
    "            self.execute = self.I_ORI(r,d)\n",
    "        elif self.func3=='111':\n",
    "            self.op = 'ANDI'\n",
    "            self.execute = self.I_ANDI(r,d)\n",
    "        elif self.func3=='000' and self.opcode=='0000011':\n",
    "            self.op = 'LW'\n",
    "            self.execute = self.I_LW(r,d)\n",
    "            \n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1},  rd={self.rd}, func3={self.func3}, imm={self.imm}\"\n",
    "        self.execute\n",
    "        #self.clearx0(r)\n",
    "\n",
    "    def SDecode(self ,  r, d):\n",
    "        self.imm=self.bit(25,31) + self.bit(7,11)\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #self.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "        \n",
    "        self.func3=self.bit(12,14)\n",
    "        \n",
    "        self.rs1=self.bit(15,19)\n",
    "        self.rs1Int=int(self.rs1,2)\n",
    "        self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "\n",
    "        self.rs2=self.bit(20,24)\n",
    "        self.rs2Int=int(self.rs2,2)\n",
    "        self.rs2R = r.readMemoryPtrBuffer(self.rs2Int) if self.rs2Int !=0 else registerRISC(0)\n",
    "        \n",
    "        if self.func3=='010':\n",
    "            self.op = 'SW'\n",
    "            self.execute = self.S_SW(r,d)\n",
    "\n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, func3={self.func3},  imm={self.imm}\"\n",
    "        self.execute\n",
    "        \n",
    "    def BDecode(self ,  r, d):\n",
    "        #self.imm= self.bit(7)+self.bit(7)+self.bit(25,30)+self.bit(8,11)+'0'\n",
    "        self.imm= self.bit(31)+self.bit(7)+self.bit(25,30)+self.bit(8,11)+'0'\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #elf.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "\n",
    "        self.func3=self.bit(12,14)\n",
    "\n",
    "        self.rs1=self.bit(15,19)\n",
    "        self.rs1Int=int(self.rs1,2)\n",
    "        self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "\n",
    "        self.rs2=self.bit(20,24)\n",
    "        self.rs2Int=int(self.rs2,2)\n",
    "        self.rs2R = r.readMemoryPtrBuffer(self.rs2Int) if self.rs2Int !=0 else registerRISC(0)\n",
    "\n",
    "        if self.func3=='000':\n",
    "            self.op = 'BEQ'\n",
    "            self.execute = self.B_BEQ(r,d) #NOT TESTED\n",
    "        elif self.func3=='001' :\n",
    "            self.op = 'BNE'\n",
    "            self.execute = self.B_BNE(r,d)\n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, func3={self.func3},  imm={self.imm}\"\n",
    "\n",
    "        self.execute\n",
    "        \n",
    "    def UDecode(self ,  r, d):\n",
    "        self.rd=self.bit(7,11)\n",
    "        self.rdInt=int(self.rd,2)\n",
    "\n",
    "        self.imm=self.bit(12,31)+'0'*12 #12 + 31-12 + 1\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #elf.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "        \n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode}, rd={self.rd},  imm={self.imm}\"\n",
    "        \n",
    "        #self.clearx0(r)\n",
    "        \n",
    "    def JDecode(self ,  r, d):\n",
    "        self.rd=self.bit(7,11)\n",
    "        self.rdInt=int(self.rd,2)\n",
    "        \n",
    "        #self.imm= self.bit(31)+self.bit(12,12+8)+self.bit(12+8+1)+self.bit(12+8+1 + 1, 12+8+1 + 1 + 10)+'0'\n",
    "        #self.imm= self.bit(31)+self.bit(10,18)+self.bit(19)+self.bit(20,30)+'0' #1+10+1+1+8+1+1\n",
    "        self.imm= self.bit(31)+self.bit(12,19)+self.bit(20)+self.bit(21,30)+'0' #1+10+1+1+8+1+1\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #self.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "        \n",
    "        self.op='JAL'\n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode}, rd={self.rd},  imm={self.imm}\"\n",
    "        self.execute = self.J_JAL(r,d)\n",
    "        self.execute\n",
    "        #self.clearx0(r)\n",
    "        \n",
    "    def printInstr(self):\n",
    "        #print(f\"format = {self.format}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, rd={self.rd}, func3={self.func3}, func7={self.func7}, imm={self.imm}\")\n",
    "\n",
    "        if self.format == 'R':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, rd={self.rd}, func3={self.func3}, func7={self.func7}\")\n",
    "        elif self.format == 'I':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1},  rd={self.rd}, func3={self.func3}, imm={self.imm}\")\n",
    "        elif self.format == 'S':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, func3={self.func3},  imm={self.imm}\")\n",
    "        elif self.format == 'B':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, func3={self.func3},  imm={self.imm}\")\n",
    "        elif self.format == 'U':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode}, rd={self.rd},  imm={self.imm}\")\n",
    "        elif self.format == 'J':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode}, rd={self.rd},  imm={self.imm}\")\n",
    "        elif self.format == '-':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode}\")\n",
    "\n",
    "    def S_SW(self ,  r, d):\n",
    "        #print(f\"rs2 {self.rs2R}\")\n",
    "        print(f\"\\t op={self.op} rs2={self.rs2Int}, imm={self.immInt}(rs1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs2R.data)\n",
    "        self.temp = r.readMemoryPtrBuffer(self.rs2Int )#, width=32)\n",
    "        print(f\"\\t M[rs2]=  {self.temp.dataHexMemoryBytesBig} = {self.temp.dataBin} = {self.temp.dataInt} \")\n",
    "        print(f\"\\t temp=  {[self.temp.dataBinMemoryBytesBig]} \")\n",
    "        d.writeMemoryPtrBuffer(data=self.temp.dataBinMemoryBytesBig, writeAddress=self.rs1Int,  offset=self.immInt)\n",
    "\n",
    "    def I_LW(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=self.immInt)\n",
    "        print(f\"\\t M[rs1 + imm]=  {self.temp.dataHexMemoryBytesBig} = {self.temp.dataBin} = {self.temp.dataInt} \")\n",
    "        print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "\n",
    "        \n",
    "    def R_ADD(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R + self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "    def R_SUB(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R - self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "        #NOT Tested\n",
    "    def R_AND(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R & self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "    def R_OR(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R | self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "    def R_XOR(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R ^ self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "        \n",
    "    def clearx0(self, r):\n",
    "        print(\"\\n Clearing x0\")\n",
    "        r.writeMemoryPtrBuffer(data=['0'*32], writeAddress=0,  offset=0, width=32)\n",
    "\n",
    "    def I_ADDI(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + registerRISC(self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + self.immR.dataInt\n",
    "        self.temp = self.rs1R  + self.immR\n",
    "        print(f\"\\t imm=\\t{self.immR.dataBin} = {self.immR.dataInt}\")\n",
    "        print(f\"\\t +R1=\\t{self.rs1R.dataBin} = {self.rs1R.dataInt}\")\n",
    "        print(f\"\\t temp=\\t{self.temp.dataBin} = {self.temp.dataInt}\")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        \n",
    "\n",
    "    def I_ORI(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + registerRISC(self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + self.immR.dataInt\n",
    "        self.temp = self.rs1R  | self.immR\n",
    "        print(f\"\\t imm=\\t{self.immR.dataBin} = {self.immR.dataInt}\")\n",
    "        print(f\"\\t +R1=\\t{self.rs1R.dataBin} = {self.rs1R.dataInt}\")\n",
    "        print(f\"\\t temp=\\t{self.temp.dataBin} = {self.temp.dataInt}\")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        \n",
    "    def I_ANDI(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + registerRISC(self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + self.immR.dataInt\n",
    "        self.temp = self.rs1R  & self.immR\n",
    "        print(f\"\\t imm=\\t{self.immR.dataBin} = {self.immR.dataInt}\")\n",
    "        print(f\"\\t +R1=\\t{self.rs1R.dataBin} = {self.rs1R.dataInt}\")\n",
    "        print(f\"\\t temp=\\t{self.temp.dataBin} = {self.temp.dataInt}\")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        \n",
    "    def I_XORI(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + registerRISC(self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + self.immR.dataInt\n",
    "        self.temp = self.rs1R  ^ self.immR\n",
    "        print(f\"\\t imm=\\t{self.immR.dataBin} = {self.immR.dataInt}\")\n",
    "        print(f\"\\t +R1=\\t{self.rs1R.dataBin} = {self.rs1R.dataInt}\")\n",
    "        print(f\"\\t temp=\\t{self.temp.dataBin} = {self.temp.dataInt}\")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        \n",
    "        #print(f\"\\t rs1 + imm =  {self.temp.dataHexMemoryBytesBig} = {self.temp.dataBin} = {self.temp.dataInt} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        #r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "    def B_BNE(self, r,d):\n",
    "        print(f\"\\t op={self.op} rs1={self.rs1R.dataBin} rs2 ={self.rs2R.dataBin}, imm={self.immR.dataInt} \")\n",
    "        print(f\"\\t Is rs1={self.rs1R.dataBin} NEq to rs2 ={self.rs2R.dataBin} ? {self.rs1R != self.rs2R}\")\n",
    "        if self.rs1R != self.rs2R :\n",
    "            print(f\"\\t Not Equal : Branch Taken, PC will change from {self.PC} by offset {self.immR.dataInt} to be = {self.PC + self.immR.dataInt}\")\n",
    "            self.PC = self.PC - 4 + self.immR.dataInt #self.PC is the next state PC+4 \n",
    "        else:\n",
    "            print(f\"\\t Equal : Branch Not Taken, PC will remain from {self.PC}, ignoring the offset {self.immR.dataInt}\")\n",
    "\n",
    "    def B_BEQ(self, r,d): #NOT TESTED\n",
    "        print(f\"\\t op={self.op} rs1={self.rs1R.dataBin} rs2 ={self.rs2R.dataBin}, imm={self.immR.dataInt} \")\n",
    "        print(f\"\\t Is rs1={self.rs1R.dataBin} Eq to rs2 ={self.rs2R.dataBin} ? {self.rs1R == self.rs2R}\")\n",
    "        if self.rs1R == self.rs2R :\n",
    "            print(f\"\\t Equal : Branch Taken, PC will change from {self.PC} by offset {self.immR.dataInt} to be = {self.PC + self.immR.dataInt}\")\n",
    "            self.PC = self.PC - 4 + self.immR.dataInt\n",
    "        else:\n",
    "            print(f\"\\t Not Equal : Branch Not Taken, PC will remain from {self.PC}, ignoring the offset {self.immR.dataInt}\")\n",
    "\n",
    "    def J_JAL(self, r,d): #Assumes input is PC+4\n",
    "        #self.rdInt=int(self.rd,2)\n",
    "        #self.immInt=self.immR.dataInt\n",
    "        #self.temp.dataBin = self.immR.dataInt\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}\")\n",
    "        print(f\"\\t Current Next State PC ={self.PC} will be saved in rd={self.rdInt}\")\n",
    "        print(f\"\\t Then the Current State PC = {self.PC - 4} will jump by offset {self.immR.dataInt} to {self.PC - 4 + self.immR.dataInt}\")\n",
    "        temp = registerRISC(self.PC)\n",
    "        r.writeMemoryPtrBuffer(data=temp.dataBin ,writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        self.PC = self.PC - 4 + self.immR.dataInt\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1332,
   "id": "5a864ddc",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# In[13]:\n",
    "\n",
    "\n",
    "class Memory( register): \n",
    "    #I modified Memory class to inhhert from my register class \n",
    "    #it is a class to reprsent all memories AND the register file as well through a unified interface\n",
    "    \n",
    "    def __init__(self, name,  memDataFile=True,**kwargs):\n",
    "        \n",
    "        self.idx = name #idx is same as id, just renamed to separate it from an id attribute that I used previously\n",
    "        self.ioDir = ioDir\n",
    "        self.memDataFile = kwargs.get('memDataFile',False) #whether or not there is a memory data file provided as an input\n",
    "        self.width = kwargs.get('width', 8)\n",
    "        self.ioDir = kwargs.get('ioDir', '.')  #Default i/o directory is the current directory\n",
    "        self.nCellsMax = kwargs.get('nCellsMax', 1000) #Max memory size, used to extend the memory output file with zero padding if required\n",
    "        self.cycle = kwargs.get('cycle', 0)\n",
    "        data = kwargs.get('data',[]) #the contents of the memory or registers as a list\n",
    "        \n",
    "        self.extend = kwargs.get('extend',False) #Extend the memory list with zero-padding to the max memory size\n",
    "        \n",
    "        \n",
    "        self.inputFileName = kwargs.get('inputFileName',False)\n",
    "        self.inputFile = kwargs.get('inputFileName',False)\n",
    "        if self.inputFileName: \n",
    "            self.inputFile = os.path.join(self.ioDir , self.inputFileName)\n",
    "        else:\n",
    "            self.inputFileName=False\n",
    "            self.inputFile=False\n",
    "        self.outputFile = kwargs.get('outputFile',\"file.txt\")\n",
    "        \n",
    "        self.Mem = []\n",
    "        \n",
    "        if self.inputFile:\n",
    "            self.readFile()\n",
    "        elif data:\n",
    "            self.Mem = data\n",
    "            \n",
    "        if self.extend : self.Mem.extend(['0'*self.width for i in range(self.nCellsMax - len(self.Mem))])\n",
    "        \n",
    "        self.__len__()\n",
    "\n",
    "    def readFile(self):\n",
    "        with open(self.inputFile) as mem:\n",
    "            self.Mem = [data.replace(\"\\n\", \"\").replace(\"\\t\",\"\") for data in mem.readlines()] ###Test Remove\n",
    "\n",
    "    def writeFileCycle(self,  **kwargs):\n",
    "        self.cycle = kwargs.get('cycle', self.cycle)\n",
    "        self.outputFile = kwargs.get('outputFile' , self.outputFile)\n",
    "        #resPath = self.ioDir + \"\\\\\"  + self.outputFile\n",
    "        op = [\"-\"*70+\"\\n\", \"State of RF after executing cycle:\" + str(self.cycle) + \"\\n\"]\n",
    "        op.extend([str(val)+\"\\n\" for val in self.Mem])\n",
    "        if(self.cycle == 0): perm = \"w\"\n",
    "        else: perm = \"a\"\n",
    "        print (f\"printing {self.idx} Memory Cycle writeFileCycle to {self.outputFile}\")\n",
    "        with open(ioDir +  \"\\\\\"  + self.outputFile, perm) as file:\n",
    "            file.writelines(op)\n",
    "            \n",
    "    def outputDataMem(self, **kwargs):\n",
    "        self.outputFile = kwargs.get( 'outputFile' , self.outputFile)\n",
    "        #resPath = self.ioDir + \"\\\\\"  + self.outputFile\n",
    "        print(f\"Printing Data Memory\")\n",
    "        print (f\"printing {self.idx} Memory Dump outputDataMem to {self.outputFile}\")\n",
    "        with open(self.ioDir + \"\\\\\"  + self.outputFile, \"a\") as rp:\n",
    "            #rp.writelines([str(data) + \"\\n\" for data in self.DMem]) xxx I used my object Mem instead of DMEM\n",
    "            rp.writelines([str(data) + \"\\n\" for data in self.Mem])\n",
    "\n",
    "            \n",
    "\n",
    "    def readFromMemory(self, endian='big'): #REads from memory, start/dest address are caluclated by function readMemoryPtrBuffer\n",
    "        instrBinArr = self.Mem [ self.startAddress : self.endAddress ] if endian=='big' else self.Mem [ self.startAddress : self.endAddress ][::-1]\n",
    "        print(f\"Read Endian={endian} {self.idx} | {self.startAddress}->{self.endAddress-1} | {instrBinArr} \")\n",
    "        return instrBinArr\n",
    "\n",
    "    ###Test I added these functions\n",
    "    def __len__(self):       \n",
    "        ###Test I added attributes\n",
    "        self.nByte = len(self.Mem)\n",
    "        self.nWord = len(self.Mem)//4 \n",
    "        self.addressMax = len(self.Mem) - 1\n",
    "        self.addressMaxAlignedOffset = self.addressMax// (32//8) #For 32 bit objects(access) on 8-bit width byte addressable memory\n",
    "        return self.nByte\n",
    "\n",
    "    def __str__(self):\n",
    "        return f\"{vars(self)}\"\n",
    "    \n",
    "    def printMem(self, view='Byte', unit='Bit'):\n",
    "        print(f\"=============\\nMemory {self.idx}\")\n",
    "        if view=='Byte' and unit =='Bit':\n",
    "            for i,byte in enumerate(self.Mem):\n",
    "                print (f\"{i}|{byte}\")\n",
    "        \n",
    "        elif view=='Byte' and unit =='Hex':\n",
    "            for i,byte in enumerate(self.Mem):\n",
    "                print (f\"{i}|{format(int(byte,2) , '02X')}\")\n",
    "                \n",
    "        elif view=='Word'and unit =='Bit':\n",
    "            for i in range(0,self.nByte,4):\n",
    "                word = \"\".join(self.Mem[i : i +4])\n",
    "                print (f\"{i//4}|{word}\")\n",
    "\n",
    "        elif view=='Word' and unit =='Hex':\n",
    "            for i in range(0,self.nByte,4):\n",
    "                word = \"\".join(self.Mem[i : i +4])\n",
    "                print (f\"{i//4}|{format(int(word,2) , '08X')}\")\n",
    "        print(f\"=============\")\n",
    "\n",
    "       \n",
    "        #Calulcates the write start/end addresses then passes control to function writeToMemory\n",
    "    def writeMemoryPtrBuffer(self, writeAddress, data\n",
    "                             ,endian='big'\n",
    "                            ,align=True\n",
    "                            ,cellOrder=0\n",
    "                           ,mode='indirect'\n",
    "                             ,n=32\n",
    "                             ,offset=0\n",
    "                             , width = 8 ### xxxx I added this to solve writing to 32 bits large values\n",
    "                           ): ###Test Calculates Start and end address\n",
    "        #read 32-bit words aligned by 32-bit/8-width  = 4 by default for 32-bit processors\n",
    "        #To read unaligned data, use align=False, so the read address will be the then specify the amount of bits as n, \n",
    "        #self.orderMemory = ReadAddress\n",
    "                                    \n",
    "\n",
    "        if mode == 'indirect':\n",
    "            self.startAddress = (writeAddress + offset) // (n//self.width)  * (n//self.width)     \n",
    "            self.endAddress = self.startAddress + (n//self.width) \n",
    "            self.absoluteAddress = writeAddress\n",
    "        elif mode == 'direct':\n",
    "            self.startAddress = writeAddress  + offset\n",
    "            self.endAddress = self.startAddress + (n//self.width)\n",
    "            self.absoluteAddress = writeAddress\n",
    "        self.aligned = 1 if ((writeAddress + offset) % (n//self.width)) ==0 else 0\n",
    "        \n",
    "        print(f\"Write : Provided Absolute Address= {writeAddress} , Start Address = {self.startAddress}, End Address ={self.endAddress-1}, Aligned={self.aligned}, offset ={offset}\")\n",
    "        \n",
    "\n",
    "        self.buffer =  registerRISC(data=data, endian=endian\n",
    "                                    , n=n\n",
    "                                    , width=width ### xxxx I added this to solve writing to 32 bits large values\n",
    "                                    #, listBitsWidth=self.width\n",
    "                                   )\n",
    "        self.writeToMemory (data = data, endian=endian)\n",
    "\n",
    "        \n",
    "        \n",
    "\n",
    "        if align==True:\n",
    "            dataSelected=data\n",
    "        else:\n",
    "            dataSelected=[data[cellOrder]]\n",
    "        self.buffer =  registerRISC(data=dataSelected\n",
    "                                    , endian=endian\n",
    "                                    , n=n if align==True else self.width\n",
    "                                    , width=self.width)\n",
    "        \n",
    "        #return 32 bit hex val\n",
    "        return self.buffer\n",
    "\n",
    "    #Writes from memory based on start end address calculated from function writeMemoryPtrBuffer\n",
    "    def writeToMemory(self, data,endian='big'):\n",
    "        print(f\"Write Endian={endian} in {self.idx} | {self.startAddress}->{self.endAddress} | {data} will overwrite {self.Mem[self.startAddress:self.endAddress ]}\")\n",
    "        if endian=='big':\n",
    "            self.Mem [ self.startAddress : self.endAddress ] = data \n",
    "        else:\n",
    "            self.Mem [ self.startAddress : self.endAddress ][::-1] = data \n",
    "        pass\n",
    "\n",
    "    #calculates the read start/end address then passes control to function readFromMemory\n",
    "    def readMemoryPtrBuffer(self,ReadAddress, n=32\n",
    "                            ,endian='big'\n",
    "                            ,align=True\n",
    "                            ,cellOrder=0\n",
    "                           ,mode='indirect'\n",
    "                            ,offset=0\n",
    "                           ): ###Test Calculates Start and end address\n",
    "        #read 32-bit words aligned by 32-bit/8-width  = 4 by default for 32-bit processors\n",
    "        #To read unaligned data, use align=False, so the read address will be the then specify the amount of bits as n, \n",
    "        #self.orderMemory = ReadAddress\n",
    "        \n",
    "        #self.startAddress = ReadAddress // (4)  * 4  \n",
    "        if mode == 'indirect':\n",
    "            self.startAddress = (ReadAddress + offset) // (n//self.width)  * (n//self.width)    \n",
    "            #self.orderAligned = ReadAddress\n",
    "            #self.endAddress = self.startAddress + (4) \n",
    "            self.endAddress = self.startAddress + (n//self.width) \n",
    "            self.absoluteAddress = ReadAddress\n",
    "        elif mode == 'direct':\n",
    "            self.startAddress = (ReadAddress + offset)   \n",
    "            self.endAddress = self.startAddress + (n//self.width)\n",
    "            self.absoluteAddress = ReadAddress\n",
    "            self.absoluteAddressOffset = offset\n",
    "            self.absoluteAddressOffseted = ReadAddress + offset\n",
    "        self.aligned = 1 if ((ReadAddress + offset) % (n//self.width)) ==0 else 0\n",
    "        \n",
    "        if ReadAddress > self.addressMax or ReadAddress + offset > self.addressMax or ReadAddress + offset < 0 :\n",
    "            print(f\"Error Accessing Location Outside Memory - Padding will be returned\")\n",
    "            #return None\n",
    "        print(f\"Read : Provided Absolute Address= {ReadAddress} , Start Address = {self.startAddress}, End Address ={self.endAddress-1}, Aligned={self.aligned}, offset = {offset}\")\n",
    "        data=self.readFromMemory(endian=endian)\n",
    "        #print(f\"data Accessed = {data}\")\n",
    "        if align==True:\n",
    "            dataSelected=data\n",
    "        else:\n",
    "            dataSelected=[data[cellOrder]]\n",
    "        #print(f\"align={align}, dataSelected = {dataSelected}\")\n",
    "        self.buffer =  registerRISC(data=dataSelected\n",
    "                                    #, n=self.width\n",
    "                                    #, listBitsWidth=self.listBitsWidth)\n",
    "                                    , endian=endian\n",
    "                                    , n=n if align==True else self.width\n",
    "                                    , width=self.width)\n",
    "        #self.convertForms()\n",
    "        \n",
    "        #return 32 bit hex val\n",
    "        return self.buffer\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1333,
   "id": "a4eeb7b6",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n",
    "\n",
    "# In[7]:\n",
    "\n",
    "\n",
    "class registerRISC(register): #Special class of register, inherits from register class\n",
    "    def __init__(self, data=0,   **kwargs):\n",
    "        \n",
    "        #Width is used when the register loads arrays of 32-bits, we need to specify explicitly their length in advance\n",
    "        self.width = kwargs.get(\"width\",8) #dta is read in arrays of 1x32-bit for instr and 4x8-bit for data\n",
    "        \n",
    "        #This is the cell width for the register, assumed to be 1 byte per cell by default\n",
    "        #Mainly used in big/little endian forms just in case the register needs to save data to Half Byte or Full word memories\n",
    "        self.memoryAddressable = kwargs.get(\"memoryAddressable\",8)\n",
    "        \n",
    "        #RISC-V is assumed so all registers are operations are done on 32-bit registers or 32-bit aligned memory that is byteaddressable \n",
    "        self.n = kwargs.get(\"n\",32)\n",
    "        \n",
    "        super().__init__(data=data, n=self.n, endian='big', debug=False\n",
    "                         , width = self.width\n",
    "                         , memoryAddressable = self.memoryAddressable\n",
    "                         , signed=True\n",
    "                         , Hex=False\n",
    "                        )\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63d39ddc",
   "metadata": {},
   "source": [
    "-------------------------------"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1334,
   "id": "a59ad515",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "class State(object):\n",
    "    def __init__(self):\n",
    "        self.IF = {\"nop\": False, \"PC\": 0}\n",
    "        self.ID = {\"nop\": False, \"Instr\": 0}\n",
    "        self.EX = {\"nop\": False, \"Read_data1\": 0, \"Read_data2\": 0, \"Imm\": 0, \"Rs\": 0, \"Rt\": 0, \"Wrt_reg_addr\": 0, \"is_I_type\": False, \"rd_mem\": 0, \n",
    "                   \"wrt_mem\": 0, \"alu_op\": 0, \"wrt_enable\": 0}\n",
    "        self.MEM = {\"nop\": False, \"ALUresult\": 0, \"Store_data\": 0, \"Rs\": 0, \"Rt\": 0, \"Wrt_reg_addr\": 0, \"rd_mem\": 0, \n",
    "                   \"wrt_mem\": 0, \"wrt_enable\": 0}\n",
    "        self.WB = {\"nop\": False, \"Wrt_data\": 0, \"Rs\": 0, \"Rt\": 0, \"Wrt_reg_addr\": 0, \"wrt_enable\": 0}\n",
    "\n",
    "    def __str__(self):\n",
    "        return f\"{vars(self)}\"\n",
    "\n",
    "\n",
    "# In[4]:\n",
    "\n",
    "\n",
    "class Core(object):\n",
    "    def __init__(self, ioDir, imem, dmem, RegOutFilePrefix):\n",
    "        self.myRF = RegisterFile(ioDir, RegOutFilePrefix)\n",
    "        self.cycle = 0\n",
    "        self.halted = False\n",
    "        self.ioDir = ioDir\n",
    "        self.state = State()\n",
    "        self.nextState = State()\n",
    "        self.ext_imem = imem\n",
    "        self.ext_dmem = dmem\n",
    "        \n",
    "        self.nInstructions = 0\n",
    "    def __str__(self):\n",
    "        return f\"{vars(self)}\"\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1335,
   "id": "bee48452",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# In[87]:\n",
    "\n",
    "\n",
    "class SingleStageCore(Core):\n",
    "    def __init__(self, ioDir, imem, dmem, RegOutFilePrefix):\n",
    "        super(SingleStageCore, self).__init__(os.path.join(ioDir ), imem, dmem, RegOutFilePrefix)\n",
    "        self.opFilePath = os.path.join(ioDir ,\"StateResult_SS.txt\") ##Test, Change to \\\\StateResult_SS.txt\n",
    "        \n",
    "    def step(self):\n",
    "        # Your implementation\n",
    "        \n",
    "\n",
    "        \n",
    "        print( f\"\\n\\n Begin Cycle = {self.cycle}\\n\\t Before Execution : halted={self.halted}, current={self.state.IF}, Next={self.nextState.IF}\")\n",
    "        \n",
    "        if not self.nextState.IF[\"nop\"] :\n",
    "            self.nextState.IF['PC'] = self.state.IF['PC'] + 4\n",
    "        else:\n",
    "            self.nextState.IF['PC'] = self.state.IF['PC'] - 4\n",
    "            \n",
    "        print( f\"\\n\\n  Cycle ater state transfer = {self.cycle}\\n\\t Before Execution : halted={self.halted}, current={self.state.IF}, Next={self.nextState.IF}\")\n",
    "        if not self.state.IF[\"nop\"] :\n",
    "            instruction=imem.readMemoryPtrBuffer(self.state.IF['PC']) #imem is instruction memory\n",
    "            print (f\"instruction in Hex = {instruction.dataHex}\")\n",
    "            print (f\"instruction in Bits = {instruction.dataBin}\")\n",
    "            self.instruction=instructionRegister(data=instruction.dataBinMemoryBytesBig\n",
    "                                                 , PC=self.nextState.IF['PC'] \n",
    "                                                 , r=ssCore.myRF  #r is the Registers accessed with same memory class interfaces\n",
    "                                                 , d=dmem_ss  #d is the data memory\n",
    "                                                , halted = self.state.IF['nop'] \n",
    "                                                )\n",
    "            self.nInstructions = self.nInstructions + 1                                    \n",
    "            print( f\"\\t After Execution : Instruction Variables : PC={self.instruction.PC}, halted = {self.instruction.halted}\")\n",
    "\n",
    "        #if self.nextState.IF[\"PC\"] != self.instruction.PC : self.nextState.IF[\"PC\"] = self.instruction.PC\n",
    "\n",
    "        print (f'Halt instruction = {self.instruction.halted} \\nState NOP =  {self.state.IF[\"nop\"]} ')\n",
    "        print (f'NextState NOP = {self.nextState.IF[\"nop\"]}')\n",
    "        print (f'NextState PC = {self.nextState.IF[\"PC\"]}')\n",
    "        \n",
    "        self.nextState.IF[\"PC\"] = self.instruction.PC\n",
    "        self.nextState.IF[\"nop\"] = self.instruction.halted\n",
    "        print (f'Instruction Halt is loaded into next State Nop\\nNextState Nop changed to {self.nextState.IF[\"nop\"]}')\n",
    "\n",
    "        #self.state.IF['PC'] = self.instruction.PC\n",
    "        print( f\"After Execution : State={self.state.IF}, Next={self.nextState.IF}\")        #self.instruction.printInstr()\n",
    "        if self.state.IF[\"nop\"]:\n",
    "            self.halted = True\n",
    "\n",
    "        #Next State Transition\n",
    "        self.state.IF['PC'] = self.nextState.IF['PC'] #The end of the cycle and updates the current state with the values calculated in this cycle\n",
    "        self.state.IF['nop'] = self.nextState.IF['nop']\n",
    "\n",
    "            \n",
    "        print (f\"End of Cycle {self.cycle},Captured Next State = {self.nextState.IF}\")\n",
    "        self.myRF.outputRF(self.cycle) # dump RF\n",
    "        self.printState(self.nextState, self.cycle) # print states after executing cycle 0, cycle 1, cycle 2 ... \n",
    "\n",
    "        print( f\"\\nEnd Cycle = {self.cycle}\\n\\t - halted={self.halted}, current={self.state.IF}, Next={self.nextState.IF}\")\n",
    "        self.cycle += 1\n",
    "\n",
    "    def printState(self, state, cycle):\n",
    "        printstate = [\"-\"*70+\"\\n\", \"State after executing cycle: \" + str(cycle) + \"\\n\"]\n",
    "        printstate.append(\"IF.PC: \" + str(state.IF[\"PC\"]) + \"\\n\")\n",
    "        printstate.append(\"IF.nop: \" + str(state.IF[\"nop\"]) + \"\\n\")\n",
    "        \n",
    "        if(cycle == 0): perm = \"w\"\n",
    "        else: perm = \"a\"\n",
    "        with open(self.opFilePath, perm) as wf:\n",
    "            wf.writelines(printstate)\n",
    "    \n",
    "    def __str__(self):\n",
    "        return f\"{vars(self)}\"\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1336,
   "id": "207c6c7f",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n",
    "\n",
    "# In[15]:\n",
    "\n",
    "\n",
    "class instruction(register ): \n",
    "    def __init__(self, data, PC, halted , r, d):\n",
    "        super().__init__(data=0, n=32, endian='big', debug=False, memoryAddressable=8, signed=True, hex=False)\n",
    "        \n",
    "        self.opcode=self.bit(0,6)\n",
    "        \n",
    "        if self.opcode == '0110011':\n",
    "            self.format='R'\n",
    "            self.RDecode(r,d)\n",
    "        elif self.opcode == '0010011' or self.opcode=='0000011':\n",
    "            self.format='I'\n",
    "            self.IDecode(r,d)\n",
    "        elif self.opcode == '1101111':\n",
    "            self.format='J'\n",
    "            self.JDecode(r,d)\n",
    "        elif self.opcode == '1100011':\n",
    "            self.format='B'\n",
    "            self.BDecode(r,d)\n",
    "        elif self.opcode == '0000011':\n",
    "            self.format='I'\n",
    "            self.IDecode(r,d)\n",
    "        elif self.opcode == '0100011':\n",
    "            self.format='S'\n",
    "            self.SDecode(r,d)\n",
    "        elif self.opcode == '1111111':\n",
    "            self.format='-'\n",
    "            self.op='HALT'\n",
    "            self.halted = True\n",
    "            self.PC = self.PC - 4\n",
    "            print (f\"Instructions Halted, Halted = {self.halted}, emulated by x0+x0=x0\")\n",
    "            self.instrStr=f\"format = {self.format}, opname={self.op}, opcode={self.opcode}\"\n",
    "            self.rdInt = 0\n",
    "            self.rs1Int = 0\n",
    "            self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "            self.rs2Int = 0\n",
    "            self.rs2R = r.readMemoryPtrBuffer(self.rs2Int) if self.rs2Int !=0 else registerRISC(0)\n",
    "            self.R_ADD(  r, d)\n",
    "\n",
    "        print (f\"Instruction String = {self.instrStr}\")\n",
    "        self.clearx0(r)\n",
    "        \n",
    "    def RDecode(self, r, d):\n",
    "        self.func3=self.bit(12,14)\n",
    "        \n",
    "        self.rd=self.bit(7,11)\n",
    "        self.rdInt=int(self.rd,2)\n",
    "        \n",
    "        self.rs1=self.bit(15,19)\n",
    "        self.rs1Int=int(self.rs1,2)\n",
    "        self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "        \n",
    "        self.rs2=self.bit(20,24)\n",
    "        self.rs2Int=int(self.rs2,2)\n",
    "        self.rs2R = r.readMemoryPtrBuffer(self.rs2Int) if self.rs2Int !=0 else registerRISC(0)\n",
    "        \n",
    "        self.func7=self.bit(25,31)\n",
    "        \n",
    "        if self.func3 =='000' and self.func7=='0000000':\n",
    "            self.op = 'ADD'\n",
    "            self.execute = self.R_ADD(r,d)\n",
    "        elif self.func3=='000' and self.func7=='0100000':\n",
    "            self.op = 'SUB'\n",
    "            self.execute = self.R_SUB(r,d) \n",
    "        elif self.func3=='100' and self.func7=='0000000':\n",
    "            self.op = 'XOR'\n",
    "            self.execute = self.R_XOR(r,d)\n",
    "        elif self.func3=='110' and self.func7=='0000000':\n",
    "            self.op = 'OR'\n",
    "            self.execute = self.R_OR(r,d) \n",
    "        elif self.func3=='111' and self.func7=='0000000':\n",
    "            self.op = 'AND'\n",
    "            self.execute = self.R_AND(r,d) #NOT TESTED\n",
    "         \n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, rd={self.rd}, func3={self.func3}, func7={self.func7}\"\n",
    "        self.execute\n",
    "        \n",
    "        \n",
    "    def IDecode(self ,  r, d):\n",
    "        self.rd=self.bit(7,11)\n",
    "        self.rdInt=int(self.rd,2)\n",
    "\n",
    "        self.func3=self.bit(12,14)\n",
    "        \n",
    "        self.rs1=self.bit(15,19)\n",
    "        self.rs1Int=int(self.rs1,2)\n",
    "        self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "\n",
    "        \n",
    "        self.imm=self.bit(20,31)\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #self.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "        \n",
    "        if self.func3=='000' and self.opcode=='0010011':\n",
    "            self.op = 'ADDI'\n",
    "            self.execute = self.I_ADDI(r,d)\n",
    "        elif self.func3=='100' :\n",
    "            self.op = 'XORI'\n",
    "            self.execute = self.I_XORI(r,d)\n",
    "        elif self.func3=='110' :\n",
    "            self.op = 'ORI'\n",
    "            self.execute = self.I_ORI(r,d)\n",
    "        elif self.func3=='111':\n",
    "            self.op = 'ANDI'\n",
    "            self.execute = self.I_ANDI(r,d)\n",
    "        elif self.func3=='000' and self.opcode=='0000011':\n",
    "            self.op = 'LW'\n",
    "            self.execute = self.I_LW(r,d)\n",
    "            \n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1},  rd={self.rd}, func3={self.func3}, imm={self.imm}\"\n",
    "        self.execute\n",
    "        #self.clearx0(r)\n",
    "\n",
    "    def SDecode(self ,  r, d):\n",
    "        self.imm=self.bit(25,31) + self.bit(7,11)\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #self.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "        \n",
    "        self.func3=self.bit(12,14)\n",
    "        \n",
    "        self.rs1=self.bit(15,19)\n",
    "        self.rs1Int=int(self.rs1,2)\n",
    "        self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "\n",
    "        self.rs2=self.bit(20,24)\n",
    "        self.rs2Int=int(self.rs2,2)\n",
    "        self.rs2R = r.readMemoryPtrBuffer(self.rs2Int) if self.rs2Int !=0 else registerRISC(0)\n",
    "        \n",
    "        if self.func3=='010':\n",
    "            self.op = 'SW'\n",
    "            self.execute = self.S_SW(r,d)\n",
    "\n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, func3={self.func3},  imm={self.imm}\"\n",
    "        self.execute\n",
    "        \n",
    "    def BDecode(self ,  r, d):\n",
    "        #self.imm= self.bit(7)+self.bit(7)+self.bit(25,30)+self.bit(8,11)+'0'\n",
    "        self.imm= self.bit(31)+self.bit(7)+self.bit(25,30)+self.bit(8,11)+'0'\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #elf.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "\n",
    "        self.func3=self.bit(12,14)\n",
    "\n",
    "        self.rs1=self.bit(15,19)\n",
    "        self.rs1Int=int(self.rs1,2)\n",
    "        self.rs1R = r.readMemoryPtrBuffer(self.rs1Int) if self.rs1Int !=0 else registerRISC(0)\n",
    "\n",
    "        self.rs2=self.bit(20,24)\n",
    "        self.rs2Int=int(self.rs2,2)\n",
    "        self.rs2R = r.readMemoryPtrBuffer(self.rs2Int) if self.rs2Int !=0 else registerRISC(0)\n",
    "\n",
    "        if self.func3=='000':\n",
    "            self.op = 'BEQ'\n",
    "            self.execute = self.B_BEQ(r,d) #NOT TESTED\n",
    "        elif self.func3=='001' :\n",
    "            self.op = 'BNE'\n",
    "            self.execute = self.B_BNE(r,d)\n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, func3={self.func3},  imm={self.imm}\"\n",
    "\n",
    "        self.execute\n",
    "        \n",
    "    def UDecode(self ,  r, d):\n",
    "        self.rd=self.bit(7,11)\n",
    "        self.rdInt=int(self.rd,2)\n",
    "\n",
    "        self.imm=self.bit(12,31)+'0'*12 #12 + 31-12 + 1\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #elf.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "        \n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode}, rd={self.rd},  imm={self.imm}\"\n",
    "        \n",
    "        #self.clearx0(r)\n",
    "        \n",
    "    def JDecode(self ,  r, d):\n",
    "        self.rd=self.bit(7,11)\n",
    "        self.rdInt=int(self.rd,2)\n",
    "        \n",
    "        #self.imm= self.bit(31)+self.bit(12,12+8)+self.bit(12+8+1)+self.bit(12+8+1 + 1, 12+8+1 + 1 + 10)+'0'\n",
    "        #self.imm= self.bit(31)+self.bit(10,18)+self.bit(19)+self.bit(20,30)+'0' #1+10+1+1+8+1+1\n",
    "        self.imm= self.bit(31)+self.bit(12,19)+self.bit(20)+self.bit(21,30)+'0' #1+10+1+1+8+1+1\n",
    "        #self.immInt=int(self.imm,2)\n",
    "        #self.immR=registerRISC(data=self.imm)\n",
    "        self.immR=registerRISC(register(self.imm,signed=True).dataInt)\n",
    "        self.immInt=self.immR.dataInt\n",
    "        \n",
    "        self.op='JAL'\n",
    "        self.instrStr= f\"format = {self.format}, opname={self.op}, opcode={self.opcode}, rd={self.rd},  imm={self.imm}\"\n",
    "        self.execute = self.J_JAL(r,d)\n",
    "        self.execute\n",
    "        #self.clearx0(r)\n",
    "        \n",
    "    def printInstr(self):\n",
    "        #print(f\"format = {self.format}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, rd={self.rd}, func3={self.func3}, func7={self.func7}, imm={self.imm}\")\n",
    "\n",
    "        if self.format == 'R':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, rd={self.rd}, func3={self.func3}, func7={self.func7}\")\n",
    "        elif self.format == 'I':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1},  rd={self.rd}, func3={self.func3}, imm={self.imm}\")\n",
    "        elif self.format == 'S':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, func3={self.func3},  imm={self.imm}\")\n",
    "        elif self.format == 'B':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode},rs1={self.rs1}, rs2={self.rs2}, func3={self.func3},  imm={self.imm}\")\n",
    "        elif self.format == 'U':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode}, rd={self.rd},  imm={self.imm}\")\n",
    "        elif self.format == 'J':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode}, rd={self.rd},  imm={self.imm}\")\n",
    "        elif self.format == '-':\n",
    "            print(f\"format = {self.format}, opname={self.op}, opcode={self.opcode}\")\n",
    "\n",
    "    def S_SW(self ,  r, d):\n",
    "        #print(f\"rs2 {self.rs2R}\")\n",
    "        print(f\"\\t op={self.op} rs2={self.rs2Int}, imm={self.immInt}(rs1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs2R.data)\n",
    "        self.temp = r.readMemoryPtrBuffer(self.rs2Int )#, width=32)\n",
    "        print(f\"\\t M[rs2]=  {self.temp.dataHexMemoryBytesBig} = {self.temp.dataBin} = {self.temp.dataInt} \")\n",
    "        print(f\"\\t temp=  {[self.temp.dataBinMemoryBytesBig]} \")\n",
    "        d.writeMemoryPtrBuffer(data=self.temp.dataBinMemoryBytesBig, writeAddress=self.rs1Int,  offset=self.immInt)\n",
    "\n",
    "    def I_LW(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=self.immInt)\n",
    "        print(f\"\\t M[rs1 + imm]=  {self.temp.dataHexMemoryBytesBig} = {self.temp.dataBin} = {self.temp.dataInt} \")\n",
    "        print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "\n",
    "        \n",
    "    def R_ADD(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R + self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "    def R_SUB(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R - self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "        #NOT Tested\n",
    "    def R_AND(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R & self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "    def R_OR(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R | self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "    def R_XOR(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, r1={self.rs1Int} , r2={self.rs2Int}\")\n",
    "        self.temp = self.rs1R ^ self.rs2R\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        print(f\"\\t r1={self.rs1R.dataHexMemoryBytesBig} +\\n\\t r2={self.rs2R.dataHexMemoryBytesBig} =\\n\\t rd={self.temp.dataHexMemoryBytesBig} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "        \n",
    "    def clearx0(self, r):\n",
    "        print(\"\\n Clearing x0\")\n",
    "        r.writeMemoryPtrBuffer(data=['0'*32], writeAddress=0,  offset=0, width=32)\n",
    "\n",
    "    def I_ADDI(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + registerRISC(self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + self.immR.dataInt\n",
    "        self.temp = self.rs1R  + self.immR\n",
    "        print(f\"\\t imm=\\t{self.immR.dataBin} = {self.immR.dataInt}\")\n",
    "        print(f\"\\t +R1=\\t{self.rs1R.dataBin} = {self.rs1R.dataInt}\")\n",
    "        print(f\"\\t temp=\\t{self.temp.dataBin} = {self.temp.dataInt}\")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        \n",
    "\n",
    "    def I_ORI(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + registerRISC(self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + self.immR.dataInt\n",
    "        self.temp = self.rs1R  | self.immR\n",
    "        print(f\"\\t imm=\\t{self.immR.dataBin} = {self.immR.dataInt}\")\n",
    "        print(f\"\\t +R1=\\t{self.rs1R.dataBin} = {self.rs1R.dataInt}\")\n",
    "        print(f\"\\t temp=\\t{self.temp.dataBin} = {self.temp.dataInt}\")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        \n",
    "    def I_ANDI(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + registerRISC(self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + self.immR.dataInt\n",
    "        self.temp = self.rs1R  & self.immR\n",
    "        print(f\"\\t imm=\\t{self.immR.dataBin} = {self.immR.dataInt}\")\n",
    "        print(f\"\\t +R1=\\t{self.rs1R.dataBin} = {self.rs1R.dataInt}\")\n",
    "        print(f\"\\t temp=\\t{self.temp.dataBin} = {self.temp.dataInt}\")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        \n",
    "    def I_XORI(self ,  r, d):\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}(r1={self.rs1Int})\")\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1R.data, offset=self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + registerRISC(self.immInt)\n",
    "        #self.temp = d.readMemoryPtrBuffer(self.rs1Int, offset=0) + self.immR.dataInt\n",
    "        self.temp = self.rs1R  ^ self.immR\n",
    "        print(f\"\\t imm=\\t{self.immR.dataBin} = {self.immR.dataInt}\")\n",
    "        print(f\"\\t +R1=\\t{self.rs1R.dataBin} = {self.rs1R.dataInt}\")\n",
    "        print(f\"\\t temp=\\t{self.temp.dataBin} = {self.temp.dataInt}\")\n",
    "        r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        \n",
    "        #print(f\"\\t rs1 + imm =  {self.temp.dataHexMemoryBytesBig} = {self.temp.dataBin} = {self.temp.dataInt} \")\n",
    "        #print(f\"\\t temp=  {[self.temp.dataBin]} \")\n",
    "        #r.writeMemoryPtrBuffer(data=[self.temp.dataBin], writeAddress=self.rdInt,  offset=0, width=32)\n",
    "\n",
    "    def B_BNE(self, r,d):\n",
    "        print(f\"\\t op={self.op} rs1={self.rs1R.dataBin} rs2 ={self.rs2R.dataBin}, imm={self.immR.dataInt} \")\n",
    "        print(f\"\\t Is rs1={self.rs1R.dataBin} NEq to rs2 ={self.rs2R.dataBin} ? {self.rs1R != self.rs2R}\")\n",
    "        if self.rs1R != self.rs2R :\n",
    "            print(f\"\\t Not Equal : Branch Taken, PC will change from {self.PC} by offset {self.immR.dataInt} to be = {self.PC + self.immR.dataInt}\")\n",
    "            self.PC = self.PC - 4 + self.immR.dataInt #self.PC is the next state PC+4 \n",
    "        else:\n",
    "            print(f\"\\t Equal : Branch Not Taken, PC will remain from {self.PC}, ignoring the offset {self.immR.dataInt}\")\n",
    "\n",
    "    def B_BEQ(self, r,d): #NOT TESTED\n",
    "        print(f\"\\t op={self.op} rs1={self.rs1R.dataBin} rs2 ={self.rs2R.dataBin}, imm={self.immR.dataInt} \")\n",
    "        print(f\"\\t Is rs1={self.rs1R.dataBin} Eq to rs2 ={self.rs2R.dataBin} ? {self.rs1R == self.rs2R}\")\n",
    "        if self.rs1R == self.rs2R :\n",
    "            print(f\"\\t Equal : Branch Taken, PC will change from {self.PC} by offset {self.immR.dataInt} to be = {self.PC + self.immR.dataInt}\")\n",
    "            self.PC = self.PC - 4 + self.immR.dataInt\n",
    "        else:\n",
    "            print(f\"\\t Not Equal : Branch Not Taken, PC will remain from {self.PC}, ignoring the offset {self.immR.dataInt}\")\n",
    "\n",
    "    def J_JAL(self, r,d): #Assumes input is PC+4\n",
    "        #self.rdInt=int(self.rd,2)\n",
    "        #self.immInt=self.immR.dataInt\n",
    "        #self.temp.dataBin = self.immR.dataInt\n",
    "        print(f\"\\t op={self.op} rd={self.rdInt}, imm={self.immInt}\")\n",
    "        print(f\"\\t Current Next State PC ={self.PC} will be saved in rd={self.rdInt}\")\n",
    "        print(f\"\\t Then the Current State PC = {self.PC - 4} will jump by offset {self.immR.dataInt} to {self.PC - 4 + self.immR.dataInt}\")\n",
    "        temp = registerRISC(self.PC)\n",
    "        r.writeMemoryPtrBuffer(data=temp.dataBin ,writeAddress=self.rdInt,  offset=0, width=32)\n",
    "        self.PC = self.PC - 4 + self.immR.dataInt\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1337,
   "id": "ab8df62b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\"\\nclass regIFID(register):\\n    self.pc = 0\\n    #self.instruction = \\n    \\n    class instructionRegister(register ): #Class used to decode and execute the instructions\\n    #We provide PC+4 to the instruction, that is why there is a -4 for jump instructions\\n    #There instructionRegister will generate Halted and PC attributes that will be fed to the next state object\\n    def __init__(self, data, PC, halted , r, d):\\n        super().__init__(data=data, n=32, endian='big', debug=False, memoryAddressable=8, signed=True, hex=False)\\n\\n\""
      ]
     },
     "execution_count": 1337,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'''\n",
    "class regIFID(register):\n",
    "    self.pc = 0\n",
    "    #self.instruction = \n",
    "    \n",
    "    class instructionRegister(register ): #Class used to decode and execute the instructions\n",
    "    #We provide PC+4 to the instruction, that is why there is a -4 for jump instructions\n",
    "    #There instructionRegister will generate Halted and PC attributes that will be fed to the next state object\n",
    "    def __init__(self, data, PC, halted , r, d):\n",
    "        super().__init__(data=data, n=32, endian='big', debug=False, memoryAddressable=8, signed=True, hex=False)\n",
    "\n",
    "'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1338,
   "id": "399a41fc",
   "metadata": {},
   "outputs": [],
   "source": [
    "class stageFetch():\n",
    "    def __init__():\n",
    "        self.pc = 0"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2e39b153",
   "metadata": {},
   "source": [
    "---------------------------"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1339,
   "id": "668b7c88",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# In[5]:\n",
    "\n",
    "\n",
    "class FiveStageCore(Core):\n",
    "    def __init__(self, ioDir, imem, dmem, RegOutFilePrefix):\n",
    "        super(FiveStageCore, self).__init__(os.path.join(ioDir), imem, dmem, RegOutFilePrefix)\n",
    "        self.opFilePath = os.path.join(ioDir ,\"StateResult_FS.txt\") ###Test, change to \\\\StateResult_FS.txt\n",
    "\n",
    "    def step(self):\n",
    "        # Your implementation\n",
    "        # --------------------- WB stage ---------------------\n",
    "        \n",
    "        \n",
    "        \n",
    "        # --------------------- MEM stage --------------------\n",
    "        \n",
    "        \n",
    "        \n",
    "        # --------------------- EX stage ---------------------\n",
    "        \n",
    "        \n",
    "        \n",
    "        # --------------------- ID stage ---------------------\n",
    "        \n",
    "        \n",
    "        \n",
    "        # --------------------- IF stage ---------------------\n",
    "        \n",
    "        self.halted = True\n",
    "        if self.state.IF[\"nop\"] and self.state.ID[\"nop\"] and self.state.EX[\"nop\"] and self.state.MEM[\"nop\"] and self.state.WB[\"nop\"]:\n",
    "            self.halted = True\n",
    "        \n",
    "        self.myRF.outputRF(self.cycle) # dump RF\n",
    "        self.printState(self.nextState, self.cycle) # print states after executing cycle 0, cycle 1, cycle 2 ... \n",
    "        \n",
    "        self.state = self.nextState #The end of the cycle and updates the current state with the values calculated in this cycle\n",
    "        self.cycle += 1\n",
    "\n",
    "    def printState(self, state, cycle):\n",
    "        printstate = [\"-\"*70+\"\\n\", \"State after executing cycle: \" + str(cycle) + \"\\n\"]\n",
    "        printstate.extend([\"IF.\" + key + \": \" + str(val) + \"\\n\" for key, val in state.IF.items()])\n",
    "        printstate.extend([\"ID.\" + key + \": \" + str(val) + \"\\n\" for key, val in state.ID.items()])\n",
    "        printstate.extend([\"EX.\" + key + \": \" + str(val) + \"\\n\" for key, val in state.EX.items()])\n",
    "        printstate.extend([\"MEM.\" + key + \": \" + str(val) + \"\\n\" for key, val in state.MEM.items()])\n",
    "        printstate.extend([\"WB.\" + key + \": \" + str(val) + \"\\n\" for key, val in state.WB.items()])\n",
    "\n",
    "        if(cycle == 0): perm = \"w\"\n",
    "        else: perm = \"a\"\n",
    "        with open(self.opFilePath, perm) as wf:\n",
    "            wf.writelines(printstate)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1340,
   "id": "0c2e1292",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "class RegisterFile(Memory):\n",
    "    def __init__(self, ioDir, RegOutFilePrefix):\n",
    "        #self.outputFile = ioDir + \"RFResult.txt\"\n",
    "        self.outputFile = os.path.join(ioDir , RegOutFilePrefix + \"RFResult.txt\")\n",
    "        self.Registers = [0x0 for i in range(32)]\n",
    "    \n",
    "    \n",
    "\n",
    "        Memory.__init__(self, name=RegOutFilePrefix+'RFResult'\n",
    "                 ,ioDir=ioDir\n",
    "                 , inputFile = False\n",
    "                ,outputFile=self.outputFile\n",
    "                 ,nCellsMax=32\n",
    "                 , extend=True\n",
    "                 , width = 32 \n",
    "                  ,signed = True #True to be able to access both signed and unsigned versions\n",
    "                    ,data=['0'*32]*32 #xxx I added this line to initialize the registers\n",
    "                )\n",
    "\n",
    "\n",
    "    def readRF(self, Reg_addr):\n",
    "        # Fill in\n",
    "        #I used my function readMemoryPtrBuffer , for example r.readMemoryPtrBuffer(self.rs2Int ) is the register number\n",
    "        # for data memory I used the alias d, and for registery alias r.\n",
    " \n",
    "        pass\n",
    "    \n",
    "    def writeRF(self, Reg_addr, Wrt_reg_data):\n",
    "        # Fill in\n",
    "        # I used my function writeMemoryPtrBuffer , for example to read from memory address 0 with offset=4 as an array of bits\n",
    "        # d.writeMemoryPtrBuffer(data=self.temp.dataBinMemoryBytesBig, writeAddress=0,  offset=4)\n",
    "        pass\n",
    "         \n",
    "    def outputRF(self, cycle):\n",
    "        print (f\"Updating Regisry Stats at {self.outputFile} for cycle {cycle}\")\n",
    "        op = [\"-\"*70+\"\\n\", \"State of RF after executing cycle:\" + str(cycle) + \"\\n\"]\n",
    "        #op.extend([str(val)+\"\\n\" for val in self.Registers]) I added the below line yyy\n",
    "        op.extend([str(val)+\"\\n\" for val in self.Mem])\n",
    "        if(cycle == 0): perm = \"w\"\n",
    "        else: perm = \"a\"\n",
    "        with open(self.outputFile, perm) as file:\n",
    "            file.writelines(op)\n",
    "\n",
    "            #xxxx"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1341,
   "id": "ca760706",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# In[14]:\n",
    "\n",
    "\n",
    "class InsMem( Memory):\n",
    "    def __init__(self, name, ioDir):\n",
    "        self.id = name\n",
    "        self.inputFileName = \"imem.txt\"\n",
    "        #self.inputFile = ioDir + \"\\\\\" + self.inputFileName\n",
    "        self.inputFile = os.path.join(ioDir ,self.inputFileName)\n",
    "        with open(self.inputFile) as im:\n",
    "            self.IMem = [data.replace(\"\\n\", \"\") for data in im.readlines()]\n",
    "        \n",
    "        \n",
    "        Memory.__init__(self, name=self.id\n",
    "              ,ioDir=ioDir, inputFileName=self.inputFileName\n",
    "              , extend=False\n",
    "             )\n",
    "        \n",
    "        \n",
    "    def readInstr(self, ReadAddress):\n",
    "        #read instruction memory\n",
    "        #\n",
    "        \n",
    "        pass\n",
    "          \n",
    "class DataMem(Memory):\n",
    "    def __init__(self, name, ioDir):\n",
    "        self.id = name\n",
    "        self.ioDir = ioDir\n",
    "        self.resPath = os.path.join(self.ioDir , self.id + \"_DMEMResult.txt\")\n",
    "        self.inputFileName = \"dmem.txt\"\n",
    "        self.inputFile = os.path.join(ioDir , self.inputFileName)\n",
    "        with open(self.inputFile) as dm:\n",
    "            self.DMem = [data.replace(\"\\n\", \"\") for data in dm.readlines()]\n",
    "\n",
    "\n",
    "        Memory.__init__(self, name=self.id\n",
    "                     ,ioDir=ioDir\n",
    "                     ,inputFileName=self.inputFileName\n",
    "                     ,outputFile=self.resPath\n",
    "                     ,nCellsMax=1000\n",
    "                     , extend=True #xxx I added the extension to fill the empty parts of the data memory\n",
    "                    )\n",
    "\n",
    "\n",
    "\n",
    "    def readInstr(self, ReadAddress):\n",
    "        #read data memory\n",
    "        #return 32 bit hex val\n",
    "        #Iused my own function with alis imem ; imem.readMemoryPtrBuffer(self.state.IF['PC'])\n",
    "        pass\n",
    "        \n",
    "    def writeDataMem(self, Address, WriteData):\n",
    "        # write data into byte addressable memory,\n",
    "        # I used my own function; d.writeMemoryPtrBuffer(data=self.temp.dataBinMemoryBytesBig, writeAddress=self.rs1Int,  offset=self.immInt)\n",
    "        pass\n",
    "                     \n",
    "    def outputDataMem(self):\n",
    "        #resPath = self.ioDir + \"\\\\\" + self.id + \"_DMEMResult.txt\"\n",
    "        with open(self.resPath, \"w\") as rp:\n",
    "            #rp.writelines([str(data) + \"\\n\" for data in self.DMem])\n",
    "            rp.writelines([str(data) + \"\\n\" for data in self.Mem]) # I added Mem instead of DMem yyy\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1342,
   "id": "18929f47",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "IO Directory: /usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1\n",
      "\n",
      "\n",
      " Begin Cycle = 0\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 0}, Next={'nop': False, 'PC': 0}\n",
      "\n",
      "\n",
      "  Cycle ater state transfer = 0\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 0}, Next={'nop': False, 'PC': 4}\n",
      "Read : Provided Absolute Address= 0 , Start Address = 0, End Address =3, Aligned=1, offset = 0\n",
      "Read Endian=big Imem | 0->3 | ['00000000', '00000000', '00000000', '10000011'] \n",
      "instruction in Hex = 00000083\n",
      "instruction in Bits = 00000000000000000000000010000011\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "\t op=LW rd=1, imm=0(r1=0)\n",
      "Read : Provided Absolute Address= 0 , Start Address = 0, End Address =3, Aligned=1, offset = 0\n",
      "Read Endian=big SS | 0->3 | ['01010101', '01010101', '01010101', '01010101'] \n",
      "\t M[rs1 + imm]=  ['55', '55', '55', '55'] = 01010101010101010101010101010101 = 1431655765 \n",
      "\t temp=  ['01010101010101010101010101010101'] \n",
      "Write : Provided Absolute Address= 1 , Start Address = 1, End Address =1, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 1->2 | ['01010101010101010101010101010101'] will overwrite ['00000000000000000000000000000000']\n",
      "Instruction String = format = I, opname=LW, opcode=0000011,rs1=00000,  rd=00001, func3=000, imm=000000000000\n",
      "\n",
      " Clearing x0\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "\t After Execution : Instruction Variables : PC=4, halted = False\n",
      "Halt instruction = False \n",
      "State NOP =  False \n",
      "NextState NOP = False\n",
      "NextState PC = 4\n",
      "Instruction Halt is loaded into next State Nop\n",
      "NextState Nop changed to False\n",
      "After Execution : State={'nop': False, 'PC': 0}, Next={'nop': False, 'PC': 4}\n",
      "End of Cycle 0,Captured Next State = {'nop': False, 'PC': 4}\n",
      "Updating Regisry Stats at /usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/SS_RFResult.txt for cycle 0\n",
      "\n",
      "End Cycle = 0\n",
      "\t - halted=False, current={'nop': False, 'PC': 4}, Next={'nop': False, 'PC': 4}\n",
      "Updating Regisry Stats at /usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/FS_RFResult.txt for cycle 0\n",
      "\n",
      "\n",
      " Begin Cycle = 1\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 4}, Next={'nop': False, 'PC': 4}\n",
      "\n",
      "\n",
      "  Cycle ater state transfer = 1\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 4}, Next={'nop': False, 'PC': 8}\n",
      "Read : Provided Absolute Address= 4 , Start Address = 4, End Address =7, Aligned=1, offset = 0\n",
      "Read Endian=big Imem | 4->7 | ['00000000', '01000000', '00000001', '00000011'] \n",
      "instruction in Hex = 00400103\n",
      "instruction in Bits = 00000000010000000000000100000011\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "\t op=LW rd=2, imm=4(r1=0)\n",
      "Read : Provided Absolute Address= 0 , Start Address = 4, End Address =7, Aligned=1, offset = 4\n",
      "Read Endian=big SS | 4->7 | ['00110011', '00110011', '00110011', '00110011'] \n",
      "\t M[rs1 + imm]=  ['33', '33', '33', '33'] = 00110011001100110011001100110011 = 858993459 \n",
      "\t temp=  ['00110011001100110011001100110011'] \n",
      "Write : Provided Absolute Address= 2 , Start Address = 2, End Address =2, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 2->3 | ['00110011001100110011001100110011'] will overwrite ['00000000000000000000000000000000']\n",
      "Instruction String = format = I, opname=LW, opcode=0000011,rs1=00000,  rd=00010, func3=000, imm=000000000100\n",
      "\n",
      " Clearing x0\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "\t After Execution : Instruction Variables : PC=8, halted = False\n",
      "Halt instruction = False \n",
      "State NOP =  False \n",
      "NextState NOP = False\n",
      "NextState PC = 8\n",
      "Instruction Halt is loaded into next State Nop\n",
      "NextState Nop changed to False\n",
      "After Execution : State={'nop': False, 'PC': 4}, Next={'nop': False, 'PC': 8}\n",
      "End of Cycle 1,Captured Next State = {'nop': False, 'PC': 8}\n",
      "Updating Regisry Stats at /usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/SS_RFResult.txt for cycle 1\n",
      "\n",
      "End Cycle = 1\n",
      "\t - halted=False, current={'nop': False, 'PC': 8}, Next={'nop': False, 'PC': 8}\n",
      "\n",
      "\n",
      " Begin Cycle = 2\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 8}, Next={'nop': False, 'PC': 8}\n",
      "\n",
      "\n",
      "  Cycle ater state transfer = 2\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 8}, Next={'nop': False, 'PC': 12}\n",
      "Read : Provided Absolute Address= 8 , Start Address = 8, End Address =11, Aligned=1, offset = 0\n",
      "Read Endian=big Imem | 8->11 | ['00000000', '00100000', '10000001', '10110011'] \n",
      "instruction in Hex = 002081B3\n",
      "instruction in Bits = 00000000001000001000000110110011\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "Read : Provided Absolute Address= 1 , Start Address = 1, End Address =1, Aligned=1, offset = 0\n",
      "Read Endian=big SS_RFResult | 1->1 | ['01010101010101010101010101010101'] \n",
      "Read : Provided Absolute Address= 2 , Start Address = 2, End Address =2, Aligned=1, offset = 0\n",
      "Read Endian=big SS_RFResult | 2->2 | ['00110011001100110011001100110011'] \n",
      "\t op=ADD rd=3, r1=1 , r2=2\n",
      "\t r1=['55', '55', '55', '55'] +\n",
      "\t r2=['33', '33', '33', '33'] =\n",
      "\t rd=['88', '88', '88', '88'] \n",
      "Write : Provided Absolute Address= 3 , Start Address = 3, End Address =3, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 3->4 | ['10001000100010001000100010001000'] will overwrite ['00000000000000000000000000000000']\n",
      "Instruction String = format = R, opname=ADD, opcode=0110011,rs1=00001, rs2=00010, rd=00011, func3=000, func7=0000000\n",
      "\n",
      " Clearing x0\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "\t After Execution : Instruction Variables : PC=12, halted = False\n",
      "Halt instruction = False \n",
      "State NOP =  False \n",
      "NextState NOP = False\n",
      "NextState PC = 12\n",
      "Instruction Halt is loaded into next State Nop\n",
      "NextState Nop changed to False\n",
      "After Execution : State={'nop': False, 'PC': 8}, Next={'nop': False, 'PC': 12}\n",
      "End of Cycle 2,Captured Next State = {'nop': False, 'PC': 12}\n",
      "Updating Regisry Stats at /usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/SS_RFResult.txt for cycle 2\n",
      "\n",
      "End Cycle = 2\n",
      "\t - halted=False, current={'nop': False, 'PC': 12}, Next={'nop': False, 'PC': 12}\n",
      "\n",
      "\n",
      " Begin Cycle = 3\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 12}, Next={'nop': False, 'PC': 12}\n",
      "\n",
      "\n",
      "  Cycle ater state transfer = 3\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 12}, Next={'nop': False, 'PC': 16}\n",
      "Read : Provided Absolute Address= 12 , Start Address = 12, End Address =15, Aligned=1, offset = 0\n",
      "Read Endian=big Imem | 12->15 | ['00000000', '00110000', '00100100', '00100011'] \n",
      "instruction in Hex = 00302423\n",
      "instruction in Bits = 00000000001100000010010000100011\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "Read : Provided Absolute Address= 3 , Start Address = 3, End Address =3, Aligned=1, offset = 0\n",
      "Read Endian=big SS_RFResult | 3->3 | ['10001000100010001000100010001000'] \n",
      "\t op=SW rs2=3, imm=8(rs1=0)\n",
      "Read : Provided Absolute Address= 3 , Start Address = 3, End Address =3, Aligned=1, offset = 0\n",
      "Read Endian=big SS_RFResult | 3->3 | ['10001000100010001000100010001000'] \n",
      "\t M[rs2]=  ['88', '88', '88', '88'] = 10001000100010001000100010001000 = -2004318072 \n",
      "\t temp=  [['10001000', '10001000', '10001000', '10001000']] \n",
      "Write : Provided Absolute Address= 0 , Start Address = 8, End Address =11, Aligned=1, offset =8\n",
      "Write Endian=big in SS | 8->12 | ['10001000', '10001000', '10001000', '10001000'] will overwrite ['00000000', '00000000', '00000000', '00000000']\n",
      "Instruction String = format = S, opname=SW, opcode=0100011,rs1=00000, rs2=00011, func3=010,  imm=000000001000\n",
      "\n",
      " Clearing x0\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "\t After Execution : Instruction Variables : PC=16, halted = False\n",
      "Halt instruction = False \n",
      "State NOP =  False \n",
      "NextState NOP = False\n",
      "NextState PC = 16\n",
      "Instruction Halt is loaded into next State Nop\n",
      "NextState Nop changed to False\n",
      "After Execution : State={'nop': False, 'PC': 12}, Next={'nop': False, 'PC': 16}\n",
      "End of Cycle 3,Captured Next State = {'nop': False, 'PC': 16}\n",
      "Updating Regisry Stats at /usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/SS_RFResult.txt for cycle 3\n",
      "\n",
      "End Cycle = 3\n",
      "\t - halted=False, current={'nop': False, 'PC': 16}, Next={'nop': False, 'PC': 16}\n",
      "\n",
      "\n",
      " Begin Cycle = 4\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 16}, Next={'nop': False, 'PC': 16}\n",
      "\n",
      "\n",
      "  Cycle ater state transfer = 4\n",
      "\t Before Execution : halted=False, current={'nop': False, 'PC': 16}, Next={'nop': False, 'PC': 20}\n",
      "Read : Provided Absolute Address= 16 , Start Address = 16, End Address =19, Aligned=1, offset = 0\n",
      "Read Endian=big Imem | 16->19 | ['11111111', '11111111', '11111111', '11111111'] \n",
      "instruction in Hex = FFFFFFFF\n",
      "instruction in Bits = 11111111111111111111111111111111\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "Instructions Halted, Halted = True, emulated by x0+x0=x0\n",
      "\t op=HALT rd=0, r1=0 , r2=0\n",
      "\t r1=['00', '00', '00', '00'] +\n",
      "\t r2=['00', '00', '00', '00'] =\n",
      "\t rd=['00', '00', '00', '00'] \n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "Instruction String = format = -, opname=HALT, opcode=1111111\n",
      "\n",
      " Clearing x0\n",
      "Write : Provided Absolute Address= 0 , Start Address = 0, End Address =0, Aligned=1, offset =0\n",
      "Write Endian=big in SS_RFResult | 0->1 | ['00000000000000000000000000000000'] will overwrite ['00000000000000000000000000000000']\n",
      "\t After Execution : Instruction Variables : PC=16, halted = True\n",
      "Halt instruction = True \n",
      "State NOP =  False \n",
      "NextState NOP = False\n",
      "NextState PC = 20\n",
      "Instruction Halt is loaded into next State Nop\n",
      "NextState Nop changed to True\n",
      "After Execution : State={'nop': False, 'PC': 16}, Next={'nop': True, 'PC': 16}\n",
      "End of Cycle 4,Captured Next State = {'nop': True, 'PC': 16}\n",
      "Updating Regisry Stats at /usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/SS_RFResult.txt for cycle 4\n",
      "\n",
      "End Cycle = 4\n",
      "\t - halted=False, current={'nop': True, 'PC': 16}, Next={'nop': True, 'PC': 16}\n",
      "\n",
      "\n",
      " Begin Cycle = 5\n",
      "\t Before Execution : halted=False, current={'nop': True, 'PC': 16}, Next={'nop': True, 'PC': 16}\n",
      "\n",
      "\n",
      "  Cycle ater state transfer = 5\n",
      "\t Before Execution : halted=False, current={'nop': True, 'PC': 16}, Next={'nop': True, 'PC': 12}\n",
      "Halt instruction = True \n",
      "State NOP =  True \n",
      "NextState NOP = True\n",
      "NextState PC = 12\n",
      "Instruction Halt is loaded into next State Nop\n",
      "NextState Nop changed to True\n",
      "After Execution : State={'nop': True, 'PC': 16}, Next={'nop': True, 'PC': 16}\n",
      "End of Cycle 5,Captured Next State = {'nop': True, 'PC': 16}\n",
      "Updating Regisry Stats at /usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/SS_RFResult.txt for cycle 5\n",
      "\n",
      "End Cycle = 5\n",
      "\t - halted=True, current={'nop': True, 'PC': 16}, Next={'nop': True, 'PC': 16}\n",
      "Done Executing Instructions\n",
      "Performance of Single Stage:\n",
      "#Cycles -> 6\n",
      "#Instructions -> 5\n",
      "CPI -> 1.2\n",
      "IPC -> 0.8333333333333334\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "\n",
    "# In[40]:\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "     \n",
    "    #parse arguments for input file location\n",
    "    parser = argparse.ArgumentParser(description='RV32I processor')\n",
    "    parser.add_argument('--iodir', default=\"\", type=str, help='Directory containing the input files.')\n",
    "    \n",
    "    ### parse the command arguments\n",
    "    #args = parser.parse_args() #Test, replace with args = parser.parse_args()\n",
    "    #args = parser.parse_args(args=['--iodir','C:\\\\Users\\\\life_\\\\Projects\\\\RISC_Simulator\\\\RISC-V_Simulator_Repo\\\\sample_testcases_S24\\\\input\\\\testcase1']) #Test, replace with args = parser.parse_args()\n",
    "    args = parser.parse_args(args=[ '--iodir',\n",
    "        '/usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/'\n",
    "    ]\n",
    "                            )\n",
    "    #Test, replace with args = parser.parse_args()\n",
    "    #/usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/Code.asm\n",
    "    ioDir = os.path.abspath(args.iodir)\n",
    "    print(\"IO Directory:\", ioDir)\n",
    "\n",
    "    imem = InsMem(\"Imem\", ioDir)\n",
    "    dmem_ss = DataMem(\"SS\", ioDir)\n",
    "    dmem_fs = DataMem(\"FS\", ioDir) \n",
    "    \n",
    "    ssCore = SingleStageCore(ioDir, imem, dmem_ss, RegOutFilePrefix='SS_')\n",
    "    fsCore = FiveStageCore(ioDir, imem, dmem_fs , RegOutFilePrefix='FS_')\n",
    "\n",
    "\n",
    "    while(True):\n",
    "        if not ssCore.halted:\n",
    "            ssCore.step()\n",
    "        \n",
    "        if not fsCore.halted:\n",
    "            fsCore.step()\n",
    "\n",
    "        if ssCore.halted and fsCore.halted:\n",
    "            break\n",
    "    \n",
    "    \n",
    "    print (f\"Done Executing Instructions\")\n",
    "    print (f\"Performance of Single Stage:\")\n",
    "    print (f\"#Cycles -> {ssCore.cycle}\")\n",
    "    print (f\"#Instructions -> {ssCore.nInstructions}\")\n",
    "    print (f\"CPI -> {ssCore.cycle/ssCore.nInstructions}\")\n",
    "    print (f\"IPC -> {ssCore.nInstructions/ssCore.cycle}\")\n",
    "    PerformanceMetrics = [f\"Performance of Single Stage:\\n\"\n",
    "                          ,f\"#Cycles -> {ssCore.cycle}\\n\"\n",
    "                          ,f\"#Instructions -> {ssCore.nInstructions}\\n\"\n",
    "                          ,f\"CPI -> {ssCore.cycle/ssCore.nInstructions}\\n\"\n",
    "                          ,f\"IPC -> {ssCore.nInstructions/ssCore.cycle}\\n\"\n",
    "                         ]\n",
    "    with open(os.path.join(ioDir , \"PerformanceMetrics.txt\"), mode='w') as wf:\n",
    "        wf.writelines(PerformanceMetrics)\n",
    "    print (\"Done\")\n",
    "\n",
    "\n",
    "    # dump SS and FS data mem.\n",
    "    dmem_ss.outputDataMem()\n",
    "    dmem_fs.outputDataMem()\n",
    "\n",
    "\n",
    "# In[ ]:\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "# In[ ]:\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1343,
   "id": "7b68d5d7",
   "metadata": {},
   "outputs": [],
   "source": [
    "xmem = InsMem(\"Imem\", ioDir)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1344,
   "id": "ebb69555",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'outputFile': '/usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1/FS_RFResult.txt', 'Registers': [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], 'idx': 'FS_RFResult', 'ioDir': '/usr/local/google/home/mhafez/Downloads/Simulator/sample_testcases_S24/input/testcase1', 'memDataFile': False, 'width': 32, 'nCellsMax': 32, 'cycle': 0, 'extend': True, 'inputFileName': False, 'inputFile': False, 'Mem': ['00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000', '00000000000000000000000000000000'], 'nByte': 32, 'nWord': 8, 'addressMax': 31, 'addressMaxAlignedOffset': 7}\n"
     ]
    }
   ],
   "source": [
    "rx = fsCore.myRF\n",
    "print(rx)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1345,
   "id": "f4e7dcf2",
   "metadata": {},
   "outputs": [],
   "source": [
    "class instruction(register ): #Class used to decode and execute the instructions\n",
    "    #We provide PC+4 to the instruction, that is why there is a -4 for jump instructions\n",
    "    #There instructionRegister will generate Halted and PC attributes that will be fed to the next state object\n",
    "    def __init__(self, data):\n",
    "        super().__init__(data=data, n=32, endian='big', debug=False, memoryAddressable=8, signed=True, hex=False)\n",
    "            \n",
    "        \n",
    "        self.opcode=self.bit(0,6)\n",
    "        \n",
    "        if self.opcode == '0110011':\n",
    "            self.format='R'\n",
    "            #self.RDecode(r,d)\n",
    "        elif self.opcode == '0010011' or self.opcode=='0000011':\n",
    "            self.format='I'\n",
    "            #self.IDecode(r,d)\n",
    "        elif self.opcode == '1101111':\n",
    "            self.format='J'\n",
    "            #self.JDecode(r,d)\n",
    "        elif self.opcode == '1100011':\n",
    "            self.format='B'\n",
    "            #self.BDecode(r,d)\n",
    "        elif self.opcode == '0000011':\n",
    "            self.format='I'\n",
    "            #self.IDecode(r,d)\n",
    "        elif self.opcode == '0100011':\n",
    "            self.format='S'\n",
    "            #self.SDecode(r,d)\n",
    "        elif self.opcode == '1111111':\n",
    "            self.format='-'\n",
    "            self.op='HALT'\n",
    "\n",
    "            \n",
    "            \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n",
    "\n",
    "        \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1346,
   "id": "960d5fa6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\nx=instruction(0)\\nprint(x.dataBin)\\n\\nz=imem.readMemoryPtrBuffer(0)\\nx=instruction(z.dataBin)\\nx.opcode\\n'"
      ]
     },
     "execution_count": 1346,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'''\n",
    "x=instruction(0)\n",
    "print(x.dataBin)\n",
    "\n",
    "z=imem.readMemoryPtrBuffer(0)\n",
    "x=instruction(z.dataBin)\n",
    "x.opcode\n",
    "'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1347,
   "id": "1adc2718",
   "metadata": {},
   "outputs": [],
   "source": [
    "class FiveStageCore(Core):\n",
    "    def __init__(self, ioDir, imem, dmem, RegOutFilePrefix):\n",
    "        super(FiveStageCore, self).__init__(os.path.join(ioDir), imem, dmem, RegOutFilePrefix)\n",
    "        self.opFilePath = os.path.join(ioDir ,\"StateResult_FS.txt\") ###Test, change to \\\\StateResult_FS.txt\n",
    "        \n",
    "        #self.ifSignals=ifSignals()\n",
    "        #self.ifidR=ifidR(self.ifSignals)\n",
    "        #self.ifDev=ifDev(self.ifSignals)\n",
    "        self.signals=signals()\n",
    "        self.registers=registers(self.signals)\n",
    "        #self.devices=devices(self.signals , self.registers)\n",
    "        \n",
    "    def ifStage(self):\n",
    "        \n",
    "        \n",
    "        instructionFetched = instruction(data=imem.readMemoryPtrBuffer(self.signals.ifSignals.pc).dataBin)\n",
    "        \n",
    "        self.signals.ifSignals.pc4 = self.signals.ifSignals.pc + 4\n",
    "        \n",
    "        \n",
    "        self.signals.ifSignals.pcSrc = self.signals.ifSignals.ifidControl & self.signals.ifSignals.ifidComparatorOut\n",
    "\n",
    "        #self.signals.ifSignals.pcn1 = self.devices.ifDev.ifMux1.exe()\n",
    "        self.signals.ifSignals.pcn1 = {0:self.signals.ifSignals.pc4\n",
    "                                      ,1:self.signals.ifSignals.pcImm\n",
    "                                      }.get(self.signals.ifSignals.pcSrc)\n",
    "        \n",
    "        \n",
    "        \n",
    "        #Transition\n",
    "        if self.signals.ifSignals.ifidWrite == 1 and self.signals.ifSignals.ifidFlush == 0:\n",
    "            self.registers.ifidR.instruction = instructionFetched\n",
    "            self.registers.ifidR.pc = self.signals.ifSignals .pc\n",
    "            \n",
    "        elif self.signals.ifSignals.ifidFlush == 1 : #Squash\n",
    "            self.registers.ifidR.instruction = instruction(data=registerRISC(0))#.dataBin)\n",
    "            self.registers.ifidR.pc = 0\n",
    "            \n",
    "        \n",
    "        if self.signals.ifSignals.pcWrite == 1:\n",
    "            self.signals.ifSignals.pc = self.signals.ifSignals.pcn1\n",
    "\n",
    "            \n",
    "    def wbStage(self):\n",
    "        #if self.registers.memwbR.control_wb_memtoReg != 0 and self.registers.memwbR.control_wb_regWrite != 0:\n",
    "        \n",
    "        if (self.registers.memwbR.control_wb_memtoReg | self.registers.memwbR.control_wb_regWrite) != 0 :\n",
    "        \n",
    "            self.signals.wbSignals.writeData = {0: self.registers.memwbR.aluOut\n",
    "                                                    ,1: self.registers.memwbR.memOut\n",
    "\n",
    "                }.get(self.registers.memwbR.control_wb_memtoReg)\n",
    "\n",
    "\n",
    "            if self.registers.memwbR.control_wb_regWrite == 1 : \n",
    "                self.myRF.writeMemoryPtrBuffer(data= self.signals.wbSignals.writeData.dataBinMemoryBytesBig\n",
    "                                           , writeAddress=self.registers.memwbR.rd\n",
    "                                           ,  offset=0\n",
    "                                           , width=32\n",
    "                                          )\n",
    "            \n",
    "    def memStage(self):\n",
    "        \n",
    "        if (self.registers.exmemR.control_wb_memtoReg | self.registers.exmemR.control_wb_regWrite |\n",
    "            self.registers.exmemR.control_mem_memRead | self.registers.exmemR.control_mem_memWrite\n",
    "           \n",
    "           ) != 0 :\n",
    "\n",
    "        \n",
    "            if self.registers.exmemR.control_mem_memRead == 1 :#and self.registers.exmemR.control_mem_memWrite == 0:\n",
    "                self.signals.memReadData = self.ext_dmem.readMemoryPtrBuffer( self.registers.exmemR.aluOut.dataInt\n",
    "                                                                    , offset=0 )\n",
    "\n",
    "                self.registers.memwbR.memOut = self.signals.memSignals.memReadData\n",
    "\n",
    "            if self.registers.exmemR.control_mem_memWrite == 1 :#and self.registers.exmemR.control_mem_memWrite == 1:\n",
    "                self.ext_dmem.writeMemoryPtrBuffer(data= self.registers.exmemR.r2Data.dataBinMemoryBytesBig\n",
    "                                               , writeAddress=self.registers.exmemR.aluOut.dataInt\n",
    "                                               ,  offset=0)\n",
    "            \n",
    "\n",
    "        self.registers.memwbR.control_wb_regWrite = self.registers.exmemR.control_wb_regWrite\n",
    "        self.registers.memwbR.control_wb_memtoReg = self.registers.exmemR.control_wb_memtoReg\n",
    "        \n",
    "        self.registers.memwbR.aluOut = self.registers.exmemR.aluOut\n",
    "        self.registers.memwbR.rd = self.registers.exmemR.rd\n",
    "        self.registers.memwbR.pc = self.registers.exmemR.pc\n",
    "        \n",
    "    def exStage(self):\n",
    "        \n",
    "        if (self.registers.idexR.control_wb_memtoReg | self.registers.idexR.control_wb_regWrite |\n",
    "            self.registers.idexR.control_mem_memRead | self.registers.idexR.control_mem_memWrite |\n",
    "            self.registers.idexR.control_ex_aluSrc |  self.registers.idexR.control_ex_aluOp\n",
    "           ) != 0 : \n",
    "        \n",
    "            exAluControl.exec(self)\n",
    "            exForwarder.exec(self)\n",
    "            muxABC.exec(self)\n",
    "            exALU.exec(self)\n",
    "        \n",
    "        \n",
    "        self.registers.exmemR.control_wb_memtoReg = self.registers.idexR.control_wb_memtoReg\n",
    "        self.registers.exmemR.control_wb_regWrite = self.registers.idexR.control_wb_regWrite\n",
    "        self.registers.exmemR.control_mem_memRead = self.registers.idexR.control_mem_memRead\n",
    "        self.registers.exmemR.control_mem_memWrite = self.registers.idexR.control_mem_memWrite\n",
    "        \n",
    "        self.registers.exmemR.aluOut = self.registers.exmemR.aluOut\n",
    "        self.registers.exmemR.rd = self.registers.exmemR.rd\n",
    "        self.registers.exmemR.pc = self.registers.exmemR.pc\n",
    "        \n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1348,
   "id": "405304b4",
   "metadata": {},
   "outputs": [],
   "source": [
    "class signals():\n",
    "    def __init__(self):\n",
    "        self.ifSignals=ifSignals()\n",
    "        self.wbSignals=wbSignals()\n",
    "        self.memSignals=memSignals()\n",
    "        self.exSignals=exSignals()\n",
    "\n",
    "        \n",
    "class registers():\n",
    "    def __init__(self, signals):\n",
    "        self.ifidR=ifidR(signals.ifSignals)\n",
    "        self.memwbR=memwbR(signals.ifSignals)\n",
    "        self.exmemR=exmemR(signals.ifSignals)\n",
    "        self.idexR=idexR(signals.ifSignals)\n",
    "        \n",
    "class devices():\n",
    "    def __init__(self, signals, registers):\n",
    "        #self.exDev=exDev(self, signals, registers)\n",
    "        self.exDev=exDev(self, signals, registers)\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1362,
   "id": "6f55200b",
   "metadata": {},
   "outputs": [],
   "source": [
    "x = FiveStageCore(ioDir, imem, dmem_fs , RegOutFilePrefix='FS_')\n",
    "x.wbStage()\n",
    "x.memStage()\n",
    "x.exStage()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1360,
   "id": "1a87e572",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(0, 0, 0, 0, 0)"
      ]
     },
     "execution_count": 1360,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\n",
    "\n",
    "x.registers.idexR.control_ex_aluOp, \\\n",
    "x.registers.idexR.func3,  \\\n",
    "x.registers.idexR.func7bit30 , \\\n",
    "x.signals.exSignals.aluControlIn\n",
    "\n",
    "x.registers.idexR.rs1 = 1\n",
    "\n",
    "x.registers.exmemR.rd = 1\n",
    "x.registers.exmemR.control_wb_regWrite = 1\n",
    "\n",
    "x.registers.memwbR.rd = 1\n",
    "x.registers.memwbR.control_wb_regWrite = 1\n",
    "\n",
    "x.registers.idexR.control_ex_aluSrc = 1\n",
    "x.registers.idexR.imm = registerRISC(70)\n",
    "\n",
    "x.registers.idexR.readData1 = registerRISC(20)\n",
    "x.registers.idexR.readData2 = registerRISC(40)\n",
    "\n",
    "x.registers.exmemR.aluOut = registerRISC(10)\n",
    "x.registers.memwbR.memOut = registerRISC(60)\n",
    "\n",
    "x.registers.idexR.control_ex_aluSrc = 1\n",
    "\n",
    "x.signals.exSignals.fwdA, x.signals.exSignals.fwdB ,\\\n",
    "x.signals.exSignals.aluIn1.dataInt, x.signals.exSignals.aluIn2.dataInt,\\\n",
    "x.signals.exSignals.aluOut.dataInt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1350,
   "id": "78e8561e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "A : Ex Hazard\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "(2, 0, 0, 0, 0)"
      ]
     },
     "execution_count": 1350,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "exAluControl.exec(x)\n",
    "exForwarder.exec(x)\n",
    "x.signals.exSignals.fwdA, x.signals.exSignals.fwdB ,\\\n",
    "x.signals.exSignals.aluIn1.dataInt, x.signals.exSignals.aluIn2.dataInt,\\\n",
    "x.signals.exSignals.aluOut.dataInt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1351,
   "id": "2cf833f4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(2, 0, 10, 70, 0)"
      ]
     },
     "execution_count": 1351,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "muxABC.exec(x)\n",
    "x.signals.exSignals.fwdA, x.signals.exSignals.fwdB ,\\\n",
    "x.signals.exSignals.aluIn1.dataInt, x.signals.exSignals.aluIn2.dataInt,\\\n",
    "x.signals.exSignals.aluOut.dataInt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1352,
   "id": "afd34dd9",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "10"
      ]
     },
     "execution_count": 1352,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x.signals.exSignals.aluIn1.dataInt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1354,
   "id": "50053dc8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "10\n",
      "add\n",
      "10\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "(2, 0, 10, 70, 80)"
      ]
     },
     "execution_count": 1354,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#x.exStage()\n",
    "exALU.exec(x)\n",
    "x.signals.exSignals.fwdA, x.signals.exSignals.fwdB ,\\\n",
    "x.signals.exSignals.aluIn1.dataInt, x.signals.exSignals.aluIn2.dataInt,\\\n",
    "x.signals.exSignals.aluOut.dataInt\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1361,
   "id": "604bbb9e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "A : Ex Hazard\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "(2, 0, 10, 70, 80)"
      ]
     },
     "execution_count": 1361,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x.exStage()\n",
    "x.signals.exSignals.fwdA, x.signals.exSignals.fwdB ,\\\n",
    "x.signals.exSignals.aluIn1.dataInt, x.signals.exSignals.aluIn2.dataInt,\\\n",
    "x.signals.exSignals.aluOut.dataInt\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1283,
   "id": "ba843b2c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "80"
      ]
     },
     "execution_count": 1283,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x.signals.exSignals.aluIn1.dataInt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1358,
   "id": "a6449a07",
   "metadata": {},
   "outputs": [],
   "source": [
    "class idexR():\n",
    "    def __init__(self, signals):\n",
    "        self.pc = 0\n",
    "        self.rd = 0\n",
    "        \n",
    "        self.control_wb_memtoReg = 0\n",
    "        self.control_wb_regWrite = 0\n",
    "\n",
    "        self.control_mem_memRead = 0 \n",
    "        self.control_mem_memWrite = 0\n",
    "\n",
    "        self.control_ex_aluOp = 0b00  # 0b00\n",
    "        self.control_ex_aluSrc = 0\n",
    "\n",
    "        self.readData1 = registerRISC(0)\n",
    "        self.readData2 = registerRISC(0)\n",
    "        self.func3 = 0b000\n",
    "        self.func7bit30 = 0\n",
    "        self.imm = registerRISC(0)\n",
    "        \n",
    "        \n",
    "        self.rs1 = 0\n",
    "        self.rs2 = 0\n",
    "        self.instruction = registerRISC(0)\n",
    "\n",
    "        #self.memOut = registerRISC(0)\n",
    "        \n",
    "    #def zeroEnforce(self):\n",
    "    #    if self.rs1 == 0 : self.readData1 == registerRISC(0)\n",
    "    #    if self.rs2 == 0 : self.readData2 == registerRISC(0)\n",
    "\n",
    "        \n",
    "        \n",
    "class exSignals():\n",
    "    def __init__(self):\n",
    "\n",
    "        self.aluIn1 = registerRISC(0)\n",
    "        self.aluIn2 = registerRISC(0)\n",
    "        self.aluOut = registerRISC(0)\n",
    "        self.aluZero = registerRISC(0)\n",
    "        \n",
    "        self.fwdA = 0b00\n",
    "        self.fwdB = 0b00\n",
    "        \n",
    "        self.aluControlIn = 0b0000\n",
    "        \n",
    "        \n",
    "        ####\n",
    "        self.idexFlush = 0\n",
    "        self.idexReset = 0        \n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n",
    "\n",
    "\n",
    "\n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n",
    "    \n",
    "'''\n",
    "class exDev():\n",
    "    def __init__(self, signals, registers):\n",
    "        exAluControl.exec(self, signals, registers)\n",
    "        exALU.exec(self, signals, registers)\n",
    "        muxAB.exec(self, signals, registers)\n",
    "\n",
    "'''\n",
    "\n",
    "class exAluControl(): \n",
    "    @staticmethod\n",
    "    def exec(self):\n",
    "        \n",
    "        #case LW or SW, ALU op = add\n",
    "        if self.registers.idexR.control_ex_aluOp == 0b00 :\n",
    "            self.signals.exSignals.aluControlIn = 0b0010\n",
    "            \n",
    "        #case beq , ALU op = subtract\n",
    "        elif self.registers.idexR.control_ex_aluOp == 0b01:\n",
    "            self.signals.exSignals.aluControlIn = 0b0110\n",
    "\n",
    "        #case r-type add, ALU op = add\n",
    "        elif self.registers.idexR.control_ex_aluOp == 0b10 and \\\n",
    "        self.registers.idexR.func3 == 0b000 and \\\n",
    "        self.registers.idexR.func7bit30 == 0  \\\n",
    "        :\n",
    "            self.signals.exSignals.aluControlIn = 0b0010\n",
    "            print(\"case2\")\n",
    "\n",
    "        #case r-type add, ALU op = sub\n",
    "        elif self.registers.idexR.control_ex_aluOp == 0b10 and \\\n",
    "        self.registers.idexR.func3 == 0b000 and \\\n",
    "        self.registers.idexR.func7bit30 == 1  \\\n",
    "        :\n",
    "            self.signals.exSignals.aluControlIn = 0b0110\n",
    "        \n",
    "        #case r-type and, ALU op = and\n",
    "        elif self.registers.idexR.control_ex_aluOp == 0b10 and \\\n",
    "        self.registers.idexR.func3 == 0b111 and \\\n",
    "        self.registers.idexR.func7bit30 == 0  \\\n",
    "        :\n",
    "            self.signals.exSignals.aluControlIn = 0b0000\n",
    "\n",
    "        #case r-type or, ALU op = or\n",
    "        elif self.registers.idexR.control_ex_aluOp == 0b10 and \\\n",
    "        self.registers.idexR.func3 == 0b111 and \\\n",
    "        self.registers.idexR.func7bit30 == 0  \\\n",
    "        :\n",
    "            self.signals.exSignals.aluControlIn = 0b0001\n",
    "            \n",
    "        #emulate 0 -controls as if it is a beq, the op is add but nothing will be done in other stages\n",
    "        # check here for ALU out if it will cause problems or not, or if we need to put an explicit nop\n",
    "        #  for cases where ALUop is forbidden , like 11\n",
    "        else :\n",
    "            self.signals.exSignals.aluControlIn = 0b0000\n",
    "    \n",
    "    \n",
    "class exForwarder(): \n",
    "    @staticmethod\n",
    "    def exec(self):\n",
    "        if self.registers.exmemR.control_wb_regWrite == 1 \\\n",
    "        and self.registers.exmemR.rd != 0 \\\n",
    "        and (self.registers.exmemR.rd == self.registers.idexR.rs1 ):\n",
    "            self.signals.exSignals.fwdA = 0b10\n",
    "            print (\"A : Ex Hazard\")\n",
    "            \n",
    "        elif self.registers.memwbR.control_wb_regWrite == 1 \\\n",
    "        and self.registers.memwbR.rd != 0 \\\n",
    "        and not (\n",
    "            (self.registers.exmemR.control_wb_regWrite == 1) \\\n",
    "            and (self.registers.exmemR.rd != 0)\n",
    "            and (self.registers.exmemR.rd == self.registers.idexR.rs1)\n",
    "        ) and self.registers.memwbR.rd == self.registers.idexR.rs1         :\n",
    "            self.signals.exSignals.fwdA = 0b01\n",
    "            print (\"A : MEM Hazard\")\n",
    "        else:\n",
    "            self.signals.exSignals.fwdA = 0b00\n",
    "        \n",
    "        if self.registers.exmemR.control_wb_regWrite == 1 \\\n",
    "        and self.registers.exmemR.rd != 0 \\\n",
    "        and (self.registers.exmemR.rd == self.registers.idexR.rs2 ):\n",
    "            self.signals.exSignals.fwdB = 0b10\n",
    "            print (\"B : Ex Hazard\")\n",
    "            \n",
    "        elif self.registers.memwbR.control_wb_regWrite == 1 \\\n",
    "        and self.registers.memwbR.rd != 0 \\\n",
    "        and not (\n",
    "            (self.registers.exmemR.control_wb_regWrite == 1) \\\n",
    "            and (self.registers.exmemR.rd != 0)\n",
    "            and (self.registers.exmemR.rd == self.registers.idexR.rs2)\n",
    "        ) and self.registers.memwbR.rd == self.registers.idexR.rs2         :\n",
    "            self.signals.exSignals.fwdB = 0b01\n",
    "            print (\"B : MEM Hazard\")\n",
    "        else : \n",
    "            self.signals.exSignals.fwdB = 0b00\n",
    "            \n",
    "class muxABC(): \n",
    "    @staticmethod\n",
    "    def exec(self):\n",
    "        self.signals.exSignals.aluIn1 = {0b00 : self.registers.idexR.readData1\n",
    "                                         ,0b10 : self.registers.exmemR.aluOut\n",
    "                                         ,0b01 : self.registers.memwbR.memOut\n",
    "                                        \n",
    "                                        }.get(self.signals.exSignals.fwdA)\n",
    "        \n",
    "        self.signals.exSignals.aluIn2 = {0b00 : self.registers.idexR.readData2\n",
    "                                         ,0b10 : self.registers.exmemR.aluOut\n",
    "                                         ,0b01 : self.registers.memwbR.memOut\n",
    "                                        \n",
    "                                        }.get(self.signals.exSignals.fwdB)\n",
    "        \n",
    "        self.signals.exSignals.aluIn2 = {0b0 : self.signals.exSignals.aluIn2\n",
    "                                         ,0b1 : self.registers.idexR.imm\n",
    "                                        \n",
    "                                        }.get(self.registers.idexR.control_ex_aluSrc)\n",
    "\n",
    "        \n",
    "class exALU():\n",
    "    @staticmethod\n",
    "    def exec(self):\n",
    "        #print(self.signals.exSignals.aluIn1.dataInt)\n",
    "        if self.signals.exSignals.aluControlIn == 0b0010:\n",
    "            self.signals.exSignals.aluOut = self.signals.exSignals.aluIn1 + self.signals.exSignals.aluIn2\n",
    "            #print(\"add\")\n",
    "            \n",
    "        elif self.signals.exSignals.aluControlIn == 0b0110:\n",
    "            self.signals.exSignals.aluOut = self.signals.exSignals.aluIn1 - self.signals.exSignals.aluIn2\n",
    "            self.signals.exSignals.aluZero = 1 if self.signals.exSignals.aluOut.dataInt == 0 else 1\n",
    "            #print(\"sub\")\n",
    "        \n",
    "        elif self.signals.exSignals.aluControlIn == 0b0000:\n",
    "            self.signals.exSignals.aluOut = self.signals.exSignals.aluIn1 & self.signals.exSignals.aluIn2\n",
    "            #print(\"and\")\n",
    "        \n",
    "        elif self.signals.exSignals.aluControlIn == 0b0001:\n",
    "            self.signals.exSignals.aluOut = self.signals.exSignals.aluIn1 | self.signals.exSignals.aluIn2\n",
    "            #print(\"or\")\n",
    "        \n",
    "        else :\n",
    "            self.signals.exSignals.aluOut = 0 ###Test this to indicate nop as well, should we put -ve ?\n",
    "            #print(\"reset\")\n",
    "        \n",
    "        #print(self.signals.exSignals.aluIn1.dataInt)\n",
    "        #return self.signals.exSignals.aluOut\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1359,
   "id": "ca119f6f",
   "metadata": {},
   "outputs": [],
   "source": [
    "class memSignals():\n",
    "    def __init__(self):\n",
    "\n",
    "        self.memReadData= registerRISC(0)\n",
    "        self.pc = 0\n",
    "        \n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n",
    "\n",
    "\n",
    "class exmemR():\n",
    "    def __init__(self, ifSignals):\n",
    "        self.pc = 0\n",
    "        self.rd = 0\n",
    "        \n",
    "        self.control_wb_memtoReg = 0\n",
    "        self.control_wb_regWrite = 0\n",
    "\n",
    "        self.control_mem_memRead = 0 \n",
    "        self.control_mem_memWrite = 0\n",
    "\n",
    "        self.r2Data = registerRISC(0)\n",
    "        self.aluOut = registerRISC(0)\n",
    "        self.aluZero = registerRISC(0)\n",
    "        #self.memOut = registerRISC(0)\n",
    "\n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f7404b87",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 1356,
   "id": "3ab6d483",
   "metadata": {},
   "outputs": [],
   "source": [
    "class wbSignals():\n",
    "    def __init__(self):\n",
    "        #self.pc = 0\n",
    "\n",
    "        self.writeData= registerRISC(0)\n",
    "        #self.rd = 0\n",
    "        #self.Rs= 0 \n",
    "        #self.Rt= 0 \n",
    "        \n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n",
    "\n",
    "\n",
    "class memwbR():\n",
    "    def __init__(self, ifSignals):\n",
    "        self.pc = 0\n",
    "        self.rd = 0\n",
    "        self.control_wb_memtoReg = 0 #For test let it be 1,1,2,3 , 1,0,2,3 , 0,1,2,3 , 0,0,2,3\n",
    "        self.control_wb_regWrite = 0\n",
    "        self.memOut = registerRISC(0)\n",
    "        self.aluOut = registerRISC(0)\n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1357,
   "id": "3ed22bfa",
   "metadata": {},
   "outputs": [],
   "source": [
    "class ifSignals():\n",
    "    def __init__(self):\n",
    "        self.pc = 0\n",
    "        self.pc4 = 0\n",
    "        self.pcn1= 0\n",
    "        self.pcImm = 0\n",
    "        self.pcSrc = 0\n",
    "        \n",
    "        self.pcWrite = 0 ### Initial\n",
    "        self.ifidWrite = 0 ### Initial\n",
    "        \n",
    "        self.ifidFlush = 0\n",
    "        self.ifidControl = 0\n",
    "        self.ifidComparatorOut = 0\n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n",
    "\n",
    "\n",
    "class ifidR():\n",
    "    def __init__(self, ifSignals):\n",
    "        self.pc = 0\n",
    "        self.instruction = registerRISC(data=0)\n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n",
    "\n",
    "        \n",
    "class ifDev():        \n",
    "    def __init__(self,signals):\n",
    "        self.ifMux1 = mux2in (signals.ifSignals.pc4\n",
    "                                , signals.ifSignals.pcImm \n",
    "                                , signals.ifSignals.pcn1\n",
    "                                , signals.ifSignals.pcSrc)\n",
    "        \n",
    "    def __str__(self): #Use the print statement to show all attributes of the register\n",
    "        return f\"{vars(self)}\"\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4d215a47",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3f8c05f7",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f793494c",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
