#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 19 22:36:02 2019
# Process ID: 35016
# Current directory: K:/sola/sobel_hls/solution1/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: K:/sola/sobel_hls/solution1/impl/verilog/vivado.log
# Journal file: K:/sola/sobel_hls/solution1/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Fri Jul 19 22:36:11 2019] Launched synth_1...
Run output will be captured here: K:/sola/sobel_hls/solution1/impl/verilog/project.runs/synth_1/runme.log
[Fri Jul 19 22:36:11 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log sobel_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sobel_filter.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sobel_filter.tcl -notrace
Command: synth_design -top sobel_filter -part xc7z010clg400-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.895 ; gain = 102.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sobel_filter' [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b001000 
	Parameter ap_ST_fsm_state8 bound to: 6'b010000 
	Parameter ap_ST_fsm_state9 bound to: 6'b100000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:85]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_CTRL_BUS_s_axi' [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_ROWS_DATA_0 bound to: 5'b10000 
	Parameter ADDR_ROWS_CTRL bound to: 5'b10100 
	Parameter ADDR_COLS_DATA_0 bound to: 5'b11000 
	Parameter ADDR_COLS_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter_CTRL_BUS_s_axi.v:203]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_CTRL_BUS_s_axi' (1#1) [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_mac_bkb' [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter_mac_bkb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sobel_filter_mac_bkb_DSP48_0' [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter_mac_bkb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_mac_bkb_DSP48_0' (2#1) [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter_mac_bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter_mac_bkb' (3#1) [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter_mac_bkb.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'inter_pix_V_V_0_data_out_reg' and it is trimmed from '32' to '24' bits. [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:512]
INFO: [Synth 8-6155] done synthesizing module 'sobel_filter' (4#1) [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 462.250 ; gain = 153.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 462.250 ; gain = 153.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 462.250 ; gain = 153.613
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.xdc]
Finished Parsing XDC File [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 797.086 ; gain = 1.438
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 797.086 ; gain = 488.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 797.086 ; gain = 488.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 797.086 ; gain = 488.449
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sobel_filter_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sobel_filter_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'inter_pix_V_V_0_payload_B_reg' and it is trimmed from '32' to '24' bits. [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:413]
WARNING: [Synth 8-3936] Found unconnected internal register 'inter_pix_V_V_0_payload_A_reg' and it is trimmed from '32' to '24' bits. [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:407]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sobel_filter_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sobel_filter_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 797.086 ; gain = 488.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sobel_filter 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sobel_filter_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]
WARNING: [Synth 8-6014] Unused sequential element PIXNUM_reg_283_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:388]
WARNING: [Synth 8-6014] Unused sequential element rows_0_data_reg_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:431]
WARNING: [Synth 8-6014] Unused sequential element rows_read_reg_278_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:401]
WARNING: [Synth 8-6014] Unused sequential element cols_0_data_reg_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:394]
WARNING: [Synth 8-6014] Unused sequential element cols_read_reg_273_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:400]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:388]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:388]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP PIXNUM_fu_118_p2, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: register B is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: register A is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: register A is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: Generating DSP PIXNUM_reg_283_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register B is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: register B is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: register A is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: register A is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: register PIXNUM_reg_283_reg is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: Generating DSP PIXNUM_fu_118_p2, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: register B is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: register A is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: register A is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_fu_118_p2.
DSP Report: Generating DSP PIXNUM_reg_283_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register B is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: register B is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: register A is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: register A is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: register PIXNUM_reg_283_reg is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_reg_283_reg.
DSP Report: Generating DSP sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p, operation Mode is: (C:0x80)+A*(B:0x19).
DSP Report: operator sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p is absorbed into DSP sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p.
DSP Report: operator sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/m is absorbed into DSP sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p.
WARNING: [Synth 8-3917] design sobel_filter has port s_axi_CTRL_BUS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design sobel_filter has port s_axi_CTRL_BUS_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design sobel_filter has port s_axi_CTRL_BUS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design sobel_filter has port s_axi_CTRL_BUS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[31]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[30]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[29]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[28]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[27]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[26]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[25]
WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[24]
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[0]' (FDE) to 'out_pix_V_V_1_payload_B_reg[8]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[0]' (FDE) to 'out_pix_V_V_1_payload_A_reg[8]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[1]' (FDE) to 'out_pix_V_V_1_payload_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[1]' (FDE) to 'out_pix_V_V_1_payload_A_reg[9]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[2]' (FDE) to 'out_pix_V_V_1_payload_B_reg[10]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[2]' (FDE) to 'out_pix_V_V_1_payload_A_reg[10]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[3]' (FDE) to 'out_pix_V_V_1_payload_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[3]' (FDE) to 'out_pix_V_V_1_payload_A_reg[11]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[4]' (FDE) to 'out_pix_V_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[4]' (FDE) to 'out_pix_V_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[5]' (FDE) to 'out_pix_V_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[5]' (FDE) to 'out_pix_V_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[6]' (FDE) to 'out_pix_V_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[6]' (FDE) to 'out_pix_V_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[7]' (FDE) to 'out_pix_V_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[7]' (FDE) to 'out_pix_V_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[8]' (FDE) to 'out_pix_V_V_1_payload_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[8]' (FDE) to 'out_pix_V_V_1_payload_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[9]' (FDE) to 'out_pix_V_V_1_payload_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[9]' (FDE) to 'out_pix_V_V_1_payload_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[10]' (FDE) to 'out_pix_V_V_1_payload_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[10]' (FDE) to 'out_pix_V_V_1_payload_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[11]' (FDE) to 'out_pix_V_V_1_payload_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[11]' (FDE) to 'out_pix_V_V_1_payload_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[12]' (FDE) to 'out_pix_V_V_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[12]' (FDE) to 'out_pix_V_V_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[13]' (FDE) to 'out_pix_V_V_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[13]' (FDE) to 'out_pix_V_V_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[14]' (FDE) to 'out_pix_V_V_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[14]' (FDE) to 'out_pix_V_V_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[15]' (FDE) to 'out_pix_V_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[15]' (FDE) to 'out_pix_V_V_1_payload_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[24]' (FDSE) to 'out_pix_V_V_1_payload_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[24]' (FDSE) to 'out_pix_V_V_1_payload_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[25]' (FDSE) to 'out_pix_V_V_1_payload_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[25]' (FDSE) to 'out_pix_V_V_1_payload_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[26]' (FDSE) to 'out_pix_V_V_1_payload_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[26]' (FDSE) to 'out_pix_V_V_1_payload_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[27]' (FDSE) to 'out_pix_V_V_1_payload_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[27]' (FDSE) to 'out_pix_V_V_1_payload_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[28]' (FDSE) to 'out_pix_V_V_1_payload_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[28]' (FDSE) to 'out_pix_V_V_1_payload_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[29]' (FDSE) to 'out_pix_V_V_1_payload_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[29]' (FDSE) to 'out_pix_V_V_1_payload_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_B_reg[30]' (FDSE) to 'out_pix_V_V_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_pix_V_V_1_payload_A_reg[30]' (FDSE) to 'out_pix_V_V_1_payload_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\out_pix_V_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\out_pix_V_V_1_payload_A_reg[31] )
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[47]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[46]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[45]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[44]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[43]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[42]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[41]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[40]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[39]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[38]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[37]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[36]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[35]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[34]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[33]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[32]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[31]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[30]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[29]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[28]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[27]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[26]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[25]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[24]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[23]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[22]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[21]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[20]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[19]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[18]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[17]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[16]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[15]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[47]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[46]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[45]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[44]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[43]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[42]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[41]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[40]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[39]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[38]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[37]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[36]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[35]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[34]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[33]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[32]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[31]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[30]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[29]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[28]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[27]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[26]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[25]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[24]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[23]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[22]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[21]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[20]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[19]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[18]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[17]__0) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (out_pix_V_V_1_payload_A_reg[31]) is unused and will be removed from module sobel_filter.
WARNING: [Synth 8-3332] Sequential element (out_pix_V_V_1_payload_B_reg[31]) is unused and will be removed from module sobel_filter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 797.086 ; gain = 488.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel_filter                 | A''*B''             | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|sobel_filter                 | (PCIN>>17)+A''*B''  | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|sobel_filter                 | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|sobel_filter                 | (PCIN>>17)+A''*B''  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|sobel_filter_mac_bkb_DSP48_0 | (C:0x80)+A*(B:0x19) | 9      | 6      | 9      | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 857.371 ; gain = 548.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 869.223 ; gain = 560.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 880.461 ; gain = 571.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    23|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |     3|
|6     |LUT2      |    28|
|7     |LUT3      |   109|
|8     |LUT4      |    48|
|9     |LUT5      |    18|
|10    |LUT6      |    72|
|11    |FDRE      |   256|
|12    |FDSE      |     3|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   564|
|2     |  sobel_filter_CTRL_BUS_s_axi_U    |sobel_filter_CTRL_BUS_s_axi  |   248|
|3     |  sobel_filter_mac_bkb_U1          |sobel_filter_mac_bkb         |    42|
|4     |    sobel_filter_mac_bkb_DSP48_0_U |sobel_filter_mac_bkb_DSP48_0 |    42|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 880.461 ; gain = 236.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 880.461 ; gain = 571.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 880.461 ; gain = 584.793
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'K:/sola/sobel_hls/solution1/impl/verilog/project.runs/synth_1/sobel_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sobel_filter_utilization_synth.rpt -pb sobel_filter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 880.461 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 22:37:14 2019...
[Fri Jul 19 22:37:17 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:05 . Memory (MB): peak = 315.629 ; gain = 2.441
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.xdc]
Finished Parsing XDC File [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 628.453 ; gain = 312.824
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 628.453 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1108.852 ; gain = 480.398
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Jul 19 22:37:41 2019] Launched impl_1...
Run output will be captured here: K:/sola/sobel_hls/solution1/impl/verilog/project.runs/impl_1/runme.log
[Fri Jul 19 22:37:41 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log sobel_filter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sobel_filter.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sobel_filter.tcl -notrace
Command: open_checkpoint K:/sola/sobel_hls/solution1/impl/verilog/project.runs/impl_1/sobel_filter.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 242.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.566 ; gain = 867.832
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.861 . Memory (MB): peak = 1107.379 ; gain = 0.813

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: eb8ee846

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1107.379 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: eb8ee846

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1107.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11b8c2b7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1107.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 812d024f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1107.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 812d024f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 1107.379 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18971b144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1107.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18971b144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1107.379 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1107.379 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18971b144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 1107.379 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18971b144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1107.379 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18971b144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1107.379 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'K:/sola/sobel_hls/solution1/impl/verilog/project.runs/impl_1/sobel_filter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sobel_filter_drc_opted.rpt -pb sobel_filter_drc_opted.pb -rpx sobel_filter_drc_opted.rpx
Command: report_drc -file sobel_filter_drc_opted.rpt -pb sobel_filter_drc_opted.pb -rpx sobel_filter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Xilinx_201802/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file K:/sola/sobel_hls/solution1/impl/verilog/project.runs/impl_1/sobel_filter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1139.430 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: af5be183

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1139.430 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1139.430 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 69a7a82a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 1139.430 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a27282f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a27282f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1143.402 ; gain = 3.973
Phase 1 Placer Initialization | Checksum: a27282f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b9fcf8de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1143.402 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e149717e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.402 ; gain = 3.973
Phase 2 Global Placement | Checksum: dfff2302

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dfff2302

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1563276f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e4907263

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e4907263

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 184755321

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 136675714

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 136675714

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.402 ; gain = 3.973
Phase 3 Detail Placement | Checksum: 136675714

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.402 ; gain = 3.973

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13631476b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13631476b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.078 ; gain = 5.648
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.539. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2367fcf1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.078 ; gain = 5.648
Phase 4.1 Post Commit Optimization | Checksum: 2367fcf1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.078 ; gain = 5.648

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2367fcf1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.078 ; gain = 5.648

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2367fcf1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.078 ; gain = 5.648

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22fdaa61c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.078 ; gain = 5.648
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22fdaa61c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.078 ; gain = 5.648
Ending Placer Task | Checksum: 1675d3d44

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1145.078 ; gain = 5.648
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1145.078 ; gain = 10.020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1156.074 ; gain = 10.996
INFO: [Common 17-1381] The checkpoint 'K:/sola/sobel_hls/solution1/impl/verilog/project.runs/impl_1/sobel_filter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sobel_filter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1156.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sobel_filter_utilization_placed.rpt -pb sobel_filter_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1156.074 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sobel_filter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1156.074 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1162.410 ; gain = 6.336
INFO: [Common 17-1381] The checkpoint 'K:/sola/sobel_hls/solution1/impl/verilog/project.runs/impl_1/sobel_filter_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c48d55a2 ConstDB: 0 ShapeSum: a2cfe7a2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_pix_V_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_pix_V_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inter_pix_V_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inter_pix_V_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CTRL_BUS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CTRL_BUS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1507c3c79

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1217.629 ; gain = 55.219
Post Restoration Checksum: NetGraph: c7c402eb NumContArr: 88b8398e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1507c3c79

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1217.629 ; gain = 55.219

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1507c3c79

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.625 ; gain = 61.215

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1507c3c79

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.625 ; gain = 61.215
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8da655f0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1224.160 ; gain = 61.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.568  | TNS=0.000  | WHS=0.141  | THS=0.000  |

Phase 2 Router Initialization | Checksum: e4c57348

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1225.316 ; gain = 62.906

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bfdd9014

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1225.352 ; gain = 62.941

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.689  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dac367dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.367 ; gain = 62.957
Phase 4 Rip-up And Reroute | Checksum: 1dac367dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.367 ; gain = 62.957

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1dac367dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.367 ; gain = 62.957

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dac367dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.367 ; gain = 62.957
Phase 5 Delay and Skew Optimization | Checksum: 1dac367dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.367 ; gain = 62.957

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1060f32d4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.367 ; gain = 62.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.689  | TNS=0.000  | WHS=0.150  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1060f32d4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.367 ; gain = 62.957
Phase 6 Post Hold Fix | Checksum: 1060f32d4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.367 ; gain = 62.957

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.142736 %
  Global Horizontal Routing Utilization  = 0.182215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12c958195

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1225.367 ; gain = 62.957

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12c958195

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.656 ; gain = 65.246

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 4e3425c2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.656 ; gain = 65.246

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.689  | TNS=0.000  | WHS=0.150  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 4e3425c2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.656 ; gain = 65.246
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1227.656 ; gain = 65.246

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1227.656 ; gain = 65.246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1229.148 ; gain = 1.492
INFO: [Common 17-1381] The checkpoint 'K:/sola/sobel_hls/solution1/impl/verilog/project.runs/impl_1/sobel_filter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sobel_filter_drc_routed.rpt -pb sobel_filter_drc_routed.pb -rpx sobel_filter_drc_routed.rpx
Command: report_drc -file sobel_filter_drc_routed.rpt -pb sobel_filter_drc_routed.pb -rpx sobel_filter_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file K:/sola/sobel_hls/solution1/impl/verilog/project.runs/impl_1/sobel_filter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sobel_filter_methodology_drc_routed.rpt -pb sobel_filter_methodology_drc_routed.pb -rpx sobel_filter_methodology_drc_routed.rpx
Command: report_methodology -file sobel_filter_methodology_drc_routed.rpt -pb sobel_filter_methodology_drc_routed.pb -rpx sobel_filter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file K:/sola/sobel_hls/solution1/impl/verilog/project.runs/impl_1/sobel_filter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sobel_filter_power_routed.rpt -pb sobel_filter_power_summary_routed.pb -rpx sobel_filter_power_routed.rpx
Command: report_power -file sobel_filter_power_routed.rpt -pb sobel_filter_power_summary_routed.pb -rpx sobel_filter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sobel_filter_route_status.rpt -pb sobel_filter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sobel_filter_timing_summary_routed.rpt -pb sobel_filter_timing_summary_routed.pb -rpx sobel_filter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sobel_filter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file sobel_filter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sobel_filter_bus_skew_routed.rpt -pb sobel_filter_bus_skew_routed.pb -rpx sobel_filter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 22:39:03 2019...
[Fri Jul 19 22:39:07 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:26 . Memory (MB): peak = 1128.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1263.805 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1263.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1263.805 ; gain = 0.000


Implementation tool: Xilinx Vivado v.2018.2
Project:             sobel_hls
Solution:            solution1
Device target:       xc7z010clg400-1
Report date:         Fri Jul 19 22:39:08 +0800 2019

#=== Post-Implementation Resource usage ===
SLICE:           85
LUT:            210
FF:             257
DSP:              4
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    10.153
CP achieved post-implementation:    9.309
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Jul 19 22:39:08 2019...
