<stg><name>matrixmul_3_Pipeline_loop1_loop2</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln142 = store i4 0, i4 %row

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln142 = store i4 0, i4 %col

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %loop3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
loop3:0 %indvar_flatten13_load = load i7 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop3:1 %icmp_ln167 = icmp_eq  i7 %indvar_flatten13_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop3:2 %add_ln167_1 = add i7 %indvar_flatten13_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln167_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop3:3 %br_ln167 = br i1 %icmp_ln167, void %for.inc54, void %for.body62.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54:66 %store_ln167 = store i7 %add_ln167_1, i7 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc54:0 %col_load = load i4 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc54:1 %row_load = load i4 %row

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc54:2 %add_ln167 = add i4 %row_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc54:5 %icmp_ln168 = icmp_eq  i4 %col_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc54:6 %select_ln142 = select i1 %icmp_ln168, i4 0, i4 %col_load

]]></Node>
<StgValue><ssdm name="select_ln142"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc54:7 %select_ln167 = select i1 %icmp_ln168, i4 %add_ln167, i4 %row_load

]]></Node>
<StgValue><ssdm name="select_ln167"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="4">
<![CDATA[
for.inc54:8 %trunc_ln167 = trunc i4 %select_ln167

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
for.inc54:9 %zext_ln167 = zext i4 %select_ln167

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc54:10 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln167, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:19 %input_A_4_addr = getelementptr i32 %input_A_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_4_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:20 %input_A_4_load = load i3 %input_A_4_addr

]]></Node>
<StgValue><ssdm name="input_A_4_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:21 %input_A_5_addr = getelementptr i32 %input_A_5, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_5_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:22 %input_A_5_load = load i3 %input_A_5_addr

]]></Node>
<StgValue><ssdm name="input_A_5_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:23 %input_A_6_addr = getelementptr i32 %input_A_6, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_6_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:24 %input_A_6_load = load i3 %input_A_6_addr

]]></Node>
<StgValue><ssdm name="input_A_6_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:25 %input_A_7_addr = getelementptr i32 %input_A_7, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_7_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:26 %input_A_7_load = load i3 %input_A_7_addr

]]></Node>
<StgValue><ssdm name="input_A_7_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="4">
<![CDATA[
for.inc54:27 %zext_ln168 = zext i4 %select_ln142

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="4">
<![CDATA[
for.inc54:28 %zext_ln176 = zext i4 %select_ln142

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc54:29 %add_ln176 = add i6 %tmp_1, i6 %zext_ln176

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:41 %input_B_4_addr = getelementptr i32 %input_B_4, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:42 %input_B_4_load = load i3 %input_B_4_addr

]]></Node>
<StgValue><ssdm name="input_B_4_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:43 %input_B_5_addr = getelementptr i32 %input_B_5, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:44 %input_B_5_load = load i3 %input_B_5_addr

]]></Node>
<StgValue><ssdm name="input_B_5_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:45 %input_B_6_addr = getelementptr i32 %input_B_6, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_6_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:46 %input_B_6_load = load i3 %input_B_6_addr

]]></Node>
<StgValue><ssdm name="input_B_6_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:47 %input_B_7_addr = getelementptr i32 %input_B_7, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_7_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:48 %input_B_7_load = load i3 %input_B_7_addr

]]></Node>
<StgValue><ssdm name="input_B_7_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc54:65 %add_ln168 = add i4 %select_ln142, i4 1

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54:67 %store_ln142 = store i4 %select_ln167, i4 %row

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54:68 %store_ln142 = store i4 %add_ln168, i4 %col

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:11 %input_A_addr = getelementptr i32 %input_A, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:12 %input_A_load = load i3 %input_A_addr

]]></Node>
<StgValue><ssdm name="input_A_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:13 %input_A_1_addr = getelementptr i32 %input_A_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_1_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:14 %input_A_1_load = load i3 %input_A_1_addr

]]></Node>
<StgValue><ssdm name="input_A_1_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:15 %input_A_2_addr = getelementptr i32 %input_A_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:16 %input_A_2_load = load i3 %input_A_2_addr

]]></Node>
<StgValue><ssdm name="input_A_2_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:17 %input_A_3_addr = getelementptr i32 %input_A_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:18 %input_A_3_load = load i3 %input_A_3_addr

]]></Node>
<StgValue><ssdm name="input_A_3_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:20 %input_A_4_load = load i3 %input_A_4_addr

]]></Node>
<StgValue><ssdm name="input_A_4_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:22 %input_A_5_load = load i3 %input_A_5_addr

]]></Node>
<StgValue><ssdm name="input_A_5_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:24 %input_A_6_load = load i3 %input_A_6_addr

]]></Node>
<StgValue><ssdm name="input_A_6_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:26 %input_A_7_load = load i3 %input_A_7_addr

]]></Node>
<StgValue><ssdm name="input_A_7_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:33 %input_B_addr = getelementptr i32 %input_B, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:34 %input_B_load = load i3 %input_B_addr

]]></Node>
<StgValue><ssdm name="input_B_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:35 %input_B_1_addr = getelementptr i32 %input_B_1, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:36 %input_B_1_load = load i3 %input_B_1_addr

]]></Node>
<StgValue><ssdm name="input_B_1_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:37 %input_B_2_addr = getelementptr i32 %input_B_2, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:38 %input_B_2_load = load i3 %input_B_2_addr

]]></Node>
<StgValue><ssdm name="input_B_2_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:39 %input_B_3_addr = getelementptr i32 %input_B_3, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_3_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:40 %input_B_3_load = load i3 %input_B_3_addr

]]></Node>
<StgValue><ssdm name="input_B_3_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:42 %input_B_4_load = load i3 %input_B_4_addr

]]></Node>
<StgValue><ssdm name="input_B_4_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:44 %input_B_5_load = load i3 %input_B_5_addr

]]></Node>
<StgValue><ssdm name="input_B_5_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:46 %input_B_6_load = load i3 %input_B_6_addr

]]></Node>
<StgValue><ssdm name="input_B_6_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:48 %input_B_7_load = load i3 %input_B_7_addr

]]></Node>
<StgValue><ssdm name="input_B_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:12 %input_A_load = load i3 %input_A_addr

]]></Node>
<StgValue><ssdm name="input_A_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:14 %input_A_1_load = load i3 %input_A_1_addr

]]></Node>
<StgValue><ssdm name="input_A_1_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:16 %input_A_2_load = load i3 %input_A_2_addr

]]></Node>
<StgValue><ssdm name="input_A_2_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:18 %input_A_3_load = load i3 %input_A_3_addr

]]></Node>
<StgValue><ssdm name="input_A_3_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:34 %input_B_load = load i3 %input_B_addr

]]></Node>
<StgValue><ssdm name="input_B_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:36 %input_B_1_load = load i3 %input_B_1_addr

]]></Node>
<StgValue><ssdm name="input_B_1_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:38 %input_B_2_load = load i3 %input_B_2_addr

]]></Node>
<StgValue><ssdm name="input_B_2_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:40 %input_B_3_load = load i3 %input_B_3_addr

]]></Node>
<StgValue><ssdm name="input_B_3_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:49 %mul_ln174 = mul i32 %input_B_7_load, i32 %input_A_7_load

]]></Node>
<StgValue><ssdm name="mul_ln174"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:51 %mul_ln174_2 = mul i32 %input_B_6_load, i32 %input_A_6_load

]]></Node>
<StgValue><ssdm name="mul_ln174_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:52 %mul_ln174_3 = mul i32 %input_B_4_load, i32 %input_A_4_load

]]></Node>
<StgValue><ssdm name="mul_ln174_3"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:54 %mul_ln174_5 = mul i32 %input_B_5_load, i32 %input_A_5_load

]]></Node>
<StgValue><ssdm name="mul_ln174_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="90" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:49 %mul_ln174 = mul i32 %input_B_7_load, i32 %input_A_7_load

]]></Node>
<StgValue><ssdm name="mul_ln174"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:50 %mul_ln174_1 = mul i32 %input_B_load, i32 %input_A_load

]]></Node>
<StgValue><ssdm name="mul_ln174_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:51 %mul_ln174_2 = mul i32 %input_B_6_load, i32 %input_A_6_load

]]></Node>
<StgValue><ssdm name="mul_ln174_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:52 %mul_ln174_3 = mul i32 %input_B_4_load, i32 %input_A_4_load

]]></Node>
<StgValue><ssdm name="mul_ln174_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:53 %mul_ln174_4 = mul i32 %input_B_3_load, i32 %input_A_3_load

]]></Node>
<StgValue><ssdm name="mul_ln174_4"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:54 %mul_ln174_5 = mul i32 %input_B_5_load, i32 %input_A_5_load

]]></Node>
<StgValue><ssdm name="mul_ln174_5"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:55 %mul_ln174_6 = mul i32 %input_B_1_load, i32 %input_A_1_load

]]></Node>
<StgValue><ssdm name="mul_ln174_6"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:56 %mul_ln174_7 = mul i32 %input_B_2_load, i32 %input_A_2_load

]]></Node>
<StgValue><ssdm name="mul_ln174_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="98" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:50 %mul_ln174_1 = mul i32 %input_B_load, i32 %input_A_load

]]></Node>
<StgValue><ssdm name="mul_ln174_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:53 %mul_ln174_4 = mul i32 %input_B_3_load, i32 %input_A_3_load

]]></Node>
<StgValue><ssdm name="mul_ln174_4"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:55 %mul_ln174_6 = mul i32 %input_B_1_load, i32 %input_A_1_load

]]></Node>
<StgValue><ssdm name="mul_ln174_6"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:56 %mul_ln174_7 = mul i32 %input_B_2_load, i32 %input_A_2_load

]]></Node>
<StgValue><ssdm name="mul_ln174_7"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:60 %add_ln174_3 = add i32 %mul_ln174_3, i32 %mul_ln174_5

]]></Node>
<StgValue><ssdm name="add_ln174_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:61 %add_ln174_4 = add i32 %mul_ln174_2, i32 %mul_ln174

]]></Node>
<StgValue><ssdm name="add_ln174_4"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:62 %add_ln174_5 = add i32 %add_ln174_4, i32 %add_ln174_3

]]></Node>
<StgValue><ssdm name="add_ln174_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="105" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:57 %add_ln174 = add i32 %mul_ln174_6, i32 %mul_ln174_1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:58 %add_ln174_1 = add i32 %mul_ln174_7, i32 %mul_ln174_4

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:59 %add_ln174_2 = add i32 %add_ln174_1, i32 %add_ln174

]]></Node>
<StgValue><ssdm name="add_ln174_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:63 %res = add i32 %add_ln174_5, i32 %add_ln174_2

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
for.body62.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc54:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop1_loop2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc54:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
for.inc54:30 %zext_ln176_1 = zext i6 %add_ln176

]]></Node>
<StgValue><ssdm name="zext_ln176_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:31 %output_C_addr = getelementptr i32 %output_C, i64 0, i64 %zext_ln176_1

]]></Node>
<StgValue><ssdm name="output_C_addr"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc54:32 %specpipeline_ln170 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln170"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc54:64 %store_ln176 = store i32 %res, i6 %output_C_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.inc54:69 %br_ln168 = br void %loop3

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="138" name="input_A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="input_A_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="input_A_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="input_A_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="input_A_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="input_A_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="input_A_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="input_A_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="output_C" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="input_B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="input_B_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="input_B_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="input_B_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="input_B_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_B_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="input_B_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_B_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="input_B_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_B_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="input_B_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_B_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="156" from="StgValue_155" to="col" fromId="155" toId="11">
</dataflow>
<dataflow id="157" from="StgValue_155" to="row" fromId="155" toId="12">
</dataflow>
<dataflow id="158" from="StgValue_155" to="indvar_flatten13" fromId="155" toId="13">
</dataflow>
<dataflow id="160" from="StgValue_159" to="store_ln0" fromId="159" toId="14">
</dataflow>
<dataflow id="161" from="indvar_flatten13" to="store_ln0" fromId="13" toId="14">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln142" fromId="162" toId="15">
</dataflow>
<dataflow id="164" from="row" to="store_ln142" fromId="12" toId="15">
</dataflow>
<dataflow id="165" from="StgValue_162" to="store_ln142" fromId="162" toId="16">
</dataflow>
<dataflow id="166" from="col" to="store_ln142" fromId="11" toId="16">
</dataflow>
<dataflow id="167" from="indvar_flatten13" to="indvar_flatten13_load" fromId="13" toId="18">
</dataflow>
<dataflow id="168" from="indvar_flatten13_load" to="icmp_ln167" fromId="18" toId="19">
</dataflow>
<dataflow id="170" from="StgValue_169" to="icmp_ln167" fromId="169" toId="19">
</dataflow>
<dataflow id="171" from="indvar_flatten13_load" to="add_ln167_1" fromId="18" toId="20">
</dataflow>
<dataflow id="173" from="StgValue_172" to="add_ln167_1" fromId="172" toId="20">
</dataflow>
<dataflow id="174" from="icmp_ln167" to="br_ln167" fromId="19" toId="21">
</dataflow>
<dataflow id="175" from="add_ln167_1" to="store_ln167" fromId="20" toId="22">
</dataflow>
<dataflow id="176" from="indvar_flatten13" to="store_ln167" fromId="13" toId="22">
</dataflow>
<dataflow id="177" from="col" to="col_load" fromId="11" toId="23">
</dataflow>
<dataflow id="178" from="row" to="row_load" fromId="12" toId="24">
</dataflow>
<dataflow id="179" from="row_load" to="add_ln167" fromId="24" toId="25">
</dataflow>
<dataflow id="181" from="StgValue_180" to="add_ln167" fromId="180" toId="25">
</dataflow>
<dataflow id="182" from="col_load" to="icmp_ln168" fromId="23" toId="26">
</dataflow>
<dataflow id="184" from="StgValue_183" to="icmp_ln168" fromId="183" toId="26">
</dataflow>
<dataflow id="185" from="icmp_ln168" to="select_ln142" fromId="26" toId="27">
</dataflow>
<dataflow id="186" from="StgValue_162" to="select_ln142" fromId="162" toId="27">
</dataflow>
<dataflow id="187" from="col_load" to="select_ln142" fromId="23" toId="27">
</dataflow>
<dataflow id="188" from="icmp_ln168" to="select_ln167" fromId="26" toId="28">
</dataflow>
<dataflow id="189" from="add_ln167" to="select_ln167" fromId="25" toId="28">
</dataflow>
<dataflow id="190" from="row_load" to="select_ln167" fromId="24" toId="28">
</dataflow>
<dataflow id="191" from="select_ln167" to="trunc_ln167" fromId="28" toId="29">
</dataflow>
<dataflow id="192" from="select_ln167" to="zext_ln167" fromId="28" toId="30">
</dataflow>
<dataflow id="194" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_1" fromId="193" toId="31">
</dataflow>
<dataflow id="195" from="trunc_ln167" to="tmp_1" fromId="29" toId="31">
</dataflow>
<dataflow id="197" from="StgValue_196" to="tmp_1" fromId="196" toId="31">
</dataflow>
<dataflow id="198" from="input_A_4" to="input_A_4_addr" fromId="142" toId="32">
</dataflow>
<dataflow id="200" from="StgValue_199" to="input_A_4_addr" fromId="199" toId="32">
</dataflow>
<dataflow id="201" from="zext_ln167" to="input_A_4_addr" fromId="30" toId="32">
</dataflow>
<dataflow id="202" from="input_A_4_addr" to="input_A_4_load" fromId="32" toId="33">
</dataflow>
<dataflow id="203" from="input_A_5" to="input_A_5_addr" fromId="143" toId="34">
</dataflow>
<dataflow id="204" from="StgValue_199" to="input_A_5_addr" fromId="199" toId="34">
</dataflow>
<dataflow id="205" from="zext_ln167" to="input_A_5_addr" fromId="30" toId="34">
</dataflow>
<dataflow id="206" from="input_A_5_addr" to="input_A_5_load" fromId="34" toId="35">
</dataflow>
<dataflow id="207" from="input_A_6" to="input_A_6_addr" fromId="144" toId="36">
</dataflow>
<dataflow id="208" from="StgValue_199" to="input_A_6_addr" fromId="199" toId="36">
</dataflow>
<dataflow id="209" from="zext_ln167" to="input_A_6_addr" fromId="30" toId="36">
</dataflow>
<dataflow id="210" from="input_A_6_addr" to="input_A_6_load" fromId="36" toId="37">
</dataflow>
<dataflow id="211" from="input_A_7" to="input_A_7_addr" fromId="145" toId="38">
</dataflow>
<dataflow id="212" from="StgValue_199" to="input_A_7_addr" fromId="199" toId="38">
</dataflow>
<dataflow id="213" from="zext_ln167" to="input_A_7_addr" fromId="30" toId="38">
</dataflow>
<dataflow id="214" from="input_A_7_addr" to="input_A_7_load" fromId="38" toId="39">
</dataflow>
<dataflow id="215" from="select_ln142" to="zext_ln168" fromId="27" toId="40">
</dataflow>
<dataflow id="216" from="select_ln142" to="zext_ln176" fromId="27" toId="41">
</dataflow>
<dataflow id="217" from="tmp_1" to="add_ln176" fromId="31" toId="42">
</dataflow>
<dataflow id="218" from="zext_ln176" to="add_ln176" fromId="41" toId="42">
</dataflow>
<dataflow id="219" from="input_B_4" to="input_B_4_addr" fromId="151" toId="43">
</dataflow>
<dataflow id="220" from="StgValue_199" to="input_B_4_addr" fromId="199" toId="43">
</dataflow>
<dataflow id="221" from="zext_ln168" to="input_B_4_addr" fromId="40" toId="43">
</dataflow>
<dataflow id="222" from="input_B_4_addr" to="input_B_4_load" fromId="43" toId="44">
</dataflow>
<dataflow id="223" from="input_B_5" to="input_B_5_addr" fromId="152" toId="45">
</dataflow>
<dataflow id="224" from="StgValue_199" to="input_B_5_addr" fromId="199" toId="45">
</dataflow>
<dataflow id="225" from="zext_ln168" to="input_B_5_addr" fromId="40" toId="45">
</dataflow>
<dataflow id="226" from="input_B_5_addr" to="input_B_5_load" fromId="45" toId="46">
</dataflow>
<dataflow id="227" from="input_B_6" to="input_B_6_addr" fromId="153" toId="47">
</dataflow>
<dataflow id="228" from="StgValue_199" to="input_B_6_addr" fromId="199" toId="47">
</dataflow>
<dataflow id="229" from="zext_ln168" to="input_B_6_addr" fromId="40" toId="47">
</dataflow>
<dataflow id="230" from="input_B_6_addr" to="input_B_6_load" fromId="47" toId="48">
</dataflow>
<dataflow id="231" from="input_B_7" to="input_B_7_addr" fromId="154" toId="49">
</dataflow>
<dataflow id="232" from="StgValue_199" to="input_B_7_addr" fromId="199" toId="49">
</dataflow>
<dataflow id="233" from="zext_ln168" to="input_B_7_addr" fromId="40" toId="49">
</dataflow>
<dataflow id="234" from="input_B_7_addr" to="input_B_7_load" fromId="49" toId="50">
</dataflow>
<dataflow id="235" from="select_ln142" to="add_ln168" fromId="27" toId="51">
</dataflow>
<dataflow id="236" from="StgValue_180" to="add_ln168" fromId="180" toId="51">
</dataflow>
<dataflow id="237" from="select_ln167" to="store_ln142" fromId="28" toId="52">
</dataflow>
<dataflow id="238" from="row" to="store_ln142" fromId="12" toId="52">
</dataflow>
<dataflow id="239" from="add_ln168" to="store_ln142" fromId="51" toId="53">
</dataflow>
<dataflow id="240" from="col" to="store_ln142" fromId="11" toId="53">
</dataflow>
<dataflow id="241" from="input_A" to="input_A_addr" fromId="138" toId="54">
</dataflow>
<dataflow id="242" from="StgValue_199" to="input_A_addr" fromId="199" toId="54">
</dataflow>
<dataflow id="243" from="zext_ln167" to="input_A_addr" fromId="30" toId="54">
</dataflow>
<dataflow id="244" from="input_A_addr" to="input_A_load" fromId="54" toId="55">
</dataflow>
<dataflow id="245" from="input_A_1" to="input_A_1_addr" fromId="139" toId="56">
</dataflow>
<dataflow id="246" from="StgValue_199" to="input_A_1_addr" fromId="199" toId="56">
</dataflow>
<dataflow id="247" from="zext_ln167" to="input_A_1_addr" fromId="30" toId="56">
</dataflow>
<dataflow id="248" from="input_A_1_addr" to="input_A_1_load" fromId="56" toId="57">
</dataflow>
<dataflow id="249" from="input_A_2" to="input_A_2_addr" fromId="140" toId="58">
</dataflow>
<dataflow id="250" from="StgValue_199" to="input_A_2_addr" fromId="199" toId="58">
</dataflow>
<dataflow id="251" from="zext_ln167" to="input_A_2_addr" fromId="30" toId="58">
</dataflow>
<dataflow id="252" from="input_A_2_addr" to="input_A_2_load" fromId="58" toId="59">
</dataflow>
<dataflow id="253" from="input_A_3" to="input_A_3_addr" fromId="141" toId="60">
</dataflow>
<dataflow id="254" from="StgValue_199" to="input_A_3_addr" fromId="199" toId="60">
</dataflow>
<dataflow id="255" from="zext_ln167" to="input_A_3_addr" fromId="30" toId="60">
</dataflow>
<dataflow id="256" from="input_A_3_addr" to="input_A_3_load" fromId="60" toId="61">
</dataflow>
<dataflow id="257" from="input_A_4_addr" to="input_A_4_load" fromId="32" toId="62">
</dataflow>
<dataflow id="258" from="input_A_5_addr" to="input_A_5_load" fromId="34" toId="63">
</dataflow>
<dataflow id="259" from="input_A_6_addr" to="input_A_6_load" fromId="36" toId="64">
</dataflow>
<dataflow id="260" from="input_A_7_addr" to="input_A_7_load" fromId="38" toId="65">
</dataflow>
<dataflow id="261" from="input_B" to="input_B_addr" fromId="147" toId="66">
</dataflow>
<dataflow id="262" from="StgValue_199" to="input_B_addr" fromId="199" toId="66">
</dataflow>
<dataflow id="263" from="zext_ln168" to="input_B_addr" fromId="40" toId="66">
</dataflow>
<dataflow id="264" from="input_B_addr" to="input_B_load" fromId="66" toId="67">
</dataflow>
<dataflow id="265" from="input_B_1" to="input_B_1_addr" fromId="148" toId="68">
</dataflow>
<dataflow id="266" from="StgValue_199" to="input_B_1_addr" fromId="199" toId="68">
</dataflow>
<dataflow id="267" from="zext_ln168" to="input_B_1_addr" fromId="40" toId="68">
</dataflow>
<dataflow id="268" from="input_B_1_addr" to="input_B_1_load" fromId="68" toId="69">
</dataflow>
<dataflow id="269" from="input_B_2" to="input_B_2_addr" fromId="149" toId="70">
</dataflow>
<dataflow id="270" from="StgValue_199" to="input_B_2_addr" fromId="199" toId="70">
</dataflow>
<dataflow id="271" from="zext_ln168" to="input_B_2_addr" fromId="40" toId="70">
</dataflow>
<dataflow id="272" from="input_B_2_addr" to="input_B_2_load" fromId="70" toId="71">
</dataflow>
<dataflow id="273" from="input_B_3" to="input_B_3_addr" fromId="150" toId="72">
</dataflow>
<dataflow id="274" from="StgValue_199" to="input_B_3_addr" fromId="199" toId="72">
</dataflow>
<dataflow id="275" from="zext_ln168" to="input_B_3_addr" fromId="40" toId="72">
</dataflow>
<dataflow id="276" from="input_B_3_addr" to="input_B_3_load" fromId="72" toId="73">
</dataflow>
<dataflow id="277" from="input_B_4_addr" to="input_B_4_load" fromId="43" toId="74">
</dataflow>
<dataflow id="278" from="input_B_5_addr" to="input_B_5_load" fromId="45" toId="75">
</dataflow>
<dataflow id="279" from="input_B_6_addr" to="input_B_6_load" fromId="47" toId="76">
</dataflow>
<dataflow id="280" from="input_B_7_addr" to="input_B_7_load" fromId="49" toId="77">
</dataflow>
<dataflow id="281" from="input_A_addr" to="input_A_load" fromId="54" toId="78">
</dataflow>
<dataflow id="282" from="input_A_1_addr" to="input_A_1_load" fromId="56" toId="79">
</dataflow>
<dataflow id="283" from="input_A_2_addr" to="input_A_2_load" fromId="58" toId="80">
</dataflow>
<dataflow id="284" from="input_A_3_addr" to="input_A_3_load" fromId="60" toId="81">
</dataflow>
<dataflow id="285" from="input_B_addr" to="input_B_load" fromId="66" toId="82">
</dataflow>
<dataflow id="286" from="input_B_1_addr" to="input_B_1_load" fromId="68" toId="83">
</dataflow>
<dataflow id="287" from="input_B_2_addr" to="input_B_2_load" fromId="70" toId="84">
</dataflow>
<dataflow id="288" from="input_B_3_addr" to="input_B_3_load" fromId="72" toId="85">
</dataflow>
<dataflow id="289" from="input_B_7_load" to="mul_ln174" fromId="77" toId="86">
</dataflow>
<dataflow id="290" from="input_A_7_load" to="mul_ln174" fromId="65" toId="86">
</dataflow>
<dataflow id="291" from="input_B_6_load" to="mul_ln174_2" fromId="76" toId="87">
</dataflow>
<dataflow id="292" from="input_A_6_load" to="mul_ln174_2" fromId="64" toId="87">
</dataflow>
<dataflow id="293" from="input_B_4_load" to="mul_ln174_3" fromId="74" toId="88">
</dataflow>
<dataflow id="294" from="input_A_4_load" to="mul_ln174_3" fromId="62" toId="88">
</dataflow>
<dataflow id="295" from="input_B_5_load" to="mul_ln174_5" fromId="75" toId="89">
</dataflow>
<dataflow id="296" from="input_A_5_load" to="mul_ln174_5" fromId="63" toId="89">
</dataflow>
<dataflow id="297" from="input_B_7_load" to="mul_ln174" fromId="77" toId="90">
</dataflow>
<dataflow id="298" from="input_A_7_load" to="mul_ln174" fromId="65" toId="90">
</dataflow>
<dataflow id="299" from="input_B_load" to="mul_ln174_1" fromId="82" toId="91">
</dataflow>
<dataflow id="300" from="input_A_load" to="mul_ln174_1" fromId="78" toId="91">
</dataflow>
<dataflow id="301" from="input_B_6_load" to="mul_ln174_2" fromId="76" toId="92">
</dataflow>
<dataflow id="302" from="input_A_6_load" to="mul_ln174_2" fromId="64" toId="92">
</dataflow>
<dataflow id="303" from="input_B_4_load" to="mul_ln174_3" fromId="74" toId="93">
</dataflow>
<dataflow id="304" from="input_A_4_load" to="mul_ln174_3" fromId="62" toId="93">
</dataflow>
<dataflow id="305" from="input_B_3_load" to="mul_ln174_4" fromId="85" toId="94">
</dataflow>
<dataflow id="306" from="input_A_3_load" to="mul_ln174_4" fromId="81" toId="94">
</dataflow>
<dataflow id="307" from="input_B_5_load" to="mul_ln174_5" fromId="75" toId="95">
</dataflow>
<dataflow id="308" from="input_A_5_load" to="mul_ln174_5" fromId="63" toId="95">
</dataflow>
<dataflow id="309" from="input_B_1_load" to="mul_ln174_6" fromId="83" toId="96">
</dataflow>
<dataflow id="310" from="input_A_1_load" to="mul_ln174_6" fromId="79" toId="96">
</dataflow>
<dataflow id="311" from="input_B_2_load" to="mul_ln174_7" fromId="84" toId="97">
</dataflow>
<dataflow id="312" from="input_A_2_load" to="mul_ln174_7" fromId="80" toId="97">
</dataflow>
<dataflow id="313" from="input_B_load" to="mul_ln174_1" fromId="82" toId="98">
</dataflow>
<dataflow id="314" from="input_A_load" to="mul_ln174_1" fromId="78" toId="98">
</dataflow>
<dataflow id="315" from="input_B_3_load" to="mul_ln174_4" fromId="85" toId="99">
</dataflow>
<dataflow id="316" from="input_A_3_load" to="mul_ln174_4" fromId="81" toId="99">
</dataflow>
<dataflow id="317" from="input_B_1_load" to="mul_ln174_6" fromId="83" toId="100">
</dataflow>
<dataflow id="318" from="input_A_1_load" to="mul_ln174_6" fromId="79" toId="100">
</dataflow>
<dataflow id="319" from="input_B_2_load" to="mul_ln174_7" fromId="84" toId="101">
</dataflow>
<dataflow id="320" from="input_A_2_load" to="mul_ln174_7" fromId="80" toId="101">
</dataflow>
<dataflow id="321" from="mul_ln174_3" to="add_ln174_3" fromId="93" toId="102">
</dataflow>
<dataflow id="322" from="mul_ln174_5" to="add_ln174_3" fromId="95" toId="102">
</dataflow>
<dataflow id="323" from="mul_ln174_2" to="add_ln174_4" fromId="92" toId="103">
</dataflow>
<dataflow id="324" from="mul_ln174" to="add_ln174_4" fromId="90" toId="103">
</dataflow>
<dataflow id="325" from="add_ln174_4" to="add_ln174_5" fromId="103" toId="104">
</dataflow>
<dataflow id="326" from="add_ln174_3" to="add_ln174_5" fromId="102" toId="104">
</dataflow>
<dataflow id="327" from="mul_ln174_6" to="add_ln174" fromId="100" toId="105">
</dataflow>
<dataflow id="328" from="mul_ln174_1" to="add_ln174" fromId="98" toId="105">
</dataflow>
<dataflow id="329" from="mul_ln174_7" to="add_ln174_1" fromId="101" toId="106">
</dataflow>
<dataflow id="330" from="mul_ln174_4" to="add_ln174_1" fromId="99" toId="106">
</dataflow>
<dataflow id="331" from="add_ln174_1" to="add_ln174_2" fromId="106" toId="107">
</dataflow>
<dataflow id="332" from="add_ln174" to="add_ln174_2" fromId="105" toId="107">
</dataflow>
<dataflow id="333" from="add_ln174_5" to="res" fromId="104" toId="108">
</dataflow>
<dataflow id="334" from="add_ln174_2" to="res" fromId="107" toId="108">
</dataflow>
<dataflow id="336" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="335" toId="109">
</dataflow>
<dataflow id="338" from="loop1_loop2_str" to="specloopname_ln0" fromId="337" toId="109">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="339" toId="110">
</dataflow>
<dataflow id="342" from="StgValue_341" to="speclooptripcount_ln0" fromId="341" toId="110">
</dataflow>
<dataflow id="343" from="StgValue_341" to="speclooptripcount_ln0" fromId="341" toId="110">
</dataflow>
<dataflow id="344" from="StgValue_341" to="speclooptripcount_ln0" fromId="341" toId="110">
</dataflow>
<dataflow id="345" from="add_ln176" to="zext_ln176_1" fromId="42" toId="111">
</dataflow>
<dataflow id="346" from="output_C" to="output_C_addr" fromId="146" toId="112">
</dataflow>
<dataflow id="347" from="StgValue_199" to="output_C_addr" fromId="199" toId="112">
</dataflow>
<dataflow id="348" from="zext_ln176_1" to="output_C_addr" fromId="111" toId="112">
</dataflow>
<dataflow id="350" from="_ssdm_op_SpecPipeline" to="specpipeline_ln170" fromId="349" toId="113">
</dataflow>
<dataflow id="352" from="StgValue_351" to="specpipeline_ln170" fromId="351" toId="113">
</dataflow>
<dataflow id="354" from="StgValue_353" to="specpipeline_ln170" fromId="353" toId="113">
</dataflow>
<dataflow id="355" from="StgValue_353" to="specpipeline_ln170" fromId="353" toId="113">
</dataflow>
<dataflow id="356" from="StgValue_353" to="specpipeline_ln170" fromId="353" toId="113">
</dataflow>
<dataflow id="358" from="empty_1" to="specpipeline_ln170" fromId="357" toId="113">
</dataflow>
<dataflow id="359" from="res" to="store_ln176" fromId="108" toId="114">
</dataflow>
<dataflow id="360" from="output_C_addr" to="store_ln176" fromId="112" toId="114">
</dataflow>
<dataflow id="361" from="icmp_ln167" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="362" from="icmp_ln167" to="StgValue_8" fromId="19" toId="8">
</dataflow>
</dataflows>


</stg>
