NDS Database:  version P.20131013

NDS_INFO | acr2 | A2C384144 | XA2C384-11-TQ144

DEVICE | A2C384 | A2C384144 | 

NETWORK | UART | 0 | 0 | 1073758214 | 0

MACROCELL_INSTANCE | Inv+PrldLow+Ce | BUSY_MC | UART_COPY_0_COPY_0 | 268436736 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/FCLK | 4894 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_297 | 5071 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_297_MC.Q | N_PZ_297_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | BUSY_MC.Q | 5076 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BUSY_MC.SI | BUSY_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_297 | 5071 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_297_MC.Q | N_PZ_297_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BUSY_MC.D1 | 4892 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BUSY_MC.D2 | 4891 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | BUSY_MC.RSTF | 4895 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 2 | IV_TRUE | count<3> | IV_FALSE | N_PZ_297

SRFF_INSTANCE | BUSY_MC.REG | BUSY_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BUSY_MC.D | 4890 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | RXD_II/FCLK | 4894 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | BUSY_MC.RSTF | 4895 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 2 | IV_TRUE | count<3> | IV_FALSE | N_PZ_297
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BUSY_MC.Q | 4930 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | RXD_II | UART_COPY_0_COPY_0 | 16 | 1 | 3
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | RXD | 4893 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | RXD_II/FCLK | 4894 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | RXD_II/IREG | 5178 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 10 | 5 | II_REG

MACROCELL_INSTANCE | PrldLow+Tff | count<3>_MC | UART_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5065 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | count<3>_MC.SI | count<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | count<3>_MC.D1 | 4899 | ? | 0 | 0 | count<3>_MC | NULL | NULL | count<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | count<0> | IV_TRUE | count<1> | IV_TRUE | count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | count<3>_MC.D2 | 4900 | ? | 0 | 0 | count<3>_MC | NULL | NULL | count<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | count<3>_MC.REG | count<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | count<3>_MC.D | 4898 | ? | 0 | 0 | count<3>_MC | NULL | NULL | count<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5065 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | count<3>_MC.Q | 4897 | ? | 0 | 0 | count<3>_MC | NULL | NULL | count<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | count<0>_MC | UART_COPY_0_COPY_0 | 5376 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk | 4907 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | clk_MC.Q | clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | count<0>_MC.SI | count<0>_MC | 0 | 1 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk | 4907 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | clk_MC.Q | clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | count<0>_MC.D1 | 4905 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | count<0>_MC.D2 | 4904 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | count<0>_MC.CLKF | 4906 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk

SRFF_INSTANCE | count<0>_MC.REG | count<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | count<0>_MC.D | 4903 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | count<0>_MC.CLKF | 4906 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | count<0>_MC.Q | 4902 | ? | 0 | 0 | count<0>_MC | NULL | NULL | count<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | clk_MC | UART_COPY_0_COPY_0 | 5376 | 23 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/6 | 5058 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk | 4907 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | clk_MC.Q | clk_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_MC.SI | clk_MC | 0 | 21 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_MC.D1 | 4911 | ? | 0 | 0 | clk_MC | NULL | NULL | clk_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_MC.D2 | 4910 | ? | 0 | 0 | clk_MC | NULL | NULL | clk_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>

SRFF_INSTANCE | clk_MC.REG | clk_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_MC.D | 4909 | ? | 0 | 0 | clk_MC | NULL | NULL | clk_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | FOOBAR1__ctinst/6 | 5058 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_MC.Q | 4908 | ? | 0 | 0 | clk_MC | NULL | NULL | clk_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<10>_MC | UART_COPY_0_COPY_0 | 1024 | 21 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4917 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<10>_MC.SI | divider<10>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4917 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<10>_MC.D1 | 4916 | ? | 0 | 0 | divider<10>_MC | NULL | NULL | divider<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<10>_MC.D2 | 4915 | ? | 0 | 0 | divider<10>_MC | NULL | NULL | divider<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<9>
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8>
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7>
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | N_PZ_227
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | divider<9> | IV_TRUE | divider<8> | IV_TRUE | divider<7> | IV_TRUE | N_PZ_227

SRFF_INSTANCE | divider<10>_MC.REG | divider<10>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<10>_MC.D | 4914 | ? | 0 | 0 | divider<10>_MC | NULL | NULL | divider<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<10>_MC.Q | 4913 | ? | 0 | 0 | divider<10>_MC | NULL | NULL | divider<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<11>_MC | UART_COPY_0_COPY_0 | 1024 | 27 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4917 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<11> | 4917 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<11>_MC.SI | divider<11>_MC | 0 | 25 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4917 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<11>_MC.D1 | 4921 | ? | 0 | 0 | divider<11>_MC | NULL | NULL | divider<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<11>_MC.D2 | 4920 | ? | 0 | 0 | divider<11>_MC | NULL | NULL | divider<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | divider<10> | IV_TRUE | N_PZ_246 | IV_TRUE | divider<9> | IV_TRUE | divider<8> | IV_TRUE | divider<7> | IV_TRUE | N_PZ_227
SPPTERM | 15 | IV_TRUE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<11>_MC.REG | divider<11>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<11>_MC.D | 4919 | ? | 0 | 0 | divider<11>_MC | NULL | NULL | divider<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<11>_MC.Q | 4918 | ? | 0 | 0 | divider<11>_MC | NULL | NULL | divider<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<12>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<12>_MC.SI | divider<12>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<12>_MC.D1 | 4926 | ? | 0 | 0 | divider<12>_MC | NULL | NULL | divider<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<12>_MC.D2 | 4925 | ? | 0 | 0 | divider<12>_MC | NULL | NULL | divider<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<12>_MC.REG | divider<12>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<12>_MC.D | 4924 | ? | 0 | 0 | divider<12>_MC | NULL | NULL | divider<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<12>_MC.Q | 4923 | ? | 0 | 0 | divider<12>_MC | NULL | NULL | divider<12>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | CLK50_II | UART_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CLK50 | 4927 | PI | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow | divider<13>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<13>_MC.SI | divider<13>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<13>_MC.D1 | 4936 | ? | 0 | 0 | divider<13>_MC | NULL | NULL | divider<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<13>_MC.D2 | 4935 | ? | 0 | 0 | divider<13>_MC | NULL | NULL | divider<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<13>_MC.REG | divider<13>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<13>_MC.D | 4934 | ? | 0 | 0 | divider<13>_MC | NULL | NULL | divider<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<13>_MC.Q | 4933 | ? | 0 | 0 | divider<13>_MC | NULL | NULL | divider<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<14>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<14>_MC.SI | divider<14>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<14>_MC.D1 | 4941 | ? | 0 | 0 | divider<14>_MC | NULL | NULL | divider<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<14>_MC.D2 | 4940 | ? | 0 | 0 | divider<14>_MC | NULL | NULL | divider<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<14>_MC.REG | divider<14>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<14>_MC.D | 4939 | ? | 0 | 0 | divider<14>_MC | NULL | NULL | divider<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<14>_MC.Q | 4938 | ? | 0 | 0 | divider<14>_MC | NULL | NULL | divider<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<15>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<15>_MC.SI | divider<15>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<15>_MC.D1 | 4946 | ? | 0 | 0 | divider<15>_MC | NULL | NULL | divider<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<15>_MC.D2 | 4945 | ? | 0 | 0 | divider<15>_MC | NULL | NULL | divider<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<15>_MC.REG | divider<15>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<15>_MC.D | 4944 | ? | 0 | 0 | divider<15>_MC | NULL | NULL | divider<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<15>_MC.Q | 4943 | ? | 0 | 0 | divider<15>_MC | NULL | NULL | divider<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<16>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<16>_MC.SI | divider<16>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<16>_MC.D1 | 4952 | ? | 0 | 0 | divider<16>_MC | NULL | NULL | divider<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<16>_MC.D2 | 4951 | ? | 0 | 0 | divider<16>_MC | NULL | NULL | divider<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<16>_MC.REG | divider<16>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<16>_MC.D | 4950 | ? | 0 | 0 | divider<16>_MC | NULL | NULL | divider<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<16>_MC.Q | 4949 | ? | 0 | 0 | divider<16>_MC | NULL | NULL | divider<16>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<17>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<17>_MC.SI | divider<17>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<17>_MC.D1 | 4957 | ? | 0 | 0 | divider<17>_MC | NULL | NULL | divider<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<17>_MC.D2 | 4956 | ? | 0 | 0 | divider<17>_MC | NULL | NULL | divider<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<17>_MC.REG | divider<17>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<17>_MC.D | 4955 | ? | 0 | 0 | divider<17>_MC | NULL | NULL | divider<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<17>_MC.Q | 4954 | ? | 0 | 0 | divider<17>_MC | NULL | NULL | divider<17>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<18>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<18>_MC.SI | divider<18>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<18>_MC.D1 | 4962 | ? | 0 | 0 | divider<18>_MC | NULL | NULL | divider<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<18>_MC.D2 | 4961 | ? | 0 | 0 | divider<18>_MC | NULL | NULL | divider<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<18>_MC.REG | divider<18>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<18>_MC.D | 4960 | ? | 0 | 0 | divider<18>_MC | NULL | NULL | divider<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<18>_MC.Q | 4959 | ? | 0 | 0 | divider<18>_MC | NULL | NULL | divider<18>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<19>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<19>_MC.SI | divider<19>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<19>_MC.D1 | 4967 | ? | 0 | 0 | divider<19>_MC | NULL | NULL | divider<19>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<19>_MC.D2 | 4966 | ? | 0 | 0 | divider<19>_MC | NULL | NULL | divider<19>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<19>_MC.REG | divider<19>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<19>_MC.D | 4965 | ? | 0 | 0 | divider<19>_MC | NULL | NULL | divider<19>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<19>_MC.Q | 4964 | ? | 0 | 0 | divider<19>_MC | NULL | NULL | divider<19>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<20>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<20>_MC.SI | divider<20>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<20>_MC.D1 | 4972 | ? | 0 | 0 | divider<20>_MC | NULL | NULL | divider<20>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<20>_MC.D2 | 4971 | ? | 0 | 0 | divider<20>_MC | NULL | NULL | divider<20>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<20>_MC.REG | divider<20>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<20>_MC.D | 4970 | ? | 0 | 0 | divider<20>_MC | NULL | NULL | divider<20>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<20>_MC.Q | 4969 | ? | 0 | 0 | divider<20>_MC | NULL | NULL | divider<20>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<21>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<21>_MC.SI | divider<21>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<21>_MC.D1 | 4977 | ? | 0 | 0 | divider<21>_MC | NULL | NULL | divider<21>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<21>_MC.D2 | 4976 | ? | 0 | 0 | divider<21>_MC | NULL | NULL | divider<21>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<21>_MC.REG | divider<21>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<21>_MC.D | 4975 | ? | 0 | 0 | divider<21>_MC | NULL | NULL | divider<21>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<21>_MC.Q | 4974 | ? | 0 | 0 | divider<21>_MC | NULL | NULL | divider<21>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<22>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<22>_MC.SI | divider<22>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<22>_MC.D1 | 4982 | ? | 0 | 0 | divider<22>_MC | NULL | NULL | divider<22>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<22>_MC.D2 | 4981 | ? | 0 | 0 | divider<22>_MC | NULL | NULL | divider<22>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<22>_MC.REG | divider<22>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<22>_MC.D | 4980 | ? | 0 | 0 | divider<22>_MC | NULL | NULL | divider<22>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<22>_MC.Q | 4979 | ? | 0 | 0 | divider<22>_MC | NULL | NULL | divider<22>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<23>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<23>_MC.SI | divider<23>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<23>_MC.D1 | 4987 | ? | 0 | 0 | divider<23>_MC | NULL | NULL | divider<23>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<23>_MC.D2 | 4986 | ? | 0 | 0 | divider<23>_MC | NULL | NULL | divider<23>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<23>_MC.REG | divider<23>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<23>_MC.D | 4985 | ? | 0 | 0 | divider<23>_MC | NULL | NULL | divider<23>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<23>_MC.Q | 4984 | ? | 0 | 0 | divider<23>_MC | NULL | NULL | divider<23>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<24>_MC | UART_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<24>_MC.SI | divider<24>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<24>_MC.D1 | 4992 | ? | 0 | 0 | divider<24>_MC | NULL | NULL | divider<24>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<24>_MC.D2 | 4991 | ? | 0 | 0 | divider<24>_MC | NULL | NULL | divider<24>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | divider<24>_MC.REG | divider<24>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<24>_MC.D | 4990 | ? | 0 | 0 | divider<24>_MC | NULL | NULL | divider<24>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<24>_MC.Q | 4989 | ? | 0 | 0 | divider<24>_MC | NULL | NULL | divider<24>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_219_MC | UART_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4917 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4998 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_219_MC.SI | N_PZ_219_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4917 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4998 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_219_MC.D1 | 4997 | ? | 0 | 0 | N_PZ_219_MC | NULL | NULL | N_PZ_219_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_219_MC.D2 | 4996 | ? | 0 | 0 | N_PZ_219_MC | NULL | NULL | N_PZ_219_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | divider<11>
SPPTERM | 2 | IV_FALSE | divider<10> | IV_FALSE | divider<9>
SPPTERM | 5 | IV_FALSE | divider<10> | IV_FALSE | divider<5> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<6>

SRFF_INSTANCE | N_PZ_219_MC.REG | N_PZ_219_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_219_MC.D | 4995 | ? | 0 | 0 | N_PZ_219_MC | NULL | NULL | N_PZ_219_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_219_MC.Q | 4994 | ? | 0 | 0 | N_PZ_219_MC | NULL | NULL | N_PZ_219_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<5>_MC | UART_COPY_0_COPY_0 | 1024 | 26 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4998 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<5> | 4998 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<5>_MC.SI | divider<5>_MC | 0 | 24 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4998 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<5>_MC.D1 | 5001 | ? | 0 | 0 | divider<5>_MC | NULL | NULL | divider<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | divider<5> | IV_TRUE | N_PZ_246
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<5>_MC.D2 | 5002 | ? | 0 | 0 | divider<5>_MC | NULL | NULL | divider<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_TRUE | divider<4> | IV_TRUE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | divider<5> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | divider<5> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 23 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<5> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_TRUE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<5>_MC.REG | divider<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<5>_MC.D | 5000 | ? | 0 | 0 | divider<5>_MC | NULL | NULL | divider<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<5>_MC.Q | 4999 | ? | 0 | 0 | divider<5>_MC | NULL | NULL | divider<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_246_MC | UART_COPY_0_COPY_0 | 0 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4917 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_246_MC.SI | N_PZ_246_MC | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<11> | 4917 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<11>_MC.Q | divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_246_MC.D1 | 5007 | ? | 0 | 0 | N_PZ_246_MC | NULL | NULL | N_PZ_246_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_246_MC.D2 | 5006 | ? | 0 | 0 | N_PZ_246_MC | NULL | NULL | N_PZ_246_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24>
SPPTERM | 15 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<9>

SRFF_INSTANCE | N_PZ_246_MC.REG | N_PZ_246_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_246_MC.D | 5005 | ? | 0 | 0 | N_PZ_246_MC | NULL | NULL | N_PZ_246_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_246_MC.Q | 5004 | ? | 0 | 0 | N_PZ_246_MC | NULL | NULL | N_PZ_246_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<9>_MC | UART_COPY_0_COPY_0 | 1024 | 26 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<9>_MC.SI | divider<9>_MC | 0 | 24 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<9> | 5008 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<9>_MC.Q | divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<9>_MC.D1 | 5012 | ? | 0 | 0 | divider<9>_MC | NULL | NULL | divider<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<9>_MC.D2 | 5011 | ? | 0 | 0 | divider<9>_MC | NULL | NULL | divider<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<9> | IV_FALSE | divider<7>
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<9> | IV_FALSE | N_PZ_227
SPPTERM | 5 | IV_TRUE | N_PZ_246 | IV_FALSE | divider<9> | IV_TRUE | divider<8> | IV_TRUE | divider<7> | IV_TRUE | N_PZ_227
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<9> | IV_FALSE | divider<8>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<9>_MC.REG | divider<9>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<9>_MC.D | 5010 | ? | 0 | 0 | divider<9>_MC | NULL | NULL | divider<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<9>_MC.Q | 5009 | ? | 0 | 0 | divider<9>_MC | NULL | NULL | divider<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | divider<8>_MC | UART_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<8>_MC.SI | divider<8>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<8>_MC.D1 | 5017 | ? | 0 | 0 | divider<8>_MC | NULL | NULL | divider<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<8>_MC.D2 | 5016 | ? | 0 | 0 | divider<8>_MC | NULL | NULL | divider<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_246 | IV_TRUE | divider<8>
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<7> | IV_TRUE | N_PZ_227

SRFF_INSTANCE | divider<8>_MC.REG | divider<8>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<8>_MC.D | 5015 | ? | 0 | 0 | divider<8>_MC | NULL | NULL | divider<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<8>_MC.Q | 5014 | ? | 0 | 0 | divider<8>_MC | NULL | NULL | divider<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<7>_MC | UART_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<7>_MC.SI | divider<7>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<7>_MC.D1 | 5022 | ? | 0 | 0 | divider<7>_MC | NULL | NULL | divider<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<7>_MC.D2 | 5021 | ? | 0 | 0 | divider<7>_MC | NULL | NULL | divider<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<7> | IV_FALSE | N_PZ_227
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_FALSE | divider<7> | IV_TRUE | N_PZ_227

SRFF_INSTANCE | divider<7>_MC.REG | divider<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<7>_MC.D | 5020 | ? | 0 | 0 | divider<7>_MC | NULL | NULL | divider<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<7>_MC.Q | 5019 | ? | 0 | 0 | divider<7>_MC | NULL | NULL | divider<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_227_MC | UART_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4998 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_227_MC.SI | N_PZ_227_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4998 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_227_MC.D1 | 5026 | ? | 0 | 0 | N_PZ_227_MC | NULL | NULL | N_PZ_227_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | divider<5> | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_TRUE | divider<4> | IV_TRUE | divider<1> | IV_TRUE | divider<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_227_MC.D2 | 5027 | ? | 0 | 0 | N_PZ_227_MC | NULL | NULL | N_PZ_227_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_227_MC.REG | N_PZ_227_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_227_MC.D | 5025 | ? | 0 | 0 | N_PZ_227_MC | NULL | NULL | N_PZ_227_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_227_MC.Q | 5024 | ? | 0 | 0 | N_PZ_227_MC | NULL | NULL | N_PZ_227_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<0>_MC | UART_COPY_0_COPY_0 | 1024 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<0>_MC.SI | divider<0>_MC | 0 | 22 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<0>_MC.D1 | 5032 | ? | 0 | 0 | divider<0>_MC | NULL | NULL | divider<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<0>_MC.D2 | 5031 | ? | 0 | 0 | divider<0>_MC | NULL | NULL | divider<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<0>_MC.REG | divider<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<0>_MC.D | 5030 | ? | 0 | 0 | divider<0>_MC | NULL | NULL | divider<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<0>_MC.Q | 5029 | ? | 0 | 0 | divider<0>_MC | NULL | NULL | divider<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<2>_MC | UART_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<2>_MC.SI | divider<2>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<2>_MC.D1 | 5037 | ? | 0 | 0 | divider<2>_MC | NULL | NULL | divider<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<2>_MC.D2 | 5036 | ? | 0 | 0 | divider<2>_MC | NULL | NULL | divider<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0> | IV_TRUE | divider<2>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<2> | IV_FALSE | divider<1>
SPPTERM | 17 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<0> | IV_FALSE | divider<2> | IV_TRUE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_TRUE | divider<2> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<2> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<1> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<2>_MC.REG | divider<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<2>_MC.D | 5035 | ? | 0 | 0 | divider<2>_MC | NULL | NULL | divider<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<2>_MC.Q | 5034 | ? | 0 | 0 | divider<2>_MC | NULL | NULL | divider<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<3>_MC | UART_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<3>_MC.SI | divider<3>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<3>_MC.D1 | 5042 | ? | 0 | 0 | divider<3>_MC | NULL | NULL | divider<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<3>_MC.D2 | 5041 | ? | 0 | 0 | divider<3>_MC | NULL | NULL | divider<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0> | IV_TRUE | divider<3>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<2> | IV_TRUE | divider<3>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<3> | IV_FALSE | divider<1>
SPPTERM | 18 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_FALSE | divider<3> | IV_TRUE | divider<1>
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<2> | IV_TRUE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
SPPTERM | 22 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<3>_MC.REG | divider<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<3>_MC.D | 5040 | ? | 0 | 0 | divider<3>_MC | NULL | NULL | divider<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<3>_MC.Q | 5039 | ? | 0 | 0 | divider<3>_MC | NULL | NULL | divider<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<4>_MC | UART_COPY_0_COPY_0 | 1024 | 21 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<4>_MC.SI | divider<4>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<4>_MC.D1 | 5047 | ? | 0 | 0 | divider<4>_MC | NULL | NULL | divider<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<4>_MC.D2 | 5046 | ? | 0 | 0 | divider<4>_MC | NULL | NULL | divider<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0> | IV_TRUE | divider<4>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<2> | IV_TRUE | divider<4>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<3> | IV_TRUE | divider<4>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<4> | IV_FALSE | divider<1>
SPPTERM | 19 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_FALSE | divider<4> | IV_TRUE | divider<1>

SRFF_INSTANCE | divider<4>_MC.REG | divider<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<4>_MC.D | 5045 | ? | 0 | 0 | divider<4>_MC | NULL | NULL | divider<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<4>_MC.Q | 5044 | ? | 0 | 0 | divider<4>_MC | NULL | NULL | divider<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<1>_MC | UART_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<1>_MC.SI | divider<1>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<12> | 4922 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<12>_MC.Q | divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<13> | 4932 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<13>_MC.Q | divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<14> | 4937 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<14>_MC.Q | divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<15> | 4942 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<15>_MC.Q | divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<16> | 4948 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<16>_MC.Q | divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<17> | 4953 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<17>_MC.Q | divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<18> | 4958 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<18>_MC.Q | divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<19> | 4963 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<19>_MC.Q | divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<20> | 4968 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<20>_MC.Q | divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<21> | 4973 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<21>_MC.Q | divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<22> | 4978 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<22>_MC.Q | divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<23> | 4983 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<23>_MC.Q | divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<24> | 4988 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<24>_MC.Q | divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_219 | 4993 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_219_MC.Q | N_PZ_219_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<10> | 4912 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<10>_MC.Q | divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<8> | 5013 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<8>_MC.Q | divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<7> | 5018 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<7>_MC.Q | divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<1>_MC.D1 | 5052 | ? | 0 | 0 | divider<1>_MC | NULL | NULL | divider<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<1>_MC.D2 | 5051 | ? | 0 | 0 | divider<1>_MC | NULL | NULL | divider<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<0> | IV_FALSE | divider<1>
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0> | IV_TRUE | divider<1>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<1> | IV_FALSE | divider<6>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<1> | IV_FALSE | divider<6>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>

SRFF_INSTANCE | divider<1>_MC.REG | divider<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<1>_MC.D | 5050 | ? | 0 | 0 | divider<1>_MC | NULL | NULL | divider<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<1>_MC.Q | 5049 | ? | 0 | 0 | divider<1>_MC | NULL | NULL | divider<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | divider<6>_MC | UART_COPY_0_COPY_0 | 1024 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4998 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | divider<6>_MC.SI | divider<6>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_246 | 5003 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_246_MC.Q | N_PZ_246_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_227 | 5023 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_227_MC.Q | N_PZ_227_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<6> | 5053 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<6>_MC.Q | divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<5> | 4998 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<5>_MC.Q | divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<0> | 5028 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<0>_MC.Q | divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<2> | 5033 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<2>_MC.Q | divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<3> | 5038 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<3>_MC.Q | divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<4> | 5043 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<4>_MC.Q | divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | divider<1> | 5048 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | divider<1>_MC.Q | divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | divider<6>_MC.D1 | 5057 | ? | 0 | 0 | divider<6>_MC | NULL | NULL | divider<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | divider<6>_MC.D2 | 5056 | ? | 0 | 0 | divider<6>_MC | NULL | NULL | divider<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_FALSE | N_PZ_227 | IV_TRUE | divider<6>
SPPTERM | 8 | IV_TRUE | divider<5> | IV_TRUE | N_PZ_246 | IV_FALSE | N_PZ_227 | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_TRUE | divider<4> | IV_TRUE | divider<1>

SRFF_INSTANCE | divider<6>_MC.REG | divider<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | divider<6>_MC.D | 5055 | ? | 0 | 0 | divider<6>_MC | NULL | NULL | divider<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 4928 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | divider<6>_MC.Q | 5054 | ? | 0 | 0 | divider<6>_MC | NULL | NULL | divider<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | count<1>_MC | UART_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5065 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | count<1>_MC.SI | count<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | count<1>_MC.D1 | 5062 | ? | 0 | 0 | count<1>_MC | NULL | NULL | count<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | count<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | count<1>_MC.D2 | 5063 | ? | 0 | 0 | count<1>_MC | NULL | NULL | count<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | count<1>_MC.REG | count<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | count<1>_MC.D | 5061 | ? | 0 | 0 | count<1>_MC | NULL | NULL | count<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5065 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | count<1>_MC.Q | 5060 | ? | 0 | 0 | count<1>_MC | NULL | NULL | count<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | count<2>_MC | UART_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5065 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | count<2>_MC.SI | count<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | count<2>_MC.D1 | 5069 | ? | 0 | 0 | count<2>_MC | NULL | NULL | count<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | count<0> | IV_TRUE | count<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | count<2>_MC.D2 | 5070 | ? | 0 | 0 | count<2>_MC | NULL | NULL | count<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | count<2>_MC.REG | count<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | count<2>_MC.D | 5068 | ? | 0 | 0 | count<2>_MC | NULL | NULL | count<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5065 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | count<2>_MC.Q | 5067 | ? | 0 | 0 | count<2>_MC | NULL | NULL | count<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_297_MC | UART_COPY_0_COPY_0 | 0 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_297 | 5071 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_297_MC.Q | N_PZ_297_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_297_MC.SI | N_PZ_297_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_297_MC.D1 | 5074 | ? | 0 | 0 | N_PZ_297_MC | NULL | NULL | N_PZ_297_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | count<1> | IV_FALSE | count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_297_MC.D2 | 5075 | ? | 0 | 0 | N_PZ_297_MC | NULL | NULL | N_PZ_297_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_297_MC.REG | N_PZ_297_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_297_MC.D | 5073 | ? | 0 | 0 | N_PZ_297_MC | NULL | NULL | N_PZ_297_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_297_MC.Q | 5072 | ? | 0 | 0 | N_PZ_297_MC | NULL | NULL | N_PZ_297_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | BUSY | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | BUSY_MC.Q | 5076 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | BUSY | 5077 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | BUSY | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+Ce | DATA<0>_MC | UART_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<1> | 5081 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<1>_MC.Q | idata<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5085 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DATA<0>_MC.Q | 5087 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<0>_MC.Q | DATA<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DATA<0>_MC.SI | DATA<0>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<1> | 5081 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<1>_MC.Q | idata<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DATA<0>_MC.D1 | 5079 | ? | 0 | 0 | DATA<0>_MC | NULL | NULL | DATA<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | idata<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DATA<0>_MC.D2 | 5080 | ? | 0 | 0 | DATA<0>_MC | NULL | NULL | DATA<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DATA<0>_MC.REG | DATA<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<0>_MC.D | 5078 | ? | 0 | 0 | DATA<0>_MC | NULL | NULL | DATA<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5085 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DATA<0>_MC.Q | 5086 | ? | 0 | 0 | DATA<0>_MC | NULL | NULL | DATA<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | idata<1>_MC | UART_COPY_0_COPY_0 | 268436480 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_297 | 5071 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_297_MC.Q | N_PZ_297_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR7__ctinst/4 | 5084 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/IREG | 5178 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | idata<1> | 5081 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<1>_MC.Q | idata<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | idata<1>_MC.SI | idata<1>_MC | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_297 | 5071 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_297_MC.Q | N_PZ_297_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | idata<1>_MC.CE | 5083 | ? | 0 | 0 | idata<1>_MC | NULL | NULL | idata<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 4 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_297

SRFF_INSTANCE | idata<1>_MC.REG | idata<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | RXD_II/IREG | 5178 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR7__ctinst/4 | 5084 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | idata<1>_MC.CE | 5083 | ? | 0 | 0 | idata<1>_MC | NULL | NULL | idata<1>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 4 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_297
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | idata<1>_MC.Q | 5082 | ? | 0 | 0 | idata<1>_MC | NULL | NULL | idata<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DATA<0> | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DATA<0>_MC.Q | 5087 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<0>_MC.Q | DATA<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DATA<0> | 5088 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+Ce | DATA<1>_MC | UART_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<2> | 5092 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<2>_MC.Q | idata<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5085 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DATA<1>_MC.Q | 5100 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<1>_MC.Q | DATA<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DATA<1>_MC.SI | DATA<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<2> | 5092 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<2>_MC.Q | idata<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DATA<1>_MC.D1 | 5090 | ? | 0 | 0 | DATA<1>_MC | NULL | NULL | DATA<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | idata<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DATA<1>_MC.D2 | 5091 | ? | 0 | 0 | DATA<1>_MC | NULL | NULL | DATA<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DATA<1>_MC.REG | DATA<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<1>_MC.D | 5089 | ? | 0 | 0 | DATA<1>_MC | NULL | NULL | DATA<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5085 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DATA<1>_MC.Q | 5099 | ? | 0 | 0 | DATA<1>_MC | NULL | NULL | DATA<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | idata<2>_MC | UART_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | idata<2> | 5092 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<2>_MC.Q | idata<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | idata<2>_MC.SI | idata<2>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | idata<2>_MC.D1 | 5096 | ? | 0 | 0 | idata<2>_MC | NULL | NULL | idata<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | idata<2>_MC.D2 | 5095 | ? | 0 | 0 | idata<2>_MC | NULL | NULL | idata<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | idata<2>_MC.CE | 5098 | ? | 0 | 0 | idata<2>_MC | NULL | NULL | idata<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_FALSE | count<2>

SRFF_INSTANCE | idata<2>_MC.REG | idata<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | idata<2>_MC.D | 5094 | ? | 0 | 0 | idata<2>_MC | NULL | NULL | idata<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | idata<2>_MC.CE | 5098 | ? | 0 | 0 | idata<2>_MC | NULL | NULL | idata<2>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_FALSE | count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | idata<2>_MC.Q | 5093 | ? | 0 | 0 | idata<2>_MC | NULL | NULL | idata<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DATA<1> | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DATA<1>_MC.Q | 5100 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<1>_MC.Q | DATA<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DATA<1> | 5101 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+Ce | DATA<2>_MC | UART_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<3> | 5105 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<3>_MC.Q | idata<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5085 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DATA<2>_MC.Q | 5112 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<2>_MC.Q | DATA<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DATA<2>_MC.SI | DATA<2>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<3> | 5105 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<3>_MC.Q | idata<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DATA<2>_MC.D1 | 5103 | ? | 0 | 0 | DATA<2>_MC | NULL | NULL | DATA<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | idata<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DATA<2>_MC.D2 | 5104 | ? | 0 | 0 | DATA<2>_MC | NULL | NULL | DATA<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DATA<2>_MC.REG | DATA<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<2>_MC.D | 5102 | ? | 0 | 0 | DATA<2>_MC | NULL | NULL | DATA<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5085 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DATA<2>_MC.Q | 5111 | ? | 0 | 0 | DATA<2>_MC | NULL | NULL | DATA<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | idata<3>_MC | UART_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | idata<3> | 5105 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<3>_MC.Q | idata<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | idata<3>_MC.SI | idata<3>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | idata<3>_MC.D1 | 5109 | ? | 0 | 0 | idata<3>_MC | NULL | NULL | idata<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | idata<3>_MC.D2 | 5108 | ? | 0 | 0 | idata<3>_MC | NULL | NULL | idata<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | idata<3>_MC.CE | 5110 | ? | 0 | 0 | idata<3>_MC | NULL | NULL | idata<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_FALSE | count<2>

SRFF_INSTANCE | idata<3>_MC.REG | idata<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | idata<3>_MC.D | 5107 | ? | 0 | 0 | idata<3>_MC | NULL | NULL | idata<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | idata<3>_MC.CE | 5110 | ? | 0 | 0 | idata<3>_MC | NULL | NULL | idata<3>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_FALSE | count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | idata<3>_MC.Q | 5106 | ? | 0 | 0 | idata<3>_MC | NULL | NULL | idata<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DATA<2> | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DATA<2>_MC.Q | 5112 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<2>_MC.Q | DATA<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DATA<2> | 5113 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+Ce | DATA<3>_MC | UART_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<4> | 5117 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<4>_MC.Q | idata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DATA<3>_MC.Q | 5125 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<3>_MC.Q | DATA<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DATA<3>_MC.SI | DATA<3>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<4> | 5117 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<4>_MC.Q | idata<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DATA<3>_MC.D1 | 5116 | ? | 0 | 0 | DATA<3>_MC | NULL | NULL | DATA<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DATA<3>_MC.D2 | 5115 | ? | 0 | 0 | DATA<3>_MC | NULL | NULL | DATA<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | idata<4>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | DATA<3>_MC.CLKF | 5123 | ? | 0 | 0 | DATA<3>_MC | NULL | NULL | DATA<3>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM

SRFF_INSTANCE | DATA<3>_MC.REG | DATA<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<3>_MC.D | 5114 | ? | 0 | 0 | DATA<3>_MC | NULL | NULL | DATA<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | DATA<3>_MC.CLKF | 5123 | ? | 0 | 0 | DATA<3>_MC | NULL | NULL | DATA<3>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DATA<3>_MC.Q | 5124 | ? | 0 | 0 | DATA<3>_MC | NULL | NULL | DATA<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | idata<4>_MC | UART_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | idata<4> | 5117 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<4>_MC.Q | idata<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | idata<4>_MC.SI | idata<4>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | idata<4>_MC.D1 | 5121 | ? | 0 | 0 | idata<4>_MC | NULL | NULL | idata<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | idata<4>_MC.D2 | 5120 | ? | 0 | 0 | idata<4>_MC | NULL | NULL | idata<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | idata<4>_MC.CE | 5122 | ? | 0 | 0 | idata<4>_MC | NULL | NULL | idata<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | count<1> | IV_TRUE | count<2>

SRFF_INSTANCE | idata<4>_MC.REG | idata<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | idata<4>_MC.D | 5119 | ? | 0 | 0 | idata<4>_MC | NULL | NULL | idata<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | idata<4>_MC.CE | 5122 | ? | 0 | 0 | idata<4>_MC | NULL | NULL | idata<4>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | count<1> | IV_TRUE | count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | idata<4>_MC.Q | 5118 | ? | 0 | 0 | idata<4>_MC | NULL | NULL | idata<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DATA<3> | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DATA<3>_MC.Q | 5125 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<3>_MC.Q | DATA<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DATA<3> | 5126 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+Ce | DATA<4>_MC | UART_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<5> | 5130 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<5>_MC.Q | idata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DATA<4>_MC.Q | 5138 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<4>_MC.Q | DATA<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DATA<4>_MC.SI | DATA<4>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<5> | 5130 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<5>_MC.Q | idata<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DATA<4>_MC.D1 | 5129 | ? | 0 | 0 | DATA<4>_MC | NULL | NULL | DATA<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DATA<4>_MC.D2 | 5128 | ? | 0 | 0 | DATA<4>_MC | NULL | NULL | DATA<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | idata<5>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | DATA<4>_MC.CLKF | 5136 | ? | 0 | 0 | DATA<4>_MC | NULL | NULL | DATA<4>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM

SRFF_INSTANCE | DATA<4>_MC.REG | DATA<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<4>_MC.D | 5127 | ? | 0 | 0 | DATA<4>_MC | NULL | NULL | DATA<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | DATA<4>_MC.CLKF | 5136 | ? | 0 | 0 | DATA<4>_MC | NULL | NULL | DATA<4>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DATA<4>_MC.Q | 5137 | ? | 0 | 0 | DATA<4>_MC | NULL | NULL | DATA<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | idata<5>_MC | UART_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | idata<5> | 5130 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<5>_MC.Q | idata<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | idata<5>_MC.SI | idata<5>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | idata<5>_MC.D1 | 5134 | ? | 0 | 0 | idata<5>_MC | NULL | NULL | idata<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | idata<5>_MC.D2 | 5133 | ? | 0 | 0 | idata<5>_MC | NULL | NULL | idata<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | idata<5>_MC.CE | 5135 | ? | 0 | 0 | idata<5>_MC | NULL | NULL | idata<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | count<1> | IV_TRUE | count<2>

SRFF_INSTANCE | idata<5>_MC.REG | idata<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | idata<5>_MC.D | 5132 | ? | 0 | 0 | idata<5>_MC | NULL | NULL | idata<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | idata<5>_MC.CE | 5135 | ? | 0 | 0 | idata<5>_MC | NULL | NULL | idata<5>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | count<1> | IV_TRUE | count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | idata<5>_MC.Q | 5131 | ? | 0 | 0 | idata<5>_MC | NULL | NULL | idata<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DATA<4> | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DATA<4>_MC.Q | 5138 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<4>_MC.Q | DATA<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DATA<4> | 5139 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+Ce | DATA<5>_MC | UART_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<6> | 5143 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<6>_MC.Q | idata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DATA<5>_MC.Q | 5151 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<5>_MC.Q | DATA<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DATA<5>_MC.SI | DATA<5>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<6> | 5143 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<6>_MC.Q | idata<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DATA<5>_MC.D1 | 5142 | ? | 0 | 0 | DATA<5>_MC | NULL | NULL | DATA<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DATA<5>_MC.D2 | 5141 | ? | 0 | 0 | DATA<5>_MC | NULL | NULL | DATA<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | idata<6>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | DATA<5>_MC.CLKF | 5149 | ? | 0 | 0 | DATA<5>_MC | NULL | NULL | DATA<5>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM

SRFF_INSTANCE | DATA<5>_MC.REG | DATA<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<5>_MC.D | 5140 | ? | 0 | 0 | DATA<5>_MC | NULL | NULL | DATA<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | DATA<5>_MC.CLKF | 5149 | ? | 0 | 0 | DATA<5>_MC | NULL | NULL | DATA<5>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DATA<5>_MC.Q | 5150 | ? | 0 | 0 | DATA<5>_MC | NULL | NULL | DATA<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | idata<6>_MC | UART_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | idata<6> | 5143 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<6>_MC.Q | idata<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | idata<6>_MC.SI | idata<6>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | idata<6>_MC.D1 | 5147 | ? | 0 | 0 | idata<6>_MC | NULL | NULL | idata<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | idata<6>_MC.D2 | 5146 | ? | 0 | 0 | idata<6>_MC | NULL | NULL | idata<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | idata<6>_MC.CE | 5148 | ? | 0 | 0 | idata<6>_MC | NULL | NULL | idata<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_TRUE | count<2>

SRFF_INSTANCE | idata<6>_MC.REG | idata<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | idata<6>_MC.D | 5145 | ? | 0 | 0 | idata<6>_MC | NULL | NULL | idata<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | idata<6>_MC.CE | 5148 | ? | 0 | 0 | idata<6>_MC | NULL | NULL | idata<6>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_TRUE | count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | idata<6>_MC.Q | 5144 | ? | 0 | 0 | idata<6>_MC | NULL | NULL | idata<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DATA<5> | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DATA<5>_MC.Q | 5151 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<5>_MC.Q | DATA<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DATA<5> | 5152 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+Ce | DATA<6>_MC | UART_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<7> | 5156 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<7>_MC.Q | idata<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 5162 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DATA<6>_MC.Q | 5164 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<6>_MC.Q | DATA<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DATA<6>_MC.SI | DATA<6>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<7> | 5156 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<7>_MC.Q | idata<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DATA<6>_MC.D1 | 5154 | ? | 0 | 0 | DATA<6>_MC | NULL | NULL | DATA<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | idata<7>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DATA<6>_MC.D2 | 5155 | ? | 0 | 0 | DATA<6>_MC | NULL | NULL | DATA<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DATA<6>_MC.REG | DATA<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<6>_MC.D | 5153 | ? | 0 | 0 | DATA<6>_MC | NULL | NULL | DATA<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 5162 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DATA<6>_MC.Q | 5163 | ? | 0 | 0 | DATA<6>_MC | NULL | NULL | DATA<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | idata<7>_MC | UART_COPY_0_COPY_0 | 268436480 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | idata<7> | 5156 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<7>_MC.Q | idata<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | idata<7>_MC.SI | idata<7>_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<1> | 5059 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<1>_MC.Q | count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<2> | 5066 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<2>_MC.Q | count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | idata<7>_MC.D1 | 5160 | ? | 0 | 0 | idata<7>_MC | NULL | NULL | idata<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | idata<7>_MC.D2 | 5159 | ? | 0 | 0 | idata<7>_MC | NULL | NULL | idata<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | idata<7>_MC.CE | 5161 | ? | 0 | 0 | idata<7>_MC | NULL | NULL | idata<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_TRUE | count<2>

SRFF_INSTANCE | idata<7>_MC.REG | idata<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | idata<7>_MC.D | 5158 | ? | 0 | 0 | idata<7>_MC | NULL | NULL | idata<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | idata<7>_MC.CE | 5161 | ? | 0 | 0 | idata<7>_MC | NULL | NULL | idata<7>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_TRUE | count<2>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | idata<7>_MC.Q | 5157 | ? | 0 | 0 | idata<7>_MC | NULL | NULL | idata<7>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DATA<6> | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DATA<6>_MC.Q | 5164 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<6>_MC.Q | DATA<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DATA<6> | 5165 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow+Ce | DATA<7>_MC | UART_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<8> | 5169 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<8>_MC.Q | idata<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 5162 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DATA<7>_MC.Q | 5176 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<7>_MC.Q | DATA<7>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DATA<7>_MC.SI | DATA<7>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | idata<8> | 5169 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<8>_MC.Q | idata<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DATA<7>_MC.D1 | 5167 | ? | 0 | 0 | DATA<7>_MC | NULL | NULL | DATA<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | idata<8>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DATA<7>_MC.D2 | 5168 | ? | 0 | 0 | DATA<7>_MC | NULL | NULL | DATA<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DATA<7>_MC.REG | DATA<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<7>_MC.D | 5166 | ? | 0 | 0 | DATA<7>_MC | NULL | NULL | DATA<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 5162 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DATA<7>_MC.Q | 5175 | ? | 0 | 0 | DATA<7>_MC | NULL | NULL | DATA<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | idata<8>_MC | UART_COPY_0_COPY_0 | 268436480 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_297 | 5071 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_297_MC.Q | N_PZ_297_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | idata<8> | 5169 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | idata<8>_MC.Q | idata<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | idata<8>_MC.SI | idata<8>_MC | 0 | 5 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | RXD_II/UIM | 5097 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | RXD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<3> | 4896 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<3>_MC.Q | count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | count<0> | 4901 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | count<0>_MC.Q | count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_297 | 5071 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | N_PZ_297_MC.Q | N_PZ_297_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | idata<8>_MC.D1 | 5173 | ? | 0 | 0 | idata<8>_MC | NULL | NULL | idata<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | idata<8>_MC.D2 | 5172 | ? | 0 | 0 | idata<8>_MC | NULL | NULL | idata<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | idata<8>_MC.CE | 5174 | ? | 0 | 0 | idata<8>_MC | NULL | NULL | idata<8>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 4 | IV_TRUE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_297

SRFF_INSTANCE | idata<8>_MC.REG | idata<8>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | idata<8>_MC.D | 5171 | ? | 0 | 0 | idata<8>_MC | NULL | NULL | idata<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | idata<8>_MC.CE | 5174 | ? | 0 | 0 | idata<8>_MC | NULL | NULL | idata<8>_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 4 | IV_TRUE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_297
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | idata<8>_MC.Q | 5170 | ? | 0 | 0 | idata<8>_MC | NULL | NULL | idata<8>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DATA<7> | UART_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DATA<7>_MC.Q | 5176 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | DATA<7>_MC.Q | DATA<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DATA<7> | 5177 | PO | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | DATA<7> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | N_PZ_246_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | divider<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | divider<14>_MC | 1 | NULL | 0 | NULL | 0 | 143 | 51200
FBPIN | 4 | divider<13>_MC | 1 | NULL | 0 | NULL | 0 | 142 | 49152
FBPIN | 5 | divider<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | clk_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | divider<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | divider<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | divider<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | divider<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | divider<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | divider<12>_MC | 1 | NULL | 0 | NULL | 0 | 140 | 49152
FBPIN | 13 | divider<6>_MC | 1 | NULL | 0 | NULL | 0 | 139 | 49152
FBPIN | 14 | divider<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | divider<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | N_PZ_219_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | DATA<0>_MC | 1 | NULL | 0 | DATA<0> | 1 | 2 | 53248
FBPIN | 2 | divider<24>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | DATA<1>_MC | 1 | NULL | 0 | DATA<1> | 1 | 3 | 53248
FBPIN | 4 | DATA<2>_MC | 1 | NULL | 0 | DATA<2> | 1 | 4 | 49152
FBPIN | 5 | count<0>_MC | 1 | NULL | 0 | NULL | 0 | 5 | 53248
FBPIN | 6 | divider<23>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | divider<22>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | divider<21>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | divider<20>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | divider<19>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | divider<18>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | divider<17>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | divider<16>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | divider<15>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | divider<8>_MC | 1 | NULL | 0 | NULL | 0 | 6 | 53248
FBPIN | 16 | divider<7>_MC | 1 | NULL | 0 | NULL | 0 | 7 | 49152

FB_INSTANCE | FOOBAR3_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | N_PZ_297_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | count<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | BUSY_MC | 1 | NULL | 0 | BUSY | 1 | 138 | 49152
FBPIN | 4 | DATA<3>_MC | 1 | NULL | 0 | DATA<3> | 1 | 137 | 49152
FBPIN | 5 | DATA<4>_MC | 1 | NULL | 0 | DATA<4> | 1 | 136 | 49152
FBPIN | 6 | count<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | count<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | idata<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | idata<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | idata<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | idata<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | DATA<5>_MC | 1 | NULL | 0 | DATA<5> | 1 | 135 | 49152
FBPIN | 13 | idata<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | idata<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | idata<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | N_PZ_227_MC | 1 | NULL | 0 | NULL | 0 | 134 | 49152

FB_INSTANCE | FOOBAR4_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | DATA<6>_MC | 1 | NULL | 0 | DATA<6> | 1 | 9 | 49152
FBPIN | 2 | DATA<7>_MC | 1 | NULL | 0 | DATA<7> | 1 | 10 | 49152

FB_INSTANCE | FOOBAR5_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR6_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR7_ | UART_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 12 | NULL | 0 | CLK50_II | 1 | NULL | 0 | 32 | 57344
FBPIN | 15 | idata<1>_MC | 1 | RXD_II | 1 | NULL | 0 | 30 | 57344

FB_INSTANCE | FOOBAR8_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR12_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR13_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR15_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR17_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR18_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR19_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR20_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR21_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR22_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR23_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR24_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | INPUTPINS_FOOBAR25_ | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | UART_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR1__ctinst/5 | 4929 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 6 | 12 | CT_SI6
SIGNAL | NODE | FOOBAR1__ctinst/6 | 5058 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | UART_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 5085 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR2__ctinst/5 | 4947 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | UART_COPY_0_COPY_0 | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk | 4907 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | clk_MC.Q | clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5064 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR3__ctinst/5 | 5065 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | UART_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 4931 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR4__ctinst/4 | 5162 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | UART_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk | 4907 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | clk_MC.Q | clk_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR7__ctinst/4 | 5084 | ? | 0 | 0 | UART_COPY_0_COPY_0 | NULL | NULL | FOOBAR7__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | clk

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR17_ | FOOBAR17__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR18_ | FOOBAR18__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR19_ | FOOBAR19__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR20_ | FOOBAR20__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR21_ | FOOBAR21__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR22_ | FOOBAR22__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR23_ | FOOBAR23__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR24_ | FOOBAR24__ctinst | UART_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 56
PLA_TERM | 0 | 
SPPTERM | 1 | IV_FALSE | divider<11>
PLA_TERM | 1 | 
SPPTERM | 5 | IV_FALSE | divider<10> | IV_FALSE | divider<5> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<6>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_FALSE | divider<10> | IV_FALSE | divider<9>
PLA_TERM | 3 | 
SPPTERM | 15 | IV_TRUE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219
PLA_TERM | 4 | 
SPPTERM | 6 | IV_TRUE | divider<10> | IV_TRUE | N_PZ_246 | IV_TRUE | divider<9> | IV_TRUE | divider<8> | IV_TRUE | divider<7> | IV_TRUE | N_PZ_227
PLA_TERM | 5 | 
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
PLA_TERM | 6 | 
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
PLA_TERM | 7 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 8 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 9 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<9> | IV_FALSE | divider<8>
PLA_TERM | 10 | 
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<9> | IV_FALSE | divider<7>
PLA_TERM | 11 | 
SPPTERM | 5 | IV_TRUE | N_PZ_246 | IV_FALSE | divider<9> | IV_TRUE | divider<8> | IV_TRUE | divider<7> | IV_TRUE | N_PZ_227
PLA_TERM | 12 | 
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<9> | IV_FALSE | N_PZ_227
PLA_TERM | 13 | 
SPPTERM | 23 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<5> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_TRUE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>
PLA_TERM | 14 | 
SPPTERM | 6 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_TRUE | divider<4> | IV_TRUE | divider<1>
PLA_TERM | 15 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | divider<5> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 16 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | divider<5> | IV_FALSE | N_PZ_246 | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 17 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>
PLA_TERM | 18 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>
PLA_TERM | 19 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<1> | IV_FALSE | divider<6>
PLA_TERM | 20 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<1> | IV_FALSE | divider<6>
PLA_TERM | 21 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0> | IV_TRUE | divider<1>
PLA_TERM | 22 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<0> | IV_FALSE | divider<1>
PLA_TERM | 23 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_TRUE | divider<2> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 24 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>
PLA_TERM | 25 | 
SPPTERM | 21 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<2> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<1> | IV_FALSE | divider<6>
PLA_TERM | 26 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0> | IV_TRUE | divider<2>
PLA_TERM | 27 | 
SPPTERM | 17 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<0> | IV_FALSE | divider<2> | IV_TRUE | divider<1>
PLA_TERM | 28 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<2> | IV_FALSE | divider<1>
PLA_TERM | 29 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<2> | IV_TRUE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 30 | 
SPPTERM | 22 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_TRUE | divider<1> | IV_FALSE | divider<6>
PLA_TERM | 31 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0> | IV_TRUE | divider<3>
PLA_TERM | 32 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<2> | IV_TRUE | divider<3>
PLA_TERM | 33 | 
SPPTERM | 18 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_FALSE | divider<3> | IV_TRUE | divider<1>
PLA_TERM | 34 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<3> | IV_FALSE | divider<1>
PLA_TERM | 35 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 36 | 
SPPTERM | 20 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<0> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 37 | 
SPPTERM | 15 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0>
PLA_TERM | 38 | 
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<2> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 39 | 
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8> | IV_FALSE | divider<7> | IV_FALSE | divider<3> | IV_FALSE | divider<4> | IV_FALSE | divider<6>
PLA_TERM | 40 | 
SPPTERM | 2 | IV_TRUE | divider<5> | IV_TRUE | N_PZ_246
PLA_TERM | 41 | 
SPPTERM | 14 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219
PLA_TERM | 42 | 
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<7>
PLA_TERM | 43 | 
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<8>
PLA_TERM | 44 | 
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<9>
PLA_TERM | 45 | 
SPPTERM | 19 | IV_FALSE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | divider<9> | IV_TRUE | divider<8> | IV_TRUE | divider<7> | IV_TRUE | N_PZ_227
PLA_TERM | 46 | 
SPPTERM | 16 | IV_TRUE | divider<10> | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | N_PZ_227
PLA_TERM | 47 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<0> | IV_TRUE | divider<4>
PLA_TERM | 48 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<2> | IV_TRUE | divider<4>
PLA_TERM | 49 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_FALSE | divider<3> | IV_TRUE | divider<4>
PLA_TERM | 50 | 
SPPTERM | 19 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_FALSE | divider<4> | IV_TRUE | divider<1>
PLA_TERM | 51 | 
SPPTERM | 16 | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_TRUE | N_PZ_219 | IV_TRUE | divider<4> | IV_FALSE | divider<1>
PLA_TERM | 52 | 
SPPTERM | 14 | IV_FALSE | divider<11> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24>
PLA_TERM | 53 | 
SPPTERM | 15 | IV_FALSE | divider<10> | IV_FALSE | divider<12> | IV_FALSE | divider<13> | IV_FALSE | divider<14> | IV_FALSE | divider<15> | IV_FALSE | divider<16> | IV_FALSE | divider<17> | IV_FALSE | divider<18> | IV_FALSE | divider<19> | IV_FALSE | divider<20> | IV_FALSE | divider<21> | IV_FALSE | divider<22> | IV_FALSE | divider<23> | IV_FALSE | divider<24> | IV_FALSE | divider<9>
PLA_TERM | 54 | 
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_FALSE | N_PZ_227 | IV_TRUE | divider<6>
PLA_TERM | 55 | 
SPPTERM | 8 | IV_TRUE | divider<5> | IV_TRUE | N_PZ_246 | IV_FALSE | N_PZ_227 | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_TRUE | divider<4> | IV_TRUE | divider<1>

PLA | FOOBAR2_ | 10
PLA_TERM | 0 | 
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_FALSE | divider<7> | IV_TRUE | N_PZ_227
PLA_TERM | 1 | 
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<7> | IV_FALSE | N_PZ_227
PLA_TERM | 2 | 
SPPTERM | 3 | IV_TRUE | N_PZ_246 | IV_TRUE | divider<7> | IV_TRUE | N_PZ_227
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | N_PZ_246 | IV_TRUE | divider<8>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
PLA_TERM | 5 | 
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | idata<1>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | idata<2>
PLA_TERM | 19 | 
SPPTERM | 1 | IV_TRUE | idata<3>
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | clk

PLA | FOOBAR3_ | 22
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | idata<4>
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | idata<5>
PLA_TERM | 2 | 
SPPTERM | 1 | IV_TRUE | idata<6>
PLA_TERM | 3 | 
SPPTERM | 1 | IV_TRUE | RXD_II/UIM
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | clk
PLA_TERM | 5 | 
SPPTERM | 1 | IV_FALSE | BUSY_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 2 | IV_FALSE | count<1> | IV_FALSE | count<2>
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | count<0>
PLA_TERM | 14 | 
SPPTERM | 2 | IV_TRUE | count<3> | IV_FALSE | N_PZ_297
PLA_TERM | 19 | 
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
PLA_TERM | 25 | 
SPPTERM | 2 | IV_TRUE | count<0> | IV_TRUE | count<1>
PLA_TERM | 28 | 
SPPTERM | 3 | IV_TRUE | count<0> | IV_TRUE | count<1> | IV_TRUE | count<2>
PLA_TERM | 31 | 
SPPTERM | 5 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_TRUE | count<2>
PLA_TERM | 34 | 
SPPTERM | 5 | IV_FALSE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_TRUE | count<2>
PLA_TERM | 37 | 
SPPTERM | 5 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | count<1> | IV_TRUE | count<2>
PLA_TERM | 40 | 
SPPTERM | 5 | IV_FALSE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_FALSE | count<1> | IV_TRUE | count<2>
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
PLA_TERM | 46 | 
SPPTERM | 5 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_FALSE | count<2>
PLA_TERM | 49 | 
SPPTERM | 5 | IV_FALSE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | count<1> | IV_FALSE | count<2>
PLA_TERM | 52 | 
SPPTERM | 4 | IV_TRUE | count<3> | IV_FALSE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_297
PLA_TERM | 55 | 
SPPTERM | 7 | IV_TRUE | divider<5> | IV_TRUE | divider<0> | IV_TRUE | divider<2> | IV_TRUE | divider<3> | IV_TRUE | divider<4> | IV_TRUE | divider<1> | IV_TRUE | divider<6>

PLA | FOOBAR4_ | 3
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | idata<7>
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | idata<8>

PLA | FOOBAR7_ | 2
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | clk
PLA_TERM | 52 | 
SPPTERM | 4 | IV_FALSE | count<3> | IV_TRUE | count<0> | IV_TRUE | BUSY_MC.UIM | IV_TRUE | N_PZ_297

BUSINFO | DATA<7:0> | 8 | 0 | 1 | DATA<0> | 7 | DATA<1> | 6 | DATA<2> | 5 | DATA<3> | 4 | DATA<4> | 3 | DATA<5> | 2 | DATA<6> | 1 | DATA<7> | 0

IOSTD | LVCMOS18
RXD | LVCMOS18
CLK50 | LVCMOS18
BUSY | LVCMOS18
DATA<0> | LVCMOS18
DATA<1> | LVCMOS18
DATA<2> | LVCMOS18
DATA<3> | LVCMOS18
DATA<4> | LVCMOS18
DATA<5> | LVCMOS18
DATA<6> | LVCMOS18
DATA<7> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | divider<18> | NULL | 1 | divider<15> | NULL | 2 | divider<16> | NULL | 3 | divider<21> | NULL | 4 | BUSY_MC.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | divider<20> | NULL | 6 | divider<8> | NULL | 7 | divider<19> | NULL | 8 | divider<6> | NULL | 9 | divider<22> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | N_PZ_227 | NULL | 11 | divider<11> | NULL | 12 | divider<17> | NULL | 13 | N_PZ_219 | NULL | 14 | divider<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 15 | divider<1> | NULL | 16 | divider<10> | NULL | 17 | divider<7> | NULL | 18 | divider<2> | NULL | 19 | divider<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 20 | divider<24> | NULL | 21 | divider<5> | NULL | 22 | divider<9> | NULL | 23 | divider<13> | NULL | 24 | divider<23> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 26 | divider<4> | NULL | 31 | divider<12> | NULL | 36 | N_PZ_246 | NULL | 38 | divider<14> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 266 | 269 | 268 | 263 | 274 | 264 | 270 | 265 | 252 | 262 | 287 | 254 | 267 | 255 | 247 | 249 | 244 | 271 | 248 | 246 | 257 | 250 | 253 | 243 | 261 | -1 | 241 | -1 | -1 | -1 | -1 | 251 | -1 | -1 | -1 | -1 | 240 | -1 | 242 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 2 | clk | NULL | 4 | idata<1> | NULL | 5 | idata<2> | NULL | 6 | divider<8> | NULL | 9 | idata<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | N_PZ_227 | NULL | 16 | BUSY_MC.UIM | NULL | 17 | divider<7> | NULL | 19 | N_PZ_246 | NULL

FB_IMUX_INDEX | FOOBAR2_ | -1 | -1 | 245 | -1 | 350 | 285 | 270 | -1 | -1 | 284 | 287 | -1 | -1 | -1 | -1 | -1 | 274 | 271 | -1 | 240 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | count<2> | NULL | 1 | idata<4> | NULL | 2 | idata<6> | NULL | 4 | BUSY_MC.UIM | NULL | 5 | count<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 7 | idata<5> | NULL | 8 | count<1> | NULL | 9 | count<0> | NULL | 10 | N_PZ_297 | NULL | 14 | divider<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 15 | divider<1> | NULL | 18 | divider<6> | NULL | 19 | divider<0> | NULL | 20 | clk | NULL | 21 | divider<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 26 | divider<4> | NULL | 28 | divider<2> | NULL | 29 | RXD | 30

FB_IMUX_INDEX | FOOBAR3_ | 277 | 282 | 280 | -1 | 274 | 278 | -1 | 281 | 273 | 260 | 272 | -1 | -1 | -1 | 247 | 249 | -1 | -1 | 252 | 246 | 245 | 250 | -1 | -1 | -1 | -1 | 241 | -1 | 248 | 68 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 3 | idata<7> | NULL | 4 | BUSY_MC.UIM | NULL | 7 | idata<8> | NULL

FB_IMUX_INDEX | FOOBAR4_ | -1 | -1 | -1 | 279 | 274 | -1 | -1 | 286 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR7_ | 1 | N_PZ_297 | NULL | 2 | clk | NULL | 4 | BUSY_MC.UIM | NULL | 5 | count<3> | NULL | 9 | count<0> | NULL

FB_IMUX_INDEX | FOOBAR7_ | -1 | 272 | 245 | -1 | 274 | 278 | -1 | -1 | -1 | 260 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | RXD | 0 | 0 | CLK50 | 1 | 1
