{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490746773914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490746773917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 20:19:33 2017 " "Processing started: Tue Mar 28 20:19:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490746773917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490746773917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490746773918 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490746774343 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final mar14_7_44pm.v(1) " "Verilog HDL Declaration warning at mar14_7_44pm.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1490746782020 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "final mar14_7_44pm.v(1) " "Verilog Module Declaration warning at mar14_7_44pm.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"final\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746782021 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mar14_7_44pm.v(146) " "Verilog HDL information at mar14_7_44pm.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490746782021 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mar14_7_44pm.v(195) " "Verilog HDL information at mar14_7_44pm.v(195): always construct contains both blocking and non-blocking assignments" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 195 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490746782021 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mar14_7_44pm.v(267) " "Verilog HDL information at mar14_7_44pm.v(267): always construct contains both blocking and non-blocking assignments" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 267 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490746782021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "update UPDATE mar14_7_44pm.v(66) " "Verilog HDL Declaration information at mar14_7_44pm.v(66): object \"update\" differs only in case from object \"UPDATE\" in the same scope" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1490746782021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar14_7_44pm.v 9 9 " "Found 9 design units, including 9 entities, in source file mar14_7_44pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490746782024 ""} { "Info" "ISGN_ENTITY_NAME" "2 start " "Found entity 2: start" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490746782024 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_reduce " "Found entity 3: clk_reduce" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490746782024 ""} { "Info" "ISGN_ENTITY_NAME" "4 VGA_gen " "Found entity 4: VGA_gen" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490746782024 ""} { "Info" "ISGN_ENTITY_NAME" "5 updateClk " "Found entity 5: updateClk" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490746782024 ""} { "Info" "ISGN_ENTITY_NAME" "6 snakeFSM " "Found entity 6: snakeFSM" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490746782024 ""} { "Info" "ISGN_ENTITY_NAME" "7 hex_decoder " "Found entity 7: hex_decoder" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490746782024 ""} { "Info" "ISGN_ENTITY_NAME" "8 DisplayCounter " "Found entity 8: DisplayCounter" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490746782024 ""} { "Info" "ISGN_ENTITY_NAME" "9 RateDivider " "Found entity 9: RateDivider" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490746782024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490746782024 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mar14_7_44pm.v(257) " "Verilog HDL or VHDL warning at mar14_7_44pm.v(257): conditional expression evaluates to a constant" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1490746782025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490746782139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:go " "Elaborating entity \"start\" for hierarchy \"start:go\"" {  } { { "mar14_7_44pm.v" "go" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746782158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snakeSizeMax mar14_7_44pm.v(97) " "Verilog HDL or VHDL warning at mar14_7_44pm.v(97): object \"snakeSizeMax\" assigned a value but never read" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490746782161 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mar14_7_44pm.v(160) " "Verilog HDL assignment warning at mar14_7_44pm.v(160): truncated value with size 32 to match size of target (9)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782210 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(161) " "Verilog HDL assignment warning at mar14_7_44pm.v(161): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782210 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mar14_7_44pm.v(162) " "Verilog HDL assignment warning at mar14_7_44pm.v(162): truncated value with size 32 to match size of target (9)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782211 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(163) " "Verilog HDL assignment warning at mar14_7_44pm.v(163): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782211 "|final|start:go"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mar14_7_44pm.v(159) " "Verilog HDL Case Statement information at mar14_7_44pm.v(159): all case item expressions in this case statement are onehot" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1490746782211 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mar14_7_44pm.v(173) " "Verilog HDL assignment warning at mar14_7_44pm.v(173): truncated value with size 32 to match size of target (9)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782217 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mar14_7_44pm.v(209) " "Verilog HDL assignment warning at mar14_7_44pm.v(209): truncated value with size 32 to match size of target (9)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782337 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(210) " "Verilog HDL assignment warning at mar14_7_44pm.v(210): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782337 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mar14_7_44pm.v(211) " "Verilog HDL assignment warning at mar14_7_44pm.v(211): truncated value with size 32 to match size of target (9)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782337 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(212) " "Verilog HDL assignment warning at mar14_7_44pm.v(212): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782338 "|final|start:go"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mar14_7_44pm.v(208) " "Verilog HDL Case Statement information at mar14_7_44pm.v(208): all case item expressions in this case statement are onehot" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1490746782338 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mar14_7_44pm.v(222) " "Verilog HDL assignment warning at mar14_7_44pm.v(222): truncated value with size 32 to match size of target (9)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782345 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mar14_7_44pm.v(259) " "Verilog HDL assignment warning at mar14_7_44pm.v(259): truncated value with size 32 to match size of target (7)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782421 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mar14_7_44pm.v(260) " "Verilog HDL assignment warning at mar14_7_44pm.v(260): truncated value with size 32 to match size of target (7)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782421 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mar14_7_44pm.v(278) " "Verilog HDL assignment warning at mar14_7_44pm.v(278): truncated value with size 32 to match size of target (4)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782421 "|final|start:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mar14_7_44pm.v(283) " "Verilog HDL assignment warning at mar14_7_44pm.v(283): truncated value with size 32 to match size of target (4)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746782421 "|final|start:go"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_reduce start:go\|clk_reduce:reduce1 " "Elaborating entity \"clk_reduce\" for hierarchy \"start:go\|clk_reduce:reduce1\"" {  } { { "mar14_7_44pm.v" "reduce1" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746783441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_gen start:go\|VGA_gen:gen " "Elaborating entity \"VGA_gen\" for hierarchy \"start:go\|VGA_gen:gen\"" {  } { { "mar14_7_44pm.v" "gen" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746783452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(371) " "Verilog HDL assignment warning at mar14_7_44pm.v(371): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746783453 "|final|start:go|VGA_gen:gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mar14_7_44pm.v(382) " "Verilog HDL assignment warning at mar14_7_44pm.v(382): truncated value with size 32 to match size of target (10)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746783453 "|final|start:go|VGA_gen:gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snakeFSM start:go\|snakeFSM:p1_keyIn " "Elaborating entity \"snakeFSM\" for hierarchy \"start:go\|snakeFSM:p1_keyIn\"" {  } { { "mar14_7_44pm.v" "p1_keyIn" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746783468 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recordNext mar14_7_44pm.v(431) " "Verilog HDL or VHDL warning at mar14_7_44pm.v(431): object \"recordNext\" assigned a value but never read" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 431 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490746783469 "|final|start:go|snakeFSM:p1_keyIn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "increment mar14_7_44pm.v(432) " "Verilog HDL or VHDL warning at mar14_7_44pm.v(432): object \"increment\" assigned a value but never read" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490746783469 "|final|start:go|snakeFSM:p1_keyIn"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mar14_7_44pm.v(436) " "Verilog HDL Case Statement information at mar14_7_44pm.v(436): all case item expressions in this case statement are onehot" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 436 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1490746783469 "|final|start:go|snakeFSM:p1_keyIn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateClk start:go\|updateClk:UPDATE " "Elaborating entity \"updateClk\" for hierarchy \"start:go\|updateClk:UPDATE\"" {  } { { "mar14_7_44pm.v" "UPDATE" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746783482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 mar14_7_44pm.v(411) " "Verilog HDL assignment warning at mar14_7_44pm.v(411): truncated value with size 32 to match size of target (22)" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490746783483 "|final|start:go|updateClk:UPDATE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider RateDivider:rd10 " "Elaborating entity \"RateDivider\" for hierarchy \"RateDivider:rd10\"" {  } { { "mar14_7_44pm.v" "rd10" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746783500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter DisplayCounter:dc0 " "Elaborating entity \"DisplayCounter\" for hierarchy \"DisplayCounter:dc0\"" {  } { { "mar14_7_44pm.v" "dc0" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746783523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hx0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hx0\"" {  } { { "mar14_7_44pm.v" "hx0" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746783539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490746801251 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490746809058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/chenbrod/Desktop/final/output_files/final.map.smsg " "Generated suppressed messages file /cmshome/chenbrod/Desktop/final/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490746809394 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490746810646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490746810646 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mar14_7_44pm.v" "" { Text "/cmshome/chenbrod/Desktop/final/mar14_7_44pm.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490746811532 "|final|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490746811532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19224 " "Implemented 19224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490746811533 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490746811533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19148 " "Implemented 19148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490746811533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490746811533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1346 " "Peak virtual memory: 1346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490746811583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 20:20:11 2017 " "Processing ended: Tue Mar 28 20:20:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490746811583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490746811583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490746811583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490746811583 ""}
