Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_17.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/backprop-rodinia-3.1/65536/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/backprop-rodinia-3.1/65536/QV100-PTX-1B_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/ee695paa/github/gpu-app-collection/src/..//bin/9.1/release/backprop-rodinia-3.1 65536


        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_17.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Fbf829c6e4c955cf9d9bb3b4ce7c252f4  /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
Extracting PTX file and ptxas options    1: backprop-rodinia-3.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: backprop-rodinia-3.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: backprop-rodinia-3.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: backprop-rodinia-3.4.sm_60.ptx -arch=sm_60
requency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
Running md5sum using "md5sum /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1 "
self exe links to: /home/min/a/ee695paa/github/gpu-app-collection/bin/9.1/release/backprop-rodinia-3.1
Extracting specific PTX file named backprop-rodinia-3.1.sm_30.ptx 
Extracting specific PTX file named backprop-rodinia-3.2.sm_35.ptx 
Extracting specific PTX file named backprop-rodinia-3.3.sm_50.ptx 
Extracting specific PTX file named backprop-rodinia-3.4.sm_60.ptx 
Extracting specific PTX file named backprop-rodinExtracting PTX file and ptxas options    5: backprop-rodinia-3.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: backprop-rodinia-3.6.sm_70.ptx -arch=sm_70
ia-3.5.sm_62.ptx 
Extracting specific PTX file named backprop-rodinia-3.6.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402070, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16193_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16194_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16773_34_non_const_input_node" from 0x480 to 0x4c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16774_34_non_const_weight_matrix" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16773_34_non_const_input_node was declared previous at backprop-rodinia-3.2.sm_35.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_16774_34_non_const_weight_matrix was declared previous at backprop-rodinia-3.2.sm_35.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17671_34_non_const_input_node" from 0x900 to 0x940 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17672_34_non_const_weight_matrix" from 0x980 to 0xd80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17780_34_non_const_input_node" from 0xd80 to 0xdc0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17781_34_non_const_weight_matrix" from 0xe00 to 0x1200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-3.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17879_34_non_const_input_node" from 0x1200 to 0x1240 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17880_34_non_const_weight_matrix" from 0x1280 to 0x1680 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-3.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-3.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=23, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-3.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=27, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=19, lmem=0, smem=1088, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x401f80, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 65536
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe88e8cc58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe88e8cc50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe88e8cc48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe88e8cc40..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe88e8cc3c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe88e8cc38..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f80 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1968 (backprop-rodinia-3.6.sm_70.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1998 (backprop-rodinia-3.6.sm_70.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a50 (backprop-rodinia-3.6.sm_70.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b28 (backprop-rodinia-3.6.sm_70.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1aa0 (backprop-rodinia-3.6.sm_70.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (backprop-rodinia-3.6.sm_70.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b20 (backprop-rodinia-3.6.sm_70.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b28 (backprop-rodinia-3.6.sm_70.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b48 (backprop-rodinia-3.6.sm_70.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b90 (backprop-rodinia-3.6.sm_70.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1b50 (backprop-rodinia-3.6.sm_70.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b58 (backprop-rodinia-3.6.sm_70.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 14816
gpu_sim_insn = 104923136
gpu_ipc =    7081.7451
gpu_tot_sim_cycle = 14816
gpu_tot_sim_insn = 104923136
gpu_tot_ipc =    7081.7451
gpu_tot_issued_cta = 4096
gpu_occupancy = 40.9769% 
gpu_tot_occupancy = 40.9769% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      23.7754
partiton_level_parallism_total  =      23.7754
partiton_level_parallism_util =      37.4462
partiton_level_parallism_util_total  =      37.4462
L2_BW  =     861.2393 GB/Sec
L2_BW_total  =     861.2393 GB/Sec
gpu_total_sim_rate=170053

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 43016
	L1D_cache_core[1]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 36143
	L1D_cache_core[2]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 32484
	L1D_cache_core[3]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 36752
	L1D_cache_core[4]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 33539
	L1D_cache_core[5]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 27343
	L1D_cache_core[6]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 29579
	L1D_cache_core[7]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 29466
	L1D_cache_core[8]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 35692
	L1D_cache_core[9]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 28426
	L1D_cache_core[10]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 32601
	L1D_cache_core[11]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 46140
	L1D_cache_core[12]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 30838
	L1D_cache_core[13]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 32960
	L1D_cache_core[14]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 41014
	L1D_cache_core[15]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 41273
	L1D_cache_core[16]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 38085
	L1D_cache_core[17]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 39644
	L1D_cache_core[18]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 41496
	L1D_cache_core[19]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 38455
	L1D_cache_core[20]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 56986
	L1D_cache_core[21]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 42178
	L1D_cache_core[22]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 36387
	L1D_cache_core[23]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 38831
	L1D_cache_core[24]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 42867
	L1D_cache_core[25]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 42120
	L1D_cache_core[26]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 46208
	L1D_cache_core[27]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 30896
	L1D_cache_core[28]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 33803
	L1D_cache_core[29]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 37046
	L1D_cache_core[30]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 38267
	L1D_cache_core[31]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 51287
	L1D_cache_core[32]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 41538
	L1D_cache_core[33]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 39050
	L1D_cache_core[34]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 45981
	L1D_cache_core[35]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 47126
	L1D_cache_core[36]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 50860
	L1D_cache_core[37]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 42742
	L1D_cache_core[38]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 37623
	L1D_cache_core[39]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 41277
	L1D_cache_core[40]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 45301
	L1D_cache_core[41]: Access = 5488, Miss = 2856, Miss_rate = 0.520, Pending_hits = 672, Reservation_fails = 41764
	L1D_cache_core[42]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 35962
	L1D_cache_core[43]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 13172
	L1D_cache_core[44]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 24068
	L1D_cache_core[45]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 24645
	L1D_cache_core[46]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 25635
	L1D_cache_core[47]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 39352
	L1D_cache_core[48]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 32704
	L1D_cache_core[49]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 21130
	L1D_cache_core[50]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 42656
	L1D_cache_core[51]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 24796
	L1D_cache_core[52]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 30001
	L1D_cache_core[53]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 41749
	L1D_cache_core[54]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 28767
	L1D_cache_core[55]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 22927
	L1D_cache_core[56]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 575, Reservation_fails = 30277
	L1D_cache_core[57]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 30991
	L1D_cache_core[58]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 36376
	L1D_cache_core[59]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 26537
	L1D_cache_core[60]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 37272
	L1D_cache_core[61]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 31707
	L1D_cache_core[62]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 37313
	L1D_cache_core[63]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 27116
	L1D_cache_core[64]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 42262
	L1D_cache_core[65]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 30808
	L1D_cache_core[66]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 40377
	L1D_cache_core[67]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 39544
	L1D_cache_core[68]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 39471
	L1D_cache_core[69]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 40120
	L1D_cache_core[70]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 35759
	L1D_cache_core[71]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 29523
	L1D_cache_core[72]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 40632
	L1D_cache_core[73]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 40521
	L1D_cache_core[74]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 44931
	L1D_cache_core[75]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 35254
	L1D_cache_core[76]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 29450
	L1D_cache_core[77]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 34795
	L1D_cache_core[78]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 35493
	L1D_cache_core[79]: Access = 4704, Miss = 2448, Miss_rate = 0.520, Pending_hits = 576, Reservation_fails = 33867
	L1D_total_cache_accesses = 401408
	L1D_total_cache_misses = 208896
	L1D_total_cache_miss_rate = 0.5204
	L1D_total_cache_pending_hits = 49151
	L1D_total_cache_reservation_fails = 2903044
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1709771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 110592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 49151
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1193273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 253951
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1709771
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1193273
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 
gpgpu_n_tot_thrd_icount = 131727360
gpgpu_n_tot_w_icount = 4116480
gpgpu_n_stall_shd_mem = 198717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155648
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1114112
gpgpu_n_store_insn = 1114112
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 133771
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64946
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:440357	W0_Idle:1681957	W0_Scoreboard:15736366	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675840	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3014656
single_issue_nums: WS0:1175552	WS1:950272	WS2:1040384	WS3:950272	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1245184 {8:155648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6225920 {40:155648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 3077 
max_icnt2mem_latency = 2912 
maxmrqlatency = 0 
max_icnt2sh_latency = 407 
averagemflatency = 917 
avg_icnt2mem_latency = 701 
avg_icnt2sh_latency = 55 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13554 	83064 	109071 	141690 	4877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6077 	16039 	32617 	48486 	46055 	100051 	100527 	2404 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	101277 	62785 	40852 	26335 	25917 	28666 	51611 	14813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	7 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2820      2541      1939      2509      2690      2311      2704      2558      2672      3054      2365      2218      2477      2488      2442      2583
dram[1]:       2834      2544      2339      2278      2794      2285      2565      2578      2419      3020      2932      2193      2439      2494      2446      2599
dram[2]:       2801      2512      2383      2307      2479      2342      2389      2576      2516      2854      2807      2445      2373      2151      2368      2623
dram[3]:       2755      2493      2387      2519      2867      2290      2714      2495      2294      2144      2558      2357      2504      2504      2460      2480
dram[4]:       2358      2564      2472      2375      2194      2493      2869      2386      2216      2651      2788      2424      2421      2467      2645      2463
dram[5]:       2368      2506      2392      2274      2617      2641      2849      2471      2535      2294      2807      2424      1954      2386      2921      2547
dram[6]:       2386      2632      2357      2251      2606      2131      2862      2190      2626      2077      2879      2130      2419      2461      2929      2512
dram[7]:       2276      2624      2318      2298      2635      2188      2686      2549      2669      2536      2877      2347      2273      2509      2915      2771
dram[8]:       2592      2449      2477      2264      2580      2885      2458      2491      2258      2256      2200      2448      2203      2756      2903      2763
dram[9]:       2577      2591      2720      2549      2599      2777      2332      2186      2268      2554      2493      2459      2352      2366      2606      2374
dram[10]:       2583      2468      2712      2509      2391      2893      2903      2043      2543      2035      2380      2347      2315      2100      2584      2517
dram[11]:       2545      2475      2554      2483      2407      2695      2916      2210      2271      2051      2308      2464      2204      2020      2589      2521
dram[12]:       2419      2593      2685      2603      2401      2625      3041      2740      2524      3014      2371      2094      2253      3054      2307      2736
dram[13]:       2375      2497      2689      2503      2163      2348      3038      2715      3029      2388      2408      2105      2312      3032      2295      2638
dram[14]:       2612      2601      2474      2524      2776      2302      2696      2503      2620      2367      2313      2476      2546      2963      2328      2637
dram[15]:       2614      2585      2509      2557      2257      2305      3039      2491      2862      2384      2290      2473      2567      2962      2195      2604
dram[16]:       2719      2313      2393      2792      2992      2517      2525      2707      2420      2308      2340      2115      2329      2561      2459      2558
dram[17]:       2724      2499      2390      2678      2994      2338      2457      2687      2315      2360      2227      2006      2535      2501      2245      2188
dram[18]:       2722      2106      2393      2602      2861      2339      2234      2599      2469      2342      2155      2343      2566      2412      2193      2250
dram[19]:       2444      2192      2392      2446      2996      2365      2424      2605      2312      2351      2311      2271      2358      2560      2499      2147
dram[20]:       2643      2711      2424      2380      2460      2835      2357      2592      2128      2490      2139      2238      2363      2897      2645      2339
dram[21]:       2594      2714      2425      2552      2439      2301      2404      2288      2163      1944      2634      2293      2371      2472      2500      2319
dram[22]:       3077      2793      2404      2783      2456      2619      2456      2412      2475      1889      2573      2230      2412      2488      2512      2458
dram[23]:       2721      2582      2410      2748      2243      2726      2457      2710      2369      2617      2560      2316      2285      2461      2397      2455
dram[24]:       2264      2650      2500      2872      2147      2745      2578      2908      2360      2893      2388      2229      2463      2903      2620      2569
dram[25]:       2254      2666      3000      2859      2263      2253      2369      2873      2080      2841      2803      2496      2640      2891      2510      2624
dram[26]:       2279      2234      2305      2267      2264      2177      2382      2840      2108      2511      2788      2082      2693      2893      2651      2451
dram[27]:       2258      2303      2440      3000      2263      2475      2373      2820      2465      2048      2521      2286      2756      2892      2666      2451
dram[28]:       2244      2568      2492      2687      2840      2520      2314      2579      2423      2494      2561      2548      2617      2586      2675      2442
dram[29]:       2257      2836      2558      2616      2799      2552      2328      2847      2464      2524      2487      2547      2695      2629      2208      2547
dram[30]:       2592      2597      2548      2865      2721      2569      2377      2734      3038      2317      2524      2532      2540      2614      2626      2559
dram[31]:       2244      2488      2365      2677      2463      2448      2316      2867      2281      2394      2429      2538      2589      2620      2619      2560
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11125 n_nop=11125 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11125i bk1: 0a 11125i bk2: 0a 11125i bk3: 0a 11125i bk4: 0a 11125i bk5: 0a 11125i bk6: 0a 11125i bk7: 0a 11125i bk8: 0a 11125i bk9: 0a 11125i bk10: 0a 11125i bk11: 0a 11125i bk12: 0a 11125i bk13: 0a 11125i bk14: 0a 11125i bk15: 0a 11125i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11125 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11125 
n_nop = 11125 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5495, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5515, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5501, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5515, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5507, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5517, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5508, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5505, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5514, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5489, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5507, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5514, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5522, Miss = 544, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5540, Miss = 544, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5509, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5509, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5530, Miss = 544, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5509, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5510, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5500, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5501, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5513, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5492, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5493, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5489, Miss = 480, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5492, Miss = 480, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5478, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5480, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5491, Miss = 480, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5505, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 5510, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5507, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5510, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5491, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5508, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5504, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5499, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5517, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5503, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5497, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5503, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5511, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5496, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5506, Miss = 512, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 352256
L2_total_cache_misses = 32768
L2_total_cache_miss_rate = 0.0930
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.337
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=352256
icnt_total_pkts_simt_to_mem=352256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 352256
Req_Network_cycles = 14816
Req_Network_injected_packets_per_cycle =      23.7754 
Req_Network_conflicts_per_cycle =      20.3809
Req_Network_conflicts_per_cycle_util =      32.0999
Req_Bank_Level_Parallism =      37.4462
Req_Network_in_buffer_full_per_cycle =      81.0501
Req_Network_in_buffer_avg_util =     163.9304
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3715

Reply_Network_injected_packets_num = 352256
Reply_Network_cycles = 14816
Reply_Network_injected_packets_per_cycle =       23.7754
Reply_Network_conflicts_per_cycle =       16.8257
Reply_Network_conflicts_per_cycle_util =      26.0927
Reply_Bank_Level_Parallism =      36.8700
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      19.8912
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2972
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 17 sec (617 sec)
gpgpu_simulation_rate = 170053 (inst/sec)
gpgpu_simulation_rate = 24 (cycle/sec)
gpgpu_silicon_slowdown = 47166666x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe88e8cc58..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe88e8cc54..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe88e8cc48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe88e8cc50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe88e8cc40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe88e8cc38..

GPGPU-Sim PTX: cudaLaunch for 0x0x402070 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d38 (backprop-rodinia-3.6.sm_70.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df8 (backprop-rodinia-3.6.sm_70.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 24831
gpu_sim_insn = 56623456
gpu_ipc =    2280.3535
gpu_tot_sim_cycle = 39647
gpu_tot_sim_insn = 161546592
gpu_tot_ipc =    4074.6233
gpu_tot_issued_cta = 8192
gpu_occupancy = 57.7847% 
gpu_tot_occupancy = 52.4491% 
max_total_param_size = 0
gpu_stall_dramfull = 326733
gpu_stall_icnt2sh    = 1
partiton_level_parallism =      25.4682
partiton_level_parallism_total  =      24.8356
partiton_level_parallism_util =      33.0874
partiton_level_parallism_util_total  =      34.5251
L2_BW  =     922.5588 GB/Sec
L2_BW_total  =     899.6438 GB/Sec
gpu_total_sim_rate=84007

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 280992
	L1D_cache_core[1]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 266234
	L1D_cache_core[2]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 254922
	L1D_cache_core[3]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 286773
	L1D_cache_core[4]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 268712
	L1D_cache_core[5]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 225404
	L1D_cache_core[6]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 240237
	L1D_cache_core[7]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 300060
	L1D_cache_core[8]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 269188
	L1D_cache_core[9]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1558, Reservation_fails = 252462
	L1D_cache_core[10]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 314655
	L1D_cache_core[11]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 321171
	L1D_cache_core[12]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 266597
	L1D_cache_core[13]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 298808
	L1D_cache_core[14]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 293884
	L1D_cache_core[15]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 295813
	L1D_cache_core[16]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 272440
	L1D_cache_core[17]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 289120
	L1D_cache_core[18]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 304013
	L1D_cache_core[19]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 245284
	L1D_cache_core[20]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 302980
	L1D_cache_core[21]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 255361
	L1D_cache_core[22]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 284996
	L1D_cache_core[23]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 284227
	L1D_cache_core[24]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 267519
	L1D_cache_core[25]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 292081
	L1D_cache_core[26]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 332496
	L1D_cache_core[27]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 254305
	L1D_cache_core[28]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 270041
	L1D_cache_core[29]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 326271
	L1D_cache_core[30]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 308353
	L1D_cache_core[31]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 300993
	L1D_cache_core[32]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 290141
	L1D_cache_core[33]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 316853
	L1D_cache_core[34]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 334858
	L1D_cache_core[35]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 316131
	L1D_cache_core[36]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 272106
	L1D_cache_core[37]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 337678
	L1D_cache_core[38]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 292791
	L1D_cache_core[39]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 259157
	L1D_cache_core[40]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1656, Reservation_fails = 307433
	L1D_cache_core[41]: Access = 18352, Miss = 6864, Miss_rate = 0.374, Pending_hits = 1655, Reservation_fails = 315877
	L1D_cache_core[42]: Access = 19733, Miss = 7126, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 231432
	L1D_cache_core[43]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1693, Reservation_fails = 295805
	L1D_cache_core[44]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 279915
	L1D_cache_core[45]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 302513
	L1D_cache_core[46]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 246373
	L1D_cache_core[47]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 257538
	L1D_cache_core[48]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 334864
	L1D_cache_core[49]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 329331
	L1D_cache_core[50]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 314391
	L1D_cache_core[51]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 242654
	L1D_cache_core[52]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 324350
	L1D_cache_core[53]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 319048
	L1D_cache_core[54]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 319748
	L1D_cache_core[55]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 290439
	L1D_cache_core[56]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 332492
	L1D_cache_core[57]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 312260
	L1D_cache_core[58]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1694, Reservation_fails = 349203
	L1D_cache_core[59]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 318894
	L1D_cache_core[60]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 357351
	L1D_cache_core[61]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 334393
	L1D_cache_core[62]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 332164
	L1D_cache_core[63]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 313634
	L1D_cache_core[64]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 346918
	L1D_cache_core[65]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 331553
	L1D_cache_core[66]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 338964
	L1D_cache_core[67]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 353114
	L1D_cache_core[68]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 351143
	L1D_cache_core[69]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 323202
	L1D_cache_core[70]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1695, Reservation_fails = 291648
	L1D_cache_core[71]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 331680
	L1D_cache_core[72]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 338509
	L1D_cache_core[73]: Access = 19712, Miss = 7120, Miss_rate = 0.361, Pending_hits = 1696, Reservation_fails = 323628
	L1D_cache_core[74]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 266903
	L1D_cache_core[75]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1559, Reservation_fails = 282661
	L1D_cache_core[76]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1558, Reservation_fails = 288114
	L1D_cache_core[77]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 272013
	L1D_cache_core[78]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 241321
	L1D_cache_core[79]: Access = 17568, Miss = 6456, Miss_rate = 0.367, Pending_hits = 1560, Reservation_fails = 287653
	L1D_total_cache_accesses = 1499157
	L1D_total_cache_misses = 550790
	L1D_total_cache_miss_rate = 0.3674
	L1D_total_cache_pending_hits = 132203
	L1D_total_cache_reservation_fails = 23777233
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 132203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14901842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 329843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 132203
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 433866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8875391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1107066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 14022612
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 879230
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8875391
ctas_completed 8192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 
gpgpu_n_tot_thrd_icount = 188351200
gpgpu_n_tot_w_icount = 5885975
gpgpu_n_stall_shd_mem = 5457629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 460362
gpgpu_n_mem_write_global = 524294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8454224
gpgpu_n_store_insn = 3211296
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9437184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5259950
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197679
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6276444	W0_Idle:5957297	W0_Scoreboard:51101808	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675863	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4784128
single_issue_nums: WS0:1617943	WS1:1392640	WS2:1482752	WS3:1392640	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3682896 {8:460362,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20971760 {40:524294,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18414480 {40:460362,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194352 {8:524294,}
maxmflatency = 6452 
max_icnt2mem_latency = 5502 
maxmrqlatency = 1689 
max_icnt2sh_latency = 966 
averagemflatency = 1759 
avg_icnt2mem_latency = 1364 
avg_mrq_latency = 102 
avg_icnt2sh_latency = 72 
mrq_lat_table:17952 	15887 	15416 	21216 	29986 	49432 	60402 	48860 	22798 	5308 	403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14854 	92010 	148544 	361484 	354471 	13293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	13618 	21643 	40632 	62124 	68132 	159083 	396013 	221281 	2130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	279514 	150104 	102642 	80284 	82523 	90187 	116902 	66815 	15685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	9 	12 	14 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        56        32        32        39        37        44        40        26        46        24        24        64        40        48        40 
dram[1]:        48        42        32        32        34        26        40        40        24        48        24        26        56        40        48        39 
dram[2]:        49        40        22        31        32        42        40        40        35        40        18        32        56        46        44        48 
dram[3]:        31        49        31        19        27        49        40        38        35        40        19        28        51        40        48        44 
dram[4]:        33        57        40        31        44        30        40        32        50        48        25        25        56        46        55        48 
dram[5]:        58        56        40        32        45        51        38        32        55        48        23        25        58        43        29        46 
dram[6]:        36        38        32        24        27        48        32        40        40        48        27        24        48        46        49        56 
dram[7]:        39        32        32        30        24        22        32        36        51        48        30        25        64        48        56        51 
dram[8]:        28        58        38        24        33        34        40        48        44        40        24        45        56        56        30        32 
dram[9]:        31        58        40        28        53        35        40        48        48        48        25        33        54        56        29        33 
dram[10]:        30        63        35        25        37        33        48        48        36        48        21        48        56        52        24        45 
dram[11]:        34        64        32        29        52        45        46        48        34        43        25        23        56        48        27        33 
dram[12]:        39        32        39        36        27        40        40        54        32        48        30        20        56        48        56        47 
dram[13]:        47        27        39        29        27        46        40        56        41        40        21        25        55        55        54        48 
dram[14]:        29        50        46        29        30        31        40        46        40        27        22        28        59        56        31        38 
dram[15]:        25        38        39        24        40        37        40        48        38        49        26        30        56        56        48        43 
dram[16]:        37        38        32        38        48        26        42        43        56        55        29        32        56        54        38        48 
dram[17]:        47        36        32        27        48        32        54        33        54        56        32        32        56        52        40        48 
dram[18]:        56        36        45        34        33        40        47        33        64        64        33        34        46        44        38        39 
dram[19]:        37        41        43        38        27        33        46        39        56        64        32        24        48        45        32        39 
dram[20]:        36        35        24        30        32        36        40        48        53        44        58        25        54        48        47        48 
dram[21]:        40        32        27        46        30        26        40        46        51        48        52        34        56        48        40        33 
dram[22]:        32        63        43        20        29        32        40        48        40        46        42        32        56        52        27        32 
dram[23]:        38        39        30        24        30        32        40        47        40        43        24        32        56        54        24        34 
dram[24]:        24        34        28        25        36        38        32        48        55        48        34        34        49        40        41        46 
dram[25]:        38        46        32        27        36        24        32        48        54        48        43        27        43        45        48        48 
dram[26]:        24        45        32        36        32        24        32        48        48        56        62        26        56        56        48        48 
dram[27]:        22        26        31        28        25        25        32        48        51        54        48        40        57        56        46        48 
dram[28]:        41        31        42        32        32        30        40        56        41        40        64        25        56        48        31        44 
dram[29]:        50        52        29        32        32        32        40        48        44        40        64        22        48        44        32        40 
dram[30]:        41        48        35        32        33        27        40        48        34        61        55        31        48        32        37        39 
dram[31]:        34        42        32        32        28        36        40        48        34        64        51        20        51        33        39        40 
maximum service time to same row:
dram[0]:      6313      6262      7123      7324      7791      7992      6650      6433      7131      7117      8092      7426      6123      6233      7337      7369 
dram[1]:      6322      6246      7129      7175      7779      7960      6634      6437      7092      7113      8136      7425      6103      6258      7361      7366 
dram[2]:      6237      6333      7203      7159      8325      7825      6622      6449      7088      7063      7995      8187      6124      6224      7538      7323 
dram[3]:      6257      6322      7196      7288      8295      7923      6629      6432      7120      7058      8022      8182      6144      6224      7347      7289 
dram[4]:      6163      6101      7204      7268      8164      8078      6658      6425      7108      7052      7946      7421      6115      6690      7494      7406 
dram[5]:      6172      6096      7208      7220      8150      8008      6647      6454      7081      7047      7919      7437      6112      6773      7472      7401 
dram[6]:      6008      6184      7192      7195      8007      7909      6619      6440      7067      6959      7751      7510      6096      6220      7478      7332 
dram[7]:      6020      6172      7155      7271      8135      7959      6619      6422      7116      6962      7795      7454      6100      6216      7514      7335 
dram[8]:      5866      6085      7152      7223      8183      7988      6682      6428      6900      7331      7597      7401      6209      6273      7502      7228 
dram[9]:      5875      6080      7144      7157      8829      8040      6631      6448      6899      7217      7540      7429      6188      6269      7489      7233 
dram[10]:      5764      6092      7232      7169      8400      8139      6558      6437      6927      7120      7987      7418      6129      6514      7481      7160 
dram[11]:      5866      6088      7219      7188      8468      8171      6667      6426      6915      7124      7589      7390      6151      6278      7473      7171 
dram[12]:      5751      6069      7181      7252      7803      8114      6655      6434      6899      7140      7777      7695      6714      6249      7283      7205 
dram[13]:      5795      6063      7124      7195      7795      8138      6639      6449      6892      7153      7799      7695      6717      6253      7272      7165 
dram[14]:      5744      6313      7145      7181      7948      7786      6639      6444      7200      7389      7958      7610      5373      6257      7376      7276 
dram[15]:      5755      6071      7152      7191      8095      7869      6679      6430      7211      7125      7859      7674      6637      6253      7349      7225 
dram[16]:      6751      6698      7211      7136      7931      7710      6458      6742      7048      6934      7514      7782      6225      6237      7300      7224 
dram[17]:      6771      6686      7245      7132      7915      7886      6454      6737      7042      6979      7400      7960      6208      6258      7305      7211 
dram[18]:      6681      6770      7136      7204      7926      7881      6437      6803      7040      6963      7465      7963      6220      6285      7296      7255 
dram[19]:      6693      6759      7152      7193      8062      7899      6445      6799      7080      6935      7514      7846      6201      6309      7311      7283 
dram[20]:      6679      6638      7384      7124      7991      7845      6453      6413      7039      6914      7520      7392      6132      6254      7341      7525 
dram[21]:      6702      6626      7341      7135      7956      7769      6460      6416      7035      6919      7530      7416      6183      6278      7332      7498 
dram[22]:      6611      6701      7362      7195      7874      7786      6473      6428      7023      6935      7425      7899      6172      6310      7643      7490 
dram[23]:      6638      6686      7424      7176      7818      7647      6567      6433      7054      6914      7582      7381      6128      6226      7585      7506 
dram[24]:      6538      6554      7165      7333      7922      7811      6859      6417      7137      6990      7438      7890      6108      6233      7348      7494 
dram[25]:      6554      6542      7256      7365      7901      7789      6847      6418      7059      6983      7453      8002      6096      6277      7402      7227 
dram[26]:      6535      6554      7241      7179      7903      7907      6634      6438      7077      6962      7428      7810      6155      6266      7365      7307 
dram[27]:      6553      6542      7185      7193      7983      7906      6622      6428      7109      6920      7462      7838      6121      6241      7340      7481 
dram[28]:      6461      6409      7248      7196      7988      7750      6682      6421      7059      6932      7504      7870      6111      6238      7296      7494 
dram[29]:      6482      6396      7233      7177      7943      7783      6686      6433      7052      7002      7442      8022      6112      6262      7356      7490 
dram[30]:      6386      6481      7189      7179      7915      7869      6717      6444      7080      6974      7456      7781      6103      6250      7336      7351 
dram[31]:      6406      6469      7161      7299      8059      7830      6697      6426      7108      6948      7488      7775      6117      6238      7323      7453 
average row accesses per activate:
dram[0]:  6.075269  7.541667  4.460938  4.285714  5.290909  5.174312  4.832000  4.664122  3.825758  4.208000  4.297521  3.800000  5.136752  4.237410  4.201492  4.769231 
dram[1]:  6.634146  5.784946  4.661290  4.830645  4.598425  4.192593  4.186207  4.263889  4.239316  4.209302  4.053846  4.000000  5.094017  4.084507  4.456693  4.177778 
dram[2]:  5.081081  5.333333  4.595238  4.280576  5.390476  4.387597  4.234483  4.179310  4.417391  4.000000  3.925926  4.313560  4.299270  4.588710  4.291045  4.803419 
dram[3]:  5.447619  5.505051  4.578125  4.060811  5.490385  4.303030  4.419117  4.117241  4.085271  4.051852  4.101562  4.123967  4.872000  4.626984  4.425197  4.552845 
dram[4]:  5.392157  5.804124  4.658730  5.366071  5.266055  4.685950  4.687023  4.717742  5.107843  5.116505  4.176471  4.473684  4.834711  4.231884  4.335878  4.815790 
dram[5]:  5.978261  5.808511  4.503876  4.589147  5.588235  4.877193  4.713178  4.785124  4.521368  4.183206  4.432203  4.111111  5.043859  4.085106  4.020979  4.963303 
dram[6]:  5.260000  5.336538  4.555555  4.950000  4.699187  4.788136  4.870968  5.445455  5.652632  4.652893  4.666667  4.603604  4.891667  4.579365  4.650406  5.137615 
dram[7]:  5.018692  5.460000  5.696970  5.409091  5.252337  4.448000  4.633588  4.648000  4.819820  4.479339  4.513043  4.715596  5.523365  4.782258  5.061947  5.188679 
dram[8]:  5.093458  7.641791  4.350746  4.136986  5.701031  5.198198  4.811024  5.051282  4.169355  4.598290  4.580357  4.350000  4.761905  4.732824  5.203704  4.467742 
dram[9]:  4.990909  7.000000  4.788618  4.910569  5.464646  4.669355  4.492537  5.357143  4.456141  4.752213  4.729730  4.233871  4.682539  4.824000  4.762712  4.883929 
dram[10]:  5.460000  7.731343  4.141844  4.692914  5.721650  4.472868  4.625000  5.131579  4.558558  4.240000  4.612069  4.681818  5.414414  4.630769  4.198473  4.732759 
dram[11]:  5.326733  7.536232  4.793388  4.576923  6.076923  4.138686  4.803150  4.658536  4.387931  4.547009  5.056604  4.592920  4.333333  4.829268  4.450819  4.545455 
dram[12]:  5.188119  5.074766  4.406015  4.816667  4.808696  4.641667  4.110345  4.801653  4.032000  4.915888  4.422414  4.023809  4.514925  6.080808  3.979021  4.869565 
dram[13]:  5.977012  5.200000  4.458015  4.737705  4.750000  4.448819  4.352518  4.461538  4.669811  4.666667  4.745454  4.237288  4.500000  5.600000  4.257576  4.786325 
dram[14]:  4.929824  5.881721  4.306570  4.589147  5.760417  4.183824  4.376812  4.189781  4.301724  4.320000  4.561403  3.872180  4.280576  4.967480  4.434109  4.524194 
dram[15]:  4.767241  6.646341  4.250000  4.307143  5.311321  4.813560  4.267606  4.719008  4.232759  4.120000  4.415254  4.225000  5.230089  5.600000  4.523438  4.677966 
dram[16]:  5.561224  5.293578  4.737705  6.157895  5.436893  4.483871  4.758065  4.511628  4.423729  4.669565  5.130000  4.657658  5.042373  5.265487  4.836207  4.488000 
dram[17]:  5.257143  5.540816  4.766667  5.245454  5.520000  5.317757  4.892562  4.708333  4.363636  4.990566  4.678571  4.654545  5.555555  5.077586  4.846154  4.588235 
dram[18]:  5.804348  5.530612  5.163636  5.462264  4.674797  4.788136  5.463636  4.645161  4.844037  4.873874  4.645454  4.859813  5.116667  4.682539  4.507936  4.803419 
dram[19]:  5.000000  5.161905  5.000000  5.192660  4.947369  4.881356  5.263158  4.640000  4.314050  5.228571  4.862745  4.132812  5.536364  5.250000  4.528000  5.231482 
dram[20]:  4.956141  5.301887  4.294117  4.436090  5.367925  4.677686  4.406015  4.991453  3.992424  4.459677  4.710280  4.601770  5.100841  4.610687  4.323308  5.863158 
dram[21]:  4.661017  5.017391  4.590551  4.851240  5.044643  4.381680  4.386861  4.372263  4.426229  4.455285  4.685185  4.439655  5.567567  4.102041  5.128440  4.739496 
dram[22]:  4.842105  6.181818  5.958763  4.531250  4.864407  4.872881  4.713178  4.844262  4.245902  5.036697  4.543859  4.684685  5.109244  4.587786  4.404762  4.811966 
dram[23]:  4.483333  6.076087  4.891667  4.299270  4.898305  5.017544  4.545455  4.392592  4.022901  5.200000  4.562500  4.262295  5.419643  4.448529  4.608333  4.805085 
dram[24]:  4.343066  4.672269  4.231884  4.363636  5.327103  5.045455  4.426471  4.447761  5.152381  4.688073  4.690909  3.683824  5.575472  5.085470  4.496000  5.441176 
dram[25]:  4.211679  5.000000  4.409091  4.733333  5.351852  4.483871  4.111888  4.316547  4.990741  4.637931  4.316239  4.222222  4.846774  4.455883  4.214815  4.504000 
dram[26]:  4.476191  5.639175  4.276119  5.034483  5.008696  4.855932  4.975206  4.666667  4.615385  4.809091  5.462366  4.672897  5.120690  4.441176  4.333333  4.476191 
dram[27]:  4.065693  5.300971  4.476562  4.701613  5.417476  5.000000  4.430657  4.374101  5.037383  4.432203  4.491228  4.073771  5.692307  4.500000  4.403101  5.271028 
dram[28]:  5.902174  5.177570  5.181818  4.160584  4.852459  5.034483  4.394161  4.413534  4.283464  4.388430  4.657407  4.198347  6.593407  4.688000  4.086957  4.812500 
dram[29]:  6.101124  5.861702  4.897436  4.869565  5.119658  4.705883  4.983193  4.469231  4.357143  3.992593  4.311475  4.122951  5.698113  4.439394  4.843478  3.865248 
dram[30]:  5.400000  5.313725  4.639344  4.335821  4.782258  5.079646  4.355072  4.522727  4.430894  4.610169  4.534483  3.795455  5.276786  4.061224  4.200000  4.101449 
dram[31]:  5.424242  6.022472  4.786885  4.864407  4.884297  4.647541  4.098591  4.377778  4.573771  5.247525  4.682243  3.748148  6.294737  4.101351  4.335938  3.992806 
average row locality = 287660/60829 = 4.728994
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       521       498       532       568       547       534       558       560       455       469       480       463       561       552       534       518 
dram[1]:       502       495       539       565       548       532       559       565       448       494       490       459       557       542       532       526 
dram[2]:       524       519       546       567       533       533       566       554       461       493       489       476       545       529       537       518 
dram[3]:       532       500       552       567       540       534       557       548       475       497       483       467       565       548       525       520 
dram[4]:       510       514       553       562       542       532       566       540       461       475       462       474       552       545       534       511 
dram[5]:       510       498       547       555       538       520       563       530       474       493       490       482       541       542       535       504 
dram[6]:       488       511       542       560       542       528       558       554       480       509       478       476       551       536       537       518 
dram[7]:       498       504       529       559       530       515       565       535       478       487       484       478       552       554       538       513 
dram[8]:       499       469       549       575       522       539       567       547       458       492       482       485       563       575       519       514 
dram[9]:       505       475       553       572       509       541       559       554       449       490       490       488       550       564       519       512 
dram[10]:       501       473       547       561       522       538       550       540       452       482       499       479       564       563       513       513 
dram[11]:       495       472       547       556       523       532       558       531       453       481       503       482       559       556       507       511 
dram[12]:       485       501       548       544       521       525       553       535       456       477       475       466       560       556       536       524 
dram[13]:       476       503       544       546       522       528       564       534       439       487       485       461       564       544       527       521 
dram[14]:       523       509       556       563       519       532       558       525       450       487       488       475       553       567       535       521 
dram[15]:       511       501       545       571       527       531       560       525       445       464       489       471       549       570       545       514 
dram[16]:       496       536       545       547       530       523       545       543       472       478       478       484       550       558       520       522 
dram[17]:       500       503       543       541       522       536       547       526       473       475       484       477       557       554       522       511 
dram[18]:       484       501       531       545       545       528       560       533       472       480       477       493       566       553       533       527 
dram[19]:       488       497       547       529       535       542       560       538       470       487       460       490       565       557       531       531 
dram[20]:       516       521       553       555       537       532       543       536       473       501       464       490       571       567       533       515 
dram[21]:       502       529       553       548       535       539       554       551       486       498       470       485       579       566       520       523 
dram[22]:       503       498       540       547       543       544       563       539       467       492       482       491       571       564       519       522 
dram[23]:       493       510       550       555       547       537       554       545       470       492       479       493       568       568       518       523 
dram[24]:       547       520       548       545       540       531       553       544       483       453       475       467       557       555       523       515 
dram[25]:       533       514       547       536       548       533       541       550       483       486       463       456       569       564       522       524 
dram[26]:       520       508       535       545       542       545       549       557       484       471       470       470       554       570       534       528 
dram[27]:       513       503       536       552       525       532       558       559       481       469       471       463       559       558       530       525 
dram[28]:       493       513       534       539       559       546       557       540       491       480       468       470       566       550       523       501 
dram[29]:       491       506       536       530       565       531       550       540       496       483       490       469       565       547       518       505 
dram[30]:       487       494       526       541       553       546       559       553       493       488       486       468       561       564       529       527 
dram[31]:       487       490       548       535       554       534       536       550       500       477       464       474       567       572       520       517 
total dram reads = 266957
bank skew: 579/439 = 1.32
chip skew: 8438/8245 = 1.02
number of total write accesses:
dram[0]:       176       179       156       128       138       118       184       204       200       226       160       121       158       148       116       160 
dram[1]:       168       170       156       134       144       136       192       196       190       194       148       146       156       152       136       152 
dram[2]:       158       164       132       112       132       130       188       208       188       204       164       132       176       158       150       176 
dram[3]:       160       180       134       136       124       136       176       194       208       200       168       128       176       140       148       157 
dram[4]:       160       194       130       156       128       140       189       179       235       208       140       144       132       153       133       152 
dram[5]:       160       191       136       148       128       144       178       196       220       220       132       144       136       134       154       148 
dram[6]:       150       176       128       136       144       148       180       180       228       216       158       140       142       159       134       168 
dram[7]:       153       167       140       144       128       163       168       184       226       218       140       144       156       156       136       148 
dram[8]:       181       172       134       116       124       152       173       176       234       184       124       148       148       180       168       158 
dram[9]:       174       171       144       128       128       152       172       184       234       185       139       145       158       156       170       138 
dram[10]:       180       177       148       140       130       153       168       180       216       192       144       144       148       156       148       144 
dram[11]:       170       192       132       152       120       140       205       165       222       204       126       148       156       152       143       156 
dram[12]:       156       168       152       136       128       128       172       182       189       196       152       164       180       184       129       144 
dram[13]:       172       169       160       128       116       148       164       182       220       180       148       154       156       172       140       156 
dram[14]:       155       152       136       116       136       148       182       196       196       212       128       158       165       176       148       158 
dram[15]:       168       176       129       128       144       148       183       184       184       204       128       144       168       183       136       152 
dram[16]:       194       164       132       152       120       129       178       156       200       236       138       130       178       146       164       156 
dram[17]:       205       160       116       141       120       132       180       156       218       216       160       138       172       140       178       140 
dram[18]:       200       164       148       134       120       145       162       170       224       242       136       108       190       148       140       140 
dram[19]:       188       180       150       148       116       136       160       168       207       248       144       154       176       124       140       134 
dram[20]:       196       164       124       138       128       136       172       192       214       208       160       117       142       148       168       168 
dram[21]:       192       191       120       152       118       140       188       188       216       200       144       118       152       148       154       162 
dram[22]:       192       184       146       132       124       124       179       208       204       226       142       112       148       148       141       160 
dram[23]:       178       196       148       136       124       138       182       192       228       213       127       106       153       148       137       169 
dram[24]:       192       144       144       124       118        96       196       202       232       230       164       133       136       160       156       156 
dram[25]:       176       142       140       128       120        92       188       200       224       208       168       150       128       166       188       156 
dram[26]:       176       156       151       156       133       112       206       180       219       232       152       120       160       136       150       144 
dram[27]:       176       172       148       124       132       110       196       196       232       214       159       136       130       144       152       156 
dram[28]:       200       164       144       124       132       150       180       188       210       202       140       150       136       144       164       152 
dram[29]:       208       180       148       120       133       116       172       164       212       224       144       136       156       152       154       159 
dram[30]:       212       190       160       160       154       112       168       176       207       222       159       130       120       132       150       147 
dram[31]:       200       180       144       156       146       132       184       164       229       212       148       125       119       140       140       152 
total dram writes = 82363
bank skew: 248/92 = 2.70
chip skew: 2599/2559 = 1.02
average mf latency per bank:
dram[0]:       4234      4441      4552      4693      4891      5095      4619      4408      4988      4685      5096      5503      4509      4598      4862      4505
dram[1]:       4919      4954      5045      5104      5416      5588      5024      4942      5490      5159      5671      5779      5115      5224      5338      5129
dram[2]:       4753      4680      4958      5088      5443      5334      4811      4725      5335      4977      5244      5623      4899      5126      5051      4861
dram[3]:       4762      4833      5034      5072      5535      5513      5101      5049      5191      5117      5468      6003      4845      5283      5195      5155
dram[4]:       4607      4313      4814      4593      5097      4976      4651      4767      4682      4801      5462      5212      4852      4800      4917      4824
dram[5]:       4613      4554      4924      4780      5204      5158      4938      4858      4840      4762      5512      5304      5056      4987      4830      5085
dram[6]:       4974      4673      4994      4886      5046      5192      4976      4943      4809      4732      5351      5553      4957      4936      5037      4824
dram[7]:       4642      4487      4696      4626      4982      4859      4698      4715      4693      4646      5272      5164      4653      4655      4749      4796
dram[8]:       4588      4927      4835      4951      5381      5094      4932      4962      4797      4991      5461      5467      4845      4440      4778      4961
dram[9]:       4559      4712      4672      4659      5336      4954      4806      4640      4755      4899      5217      5262      4813      4569      4646      4941
dram[10]:       4530      4725      4732      4699      5219      4943      4929      4791      4985      4877      5167      5262      4833      4618      4904      4930
dram[11]:       4493      4608      4799      4690      5257      5060      4590      4949      4723      4705      5167      5163      4747      4580      4919      4792
dram[12]:       4686      4552      4463      4825      5109      5128      4696      4672      4941      4753      5109      5116      4517      4437      4804      4742
dram[13]:       4652      4648      4530      4910      5203      5003      4733      4747      4806      4833      5053      5262      4712      4535      4750      4750
dram[14]:       4834      4959      4981      5186      5402      5385      4972      5061      5300      4961      5691      5506      7814      4688      4962      5063
dram[15]:       4627      4551      4804      4810      5041      5106      4699      4894      5299      4922      5463      5424      4728      4524      4856      4837
dram[16]:       4276      4286      4632      4548      4989      5022      4667      4841      4743      4479      5078      5153      4401      4584      4504      4579
dram[17]:       4238      4536      4898      4700      5137      5002      4729      5021      4598      4699      4980      5231      4468      4750      4523      4831
dram[18]:       4355      4558      4887      4952      5122      4979      4931      4887      4682      4590      5320      5453      4474      4782      4839      4811
dram[19]:       4262      4330      4480      4738      5011      4751      4734      4655      4679      4365      5211      4889      4321      4648      4682      4656
dram[20]:       4467      4660      4950      4907      5304      5269      4954      4916      5018      4844      5376      5656      4889      4926      4816      4788
dram[21]:       4470      4418      4999      4855      5404      5277      4845      4802      4928      4933      5476      5697      4800      4919      5019      4871
dram[22]:       4517      4703      4915      5078      5449      5458      4918      4863      5084      4840      5509      5799      4959      5022      5154      4932
dram[23]:       4593      4538      4863      4931      5323      5279      4905      4914      4883      4880      5614      5807      4890      4928      5161      4902
dram[24]:       4549      4816      4922      5087      5525      5755      4869      4890      4868      5095      5439      5806      5097      4922      5061      5054
dram[25]:       4807      4988      5142      5280      5494      5934      5117      4934      4901      5160      5544      5804      5112      4933      4889      5102
dram[26]:       4370      4417      4606      4458      4902      5000      4427      4568      4631      4627      5226      5435      4499      4654      4640      4624
dram[27]:       4550      4542      4828      4839      5294      5357      4689      4641      4697      4879      5360      5638      4992      4890      4863      4713
dram[28]:       4609      4789      5145      5236      5494      5392      5076      5072      5052      5164      5664      5650      5164      5075      5057      5299
dram[29]:       4662      4698      5103      5444      5427      5727      5211      5185      5001      5022      5598      5741      5099      5157      5252      5174
dram[30]:       4737      4746      5152      4969      5340      5770      5213      5186      5138      5072      5575      5796      5414      5197      5162      5196
dram[31]:       4725      4836      5225      5074      5387      5694      5217      5276      4926      5259      5838      5929      5333      5099      5265      5286
maximum mf latency per bank:
dram[0]:       4349      4374      5090      5033      5787      5646      5220      5284      5009      5366      5617      5291      4744      4985      4949      4950
dram[1]:       4837      5171      5527      5713      6140      5571      5389      5692      5201      5514      5839      5634      5548      5633      5215      5252
dram[2]:       4804      5170      5586      5230      5190      5348      5161      5476      5427      5695      6066      5241      5178      5280      5191      5280
dram[3]:       4840      5446      5760      5435      5310      5670      5672      5495      5284      5726      6452      5842      5539      5295      5354      5911
dram[4]:       4503      5238      5194      4946      4892      5078      5480      5594      4910      5001      5818      4607      5133      4833      5131      4790
dram[5]:       4919      5151      5165      4868      4990      5169      5466      5252      4995      4851      5091      5248      5754      5049      5167      4765
dram[6]:       4797      4747      5244      5174      5158      5647      5563      5412      4727      5361      4845      4716      4662      4709      5250      4818
dram[7]:       4643      4588      4677      4986      5078      4973      5075      4828      4722      5084      4867      4859      4772      4926      4571      4713
dram[8]:       5132      5014      4793      4670      5201      4597      5028      5003      5091      4963      4673      5189      5563      4820      5565      4960
dram[9]:       5000      4757      4841      4765      5015      5216      5160      4997      5108      5222      4999      5124      5121      4682      4636      4951
dram[10]:       4724      5105      5236      4516      5088      5068      5051      5037      4983      5441      5076      5355      5383      5729      4964      4930
dram[11]:       4689      5087      5381      4981      5526      4745      4913      5100      4869      5095      5154      4940      5202      5368      5081      4824
dram[12]:       4892      5512      5366      4915      5017      4677      4718      5355      4756      5352      4876      4695      5498      5498      5365      4981
dram[13]:       4868      4944      5432      4733      5553      4725      5389      4941      5007      4933      4797      4795      5501      6287      4989      5427
dram[14]:       5691      5473      5427      5054      5377      5875      5129      5916      5785      5762      5082      5214      5397      4795      5562      5222
dram[15]:       4669      5244      5468      4691      5422      5650      5160      5312      5569      5339      5168      4994      5306      5239      4700      4827
dram[16]:       5019      4707      5228      5201      4783      5758      4600      5065      5295      4866      4826      5146      4998      5235      5265      5013
dram[17]:       4889      4763      5136      4637      4792      5527      5408      5670      4847      5253      5142      4669      5140      5056      5304      5043
dram[18]:       4930      5149      4734      5605      5104      5766      5098      5085      5233      5578      5307      5247      5650      5142      5159      4745
dram[19]:       4926      5181      4686      5432      5267      5714      4706      5022      4851      5171      5036      4574      5580      5325      5219      5716
dram[20]:       5153      5249      5928      5316      5421      6313      5053      5400      5199      4983      5008      5033      5580      5911      5477      5307
dram[21]:       5185      5140      5491      4682      5278      6006      5067      5865      5360      4891      5127      4906      5649      5315      5728      5438
dram[22]:       5110      5123      5366      5561      5628      5638      4945      5669      4982      5959      5118      5581      5773      5590      5940      5563
dram[23]:       5129      5240      5148      5507      5512      5811      5278      5233      5092      6033      5221      5683      5407      5708      5900      5791
dram[24]:       5481      5033      5154      4847      5376      5608      5151      5780      4944      5502      4851      5747      5778      5221      5423      5504
dram[25]:       5349      5508      5484      5131      5601      5753      5118      5922      5430      5887      5213      5306      5562      5159      5004      5234
dram[26]:       4803      4811      4648      4576      4912      5247      5595      5773      4684      5009      4880      4828      5527      4748      4971      5049
dram[27]:       5988      4860      4712      4749      5634      5736      5531      5892      4868      5113      5666      5713      6132      4807      5788      5684
dram[28]:       5151      5181      4663      5010      5582      5746      5608      5304      4929      5338      5556      5530      5754      5210      5008      5107
dram[29]:       5211      5058      5158      5299      5450      5765      5525      5369      5078      5414      5596      5220      6056      5540      5415      5462
dram[30]:       4872      5214      4871      5242      5734      5027      4903      5500      5085      5759      5388      5289      5620      5391      5623      5487
dram[31]:       5405      5143      5409      5585      6111      5301      5642      5368      5191      5615      6156      5514      6362      6182      5920      5360
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18308 n_act=1923 n_pre=1907 n_ref_event=0 n_req=8996 n_rd=8350 n_rd_L2_A=0 n_write=0 n_wr_bk=2572 bw_util=0.3669
n_activity=13099 dram_eff=0.8338
bk0: 521a 23581i bk1: 498a 23571i bk2: 532a 22307i bk3: 568a 22053i bk4: 547a 21746i bk5: 534a 22380i bk6: 558a 21311i bk7: 560a 21232i bk8: 455a 22263i bk9: 469a 21431i bk10: 480a 22558i bk11: 463a 21806i bk12: 561a 22196i bk13: 552a 21795i bk14: 534a 21998i bk15: 518a 21759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786238
Row_Buffer_Locality_read = 0.815569
Row_Buffer_Locality_write = 0.407121
Bank_Level_Parallism = 10.289016
Bank_Level_Parallism_Col = 6.998972
Bank_Level_Parallism_Ready = 3.171580
write_to_read_ratio_blp_rw_average = 0.260306
GrpLevelPara = 3.425342 

BW Util details:
bwutil = 0.366879 
total_CMD = 29770 
util_bw = 10922 
Wasted_Col = 1745 
Wasted_Row = 97 
Idle = 17006 

BW Util Bottlenecks: 
RCDc_limit = 2261 
RCDWRc_limit = 801 
WTRc_limit = 2069 
RTWc_limit = 4805 
CCDLc_limit = 1854 
rwq = 0 
CCDLc_limit_alone = 1258 
WTRc_limit_alone = 1805 
RTWc_limit_alone = 4473 

Commands details: 
total_CMD = 29770 
n_nop = 18308 
Read = 8350 
Write = 0 
L2_Alloc = 0 
L2_WB = 2572 
n_act = 1923 
n_pre = 1907 
n_ref = 0 
n_req = 8996 
total_req = 10922 

Dual Bus Interface Util: 
issued_total_row = 3830 
issued_total_col = 10922 
Row_Bus_Util =  0.128653 
CoL_Bus_Util = 0.366879 
Either_Row_CoL_Bus_Util = 0.385018 
Issued_on_Two_Bus_Simul_Util = 0.110514 
issued_two_Eff = 0.287035 
queue_avg = 22.333624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.3336
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18177 n_act=1995 n_pre=1979 n_ref_event=0 n_req=8998 n_rd=8353 n_rd_L2_A=0 n_write=0 n_wr_bk=2570 bw_util=0.3669
n_activity=13473 dram_eff=0.8107
bk0: 502a 23857i bk1: 495a 22916i bk2: 539a 22102i bk3: 565a 21888i bk4: 548a 21006i bk5: 532a 21367i bk6: 559a 20906i bk7: 565a 20288i bk8: 448a 22273i bk9: 494a 21917i bk10: 490a 22132i bk11: 459a 22048i bk12: 557a 21306i bk13: 542a 20967i bk14: 532a 22159i bk15: 526a 21162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778284
Row_Buffer_Locality_read = 0.805938
Row_Buffer_Locality_write = 0.420155
Bank_Level_Parallism = 10.414533
Bank_Level_Parallism_Col = 7.142934
Bank_Level_Parallism_Ready = 3.208642
write_to_read_ratio_blp_rw_average = 0.271528
GrpLevelPara = 3.448772 

BW Util details:
bwutil = 0.366913 
total_CMD = 29770 
util_bw = 10923 
Wasted_Col = 2159 
Wasted_Row = 75 
Idle = 16613 

BW Util Bottlenecks: 
RCDc_limit = 3164 
RCDWRc_limit = 743 
WTRc_limit = 2514 
RTWc_limit = 5813 
CCDLc_limit = 2137 
rwq = 0 
CCDLc_limit_alone = 1400 
WTRc_limit_alone = 2193 
RTWc_limit_alone = 5397 

Commands details: 
total_CMD = 29770 
n_nop = 18177 
Read = 8353 
Write = 0 
L2_Alloc = 0 
L2_WB = 2570 
n_act = 1995 
n_pre = 1979 
n_ref = 0 
n_req = 8998 
total_req = 10923 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 10923 
Row_Bus_Util =  0.133490 
CoL_Bus_Util = 0.366913 
Either_Row_CoL_Bus_Util = 0.389419 
Issued_on_Two_Bus_Simul_Util = 0.110984 
issued_two_Eff = 0.285000 
queue_avg = 23.840275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8403
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18202 n_act=2021 n_pre=2005 n_ref_event=0 n_req=9036 n_rd=8390 n_rd_L2_A=0 n_write=0 n_wr_bk=2572 bw_util=0.3682
n_activity=13171 dram_eff=0.8323
bk0: 524a 22794i bk1: 519a 23017i bk2: 546a 22510i bk3: 567a 21698i bk4: 533a 21775i bk5: 533a 21475i bk6: 566a 21206i bk7: 554a 20887i bk8: 461a 22349i bk9: 493a 21404i bk10: 489a 21926i bk11: 476a 22449i bk12: 545a 21589i bk13: 529a 21142i bk14: 537a 21848i bk15: 518a 21865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776339
Row_Buffer_Locality_read = 0.804529
Row_Buffer_Locality_write = 0.410217
Bank_Level_Parallism = 10.515763
Bank_Level_Parallism_Col = 6.996641
Bank_Level_Parallism_Ready = 3.111932
write_to_read_ratio_blp_rw_average = 0.274207
GrpLevelPara = 3.442109 

BW Util details:
bwutil = 0.368223 
total_CMD = 29770 
util_bw = 10962 
Wasted_Col = 1853 
Wasted_Row = 63 
Idle = 16892 

BW Util Bottlenecks: 
RCDc_limit = 2613 
RCDWRc_limit = 734 
WTRc_limit = 1980 
RTWc_limit = 4791 
CCDLc_limit = 1850 
rwq = 0 
CCDLc_limit_alone = 1382 
WTRc_limit_alone = 1777 
RTWc_limit_alone = 4526 

Commands details: 
total_CMD = 29770 
n_nop = 18202 
Read = 8390 
Write = 0 
L2_Alloc = 0 
L2_WB = 2572 
n_act = 2021 
n_pre = 2005 
n_ref = 0 
n_req = 9036 
total_req = 10962 

Dual Bus Interface Util: 
issued_total_row = 4026 
issued_total_col = 10962 
Row_Bus_Util =  0.135237 
CoL_Bus_Util = 0.368223 
Either_Row_CoL_Bus_Util = 0.388579 
Issued_on_Two_Bus_Simul_Util = 0.114881 
issued_two_Eff = 0.295643 
queue_avg = 23.434969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18177 n_act=2011 n_pre=1995 n_ref_event=0 n_req=9053 n_rd=8410 n_rd_L2_A=0 n_write=0 n_wr_bk=2565 bw_util=0.3687
n_activity=13282 dram_eff=0.8263
bk0: 532a 22939i bk1: 500a 23363i bk2: 552a 22045i bk3: 567a 21222i bk4: 540a 21750i bk5: 534a 21228i bk6: 557a 21307i bk7: 548a 20488i bk8: 475a 21889i bk9: 497a 21650i bk10: 483a 21518i bk11: 467a 22886i bk12: 565a 21361i bk13: 548a 22505i bk14: 525a 22094i bk15: 520a 21264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777864
Row_Buffer_Locality_read = 0.806064
Row_Buffer_Locality_write = 0.409020
Bank_Level_Parallism = 10.463150
Bank_Level_Parallism_Col = 7.041327
Bank_Level_Parallism_Ready = 3.170114
write_to_read_ratio_blp_rw_average = 0.273652
GrpLevelPara = 3.412421 

BW Util details:
bwutil = 0.368660 
total_CMD = 29770 
util_bw = 10975 
Wasted_Col = 1937 
Wasted_Row = 73 
Idle = 16785 

BW Util Bottlenecks: 
RCDc_limit = 2715 
RCDWRc_limit = 760 
WTRc_limit = 2117 
RTWc_limit = 5225 
CCDLc_limit = 2017 
rwq = 0 
CCDLc_limit_alone = 1480 
WTRc_limit_alone = 1911 
RTWc_limit_alone = 4894 

Commands details: 
total_CMD = 29770 
n_nop = 18177 
Read = 8410 
Write = 0 
L2_Alloc = 0 
L2_WB = 2565 
n_act = 2011 
n_pre = 1995 
n_ref = 0 
n_req = 9053 
total_req = 10975 

Dual Bus Interface Util: 
issued_total_row = 4006 
issued_total_col = 10975 
Row_Bus_Util =  0.134565 
CoL_Bus_Util = 0.368660 
Either_Row_CoL_Bus_Util = 0.389419 
Issued_on_Two_Bus_Simul_Util = 0.113806 
issued_two_Eff = 0.292245 
queue_avg = 23.275076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2751
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18346 n_act=1864 n_pre=1848 n_ref_event=0 n_req=8982 n_rd=8333 n_rd_L2_A=0 n_write=0 n_wr_bk=2573 bw_util=0.3663
n_activity=12902 dram_eff=0.8453
bk0: 510a 23327i bk1: 514a 22937i bk2: 553a 22447i bk3: 562a 22626i bk4: 542a 21489i bk5: 532a 21364i bk6: 566a 21202i bk7: 540a 20757i bk8: 461a 22404i bk9: 475a 22544i bk10: 462a 22685i bk11: 474a 22656i bk12: 552a 21377i bk13: 545a 21642i bk14: 534a 21847i bk15: 511a 22456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792474
Row_Buffer_Locality_read = 0.819993
Row_Buffer_Locality_write = 0.439137
Bank_Level_Parallism = 10.413395
Bank_Level_Parallism_Col = 7.216926
Bank_Level_Parallism_Ready = 3.203191
write_to_read_ratio_blp_rw_average = 0.262066
GrpLevelPara = 3.438802 

BW Util details:
bwutil = 0.366342 
total_CMD = 29770 
util_bw = 10906 
Wasted_Col = 1632 
Wasted_Row = 94 
Idle = 17138 

BW Util Bottlenecks: 
RCDc_limit = 2204 
RCDWRc_limit = 744 
WTRc_limit = 1593 
RTWc_limit = 5101 
CCDLc_limit = 1735 
rwq = 0 
CCDLc_limit_alone = 1214 
WTRc_limit_alone = 1456 
RTWc_limit_alone = 4717 

Commands details: 
total_CMD = 29770 
n_nop = 18346 
Read = 8333 
Write = 0 
L2_Alloc = 0 
L2_WB = 2573 
n_act = 1864 
n_pre = 1848 
n_ref = 0 
n_req = 8982 
total_req = 10906 

Dual Bus Interface Util: 
issued_total_row = 3712 
issued_total_col = 10906 
Row_Bus_Util =  0.124689 
CoL_Bus_Util = 0.366342 
Either_Row_CoL_Bus_Util = 0.383742 
Issued_on_Two_Bus_Simul_Util = 0.107289 
issued_two_Eff = 0.279587 
queue_avg = 22.789251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18339 n_act=1909 n_pre=1893 n_ref_event=0 n_req=8967 n_rd=8322 n_rd_L2_A=0 n_write=0 n_wr_bk=2569 bw_util=0.3658
n_activity=13028 dram_eff=0.836
bk0: 510a 23380i bk1: 498a 22753i bk2: 547a 21935i bk3: 555a 21993i bk4: 538a 21590i bk5: 520a 21513i bk6: 563a 21219i bk7: 530a 20918i bk8: 474a 22150i bk9: 493a 21811i bk10: 490a 22463i bk11: 482a 22077i bk12: 541a 22117i bk13: 542a 21239i bk14: 535a 20806i bk15: 504a 22119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787108
Row_Buffer_Locality_read = 0.815669
Row_Buffer_Locality_write = 0.418605
Bank_Level_Parallism = 10.600079
Bank_Level_Parallism_Col = 7.285151
Bank_Level_Parallism_Ready = 3.287026
write_to_read_ratio_blp_rw_average = 0.265840
GrpLevelPara = 3.463153 

BW Util details:
bwutil = 0.365838 
total_CMD = 29770 
util_bw = 10891 
Wasted_Col = 1794 
Wasted_Row = 70 
Idle = 17015 

BW Util Bottlenecks: 
RCDc_limit = 2266 
RCDWRc_limit = 818 
WTRc_limit = 2498 
RTWc_limit = 5468 
CCDLc_limit = 2069 
rwq = 0 
CCDLc_limit_alone = 1440 
WTRc_limit_alone = 2231 
RTWc_limit_alone = 5106 

Commands details: 
total_CMD = 29770 
n_nop = 18339 
Read = 8322 
Write = 0 
L2_Alloc = 0 
L2_WB = 2569 
n_act = 1909 
n_pre = 1893 
n_ref = 0 
n_req = 8967 
total_req = 10891 

Dual Bus Interface Util: 
issued_total_row = 3802 
issued_total_col = 10891 
Row_Bus_Util =  0.127712 
CoL_Bus_Util = 0.365838 
Either_Row_CoL_Bus_Util = 0.383977 
Issued_on_Two_Bus_Simul_Util = 0.109573 
issued_two_Eff = 0.285364 
queue_avg = 23.557943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5579
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18305 n_act=1841 n_pre=1825 n_ref_event=0 n_req=9020 n_rd=8368 n_rd_L2_A=0 n_write=0 n_wr_bk=2587 bw_util=0.368
n_activity=13052 dram_eff=0.8393
bk0: 488a 23036i bk1: 511a 22827i bk2: 542a 21947i bk3: 560a 21802i bk4: 542a 21315i bk5: 528a 21894i bk6: 558a 21324i bk7: 554a 21245i bk8: 480a 22441i bk9: 509a 21891i bk10: 478a 22433i bk11: 476a 22951i bk12: 551a 21494i bk13: 536a 21196i bk14: 537a 21816i bk15: 518a 21728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795898
Row_Buffer_Locality_read = 0.824211
Row_Buffer_Locality_write = 0.432515
Bank_Level_Parallism = 10.498277
Bank_Level_Parallism_Col = 7.429294
Bank_Level_Parallism_Ready = 3.325331
write_to_read_ratio_blp_rw_average = 0.275130
GrpLevelPara = 3.513477 

BW Util details:
bwutil = 0.367988 
total_CMD = 29770 
util_bw = 10955 
Wasted_Col = 1712 
Wasted_Row = 97 
Idle = 17006 

BW Util Bottlenecks: 
RCDc_limit = 2157 
RCDWRc_limit = 701 
WTRc_limit = 2668 
RTWc_limit = 5658 
CCDLc_limit = 1994 
rwq = 0 
CCDLc_limit_alone = 1234 
WTRc_limit_alone = 2340 
RTWc_limit_alone = 5226 

Commands details: 
total_CMD = 29770 
n_nop = 18305 
Read = 8368 
Write = 0 
L2_Alloc = 0 
L2_WB = 2587 
n_act = 1841 
n_pre = 1825 
n_ref = 0 
n_req = 9020 
total_req = 10955 

Dual Bus Interface Util: 
issued_total_row = 3666 
issued_total_col = 10955 
Row_Bus_Util =  0.123144 
CoL_Bus_Util = 0.367988 
Either_Row_CoL_Bus_Util = 0.385119 
Issued_on_Two_Bus_Simul_Util = 0.106013 
issued_two_Eff = 0.275273 
queue_avg = 23.424589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4246
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18381 n_act=1810 n_pre=1794 n_ref_event=0 n_req=8964 n_rd=8319 n_rd_L2_A=0 n_write=0 n_wr_bk=2571 bw_util=0.3658
n_activity=12948 dram_eff=0.8411
bk0: 498a 22877i bk1: 504a 22918i bk2: 529a 22858i bk3: 559a 22345i bk4: 530a 22168i bk5: 515a 21485i bk6: 565a 21079i bk7: 535a 21745i bk8: 478a 22306i bk9: 487a 22039i bk10: 484a 22302i bk11: 478a 23084i bk12: 552a 22044i bk13: 554a 22025i bk14: 538a 22493i bk15: 513a 22847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798081
Row_Buffer_Locality_read = 0.828104
Row_Buffer_Locality_write = 0.410853
Bank_Level_Parallism = 10.165837
Bank_Level_Parallism_Col = 7.120692
Bank_Level_Parallism_Ready = 3.347107
write_to_read_ratio_blp_rw_average = 0.267612
GrpLevelPara = 3.430520 

BW Util details:
bwutil = 0.365804 
total_CMD = 29770 
util_bw = 10890 
Wasted_Col = 1667 
Wasted_Row = 100 
Idle = 17113 

BW Util Bottlenecks: 
RCDc_limit = 1792 
RCDWRc_limit = 825 
WTRc_limit = 2121 
RTWc_limit = 4168 
CCDLc_limit = 1726 
rwq = 0 
CCDLc_limit_alone = 1222 
WTRc_limit_alone = 1906 
RTWc_limit_alone = 3879 

Commands details: 
total_CMD = 29770 
n_nop = 18381 
Read = 8319 
Write = 0 
L2_Alloc = 0 
L2_WB = 2571 
n_act = 1810 
n_pre = 1794 
n_ref = 0 
n_req = 8964 
total_req = 10890 

Dual Bus Interface Util: 
issued_total_row = 3604 
issued_total_col = 10890 
Row_Bus_Util =  0.121061 
CoL_Bus_Util = 0.365804 
Either_Row_CoL_Bus_Util = 0.382566 
Issued_on_Two_Bus_Simul_Util = 0.104300 
issued_two_Eff = 0.272631 
queue_avg = 22.112799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.1128
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18255 n_act=1868 n_pre=1852 n_ref_event=0 n_req=9002 n_rd=8355 n_rd_L2_A=0 n_write=0 n_wr_bk=2572 bw_util=0.367
n_activity=13184 dram_eff=0.8288
bk0: 499a 22501i bk1: 469a 23993i bk2: 549a 21889i bk3: 575a 21404i bk4: 522a 21988i bk5: 539a 22632i bk6: 567a 21687i bk7: 547a 21443i bk8: 458a 21947i bk9: 492a 22364i bk10: 482a 22805i bk11: 485a 22692i bk12: 563a 22132i bk13: 575a 21616i bk14: 519a 22348i bk15: 514a 21553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792491
Row_Buffer_Locality_read = 0.819988
Row_Buffer_Locality_write = 0.437403
Bank_Level_Parallism = 10.107647
Bank_Level_Parallism_Col = 7.035692
Bank_Level_Parallism_Ready = 3.166377
write_to_read_ratio_blp_rw_average = 0.265283
GrpLevelPara = 3.431121 

BW Util details:
bwutil = 0.367047 
total_CMD = 29770 
util_bw = 10927 
Wasted_Col = 1866 
Wasted_Row = 101 
Idle = 16876 

BW Util Bottlenecks: 
RCDc_limit = 2417 
RCDWRc_limit = 784 
WTRc_limit = 2234 
RTWc_limit = 5510 
CCDLc_limit = 2015 
rwq = 0 
CCDLc_limit_alone = 1309 
WTRc_limit_alone = 1966 
RTWc_limit_alone = 5072 

Commands details: 
total_CMD = 29770 
n_nop = 18255 
Read = 8355 
Write = 0 
L2_Alloc = 0 
L2_WB = 2572 
n_act = 1868 
n_pre = 1852 
n_ref = 0 
n_req = 9002 
total_req = 10927 

Dual Bus Interface Util: 
issued_total_row = 3720 
issued_total_col = 10927 
Row_Bus_Util =  0.124958 
CoL_Bus_Util = 0.367047 
Either_Row_CoL_Bus_Util = 0.386799 
Issued_on_Two_Bus_Simul_Util = 0.105207 
issued_two_Eff = 0.271993 
queue_avg = 23.326200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3262
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18356 n_act=1842 n_pre=1826 n_ref_event=0 n_req=8979 n_rd=8330 n_rd_L2_A=0 n_write=0 n_wr_bk=2578 bw_util=0.3664
n_activity=13082 dram_eff=0.8338
bk0: 505a 22928i bk1: 475a 24063i bk2: 553a 21848i bk3: 572a 22271i bk4: 509a 22712i bk5: 541a 22129i bk6: 559a 21513i bk7: 554a 21602i bk8: 449a 22176i bk9: 490a 22725i bk10: 490a 23043i bk11: 488a 22667i bk12: 550a 21844i bk13: 564a 22128i bk14: 519a 22120i bk15: 512a 22685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794855
Row_Buffer_Locality_read = 0.823409
Row_Buffer_Locality_write = 0.428351
Bank_Level_Parallism = 9.968173
Bank_Level_Parallism_Col = 6.874712
Bank_Level_Parallism_Ready = 3.112670
write_to_read_ratio_blp_rw_average = 0.268965
GrpLevelPara = 3.421516 

BW Util details:
bwutil = 0.366409 
total_CMD = 29770 
util_bw = 10908 
Wasted_Col = 1705 
Wasted_Row = 112 
Idle = 17045 

BW Util Bottlenecks: 
RCDc_limit = 2145 
RCDWRc_limit = 732 
WTRc_limit = 2092 
RTWc_limit = 4703 
CCDLc_limit = 1904 
rwq = 0 
CCDLc_limit_alone = 1310 
WTRc_limit_alone = 1880 
RTWc_limit_alone = 4321 

Commands details: 
total_CMD = 29770 
n_nop = 18356 
Read = 8330 
Write = 0 
L2_Alloc = 0 
L2_WB = 2578 
n_act = 1842 
n_pre = 1826 
n_ref = 0 
n_req = 8979 
total_req = 10908 

Dual Bus Interface Util: 
issued_total_row = 3668 
issued_total_col = 10908 
Row_Bus_Util =  0.123211 
CoL_Bus_Util = 0.366409 
Either_Row_CoL_Bus_Util = 0.383406 
Issued_on_Two_Bus_Simul_Util = 0.106214 
issued_two_Eff = 0.277028 
queue_avg = 22.699833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.6998
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18335 n_act=1853 n_pre=1837 n_ref_event=0 n_req=8941 n_rd=8297 n_rd_L2_A=0 n_write=0 n_wr_bk=2568 bw_util=0.365
n_activity=12987 dram_eff=0.8366
bk0: 501a 23029i bk1: 473a 24209i bk2: 547a 21882i bk3: 561a 21684i bk4: 522a 22231i bk5: 538a 21484i bk6: 550a 21728i bk7: 540a 21513i bk8: 452a 22155i bk9: 482a 21885i bk10: 499a 22798i bk11: 479a 22933i bk12: 564a 21927i bk13: 563a 21863i bk14: 513a 21429i bk15: 513a 21563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792753
Row_Buffer_Locality_read = 0.821381
Row_Buffer_Locality_write = 0.423913
Bank_Level_Parallism = 10.337728
Bank_Level_Parallism_Col = 7.138653
Bank_Level_Parallism_Ready = 3.305937
write_to_read_ratio_blp_rw_average = 0.279597
GrpLevelPara = 3.438566 

BW Util details:
bwutil = 0.364965 
total_CMD = 29770 
util_bw = 10865 
Wasted_Col = 1756 
Wasted_Row = 46 
Idle = 17103 

BW Util Bottlenecks: 
RCDc_limit = 2214 
RCDWRc_limit = 778 
WTRc_limit = 2266 
RTWc_limit = 4880 
CCDLc_limit = 2014 
rwq = 0 
CCDLc_limit_alone = 1365 
WTRc_limit_alone = 1999 
RTWc_limit_alone = 4498 

Commands details: 
total_CMD = 29770 
n_nop = 18335 
Read = 8297 
Write = 0 
L2_Alloc = 0 
L2_WB = 2568 
n_act = 1853 
n_pre = 1837 
n_ref = 0 
n_req = 8941 
total_req = 10865 

Dual Bus Interface Util: 
issued_total_row = 3690 
issued_total_col = 10865 
Row_Bus_Util =  0.123950 
CoL_Bus_Util = 0.364965 
Either_Row_CoL_Bus_Util = 0.384112 
Issued_on_Two_Bus_Simul_Util = 0.104803 
issued_two_Eff = 0.272847 
queue_avg = 22.275042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.275
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18351 n_act=1855 n_pre=1839 n_ref_event=0 n_req=8917 n_rd=8266 n_rd_L2_A=0 n_write=0 n_wr_bk=2583 bw_util=0.3644
n_activity=13018 dram_eff=0.8334
bk0: 495a 23238i bk1: 472a 24397i bk2: 547a 21579i bk3: 556a 21540i bk4: 523a 22087i bk5: 532a 21385i bk6: 558a 21286i bk7: 531a 21403i bk8: 453a 21921i bk9: 481a 22168i bk10: 503a 22305i bk11: 482a 22817i bk12: 559a 21382i bk13: 556a 21934i bk14: 507a 21487i bk15: 511a 21180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791970
Row_Buffer_Locality_read = 0.820832
Row_Buffer_Locality_write = 0.425499
Bank_Level_Parallism = 10.523121
Bank_Level_Parallism_Col = 7.276250
Bank_Level_Parallism_Ready = 3.244631
write_to_read_ratio_blp_rw_average = 0.267503
GrpLevelPara = 3.448768 

BW Util details:
bwutil = 0.364427 
total_CMD = 29770 
util_bw = 10849 
Wasted_Col = 1781 
Wasted_Row = 21 
Idle = 17119 

BW Util Bottlenecks: 
RCDc_limit = 2329 
RCDWRc_limit = 732 
WTRc_limit = 2236 
RTWc_limit = 5347 
CCDLc_limit = 2048 
rwq = 0 
CCDLc_limit_alone = 1399 
WTRc_limit_alone = 1985 
RTWc_limit_alone = 4949 

Commands details: 
total_CMD = 29770 
n_nop = 18351 
Read = 8266 
Write = 0 
L2_Alloc = 0 
L2_WB = 2583 
n_act = 1855 
n_pre = 1839 
n_ref = 0 
n_req = 8917 
total_req = 10849 

Dual Bus Interface Util: 
issued_total_row = 3694 
issued_total_col = 10849 
Row_Bus_Util =  0.124085 
CoL_Bus_Util = 0.364427 
Either_Row_CoL_Bus_Util = 0.383574 
Issued_on_Two_Bus_Simul_Util = 0.104938 
issued_two_Eff = 0.273579 
queue_avg = 23.224051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2241
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18350 n_act=1927 n_pre=1911 n_ref_event=0 n_req=8904 n_rd=8262 n_rd_L2_A=0 n_write=0 n_wr_bk=2560 bw_util=0.3635
n_activity=13020 dram_eff=0.8312
bk0: 485a 22506i bk1: 501a 22376i bk2: 548a 21507i bk3: 544a 22261i bk4: 521a 22011i bk5: 525a 21680i bk6: 553a 21499i bk7: 535a 21320i bk8: 456a 21829i bk9: 477a 22292i bk10: 475a 22534i bk11: 466a 22406i bk12: 560a 21605i bk13: 556a 21337i bk14: 536a 21000i bk15: 524a 21364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783580
Row_Buffer_Locality_read = 0.813362
Row_Buffer_Locality_write = 0.400312
Bank_Level_Parallism = 10.622906
Bank_Level_Parallism_Col = 7.267889
Bank_Level_Parallism_Ready = 3.174182
write_to_read_ratio_blp_rw_average = 0.275832
GrpLevelPara = 3.434464 

BW Util details:
bwutil = 0.363520 
total_CMD = 29770 
util_bw = 10822 
Wasted_Col = 1898 
Wasted_Row = 54 
Idle = 16996 

BW Util Bottlenecks: 
RCDc_limit = 2396 
RCDWRc_limit = 900 
WTRc_limit = 2380 
RTWc_limit = 6104 
CCDLc_limit = 2253 
rwq = 0 
CCDLc_limit_alone = 1526 
WTRc_limit_alone = 2102 
RTWc_limit_alone = 5655 

Commands details: 
total_CMD = 29770 
n_nop = 18350 
Read = 8262 
Write = 0 
L2_Alloc = 0 
L2_WB = 2560 
n_act = 1927 
n_pre = 1911 
n_ref = 0 
n_req = 8904 
total_req = 10822 

Dual Bus Interface Util: 
issued_total_row = 3838 
issued_total_col = 10822 
Row_Bus_Util =  0.128922 
CoL_Bus_Util = 0.363520 
Either_Row_CoL_Bus_Util = 0.383608 
Issued_on_Two_Bus_Simul_Util = 0.108834 
issued_two_Eff = 0.283713 
queue_avg = 22.686193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.6862
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18374 n_act=1893 n_pre=1877 n_ref_event=0 n_req=8891 n_rd=8245 n_rd_L2_A=0 n_write=0 n_wr_bk=2565 bw_util=0.3631
n_activity=13066 dram_eff=0.8273
bk0: 476a 23894i bk1: 503a 22552i bk2: 544a 22203i bk3: 546a 22273i bk4: 522a 22100i bk5: 528a 21826i bk6: 564a 20972i bk7: 534a 21569i bk8: 439a 22458i bk9: 487a 22478i bk10: 485a 22789i bk11: 461a 22360i bk12: 564a 21223i bk13: 544a 21557i bk14: 527a 22121i bk15: 521a 21249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787088
Row_Buffer_Locality_read = 0.816616
Row_Buffer_Locality_write = 0.410217
Bank_Level_Parallism = 10.318121
Bank_Level_Parallism_Col = 7.089418
Bank_Level_Parallism_Ready = 3.121924
write_to_read_ratio_blp_rw_average = 0.284129
GrpLevelPara = 3.414919 

BW Util details:
bwutil = 0.363117 
total_CMD = 29770 
util_bw = 10810 
Wasted_Col = 1884 
Wasted_Row = 59 
Idle = 17017 

BW Util Bottlenecks: 
RCDc_limit = 2438 
RCDWRc_limit = 851 
WTRc_limit = 2385 
RTWc_limit = 5544 
CCDLc_limit = 1993 
rwq = 0 
CCDLc_limit_alone = 1358 
WTRc_limit_alone = 2115 
RTWc_limit_alone = 5179 

Commands details: 
total_CMD = 29770 
n_nop = 18374 
Read = 8245 
Write = 0 
L2_Alloc = 0 
L2_WB = 2565 
n_act = 1893 
n_pre = 1877 
n_ref = 0 
n_req = 8891 
total_req = 10810 

Dual Bus Interface Util: 
issued_total_row = 3770 
issued_total_col = 10810 
Row_Bus_Util =  0.126638 
CoL_Bus_Util = 0.363117 
Either_Row_CoL_Bus_Util = 0.382801 
Issued_on_Two_Bus_Simul_Util = 0.106953 
issued_two_Eff = 0.279396 
queue_avg = 22.611387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.6114
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18230 n_act=1983 n_pre=1967 n_ref_event=0 n_req=9004 n_rd=8361 n_rd_L2_A=0 n_write=0 n_wr_bk=2562 bw_util=0.3669
n_activity=13230 dram_eff=0.8256
bk0: 523a 21689i bk1: 509a 23227i bk2: 556a 21872i bk3: 563a 22031i bk4: 519a 21879i bk5: 532a 21342i bk6: 558a 20632i bk7: 525a 20748i bk8: 450a 21939i bk9: 487a 21952i bk10: 488a 22113i bk11: 475a 21831i bk12: 553a 21329i bk13: 567a 21256i bk14: 535a 21710i bk15: 521a 21321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779765
Row_Buffer_Locality_read = 0.807679
Row_Buffer_Locality_write = 0.416796
Bank_Level_Parallism = 10.776230
Bank_Level_Parallism_Col = 7.349586
Bank_Level_Parallism_Ready = 3.187220
write_to_read_ratio_blp_rw_average = 0.260439
GrpLevelPara = 3.460931 

BW Util details:
bwutil = 0.366913 
total_CMD = 29770 
util_bw = 10923 
Wasted_Col = 1886 
Wasted_Row = 39 
Idle = 16922 

BW Util Bottlenecks: 
RCDc_limit = 2684 
RCDWRc_limit = 781 
WTRc_limit = 2884 
RTWc_limit = 5536 
CCDLc_limit = 2221 
rwq = 0 
CCDLc_limit_alone = 1433 
WTRc_limit_alone = 2481 
RTWc_limit_alone = 5151 

Commands details: 
total_CMD = 29770 
n_nop = 18230 
Read = 8361 
Write = 0 
L2_Alloc = 0 
L2_WB = 2562 
n_act = 1983 
n_pre = 1967 
n_ref = 0 
n_req = 9004 
total_req = 10923 

Dual Bus Interface Util: 
issued_total_row = 3950 
issued_total_col = 10923 
Row_Bus_Util =  0.132684 
CoL_Bus_Util = 0.366913 
Either_Row_CoL_Bus_Util = 0.387639 
Issued_on_Two_Bus_Simul_Util = 0.111958 
issued_two_Eff = 0.288821 
queue_avg = 23.148706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.1487
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18297 n_act=1909 n_pre=1893 n_ref_event=0 n_req=8959 n_rd=8318 n_rd_L2_A=0 n_write=0 n_wr_bk=2559 bw_util=0.3654
n_activity=13155 dram_eff=0.8268
bk0: 511a 23131i bk1: 501a 23786i bk2: 545a 21597i bk3: 571a 21655i bk4: 527a 22000i bk5: 531a 21181i bk6: 560a 21404i bk7: 525a 21744i bk8: 445a 21934i bk9: 464a 21598i bk10: 489a 22107i bk11: 471a 22535i bk12: 549a 22040i bk13: 570a 21783i bk14: 545a 22404i bk15: 514a 21764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786918
Row_Buffer_Locality_read = 0.815941
Row_Buffer_Locality_write = 0.410296
Bank_Level_Parallism = 10.371159
Bank_Level_Parallism_Col = 7.060568
Bank_Level_Parallism_Ready = 3.132298
write_to_read_ratio_blp_rw_average = 0.267101
GrpLevelPara = 3.417053 

BW Util details:
bwutil = 0.365368 
total_CMD = 29770 
util_bw = 10877 
Wasted_Col = 1851 
Wasted_Row = 59 
Idle = 16983 

BW Util Bottlenecks: 
RCDc_limit = 2444 
RCDWRc_limit = 751 
WTRc_limit = 2230 
RTWc_limit = 4636 
CCDLc_limit = 2056 
rwq = 0 
CCDLc_limit_alone = 1492 
WTRc_limit_alone = 1997 
RTWc_limit_alone = 4305 

Commands details: 
total_CMD = 29770 
n_nop = 18297 
Read = 8318 
Write = 0 
L2_Alloc = 0 
L2_WB = 2559 
n_act = 1909 
n_pre = 1893 
n_ref = 0 
n_req = 8959 
total_req = 10877 

Dual Bus Interface Util: 
issued_total_row = 3802 
issued_total_col = 10877 
Row_Bus_Util =  0.127712 
CoL_Bus_Util = 0.365368 
Either_Row_CoL_Bus_Util = 0.385388 
Issued_on_Two_Bus_Simul_Util = 0.107692 
issued_two_Eff = 0.279439 
queue_avg = 22.176554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.1766
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18383 n_act=1820 n_pre=1804 n_ref_event=0 n_req=8974 n_rd=8327 n_rd_L2_A=0 n_write=0 n_wr_bk=2573 bw_util=0.3661
n_activity=12950 dram_eff=0.8417
bk0: 496a 23005i bk1: 536a 22702i bk2: 545a 22043i bk3: 547a 22539i bk4: 530a 22088i bk5: 523a 21393i bk6: 545a 21185i bk7: 543a 21337i bk8: 472a 21971i bk9: 478a 22367i bk10: 478a 23815i bk11: 484a 23078i bk12: 550a 21812i bk13: 558a 22524i bk14: 520a 21782i bk15: 522a 21825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797192
Row_Buffer_Locality_read = 0.825387
Row_Buffer_Locality_write = 0.434312
Bank_Level_Parallism = 10.243649
Bank_Level_Parallism_Col = 7.140468
Bank_Level_Parallism_Ready = 3.234862
write_to_read_ratio_blp_rw_average = 0.269039
GrpLevelPara = 3.403966 

BW Util details:
bwutil = 0.366140 
total_CMD = 29770 
util_bw = 10900 
Wasted_Col = 1678 
Wasted_Row = 96 
Idle = 17096 

BW Util Bottlenecks: 
RCDc_limit = 1848 
RCDWRc_limit = 795 
WTRc_limit = 2412 
RTWc_limit = 4748 
CCDLc_limit = 1988 
rwq = 0 
CCDLc_limit_alone = 1334 
WTRc_limit_alone = 2105 
RTWc_limit_alone = 4401 

Commands details: 
total_CMD = 29770 
n_nop = 18383 
Read = 8327 
Write = 0 
L2_Alloc = 0 
L2_WB = 2573 
n_act = 1820 
n_pre = 1804 
n_ref = 0 
n_req = 8974 
total_req = 10900 

Dual Bus Interface Util: 
issued_total_row = 3624 
issued_total_col = 10900 
Row_Bus_Util =  0.121733 
CoL_Bus_Util = 0.366140 
Either_Row_CoL_Bus_Util = 0.382499 
Issued_on_Two_Bus_Simul_Util = 0.105375 
issued_two_Eff = 0.275490 
queue_avg = 22.339907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.3399
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18427 n_act=1790 n_pre=1774 n_ref_event=0 n_req=8917 n_rd=8271 n_rd_L2_A=0 n_write=0 n_wr_bk=2572 bw_util=0.3642
n_activity=12943 dram_eff=0.8378
bk0: 500a 22886i bk1: 503a 22791i bk2: 543a 22502i bk3: 541a 22072i bk4: 522a 21830i bk5: 536a 22712i bk6: 547a 21595i bk7: 526a 21864i bk8: 473a 22145i bk9: 475a 22307i bk10: 484a 22996i bk11: 477a 23063i bk12: 557a 22517i bk13: 554a 22211i bk14: 522a 21576i bk15: 511a 21897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799260
Row_Buffer_Locality_read = 0.829404
Row_Buffer_Locality_write = 0.413313
Bank_Level_Parallism = 10.092290
Bank_Level_Parallism_Col = 7.067440
Bank_Level_Parallism_Ready = 3.179563
write_to_read_ratio_blp_rw_average = 0.285907
GrpLevelPara = 3.399158 

BW Util details:
bwutil = 0.364226 
total_CMD = 29770 
util_bw = 10843 
Wasted_Col = 1766 
Wasted_Row = 101 
Idle = 17060 

BW Util Bottlenecks: 
RCDc_limit = 1915 
RCDWRc_limit = 760 
WTRc_limit = 1958 
RTWc_limit = 5285 
CCDLc_limit = 2032 
rwq = 0 
CCDLc_limit_alone = 1456 
WTRc_limit_alone = 1759 
RTWc_limit_alone = 4908 

Commands details: 
total_CMD = 29770 
n_nop = 18427 
Read = 8271 
Write = 0 
L2_Alloc = 0 
L2_WB = 2572 
n_act = 1790 
n_pre = 1774 
n_ref = 0 
n_req = 8917 
total_req = 10843 

Dual Bus Interface Util: 
issued_total_row = 3564 
issued_total_col = 10843 
Row_Bus_Util =  0.119718 
CoL_Bus_Util = 0.364226 
Either_Row_CoL_Bus_Util = 0.381021 
Issued_on_Two_Bus_Simul_Util = 0.102922 
issued_two_Eff = 0.270123 
queue_avg = 22.012127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0121
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18355 n_act=1807 n_pre=1791 n_ref_event=0 n_req=8974 n_rd=8328 n_rd_L2_A=0 n_write=0 n_wr_bk=2571 bw_util=0.3661
n_activity=12969 dram_eff=0.8404
bk0: 484a 23605i bk1: 501a 22838i bk2: 531a 22655i bk3: 545a 22915i bk4: 545a 21919i bk5: 528a 22029i bk6: 560a 21720i bk7: 533a 21383i bk8: 472a 22406i bk9: 480a 21849i bk10: 477a 22324i bk11: 493a 23142i bk12: 566a 21801i bk13: 553a 22347i bk14: 533a 21294i bk15: 527a 22301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798640
Row_Buffer_Locality_read = 0.828650
Row_Buffer_Locality_write = 0.411765
Bank_Level_Parallism = 10.135065
Bank_Level_Parallism_Col = 7.052970
Bank_Level_Parallism_Ready = 3.283053
write_to_read_ratio_blp_rw_average = 0.258827
GrpLevelPara = 3.389533 

BW Util details:
bwutil = 0.366107 
total_CMD = 29770 
util_bw = 10899 
Wasted_Col = 1714 
Wasted_Row = 92 
Idle = 17065 

BW Util Bottlenecks: 
RCDc_limit = 1956 
RCDWRc_limit = 817 
WTRc_limit = 2504 
RTWc_limit = 3866 
CCDLc_limit = 1830 
rwq = 0 
CCDLc_limit_alone = 1367 
WTRc_limit_alone = 2270 
RTWc_limit_alone = 3637 

Commands details: 
total_CMD = 29770 
n_nop = 18355 
Read = 8328 
Write = 0 
L2_Alloc = 0 
L2_WB = 2571 
n_act = 1807 
n_pre = 1791 
n_ref = 0 
n_req = 8974 
total_req = 10899 

Dual Bus Interface Util: 
issued_total_row = 3598 
issued_total_col = 10899 
Row_Bus_Util =  0.120860 
CoL_Bus_Util = 0.366107 
Either_Row_CoL_Bus_Util = 0.383440 
Issued_on_Two_Bus_Simul_Util = 0.103527 
issued_two_Eff = 0.269996 
queue_avg = 22.346960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.347
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18392 n_act=1820 n_pre=1804 n_ref_event=0 n_req=8972 n_rd=8327 n_rd_L2_A=0 n_write=0 n_wr_bk=2573 bw_util=0.3661
n_activity=12974 dram_eff=0.8401
bk0: 488a 22779i bk1: 497a 22569i bk2: 547a 22399i bk3: 529a 22663i bk4: 535a 21787i bk5: 542a 21585i bk6: 560a 22282i bk7: 538a 21607i bk8: 470a 21873i bk9: 487a 22296i bk10: 460a 22880i bk11: 490a 22517i bk12: 565a 21916i bk13: 557a 22539i bk14: 531a 21586i bk15: 531a 22416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797147
Row_Buffer_Locality_read = 0.826228
Row_Buffer_Locality_write = 0.421705
Bank_Level_Parallism = 10.178919
Bank_Level_Parallism_Col = 7.163398
Bank_Level_Parallism_Ready = 3.339266
write_to_read_ratio_blp_rw_average = 0.268781
GrpLevelPara = 3.431113 

BW Util details:
bwutil = 0.366140 
total_CMD = 29770 
util_bw = 10900 
Wasted_Col = 1764 
Wasted_Row = 68 
Idle = 17038 

BW Util Bottlenecks: 
RCDc_limit = 1805 
RCDWRc_limit = 830 
WTRc_limit = 2743 
RTWc_limit = 4450 
CCDLc_limit = 1992 
rwq = 0 
CCDLc_limit_alone = 1345 
WTRc_limit_alone = 2415 
RTWc_limit_alone = 4131 

Commands details: 
total_CMD = 29770 
n_nop = 18392 
Read = 8327 
Write = 0 
L2_Alloc = 0 
L2_WB = 2573 
n_act = 1820 
n_pre = 1804 
n_ref = 0 
n_req = 8972 
total_req = 10900 

Dual Bus Interface Util: 
issued_total_row = 3624 
issued_total_col = 10900 
Row_Bus_Util =  0.121733 
CoL_Bus_Util = 0.366140 
Either_Row_CoL_Bus_Util = 0.382197 
Issued_on_Two_Bus_Simul_Util = 0.105677 
issued_two_Eff = 0.276498 
queue_avg = 22.387907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.3879
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18231 n_act=1920 n_pre=1904 n_ref_event=0 n_req=9053 n_rd=8407 n_rd_L2_A=0 n_write=0 n_wr_bk=2575 bw_util=0.3689
n_activity=13183 dram_eff=0.833
bk0: 516a 22140i bk1: 521a 22417i bk2: 553a 21784i bk3: 555a 21383i bk4: 537a 22013i bk5: 532a 21412i bk6: 543a 21168i bk7: 536a 21703i bk8: 473a 21504i bk9: 501a 21950i bk10: 464a 23208i bk11: 490a 22585i bk12: 571a 21707i bk13: 567a 21491i bk14: 533a 22057i bk15: 515a 22300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787916
Row_Buffer_Locality_read = 0.818604
Row_Buffer_Locality_write = 0.388545
Bank_Level_Parallism = 10.453811
Bank_Level_Parallism_Col = 7.236060
Bank_Level_Parallism_Ready = 3.254963
write_to_read_ratio_blp_rw_average = 0.277123
GrpLevelPara = 3.463101 

BW Util details:
bwutil = 0.368895 
total_CMD = 29770 
util_bw = 10982 
Wasted_Col = 1788 
Wasted_Row = 101 
Idle = 16899 

BW Util Bottlenecks: 
RCDc_limit = 2390 
RCDWRc_limit = 759 
WTRc_limit = 2179 
RTWc_limit = 4973 
CCDLc_limit = 1971 
rwq = 0 
CCDLc_limit_alone = 1356 
WTRc_limit_alone = 1927 
RTWc_limit_alone = 4610 

Commands details: 
total_CMD = 29770 
n_nop = 18231 
Read = 8407 
Write = 0 
L2_Alloc = 0 
L2_WB = 2575 
n_act = 1920 
n_pre = 1904 
n_ref = 0 
n_req = 9053 
total_req = 10982 

Dual Bus Interface Util: 
issued_total_row = 3824 
issued_total_col = 10982 
Row_Bus_Util =  0.128451 
CoL_Bus_Util = 0.368895 
Either_Row_CoL_Bus_Util = 0.387605 
Issued_on_Two_Bus_Simul_Util = 0.109741 
issued_two_Eff = 0.283127 
queue_avg = 22.510212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.5102
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18176 n_act=1953 n_pre=1937 n_ref_event=0 n_req=9089 n_rd=8438 n_rd_L2_A=0 n_write=0 n_wr_bk=2583 bw_util=0.3702
n_activity=13302 dram_eff=0.8285
bk0: 502a 22220i bk1: 529a 21599i bk2: 553a 22231i bk3: 548a 21620i bk4: 535a 21596i bk5: 539a 21657i bk6: 554a 20738i bk7: 551a 20842i bk8: 486a 21856i bk9: 498a 21728i bk10: 470a 22026i bk11: 485a 22531i bk12: 579a 21761i bk13: 566a 21450i bk14: 520a 21890i bk15: 523a 20856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785125
Row_Buffer_Locality_read = 0.815241
Row_Buffer_Locality_write = 0.394777
Bank_Level_Parallism = 10.733684
Bank_Level_Parallism_Col = 7.438975
Bank_Level_Parallism_Ready = 3.305508
write_to_read_ratio_blp_rw_average = 0.270446
GrpLevelPara = 3.499026 

BW Util details:
bwutil = 0.370205 
total_CMD = 29770 
util_bw = 11021 
Wasted_Col = 1833 
Wasted_Row = 78 
Idle = 16838 

BW Util Bottlenecks: 
RCDc_limit = 2268 
RCDWRc_limit = 851 
WTRc_limit = 2756 
RTWc_limit = 5766 
CCDLc_limit = 2103 
rwq = 0 
CCDLc_limit_alone = 1533 
WTRc_limit_alone = 2496 
RTWc_limit_alone = 5456 

Commands details: 
total_CMD = 29770 
n_nop = 18176 
Read = 8438 
Write = 0 
L2_Alloc = 0 
L2_WB = 2583 
n_act = 1953 
n_pre = 1937 
n_ref = 0 
n_req = 9089 
total_req = 11021 

Dual Bus Interface Util: 
issued_total_row = 3890 
issued_total_col = 11021 
Row_Bus_Util =  0.130668 
CoL_Bus_Util = 0.370205 
Either_Row_CoL_Bus_Util = 0.389452 
Issued_on_Two_Bus_Simul_Util = 0.111421 
issued_two_Eff = 0.286096 
queue_avg = 23.495296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4953
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18290 n_act=1863 n_pre=1847 n_ref_event=0 n_req=9034 n_rd=8385 n_rd_L2_A=0 n_write=0 n_wr_bk=2570 bw_util=0.368
n_activity=13039 dram_eff=0.8402
bk0: 503a 21975i bk1: 498a 23185i bk2: 540a 23039i bk3: 547a 21658i bk4: 543a 22337i bk5: 544a 21612i bk6: 563a 21731i bk7: 539a 21023i bk8: 467a 22061i bk9: 492a 22110i bk10: 482a 22453i bk11: 491a 22133i bk12: 571a 21464i bk13: 564a 21894i bk14: 519a 21826i bk15: 522a 21369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793779
Row_Buffer_Locality_read = 0.821705
Row_Buffer_Locality_write = 0.432974
Bank_Level_Parallism = 10.492375
Bank_Level_Parallism_Col = 7.274868
Bank_Level_Parallism_Ready = 3.279507
write_to_read_ratio_blp_rw_average = 0.268837
GrpLevelPara = 3.425772 

BW Util details:
bwutil = 0.367988 
total_CMD = 29770 
util_bw = 10955 
Wasted_Col = 1717 
Wasted_Row = 50 
Idle = 17048 

BW Util Bottlenecks: 
RCDc_limit = 2308 
RCDWRc_limit = 668 
WTRc_limit = 2166 
RTWc_limit = 4792 
CCDLc_limit = 2008 
rwq = 0 
CCDLc_limit_alone = 1425 
WTRc_limit_alone = 1957 
RTWc_limit_alone = 4418 

Commands details: 
total_CMD = 29770 
n_nop = 18290 
Read = 8385 
Write = 0 
L2_Alloc = 0 
L2_WB = 2570 
n_act = 1863 
n_pre = 1847 
n_ref = 0 
n_req = 9034 
total_req = 10955 

Dual Bus Interface Util: 
issued_total_row = 3710 
issued_total_col = 10955 
Row_Bus_Util =  0.124622 
CoL_Bus_Util = 0.367988 
Either_Row_CoL_Bus_Util = 0.385623 
Issued_on_Two_Bus_Simul_Util = 0.106987 
issued_two_Eff = 0.277439 
queue_avg = 23.066578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.0666
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18202 n_act=1924 n_pre=1908 n_ref_event=0 n_req=9052 n_rd=8402 n_rd_L2_A=0 n_write=0 n_wr_bk=2575 bw_util=0.3687
n_activity=13160 dram_eff=0.8341
bk0: 493a 22098i bk1: 510a 23047i bk2: 550a 21846i bk3: 555a 21071i bk4: 547a 22345i bk5: 537a 21566i bk6: 554a 21238i bk7: 545a 21003i bk8: 470a 21834i bk9: 492a 22437i bk10: 479a 22454i bk11: 493a 22288i bk12: 568a 21622i bk13: 568a 21713i bk14: 518a 22178i bk15: 523a 21084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787450
Row_Buffer_Locality_read = 0.817900
Row_Buffer_Locality_write = 0.393846
Bank_Level_Parallism = 10.578943
Bank_Level_Parallism_Col = 7.324607
Bank_Level_Parallism_Ready = 3.251799
write_to_read_ratio_blp_rw_average = 0.261293
GrpLevelPara = 3.490252 

BW Util details:
bwutil = 0.368727 
total_CMD = 29770 
util_bw = 10977 
Wasted_Col = 1759 
Wasted_Row = 77 
Idle = 16957 

BW Util Bottlenecks: 
RCDc_limit = 2418 
RCDWRc_limit = 804 
WTRc_limit = 2371 
RTWc_limit = 5135 
CCDLc_limit = 1990 
rwq = 0 
CCDLc_limit_alone = 1301 
WTRc_limit_alone = 2079 
RTWc_limit_alone = 4738 

Commands details: 
total_CMD = 29770 
n_nop = 18202 
Read = 8402 
Write = 0 
L2_Alloc = 0 
L2_WB = 2575 
n_act = 1924 
n_pre = 1908 
n_ref = 0 
n_req = 9052 
total_req = 10977 

Dual Bus Interface Util: 
issued_total_row = 3832 
issued_total_col = 10977 
Row_Bus_Util =  0.128720 
CoL_Bus_Util = 0.368727 
Either_Row_CoL_Bus_Util = 0.388579 
Issued_on_Two_Bus_Simul_Util = 0.108868 
issued_two_Eff = 0.280169 
queue_avg = 23.267014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.267
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18242 n_act=1923 n_pre=1907 n_ref_event=0 n_req=9006 n_rd=8356 n_rd_L2_A=0 n_write=0 n_wr_bk=2583 bw_util=0.3675
n_activity=13154 dram_eff=0.8316
bk0: 547a 21347i bk1: 520a 22685i bk2: 548a 22020i bk3: 545a 21987i bk4: 540a 21609i bk5: 531a 23005i bk6: 553a 21353i bk7: 544a 20607i bk8: 483a 22502i bk9: 453a 22255i bk10: 475a 22301i bk11: 467a 21850i bk12: 557a 21323i bk13: 555a 21854i bk14: 523a 22210i bk15: 515a 22654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786476
Row_Buffer_Locality_read = 0.815342
Row_Buffer_Locality_write = 0.415385
Bank_Level_Parallism = 10.433195
Bank_Level_Parallism_Col = 7.072038
Bank_Level_Parallism_Ready = 3.191700
write_to_read_ratio_blp_rw_average = 0.274586
GrpLevelPara = 3.427140 

BW Util details:
bwutil = 0.367450 
total_CMD = 29770 
util_bw = 10939 
Wasted_Col = 1845 
Wasted_Row = 37 
Idle = 16949 

BW Util Bottlenecks: 
RCDc_limit = 2425 
RCDWRc_limit = 803 
WTRc_limit = 2395 
RTWc_limit = 4907 
CCDLc_limit = 1952 
rwq = 0 
CCDLc_limit_alone = 1399 
WTRc_limit_alone = 2169 
RTWc_limit_alone = 4580 

Commands details: 
total_CMD = 29770 
n_nop = 18242 
Read = 8356 
Write = 0 
L2_Alloc = 0 
L2_WB = 2583 
n_act = 1923 
n_pre = 1907 
n_ref = 0 
n_req = 9006 
total_req = 10939 

Dual Bus Interface Util: 
issued_total_row = 3830 
issued_total_col = 10939 
Row_Bus_Util =  0.128653 
CoL_Bus_Util = 0.367450 
Either_Row_CoL_Bus_Util = 0.387235 
Issued_on_Two_Bus_Simul_Util = 0.108868 
issued_two_Eff = 0.281142 
queue_avg = 22.952335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.9523
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18202 n_act=1991 n_pre=1975 n_ref_event=0 n_req=9014 n_rd=8369 n_rd_L2_A=0 n_write=0 n_wr_bk=2574 bw_util=0.3676
n_activity=13319 dram_eff=0.8216
bk0: 533a 21903i bk1: 514a 22435i bk2: 547a 22004i bk3: 536a 22339i bk4: 548a 21615i bk5: 533a 21862i bk6: 541a 20901i bk7: 550a 20902i bk8: 483a 22554i bk9: 486a 22313i bk10: 463a 22369i bk11: 456a 22707i bk12: 569a 20999i bk13: 564a 21629i bk14: 522a 21791i bk15: 524a 21856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779121
Row_Buffer_Locality_read = 0.806906
Row_Buffer_Locality_write = 0.418605
Bank_Level_Parallism = 10.404542
Bank_Level_Parallism_Col = 7.052258
Bank_Level_Parallism_Ready = 3.187060
write_to_read_ratio_blp_rw_average = 0.269073
GrpLevelPara = 3.412695 

BW Util details:
bwutil = 0.367585 
total_CMD = 29770 
util_bw = 10943 
Wasted_Col = 1915 
Wasted_Row = 132 
Idle = 16780 

BW Util Bottlenecks: 
RCDc_limit = 2731 
RCDWRc_limit = 727 
WTRc_limit = 2053 
RTWc_limit = 4648 
CCDLc_limit = 1984 
rwq = 0 
CCDLc_limit_alone = 1427 
WTRc_limit_alone = 1852 
RTWc_limit_alone = 4292 

Commands details: 
total_CMD = 29770 
n_nop = 18202 
Read = 8369 
Write = 0 
L2_Alloc = 0 
L2_WB = 2574 
n_act = 1991 
n_pre = 1975 
n_ref = 0 
n_req = 9014 
total_req = 10943 

Dual Bus Interface Util: 
issued_total_row = 3966 
issued_total_col = 10943 
Row_Bus_Util =  0.133221 
CoL_Bus_Util = 0.367585 
Either_Row_CoL_Bus_Util = 0.388579 
Issued_on_Two_Bus_Simul_Util = 0.112227 
issued_two_Eff = 0.288814 
queue_avg = 23.505676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5057
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18299 n_act=1893 n_pre=1877 n_ref_event=0 n_req=9032 n_rd=8382 n_rd_L2_A=0 n_write=0 n_wr_bk=2583 bw_util=0.3683
n_activity=13174 dram_eff=0.8323
bk0: 520a 22134i bk1: 508a 23475i bk2: 535a 21974i bk3: 545a 22359i bk4: 542a 21797i bk5: 545a 21633i bk6: 549a 20770i bk7: 557a 20922i bk8: 484a 22419i bk9: 471a 22560i bk10: 470a 22792i bk11: 470a 22687i bk12: 554a 22111i bk13: 570a 21535i bk14: 534a 21464i bk15: 528a 21629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790412
Row_Buffer_Locality_read = 0.820807
Row_Buffer_Locality_write = 0.398462
Bank_Level_Parallism = 10.383133
Bank_Level_Parallism_Col = 7.217788
Bank_Level_Parallism_Ready = 3.288554
write_to_read_ratio_blp_rw_average = 0.271967
GrpLevelPara = 3.449272 

BW Util details:
bwutil = 0.368324 
total_CMD = 29770 
util_bw = 10965 
Wasted_Col = 1759 
Wasted_Row = 94 
Idle = 16952 

BW Util Bottlenecks: 
RCDc_limit = 1904 
RCDWRc_limit = 834 
WTRc_limit = 2474 
RTWc_limit = 4891 
CCDLc_limit = 1728 
rwq = 0 
CCDLc_limit_alone = 1076 
WTRc_limit_alone = 2203 
RTWc_limit_alone = 4510 

Commands details: 
total_CMD = 29770 
n_nop = 18299 
Read = 8382 
Write = 0 
L2_Alloc = 0 
L2_WB = 2583 
n_act = 1893 
n_pre = 1877 
n_ref = 0 
n_req = 9032 
total_req = 10965 

Dual Bus Interface Util: 
issued_total_row = 3770 
issued_total_col = 10965 
Row_Bus_Util =  0.126638 
CoL_Bus_Util = 0.368324 
Either_Row_CoL_Bus_Util = 0.385321 
Issued_on_Two_Bus_Simul_Util = 0.109641 
issued_two_Eff = 0.284544 
queue_avg = 22.173698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.1737
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18321 n_act=1916 n_pre=1900 n_ref_event=0 n_req=8981 n_rd=8334 n_rd_L2_A=0 n_write=0 n_wr_bk=2577 bw_util=0.3665
n_activity=13179 dram_eff=0.8279
bk0: 513a 21772i bk1: 503a 22886i bk2: 536a 21718i bk3: 552a 22048i bk4: 525a 22093i bk5: 532a 22196i bk6: 558a 21299i bk7: 559a 20704i bk8: 481a 22487i bk9: 469a 22211i bk10: 471a 22066i bk11: 463a 22194i bk12: 559a 22087i bk13: 558a 21594i bk14: 530a 21944i bk15: 525a 21380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786661
Row_Buffer_Locality_read = 0.817615
Row_Buffer_Locality_write = 0.387944
Bank_Level_Parallism = 10.491116
Bank_Level_Parallism_Col = 7.252380
Bank_Level_Parallism_Ready = 3.221611
write_to_read_ratio_blp_rw_average = 0.287190
GrpLevelPara = 3.440170 

BW Util details:
bwutil = 0.366510 
total_CMD = 29770 
util_bw = 10911 
Wasted_Col = 1815 
Wasted_Row = 106 
Idle = 16938 

BW Util Bottlenecks: 
RCDc_limit = 2117 
RCDWRc_limit = 827 
WTRc_limit = 2114 
RTWc_limit = 5167 
CCDLc_limit = 2007 
rwq = 0 
CCDLc_limit_alone = 1357 
WTRc_limit_alone = 1896 
RTWc_limit_alone = 4735 

Commands details: 
total_CMD = 29770 
n_nop = 18321 
Read = 8334 
Write = 0 
L2_Alloc = 0 
L2_WB = 2577 
n_act = 1916 
n_pre = 1900 
n_ref = 0 
n_req = 8981 
total_req = 10911 

Dual Bus Interface Util: 
issued_total_row = 3816 
issued_total_col = 10911 
Row_Bus_Util =  0.128183 
CoL_Bus_Util = 0.366510 
Either_Row_CoL_Bus_Util = 0.384582 
Issued_on_Two_Bus_Simul_Util = 0.110111 
issued_two_Eff = 0.286313 
queue_avg = 22.356064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.3561
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18257 n_act=1897 n_pre=1881 n_ref_event=0 n_req=8977 n_rd=8330 n_rd_L2_A=0 n_write=0 n_wr_bk=2580 bw_util=0.3665
n_activity=13157 dram_eff=0.8292
bk0: 493a 23485i bk1: 513a 22024i bk2: 534a 22782i bk3: 539a 21577i bk4: 559a 21516i bk5: 546a 20961i bk6: 557a 21403i bk7: 540a 21094i bk8: 491a 22301i bk9: 480a 21730i bk10: 468a 22899i bk11: 470a 22027i bk12: 566a 22029i bk13: 550a 22184i bk14: 523a 21619i bk15: 501a 21158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788682
Row_Buffer_Locality_read = 0.816807
Row_Buffer_Locality_write = 0.426584
Bank_Level_Parallism = 10.487136
Bank_Level_Parallism_Col = 7.233044
Bank_Level_Parallism_Ready = 3.148029
write_to_read_ratio_blp_rw_average = 0.276924
GrpLevelPara = 3.445905 

BW Util details:
bwutil = 0.366476 
total_CMD = 29770 
util_bw = 10910 
Wasted_Col = 1884 
Wasted_Row = 32 
Idle = 16944 

BW Util Bottlenecks: 
RCDc_limit = 2645 
RCDWRc_limit = 693 
WTRc_limit = 2421 
RTWc_limit = 5640 
CCDLc_limit = 2268 
rwq = 0 
CCDLc_limit_alone = 1558 
WTRc_limit_alone = 2139 
RTWc_limit_alone = 5212 

Commands details: 
total_CMD = 29770 
n_nop = 18257 
Read = 8330 
Write = 0 
L2_Alloc = 0 
L2_WB = 2580 
n_act = 1897 
n_pre = 1881 
n_ref = 0 
n_req = 8977 
total_req = 10910 

Dual Bus Interface Util: 
issued_total_row = 3778 
issued_total_col = 10910 
Row_Bus_Util =  0.126906 
CoL_Bus_Util = 0.366476 
Either_Row_CoL_Bus_Util = 0.386732 
Issued_on_Two_Bus_Simul_Util = 0.106651 
issued_two_Eff = 0.275775 
queue_avg = 22.931608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.9316
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18276 n_act=1899 n_pre=1883 n_ref_event=0 n_req=8969 n_rd=8322 n_rd_L2_A=0 n_write=0 n_wr_bk=2578 bw_util=0.3661
n_activity=13296 dram_eff=0.8198
bk0: 491a 23270i bk1: 506a 22538i bk2: 536a 22013i bk3: 530a 22757i bk4: 565a 21466i bk5: 531a 22034i bk6: 550a 22359i bk7: 540a 20785i bk8: 496a 21487i bk9: 483a 21357i bk10: 490a 22013i bk11: 469a 22295i bk12: 565a 21947i bk13: 547a 21817i bk14: 518a 22018i bk15: 505a 21331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788271
Row_Buffer_Locality_read = 0.814828
Row_Buffer_Locality_write = 0.446677
Bank_Level_Parallism = 10.326619
Bank_Level_Parallism_Col = 7.111742
Bank_Level_Parallism_Ready = 3.191651
write_to_read_ratio_blp_rw_average = 0.292208
GrpLevelPara = 3.454510 

BW Util details:
bwutil = 0.366140 
total_CMD = 29770 
util_bw = 10900 
Wasted_Col = 1975 
Wasted_Row = 82 
Idle = 16813 

BW Util Bottlenecks: 
RCDc_limit = 2766 
RCDWRc_limit = 749 
WTRc_limit = 2329 
RTWc_limit = 6236 
CCDLc_limit = 2317 
rwq = 0 
CCDLc_limit_alone = 1465 
WTRc_limit_alone = 2024 
RTWc_limit_alone = 5689 

Commands details: 
total_CMD = 29770 
n_nop = 18276 
Read = 8322 
Write = 0 
L2_Alloc = 0 
L2_WB = 2578 
n_act = 1899 
n_pre = 1883 
n_ref = 0 
n_req = 8969 
total_req = 10900 

Dual Bus Interface Util: 
issued_total_row = 3782 
issued_total_col = 10900 
Row_Bus_Util =  0.127041 
CoL_Bus_Util = 0.366140 
Either_Row_CoL_Bus_Util = 0.386093 
Issued_on_Two_Bus_Simul_Util = 0.107088 
issued_two_Eff = 0.277362 
queue_avg = 23.518946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5189
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18155 n_act=1986 n_pre=1970 n_ref_event=0 n_req=9031 n_rd=8375 n_rd_L2_A=0 n_write=0 n_wr_bk=2599 bw_util=0.3686
n_activity=13386 dram_eff=0.8198
bk0: 487a 22076i bk1: 494a 22155i bk2: 526a 22045i bk3: 541a 21744i bk4: 553a 21620i bk5: 546a 22711i bk6: 559a 20829i bk7: 553a 20911i bk8: 493a 21647i bk9: 488a 22131i bk10: 486a 22093i bk11: 468a 21949i bk12: 561a 21860i bk13: 564a 21546i bk14: 529a 21758i bk15: 527a 20459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780091
Row_Buffer_Locality_read = 0.809791
Row_Buffer_Locality_write = 0.400915
Bank_Level_Parallism = 10.560690
Bank_Level_Parallism_Col = 7.139526
Bank_Level_Parallism_Ready = 3.107891
write_to_read_ratio_blp_rw_average = 0.257586
GrpLevelPara = 3.429156 

BW Util details:
bwutil = 0.368626 
total_CMD = 29770 
util_bw = 10974 
Wasted_Col = 1996 
Wasted_Row = 80 
Idle = 16720 

BW Util Bottlenecks: 
RCDc_limit = 2837 
RCDWRc_limit = 748 
WTRc_limit = 2910 
RTWc_limit = 4677 
CCDLc_limit = 2315 
rwq = 0 
CCDLc_limit_alone = 1590 
WTRc_limit_alone = 2579 
RTWc_limit_alone = 4283 

Commands details: 
total_CMD = 29770 
n_nop = 18155 
Read = 8375 
Write = 0 
L2_Alloc = 0 
L2_WB = 2599 
n_act = 1986 
n_pre = 1970 
n_ref = 0 
n_req = 9031 
total_req = 10974 

Dual Bus Interface Util: 
issued_total_row = 3956 
issued_total_col = 10974 
Row_Bus_Util =  0.132885 
CoL_Bus_Util = 0.368626 
Either_Row_CoL_Bus_Util = 0.390158 
Issued_on_Two_Bus_Simul_Util = 0.111354 
issued_two_Eff = 0.285407 
queue_avg = 24.547398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5474
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29770 n_nop=18267 n_act=1923 n_pre=1907 n_ref_event=0 n_req=8972 n_rd=8325 n_rd_L2_A=0 n_write=0 n_wr_bk=2571 bw_util=0.366
n_activity=13283 dram_eff=0.8203
bk0: 487a 22822i bk1: 490a 22804i bk2: 548a 22385i bk3: 535a 21545i bk4: 554a 21588i bk5: 534a 22162i bk6: 536a 21134i bk7: 550a 21270i bk8: 500a 22213i bk9: 477a 22640i bk10: 464a 22872i bk11: 474a 21746i bk12: 567a 22182i bk13: 572a 21349i bk14: 520a 22457i bk15: 517a 21474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785667
Row_Buffer_Locality_read = 0.812492
Row_Buffer_Locality_write = 0.440495
Bank_Level_Parallism = 10.245540
Bank_Level_Parallism_Col = 6.922239
Bank_Level_Parallism_Ready = 3.052588
write_to_read_ratio_blp_rw_average = 0.260165
GrpLevelPara = 3.378072 

BW Util details:
bwutil = 0.366006 
total_CMD = 29770 
util_bw = 10896 
Wasted_Col = 1982 
Wasted_Row = 69 
Idle = 16823 

BW Util Bottlenecks: 
RCDc_limit = 2749 
RCDWRc_limit = 645 
WTRc_limit = 2511 
RTWc_limit = 4589 
CCDLc_limit = 2152 
rwq = 0 
CCDLc_limit_alone = 1531 
WTRc_limit_alone = 2190 
RTWc_limit_alone = 4289 

Commands details: 
total_CMD = 29770 
n_nop = 18267 
Read = 8325 
Write = 0 
L2_Alloc = 0 
L2_WB = 2571 
n_act = 1923 
n_pre = 1907 
n_ref = 0 
n_req = 8972 
total_req = 10896 

Dual Bus Interface Util: 
issued_total_row = 3830 
issued_total_col = 10896 
Row_Bus_Util =  0.128653 
CoL_Bus_Util = 0.366006 
Either_Row_CoL_Bus_Util = 0.386396 
Issued_on_Two_Bus_Simul_Util = 0.108263 
issued_two_Eff = 0.280188 
queue_avg = 24.063017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.063

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15338, Miss = 6789, Miss_rate = 0.443, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[1]: Access = 15382, Miss = 6770, Miss_rate = 0.440, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[2]: Access = 15336, Miss = 6949, Miss_rate = 0.453, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[3]: Access = 15368, Miss = 6765, Miss_rate = 0.440, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[4]: Access = 15356, Miss = 6744, Miss_rate = 0.439, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[5]: Access = 15337, Miss = 6830, Miss_rate = 0.445, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 15335, Miss = 6903, Miss_rate = 0.450, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[7]: Access = 15374, Miss = 6800, Miss_rate = 0.442, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[8]: Access = 15347, Miss = 6871, Miss_rate = 0.448, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[9]: Access = 15355, Miss = 6833, Miss_rate = 0.445, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[10]: Access = 15375, Miss = 6744, Miss_rate = 0.439, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[11]: Access = 15325, Miss = 6781, Miss_rate = 0.442, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[12]: Access = 15399, Miss = 6662, Miss_rate = 0.433, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[13]: Access = 15355, Miss = 6761, Miss_rate = 0.440, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[14]: Access = 15324, Miss = 6899, Miss_rate = 0.450, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[15]: Access = 15339, Miss = 6782, Miss_rate = 0.442, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[16]: Access = 15356, Miss = 6703, Miss_rate = 0.437, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[17]: Access = 15367, Miss = 6739, Miss_rate = 0.439, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[18]: Access = 15327, Miss = 6806, Miss_rate = 0.444, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[19]: Access = 15338, Miss = 6802, Miss_rate = 0.443, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[20]: Access = 15328, Miss = 6822, Miss_rate = 0.445, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[21]: Access = 15374, Miss = 6729, Miss_rate = 0.438, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[22]: Access = 15374, Miss = 6592, Miss_rate = 0.429, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[23]: Access = 15354, Miss = 6675, Miss_rate = 0.435, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[24]: Access = 15362, Miss = 6854, Miss_rate = 0.446, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[25]: Access = 15343, Miss = 6707, Miss_rate = 0.437, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[26]: Access = 15348, Miss = 6887, Miss_rate = 0.449, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[27]: Access = 15402, Miss = 6622, Miss_rate = 0.430, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[28]: Access = 15376, Miss = 6865, Miss_rate = 0.446, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[29]: Access = 17232, Miss = 6936, Miss_rate = 0.403, Pending_hits = 115, Reservation_fails = 127
L2_cache_bank[30]: Access = 15358, Miss = 6839, Miss_rate = 0.445, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[31]: Access = 15367, Miss = 6814, Miss_rate = 0.443, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[32]: Access = 15366, Miss = 6831, Miss_rate = 0.445, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[33]: Access = 15364, Miss = 6647, Miss_rate = 0.433, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[34]: Access = 15344, Miss = 6895, Miss_rate = 0.449, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[35]: Access = 15334, Miss = 6651, Miss_rate = 0.434, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[36]: Access = 15359, Miss = 6798, Miss_rate = 0.443, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[37]: Access = 15342, Miss = 6791, Miss_rate = 0.443, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[38]: Access = 15372, Miss = 6837, Miss_rate = 0.445, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[39]: Access = 15335, Miss = 6682, Miss_rate = 0.436, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[40]: Access = 15333, Miss = 6633, Miss_rate = 0.433, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[41]: Access = 15347, Miss = 6834, Miss_rate = 0.445, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[42]: Access = 15369, Miss = 6631, Miss_rate = 0.431, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[43]: Access = 15375, Miss = 6761, Miss_rate = 0.440, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[44]: Access = 15292, Miss = 6627, Miss_rate = 0.433, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[45]: Access = 15372, Miss = 6818, Miss_rate = 0.444, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[46]: Access = 15321, Miss = 6670, Miss_rate = 0.435, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[47]: Access = 15374, Miss = 6800, Miss_rate = 0.442, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[48]: Access = 15362, Miss = 6754, Miss_rate = 0.440, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[49]: Access = 15359, Miss = 6899, Miss_rate = 0.449, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[50]: Access = 15352, Miss = 6869, Miss_rate = 0.447, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[51]: Access = 15372, Miss = 6920, Miss_rate = 0.450, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[52]: Access = 15352, Miss = 6723, Miss_rate = 0.438, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[53]: Access = 15350, Miss = 6769, Miss_rate = 0.441, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[54]: Access = 15370, Miss = 6685, Miss_rate = 0.435, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[55]: Access = 15381, Miss = 6796, Miss_rate = 0.442, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[56]: Access = 15353, Miss = 6659, Miss_rate = 0.434, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[57]: Access = 15388, Miss = 6735, Miss_rate = 0.438, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[58]: Access = 15359, Miss = 6696, Miss_rate = 0.436, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[59]: Access = 15334, Miss = 6790, Miss_rate = 0.443, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[60]: Access = 15370, Miss = 6746, Miss_rate = 0.439, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[61]: Access = 15385, Miss = 6795, Miss_rate = 0.442, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[62]: Access = 15359, Miss = 6797, Miss_rate = 0.443, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[63]: Access = 15360, Miss = 6755, Miss_rate = 0.440, Pending_hits = 112, Reservation_fails = 0
L2_total_cache_accesses = 984656
L2_total_cache_misses = 433569
L2_total_cache_miss_rate = 0.4403
L2_total_cache_pending_hits = 7012
L2_total_cache_reservation_fails = 127
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 186393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7012
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 200771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7012
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 357682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 135524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 467374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=984656
icnt_total_pkts_simt_to_mem=984656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 984656
Req_Network_cycles = 39647
Req_Network_injected_packets_per_cycle =      24.8356 
Req_Network_conflicts_per_cycle =      29.2451
Req_Network_conflicts_per_cycle_util =      40.4169
Req_Bank_Level_Parallism =      34.3229
Req_Network_in_buffer_full_per_cycle =     221.6243
Req_Network_in_buffer_avg_util =     249.1455
Req_Network_out_buffer_full_per_cycle =       0.2173
Req_Network_out_buffer_avg_util =      80.5372

Reply_Network_injected_packets_num = 984656
Reply_Network_cycles = 39647
Reply_Network_injected_packets_per_cycle =       24.8356
Reply_Network_conflicts_per_cycle =       17.7983
Reply_Network_conflicts_per_cycle_util =      24.5759
Reply_Bank_Level_Parallism =      34.2930
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      27.3582
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3104
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 3 sec (1923 sec)
gpgpu_simulation_rate = 84007 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
gpgpu_silicon_slowdown = 56600000x
Training done
GPGPU-Sim: *** exit detected ***
