{"vcs1":{"timestamp_begin":1715949690.227171463, "rt":1.15, "ut":0.22, "st":0.16}}
{"vcselab":{"timestamp_begin":1715949691.443058737, "rt":0.83, "ut":0.23, "st":0.12}}
{"link":{"timestamp_begin":1715949692.332121998, "rt":0.32, "ut":0.10, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1715949689.667563378}
{"VCS_COMP_START_TIME": 1715949689.667563378}
{"VCS_COMP_END_TIME": 1715949694.049847861}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 328996}}
{"stitch_vcselab": {"peak_mem": 215160}}
