

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'
================================================================
* Date:           Fri Mar  1 15:43:53 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  | 2.50 ns | 18.982 ns |   3.12 ns  |
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       31|       31| 0.588 us | 0.588 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 10, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 18.3>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%exp_res_0_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 33 'alloca' 'exp_res_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%exp_res_1_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 34 'alloca' 'exp_res_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%exp_res_2_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 35 'alloca' 'exp_res_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%exp_res_3_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 36 'alloca' 'exp_res_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%exp_res_4_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 37 'alloca' 'exp_res_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%exp_res_5_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 38 'alloca' 'exp_res_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%exp_res_6_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 39 'alloca' 'exp_res_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%exp_res_7_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 40 'alloca' 'exp_res_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%exp_res_8_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 41 'alloca' 'exp_res_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%exp_res_9_V = alloca i17, align 4" [firmware/nnet_utils/nnet_activation_stream.h:219]   --->   Operation 42 'alloca' 'exp_res_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (-0.3ns)   --->   "%empty = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 43 'read' 'empty' <Predicate = true> <Delay = -0.3> <Core = "FSL">   --->   Core 4 'FSL' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'nbread' 'nbwrite'>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_array_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 44 'extractvalue' 'data_array_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_array_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 45 'extractvalue' 'data_array_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_array_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 2" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 46 'extractvalue' 'data_array_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_array_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 3" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 47 'extractvalue' 'data_array_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_array_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 4" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 48 'extractvalue' 'data_array_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_array_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 5" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 49 'extractvalue' 'data_array_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_array_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 6" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 50 'extractvalue' 'data_array_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_array_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 7" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 51 'extractvalue' 'data_array_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_array_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 8" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 52 'extractvalue' 'data_array_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_array_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty, 9" [firmware/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 53 'extractvalue' 'data_array_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp slt i16 %data_array_0_V, %data_array_1_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 54 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.80ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %data_array_1_V, i16 %data_array_0_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 55 'select' 'select_ln65' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.42ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %data_array_2_V, %data_array_3_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 56 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.80ns)   --->   "%select_ln65_1 = select i1 %icmp_ln1496_1, i16 %data_array_3_V, i16 %data_array_2_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 57 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.42ns)   --->   "%icmp_ln1496_2 = icmp slt i16 %select_ln65, %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 58 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.80ns)   --->   "%select_ln65_2 = select i1 %icmp_ln1496_2, i16 %select_ln65_1, i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 59 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.42ns)   --->   "%icmp_ln1496_3 = icmp slt i16 %data_array_4_V, %data_array_5_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 60 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.80ns)   --->   "%select_ln65_3 = select i1 %icmp_ln1496_3, i16 %data_array_5_V, i16 %data_array_4_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 61 'select' 'select_ln65_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.42ns)   --->   "%icmp_ln1496_4 = icmp slt i16 %data_array_6_V, %data_array_7_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 62 'icmp' 'icmp_ln1496_4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.80ns)   --->   "%select_ln65_4 = select i1 %icmp_ln1496_4, i16 %data_array_7_V, i16 %data_array_6_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 63 'select' 'select_ln65_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (2.42ns)   --->   "%icmp_ln1496_5 = icmp slt i16 %select_ln65_3, %select_ln65_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 64 'icmp' 'icmp_ln1496_5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.80ns)   --->   "%select_ln65_5 = select i1 %icmp_ln1496_5, i16 %select_ln65_4, i16 %select_ln65_3" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 65 'select' 'select_ln65_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.42ns)   --->   "%icmp_ln1496_6 = icmp slt i16 %select_ln65_2, %select_ln65_5" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 66 'icmp' 'icmp_ln1496_6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.80ns)   --->   "%select_ln65_6 = select i1 %icmp_ln1496_6, i16 %select_ln65_5, i16 %select_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 67 'select' 'select_ln65_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (2.42ns)   --->   "%icmp_ln1496_7 = icmp slt i16 %data_array_8_V, %data_array_9_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 68 'icmp' 'icmp_ln1496_7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.80ns)   --->   "%select_ln65_7 = select i1 %icmp_ln1496_7, i16 %data_array_9_V, i16 %data_array_8_V" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 69 'select' 'select_ln65_7' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (2.42ns)   --->   "%icmp_ln1496_8 = icmp slt i16 %select_ln65_6, %select_ln65_7" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 70 'icmp' 'icmp_ln1496_8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.80ns)   --->   "%x_max_V = select i1 %icmp_ln1496_8, i16 %select_ln65_7, i16 %select_ln65_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209]   --->   Operation 71 'select' 'x_max_V' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %data_array_0_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 72 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 73 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.07ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 74 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 75 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 76 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_22, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 77 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_21, %xor_ln786" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 78 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_10 = xor i1 %tmp_21, %tmp_22" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 79 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp_21, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 80 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_22, %xor_ln340" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 81 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %data_array_1_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 82 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.07ns)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 83 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 84 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 85 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_24, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 86 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_23, %xor_ln786_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 87 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_11 = xor i1 %tmp_23, %tmp_24" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 88 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_23, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 89 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_24, %xor_ln340_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 90 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %data_array_2_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 91 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.07ns)   --->   "%sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 92 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 93 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 94 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_26, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 95 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_25, %xor_ln786_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 96 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_12 = xor i1 %tmp_25, %tmp_26" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 97 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_25, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 98 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_26, %xor_ln340_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 99 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %data_array_3_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 100 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (2.07ns)   --->   "%sub_ln1193_3 = sub i17 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 101 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 102 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 103 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_28, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 104 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_27, %xor_ln786_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 105 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_13 = xor i1 %tmp_27, %tmp_28" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 106 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_27, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 107 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_28, %xor_ln340_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 108 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %data_array_4_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 109 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (2.07ns)   --->   "%sub_ln1193_4 = sub i17 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 110 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 111 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 112 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_30, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 113 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_29, %xor_ln786_4" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 114 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_14 = xor i1 %tmp_29, %tmp_30" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 115 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_29, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 116 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_30, %xor_ln340_4" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 117 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i16 %data_array_5_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 118 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (2.07ns)   --->   "%sub_ln1193_5 = sub i17 %sext_ln703_6, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 119 'sub' 'sub_ln1193_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_5, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 120 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_5, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 121 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %tmp_32, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 122 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_5 = and i1 %tmp_31, %xor_ln786_5" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 123 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_15 = xor i1 %tmp_31, %tmp_32" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 124 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_5 = xor i1 %tmp_31, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 125 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%or_ln340_5 = or i1 %tmp_32, %xor_ln340_5" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 126 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i16 %data_array_6_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 127 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (2.07ns)   --->   "%sub_ln1193_6 = sub i17 %sext_ln703_7, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 128 'sub' 'sub_ln1193_6' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_6, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 129 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_6, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 130 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_34, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 131 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_6 = and i1 %tmp_33, %xor_ln786_6" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 132 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%xor_ln340_16 = xor i1 %tmp_33, %tmp_34" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 133 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%xor_ln340_6 = xor i1 %tmp_33, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 134 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%or_ln340_6 = or i1 %tmp_34, %xor_ln340_6" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 135 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i16 %data_array_7_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 136 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.07ns)   --->   "%sub_ln1193_7 = sub i17 %sext_ln703_8, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 137 'sub' 'sub_ln1193_7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_7, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 138 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_7, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 139 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_36, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 140 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_7 = and i1 %tmp_35, %xor_ln786_7" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 141 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%xor_ln340_17 = xor i1 %tmp_35, %tmp_36" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 142 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%xor_ln340_7 = xor i1 %tmp_35, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 143 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%or_ln340_7 = or i1 %tmp_36, %xor_ln340_7" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 144 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i16 %data_array_8_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 145 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (2.07ns)   --->   "%sub_ln1193_8 = sub i17 %sext_ln703_9, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 146 'sub' 'sub_ln1193_8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_8, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 147 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_8, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 148 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %tmp_38, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 149 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_8 = and i1 %tmp_37, %xor_ln786_8" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 150 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%xor_ln340_18 = xor i1 %tmp_37, %tmp_38" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 151 'xor' 'xor_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%xor_ln340_8 = xor i1 %tmp_37, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 152 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%or_ln340_8 = or i1 %tmp_38, %xor_ln340_8" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 153 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i16 %data_array_9_V to i17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 154 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (2.07ns)   --->   "%sub_ln1193_9 = sub i17 %sext_ln703_10, %sext_ln703_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 155 'sub' 'sub_ln1193_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_9, i32 16)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 156 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_9, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 157 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_9 = xor i1 %tmp_40, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 158 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_9 = and i1 %tmp_39, %xor_ln786_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 159 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%xor_ln340_19 = xor i1 %tmp_39, %tmp_40" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 160 'xor' 'xor_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%xor_ln340_9 = xor i1 %tmp_39, true" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 161 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%or_ln340_9 = or i1 %tmp_40, %xor_ln340_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 162 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 163 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_10, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 164 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 165 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 166 'select' 'y_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 167 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%exp_table3_addr = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 168 'getelementptr' 'exp_table3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [3/3] (1.68ns)   --->   "%exp_res_0_V_1 = load i17* %exp_table3_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 169 'load' 'exp_res_0_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 170 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_11, i10 511, i10 %tmp_11" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 171 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_11" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 172 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 173 'select' 'y_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 174 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_12, i10 511, i10 %tmp_12" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 175 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_12" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 176 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 177 'select' 'y_V_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_3, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 178 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_13, i10 511, i10 %tmp_13" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 179 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_13" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 180 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 181 'select' 'y_V_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_14 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 182 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_8 = select i1 %xor_ln340_14, i10 511, i10 %tmp_14" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 183 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i10 -512, i10 %tmp_14" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 184 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_8, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 185 'select' 'y_V_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_5, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 186 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%select_ln340_10 = select i1 %xor_ln340_15, i10 511, i10 %tmp_15" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 187 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_5, i10 -512, i10 %tmp_15" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 188 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %or_ln340_5, i10 %select_ln340_10, i10 %select_ln388_5" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 189 'select' 'y_V_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_16 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_6, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 190 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node y_V_6)   --->   "%select_ln340_12 = select i1 %xor_ln340_16, i10 511, i10 %tmp_16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 191 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_6, i10 -512, i10 %tmp_16" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 192 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_6 = select i1 %or_ln340_6, i10 %select_ln340_12, i10 %select_ln388_6" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 193 'select' 'y_V_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_17 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_7, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 194 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node y_V_7)   --->   "%select_ln340_14 = select i1 %xor_ln340_17, i10 511, i10 %tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 195 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_7, i10 -512, i10 %tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 196 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_7 = select i1 %or_ln340_7, i10 %select_ln340_14, i10 %select_ln388_7" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 197 'select' 'y_V_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_8, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 198 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node y_V_8)   --->   "%select_ln340_16 = select i1 %xor_ln340_18, i10 511, i10 %tmp_18" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 199 'select' 'select_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_8, i10 -512, i10 %tmp_18" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 200 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_8 = select i1 %or_ln340_8, i10 %select_ln340_16, i10 %select_ln388_8" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 201 'select' 'y_V_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_9, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:224]   --->   Operation 202 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node y_V_9)   --->   "%select_ln340_18 = select i1 %xor_ln340_19, i10 511, i10 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 203 'select' 'select_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_9, i10 -512, i10 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 204 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_9 = select i1 %or_ln340_9, i10 %select_ln340_18, i10 %select_ln388_9" [firmware/nnet_utils/nnet_activation_stream.h:215]   --->   Operation 205 'select' 'y_V_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 206 [2/3] (1.68ns)   --->   "%exp_res_0_V_1 = load i17* %exp_table3_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 206 'load' 'exp_res_0_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 207 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%exp_table3_addr_1 = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225_1" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 208 'getelementptr' 'exp_table3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [3/3] (1.68ns)   --->   "%exp_res_1_V_1 = load i17* %exp_table3_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 209 'load' 'exp_res_1_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 210 [1/3] (1.68ns)   --->   "%exp_res_0_V_1 = load i17* %exp_table3_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 210 'load' 'exp_res_0_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 211 [2/3] (1.68ns)   --->   "%exp_res_1_V_1 = load i17* %exp_table3_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 211 'load' 'exp_res_1_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 212 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%exp_table3_addr_2 = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225_2" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 213 'getelementptr' 'exp_table3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [3/3] (1.68ns)   --->   "%exp_res_2_V_1 = load i17* %exp_table3_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 214 'load' 'exp_res_2_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 215 [1/3] (1.68ns)   --->   "%exp_res_1_V_1 = load i17* %exp_table3_addr_1, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 215 'load' 'exp_res_1_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 216 [2/3] (1.68ns)   --->   "%exp_res_2_V_1 = load i17* %exp_table3_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 216 'load' 'exp_res_2_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 217 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%exp_table3_addr_3 = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225_3" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 218 'getelementptr' 'exp_table3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [3/3] (1.68ns)   --->   "%exp_res_3_V_1 = load i17* %exp_table3_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 219 'load' 'exp_res_3_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 220 [1/3] (1.68ns)   --->   "%exp_res_2_V_1 = load i17* %exp_table3_addr_2, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 220 'load' 'exp_res_2_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 221 [2/3] (1.68ns)   --->   "%exp_res_3_V_1 = load i17* %exp_table3_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 221 'load' 'exp_res_3_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 222 'zext' 'zext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%exp_table3_addr_4 = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225_4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 223 'getelementptr' 'exp_table3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [3/3] (1.68ns)   --->   "%exp_res_4_V_1 = load i17* %exp_table3_addr_4, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 224 'load' 'exp_res_4_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 1.68>
ST_6 : Operation 225 [1/3] (1.68ns)   --->   "%exp_res_3_V_1 = load i17* %exp_table3_addr_3, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 225 'load' 'exp_res_3_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 226 [2/3] (1.68ns)   --->   "%exp_res_4_V_1 = load i17* %exp_table3_addr_4, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 226 'load' 'exp_res_4_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln225_5 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 227 'zext' 'zext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%exp_table3_addr_5 = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225_5" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 228 'getelementptr' 'exp_table3_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [3/3] (1.68ns)   --->   "%exp_res_5_V_1 = load i17* %exp_table3_addr_5, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 229 'load' 'exp_res_5_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 1.68>
ST_7 : Operation 230 [1/3] (1.68ns)   --->   "%exp_res_4_V_1 = load i17* %exp_table3_addr_4, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 230 'load' 'exp_res_4_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 231 [2/3] (1.68ns)   --->   "%exp_res_5_V_1 = load i17* %exp_table3_addr_5, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 231 'load' 'exp_res_5_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln225_6 = zext i10 %y_V_6 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 232 'zext' 'zext_ln225_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%exp_table3_addr_6 = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225_6" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 233 'getelementptr' 'exp_table3_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [3/3] (1.68ns)   --->   "%exp_res_6_V_1 = load i17* %exp_table3_addr_6, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 234 'load' 'exp_res_6_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 1.68>
ST_8 : Operation 235 [1/3] (1.68ns)   --->   "%exp_res_5_V_1 = load i17* %exp_table3_addr_5, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 235 'load' 'exp_res_5_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 236 [2/3] (1.68ns)   --->   "%exp_res_6_V_1 = load i17* %exp_table3_addr_6, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 236 'load' 'exp_res_6_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln225_7 = zext i10 %y_V_7 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 237 'zext' 'zext_ln225_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%exp_table3_addr_7 = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225_7" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 238 'getelementptr' 'exp_table3_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [3/3] (1.68ns)   --->   "%exp_res_7_V_1 = load i17* %exp_table3_addr_7, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 239 'load' 'exp_res_7_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 1.68>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "store i17 %exp_res_0_V_1, i17* %exp_res_0_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 240 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "store i17 %exp_res_1_V_1, i17* %exp_res_1_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "store i17 %exp_res_2_V_1, i17* %exp_res_2_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 242 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "store i17 %exp_res_3_V_1, i17* %exp_res_3_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 243 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "store i17 %exp_res_4_V_1, i17* %exp_res_4_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 244 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "store i17 %exp_res_5_V_1, i17* %exp_res_5_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 245 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/3] (1.68ns)   --->   "%exp_res_6_V_1 = load i17* %exp_table3_addr_6, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 246 'load' 'exp_res_6_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "store i17 %exp_res_6_V_1, i17* %exp_res_6_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 247 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [2/3] (1.68ns)   --->   "%exp_res_7_V_1 = load i17* %exp_table3_addr_7, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 248 'load' 'exp_res_7_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln225_8 = zext i10 %y_V_8 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 249 'zext' 'zext_ln225_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%exp_table3_addr_8 = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225_8" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 250 'getelementptr' 'exp_table3_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [3/3] (1.68ns)   --->   "%exp_res_8_V_1 = load i17* %exp_table3_addr_8, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 251 'load' 'exp_res_8_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 1.68>
ST_10 : Operation 252 [1/3] (1.68ns)   --->   "%exp_res_7_V_1 = load i17* %exp_table3_addr_7, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 252 'load' 'exp_res_7_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "store i17 %exp_res_7_V_1, i17* %exp_res_7_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 253 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [2/3] (1.68ns)   --->   "%exp_res_8_V_1 = load i17* %exp_table3_addr_8, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 254 'load' 'exp_res_8_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln225_9 = zext i10 %y_V_9 to i64" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 255 'zext' 'zext_ln225_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%exp_table3_addr_9 = getelementptr [1024 x i17]* @exp_table3, i64 0, i64 %zext_ln225_9" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 256 'getelementptr' 'exp_table3_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [3/3] (1.68ns)   --->   "%exp_res_9_V_1 = load i17* %exp_table3_addr_9, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 257 'load' 'exp_res_9_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 1.68>
ST_11 : Operation 258 [1/3] (1.68ns)   --->   "%exp_res_8_V_1 = load i17* %exp_table3_addr_8, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 258 'load' 'exp_res_8_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "store i17 %exp_res_8_V_1, i17* %exp_res_8_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 259 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [2/3] (1.68ns)   --->   "%exp_res_9_V_1 = load i17* %exp_table3_addr_9, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 260 'load' 'exp_res_9_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 12 <SV = 11> <Delay = 1.68>
ST_12 : Operation 261 [1/3] (1.68ns)   --->   "%exp_res_9_V_1 = load i17* %exp_table3_addr_9, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 261 'load' 'exp_res_9_V_1' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "store i17 %exp_res_9_V_1, i17* %exp_res_9_V, align 4" [firmware/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 262 'store' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 263 [3/3] (-0.6ns)   --->   "%p_Val2_19 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 0)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 263 'call' 'p_Val2_19' <Predicate = true> <Delay = -0.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 264 [2/3] (-0.6ns)   --->   "%p_Val2_19 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 0)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 264 'call' 'p_Val2_19' <Predicate = true> <Delay = -0.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 9.11>
ST_15 : Operation 265 [1/3] (9.11ns)   --->   "%p_Val2_19 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 0)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 265 'call' 'p_Val2_19' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 266 [3/3] (-0.6ns)   --->   "%p_Val2_1 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 4)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 266 'call' 'p_Val2_1' <Predicate = true> <Delay = -0.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 267 [2/3] (-0.6ns)   --->   "%p_Val2_1 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 4)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 267 'call' 'p_Val2_1' <Predicate = true> <Delay = -0.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 18.9>
ST_18 : Operation 268 [1/3] (9.11ns)   --->   "%p_Val2_1 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %exp_res_0_V, i17* %exp_res_1_V, i17* %exp_res_2_V, i17* %exp_res_3_V, i17* %exp_res_4_V, i17* %exp_res_5_V, i17* %exp_res_6_V, i17* %exp_res_7_V, i17* %exp_res_8_V, i17* %exp_res_9_V, i5 4)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 268 'call' 'p_Val2_1' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_19 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 269 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_1 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 270 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 271 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 272 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 273 [1/1] (2.13ns)   --->   "%p_Val2_22 = add i18 %p_Val2_1, %p_Val2_19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 273 'add' 'p_Val2_22' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_22, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 274 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_10 = xor i1 %p_Result_18, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 275 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_10" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 276 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%xor_ln340_20 = xor i1 %p_Result_s, %p_Result_18" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 277 'xor' 'xor_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%xor_ln340_21 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 278 'xor' 'xor_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%or_ln340_10 = or i1 %p_Result_18, %xor_ln340_21" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 279 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_26)   --->   "%select_ln340_20 = select i1 %xor_ln340_20, i18 131071, i18 %p_Val2_22" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 280 'select' 'select_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %underflow, i18 -131072, i18 %p_Val2_22" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 281 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_26 = select i1 %or_ln340_10, i18 %select_ln340_20, i18 %select_ln388_10" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 282 'select' 'p_Val2_26' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%p_Val2_23 = zext i17 %exp_res_8_V_1 to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 283 'zext' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%p_Val2_24 = zext i17 %exp_res_9_V_1 to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 284 'zext' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (2.10ns)   --->   "%p_Val2_25 = add i18 %p_Val2_24, %p_Val2_23" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 285 'add' 'p_Val2_25' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [1/1] (2.10ns)   --->   "%add_ln746 = add i17 %exp_res_8_V_1, %exp_res_9_V_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 286 'add' 'add_ln746' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_25, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 287 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.78ns)   --->   "%p_Val2_27 = select i1 %p_Result_19, i17 -1, i17 %add_ln746" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 288 'select' 'p_Val2_27' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln746 = zext i17 %p_Val2_27 to i18" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 289 'zext' 'zext_ln746' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i18 %p_Val2_26 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 290 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i17 %p_Val2_27 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 291 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (2.13ns)   --->   "%ret_V_1 = add nsw i19 %lhs_V_1, %rhs_V_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 292 'add' 'ret_V_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 293 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (2.13ns)   --->   "%p_Val2_29 = add i18 %zext_ln746, %p_Val2_26" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 294 'add' 'p_Val2_29' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_29, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 295 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_11 = xor i1 %p_Result_21, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 296 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%underflow_1 = and i1 %p_Result_20, %xor_ln786_11" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 297 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%xor_ln340_22 = xor i1 %p_Result_20, %p_Result_21" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 298 'xor' 'xor_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%xor_ln340_23 = xor i1 %p_Result_20, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 299 'xor' 'xor_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%or_ln340_11 = or i1 %p_Result_21, %xor_ln340_23" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 300 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_29, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 301 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node y_V_10)   --->   "%select_ln340_22 = select i1 %xor_ln340_22, i10 511, i10 %tmp_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 302 'select' 'select_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 303 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %underflow_1, i10 -512, i10 %tmp_20" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 303 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 304 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_10 = select i1 %or_ln340_11, i10 %select_ln340_22, i10 %select_ln388_11" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232]   --->   Operation 304 'select' 'y_V_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %y_V_10 to i64" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 305 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%invert_table4_addr = getelementptr [1024 x i18]* @invert_table4, i64 0, i64 %zext_ln235" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 306 'getelementptr' 'invert_table4_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 307 [3/3] (1.68ns)   --->   "%inv_exp_sum_V = load i18* %invert_table4_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 307 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 19 <SV = 18> <Delay = 1.68>
ST_19 : Operation 308 [2/3] (1.68ns)   --->   "%inv_exp_sum_V = load i18* %invert_table4_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 308 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 20 <SV = 19> <Delay = 3.55>
ST_20 : Operation 309 [1/3] (1.68ns)   --->   "%inv_exp_sum_V = load i18* %invert_table4_addr, align 4" [firmware/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 309 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 310 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 311 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 312 [4/4] (1.87ns)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 312 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.87>
ST_21 : Operation 313 [3/4] (1.87ns)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 313 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 314 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 315 [4/4] (1.87ns)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 315 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.87>
ST_22 : Operation 316 [2/4] (1.87ns)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 316 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 317 [3/4] (1.87ns)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 317 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 318 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 319 [4/4] (1.87ns)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 319 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.87>
ST_23 : Operation 320 [1/4] (1.87ns)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 320 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 321 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 322 [2/4] (1.87ns)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 322 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 323 [3/4] (1.87ns)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 323 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_3_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 324 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [4/4] (1.87ns)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 325 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.87>
ST_24 : Operation 326 [1/4] (1.87ns)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 326 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 327 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 328 [2/4] (1.87ns)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 328 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 329 [3/4] (1.87ns)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 329 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i17 %exp_res_4_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 330 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 331 [4/4] (1.87ns)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 331 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.87>
ST_25 : Operation 332 [1/4] (1.87ns)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 332 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 333 'partselect' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 334 [2/4] (1.87ns)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 334 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 335 [3/4] (1.87ns)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 335 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i17 %exp_res_5_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 336 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 337 [4/4] (1.87ns)   --->   "%mul_ln1118_5 = mul i26 %zext_ln1118_5, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 337 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.87>
ST_26 : Operation 338 [1/4] (1.87ns)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 338 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 339 'partselect' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 340 [2/4] (1.87ns)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 340 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [3/4] (1.87ns)   --->   "%mul_ln1118_5 = mul i26 %zext_ln1118_5, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 341 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i17 %exp_res_6_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 342 'zext' 'zext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 343 [4/4] (1.87ns)   --->   "%mul_ln1118_6 = mul i26 %zext_ln1118_6, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 343 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.87>
ST_27 : Operation 344 [1/4] (1.87ns)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 344 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_data_4_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 345 'partselect' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 346 [2/4] (1.87ns)   --->   "%mul_ln1118_5 = mul i26 %zext_ln1118_5, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 346 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 347 [3/4] (1.87ns)   --->   "%mul_ln1118_6 = mul i26 %zext_ln1118_6, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 347 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i17 %exp_res_7_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 348 'zext' 'zext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 349 [4/4] (1.87ns)   --->   "%mul_ln1118_7 = mul i26 %zext_ln1118_7, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 349 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.87>
ST_28 : Operation 350 [1/4] (1.87ns)   --->   "%mul_ln1118_5 = mul i26 %zext_ln1118_5, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 350 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_data_5_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_5, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 351 'partselect' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [2/4] (1.87ns)   --->   "%mul_ln1118_6 = mul i26 %zext_ln1118_6, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 352 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 353 [3/4] (1.87ns)   --->   "%mul_ln1118_7 = mul i26 %zext_ln1118_7, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 353 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i17 %exp_res_8_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 354 'zext' 'zext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 355 [4/4] (1.87ns)   --->   "%mul_ln1118_8 = mul i26 %zext_ln1118_8, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 355 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.87>
ST_29 : Operation 356 [1/4] (1.87ns)   --->   "%mul_ln1118_6 = mul i26 %zext_ln1118_6, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 356 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_data_6_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 357 'partselect' 'tmp_data_6_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 358 [2/4] (1.87ns)   --->   "%mul_ln1118_7 = mul i26 %zext_ln1118_7, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 358 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 359 [3/4] (1.87ns)   --->   "%mul_ln1118_8 = mul i26 %zext_ln1118_8, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 359 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i17 %exp_res_9_V_1 to i26" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 360 'zext' 'zext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 361 [4/4] (1.87ns)   --->   "%mul_ln1118_9 = mul i26 %zext_ln1118_9, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 361 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.87>
ST_30 : Operation 362 [1/4] (1.87ns)   --->   "%mul_ln1118_7 = mul i26 %zext_ln1118_7, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 362 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_data_7_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_7, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 363 'partselect' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 364 [2/4] (1.87ns)   --->   "%mul_ln1118_8 = mul i26 %zext_ln1118_8, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 364 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 365 [3/4] (1.87ns)   --->   "%mul_ln1118_9 = mul i26 %zext_ln1118_9, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 365 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.87>
ST_31 : Operation 366 [1/4] (1.87ns)   --->   "%mul_ln1118_8 = mul i26 %zext_ln1118_8, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 366 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_data_8_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_8, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 367 'partselect' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 368 [2/4] (1.87ns)   --->   "%mul_ln1118_9 = mul i26 %zext_ln1118_9, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 368 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.87>
ST_32 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5193, i32 0, i32 0, [1 x i8]* @p_str5194, [1 x i8]* @p_str5195, [1 x i8]* @p_str5196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5197, [1 x i8]* @p_str5198)"   --->   Operation 369 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5200, i32 0, i32 0, [1 x i8]* @p_str5201, [1 x i8]* @p_str5202, [1 x i8]* @p_str5203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5204, [1 x i8]* @p_str5205)"   --->   Operation 370 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5207, i32 0, i32 0, [1 x i8]* @p_str5208, [1 x i8]* @p_str5209, [1 x i8]* @p_str5210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5211, [1 x i8]* @p_str5212)"   --->   Operation 371 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5214, i32 0, i32 0, [1 x i8]* @p_str5215, [1 x i8]* @p_str5216, [1 x i8]* @p_str5217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5218, [1 x i8]* @p_str5219)"   --->   Operation 372 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5221, i32 0, i32 0, [1 x i8]* @p_str5222, [1 x i8]* @p_str5223, [1 x i8]* @p_str5224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5225, [1 x i8]* @p_str5226)"   --->   Operation 373 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5228, i32 0, i32 0, [1 x i8]* @p_str5229, [1 x i8]* @p_str5230, [1 x i8]* @p_str5231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5232, [1 x i8]* @p_str5233)"   --->   Operation 374 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5235, i32 0, i32 0, [1 x i8]* @p_str5236, [1 x i8]* @p_str5237, [1 x i8]* @p_str5238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5239, [1 x i8]* @p_str5240)"   --->   Operation 375 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5242, i32 0, i32 0, [1 x i8]* @p_str5243, [1 x i8]* @p_str5244, [1 x i8]* @p_str5245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5246, [1 x i8]* @p_str5247)"   --->   Operation 376 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5249, i32 0, i32 0, [1 x i8]* @p_str5250, [1 x i8]* @p_str5251, [1 x i8]* @p_str5252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5253, [1 x i8]* @p_str5254)"   --->   Operation 377 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5256, i32 0, i32 0, [1 x i8]* @p_str5257, [1 x i8]* @p_str5258, [1 x i8]* @p_str5259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5260, [1 x i8]* @p_str5261)"   --->   Operation 378 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 379 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 380 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 381 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 382 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 383 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 384 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 385 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 386 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 387 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str28)"   --->   Operation 388 'specinterface' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str43) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 389 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str43)" [firmware/nnet_utils/nnet_activation_stream.h:196]   --->   Operation 390 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 10, i32 1, i32 1, i32 0, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:197]   --->   Operation 391 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 392 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 393 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 394 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_2)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 394 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 395 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 396 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 397 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_3)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 397 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 398 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 399 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 400 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_4)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 400 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 401 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 402 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 403 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_5)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 403 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 404 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 405 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 406 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_6)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 406 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 407 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 408 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 409 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_7)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 409 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 410 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 411 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 412 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_8)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 412 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 413 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 414 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 415 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_9)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 415 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 416 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 417 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 418 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_s)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 418 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str47)" [firmware/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 419 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str48, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:243]   --->   Operation 420 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 421 [1/4] (1.87ns)   --->   "%mul_ln1118_9 = mul i26 %zext_ln1118_9, %sext_ln241" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 421 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 1.87> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_data_9_V = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_9, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation_stream.h:244]   --->   Operation 422 'partselect' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 423 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str47, i32 %tmp_10)" [firmware/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 423 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 424 [1/1] (-0.3ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V)" [firmware/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 424 'write' <Predicate = true> <Delay = -0.3> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 425 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str43, i32 %tmp_1)" [firmware/nnet_utils/nnet_activation_stream.h:247]   --->   Operation 425 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 426 [1/1] (-0.6ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 426 'ret' <Predicate = true> <Delay = -0.6>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 3.12ns.

 <State 1>: 18.3ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:199) [58]  (-0.312 ns)
	'icmp' operation ('icmp_ln1496_4', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [77]  (2.43 ns)
	'select' operation ('select_ln65_4', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [78]  (0.805 ns)
	'icmp' operation ('icmp_ln1496_5', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [79]  (2.43 ns)
	'select' operation ('select_ln65_5', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [80]  (0.805 ns)
	'icmp' operation ('icmp_ln1496_6', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [81]  (2.43 ns)
	'select' operation ('select_ln65_6', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [82]  (0.805 ns)
	'icmp' operation ('icmp_ln1496_8', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [85]  (2.43 ns)
	'select' operation ('x_max.V', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:209) [86]  (0.805 ns)
	'sub' operation ('sub_ln1193', firmware/nnet_utils/nnet_activation_stream.h:215) [89]  (2.08 ns)
	'select' operation ('select_ln388', firmware/nnet_utils/nnet_activation_stream.h:215) [180]  (0.978 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_activation_stream.h:215) [181]  (0.978 ns)
	'getelementptr' operation ('exp_table3_addr', firmware/nnet_utils/nnet_activation_stream.h:225) [183]  (0 ns)
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [184]  (1.68 ns)

 <State 2>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [184]  (1.68 ns)

 <State 3>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [184]  (1.68 ns)

 <State 4>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[1].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [192]  (1.68 ns)

 <State 5>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[2].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [200]  (1.68 ns)

 <State 6>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[3].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [208]  (1.68 ns)

 <State 7>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[4].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [216]  (1.68 ns)

 <State 8>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[5].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [224]  (1.68 ns)

 <State 9>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[6].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [232]  (1.68 ns)

 <State 10>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[7].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [240]  (1.68 ns)

 <State 11>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[8].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [248]  (1.68 ns)

 <State 12>: 1.68ns
The critical path consists of the following:
	'load' operation ('exp_res[9].V', firmware/nnet_utils/nnet_activation_stream.h:225) on array 'exp_table3' [256]  (1.68 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 9.11ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' [258]  (9.11 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 19ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' [259]  (9.11 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [264]  (2.14 ns)
	'select' operation ('select_ln388_10', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [272]  (0.978 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [273]  (0.978 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [285]  (2.14 ns)
	'select' operation ('select_ln388_11', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [294]  (0.978 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [295]  (0.978 ns)
	'getelementptr' operation ('invert_table4_addr', firmware/nnet_utils/nnet_activation_stream.h:235) [297]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table4' [298]  (1.68 ns)

 <State 19>: 1.68ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table4' [298]  (1.68 ns)

 <State 20>: 3.55ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table4' [298]  (1.68 ns)
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_activation_stream.h:244) [303]  (1.87 ns)

 <State 21>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_activation_stream.h:244) [303]  (1.87 ns)

 <State 22>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_activation_stream.h:244) [303]  (1.87 ns)

 <State 23>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_activation_stream.h:244) [303]  (1.87 ns)

 <State 24>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_1', firmware/nnet_utils/nnet_activation_stream.h:244) [309]  (1.87 ns)

 <State 25>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_2', firmware/nnet_utils/nnet_activation_stream.h:244) [315]  (1.87 ns)

 <State 26>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_3', firmware/nnet_utils/nnet_activation_stream.h:244) [321]  (1.87 ns)

 <State 27>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_4', firmware/nnet_utils/nnet_activation_stream.h:244) [327]  (1.87 ns)

 <State 28>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_5', firmware/nnet_utils/nnet_activation_stream.h:244) [333]  (1.87 ns)

 <State 29>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_6', firmware/nnet_utils/nnet_activation_stream.h:244) [339]  (1.87 ns)

 <State 30>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_7', firmware/nnet_utils/nnet_activation_stream.h:244) [345]  (1.87 ns)

 <State 31>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_8', firmware/nnet_utils/nnet_activation_stream.h:244) [351]  (1.87 ns)

 <State 32>: 1.87ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_9', firmware/nnet_utils/nnet_activation_stream.h:244) [357]  (1.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
