Assembler report for CP0
Tue Jul 27 21:54:57 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: D:/编程/verilog HDL/cpu/CP0/CP0.sof
  6. Assembler Device Options: D:/编程/verilog HDL/cpu/CP0/CP0.pof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Jul 27 21:54:57 2010 ;
; Revision Name         ; CP0                                   ;
; Top-level Entity Name ; CP0                                   ;
; Family                ; Cyclone                               ;
; Device                ; EP1C12Q240C8                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; Off      ; Off           ;
; Maximum processors allowed for parallel compilation                         ; 1        ; 1             ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; JTAG user code for target device                                            ; Ffffffff ; Ffffffff      ;
; Auto user code                                                              ; Off      ; Off           ;
; Use configuration device                                                    ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; JTAG user code for configuration device                                     ; Ffffffff ; Ffffffff      ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Auto-increment JTAG user code for multiple configuration devices            ; On       ; On            ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+-------------------------------------+
; Assembler Generated Files           ;
+-------------------------------------+
; File Name                           ;
+-------------------------------------+
; D:/编程/verilog HDL/cpu/CP0/CP0.sof ;
; D:/编程/verilog HDL/cpu/CP0/CP0.pof ;
+-------------------------------------+


+---------------------------------------------------------------+
; Assembler Device Options: D:/编程/verilog HDL/cpu/CP0/CP0.sof ;
+----------------+----------------------------------------------+
; Option         ; Setting                                      ;
+----------------+----------------------------------------------+
; Device         ; EP1C12Q240C8                                 ;
; JTAG usercode  ; 0xFFFFFFFF                                   ;
; Checksum       ; 0x002301CF                                   ;
+----------------+----------------------------------------------+


+---------------------------------------------------------------+
; Assembler Device Options: D:/编程/verilog HDL/cpu/CP0/CP0.pof ;
+--------------------+------------------------------------------+
; Option             ; Setting                                  ;
+--------------------+------------------------------------------+
; Device             ; EPCS4                                    ;
; JTAG usercode      ; 0x00000000                               ;
; Checksum           ; 0x06A8A442                               ;
; Compression Ratio  ; 2                                        ;
+--------------------+------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Jul 27 21:54:54 2010
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CP0 -c CP0
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Allocated 181 megabytes of memory during processing
    Info: Processing ended: Tue Jul 27 21:54:57 2010
    Info: Elapsed time: 00:00:03


