
---------- Begin Simulation Statistics ----------
final_tick                               118799965000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 382662                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713116                       # Number of bytes of host memory used
host_op_rate                                   386957                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.33                       # Real time elapsed on the host
host_tick_rate                              454602424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118800                       # Number of seconds simulated
sim_ticks                                118799965000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.823875                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4086039                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4817086                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345779                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5101803                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102840                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675337                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572497                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6509728                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312579                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35005                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.188000                       # CPI: cycles per instruction
system.cpu.discardedOps                        958496                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48891101                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40552555                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262749                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2963436                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.841751                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118799965                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115836529                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1292                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        99141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          320                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       199613                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            328                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           72                       # Transaction distribution
system.membus.trans_dist::CleanEvict              259                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3677                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2273                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       385408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  385408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5950                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5950    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5950                       # Request fanout histogram
system.membus.respLayer1.occupancy           31732000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6569000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             28908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        94674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1495                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71569                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2324                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26584                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       293947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                300090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       244416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12336320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12580736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             629                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           101106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126684                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99481     98.39%     98.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1617      1.60%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             101106                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          391807000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         294468990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6973998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1000                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                93516                       # number of demand (read+write) hits
system.l2.demand_hits::total                    94516                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1000                       # number of overall hits
system.l2.overall_hits::.cpu.data               93516                       # number of overall hits
system.l2.overall_hits::total                   94516                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4637                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5961                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1324                       # number of overall misses
system.l2.overall_misses::.cpu.data              4637                       # number of overall misses
system.l2.overall_misses::total                  5961                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    129623000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    462227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        591850000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    129623000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    462227000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       591850000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            98153                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               100477                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           98153                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              100477                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.569707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.047243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059327                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.569707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.047243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059327                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97902.567976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99682.337718                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99287.032377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97902.567976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99682.337718                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99287.032377                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  72                       # number of writebacks
system.l2.writebacks::total                        72                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5950                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103020000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    368954000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    471974000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103020000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    368954000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    471974000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.568847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.047151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.568847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.047151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059218                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77927.382753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79722.126188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79323.361345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77927.382753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79722.126188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79323.361345                       # average overall mshr miss latency
system.l2.replacements                            629                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        94602                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            94602                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        94602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        94602                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1444                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1444                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1444                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1444                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             67892                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67892                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3677                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    366220000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     366220000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.051377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99597.497960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99597.497960                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    292680000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    292680000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.051377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79597.497960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79597.497960                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1000                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1000                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    129623000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    129623000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.569707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.569707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97902.567976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97902.567976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103020000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103020000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.568847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77927.382753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77927.382753                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     96007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     96007000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        26584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.036112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036112                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100007.291667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100007.291667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     76274000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     76274000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.035773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80203.995794                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80203.995794                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5217.063354                       # Cycle average of tags in use
system.l2.tags.total_refs                      198280                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6040                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.827815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.342538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1041.982918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4116.737898                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.127195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.502531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.636849                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5400                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.660522                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    402682                       # Number of tag accesses
system.l2.tags.data_accesses                   402682                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         296192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             380800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           72                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 72                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            712189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2493199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3205388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       712189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           712189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          38788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                38788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          38788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           712189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2493199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3244176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034709227250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               42313                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 34                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         72                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       72                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     57241500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               167266500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9754.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28504.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3810                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      31                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   72                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.158507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.703604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.915379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1058     51.28%     51.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          650     31.51%     82.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          114      5.53%     88.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      2.28%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      1.50%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      0.97%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      1.07%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.58%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          109      5.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2063                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           2900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1129.495020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3777.364425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 375552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  380800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117994844000                       # Total gap between requests
system.mem_ctrls.avgGap                   19593962.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       290944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 712188.762008473743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2449024.290537459310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19393.945107643762                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           72                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35179250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    132087250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 347407952500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26610.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28540.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4825110451.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7532700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4003725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20356140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              52200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9377562480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3001792710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43091361120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55502661075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.194254                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 111999061750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3966820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2834083250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7197120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3825360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21541380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             135720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9377562480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3098309670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43010083680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55518655410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.328887                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 111787204250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3966820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3045940750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118799965000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17141018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17141018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17141018                       # number of overall hits
system.cpu.icache.overall_hits::total        17141018                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2324                       # number of overall misses
system.cpu.icache.overall_misses::total          2324                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162481000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162481000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162481000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162481000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17143342                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17143342                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17143342                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17143342                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69914.371773                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69914.371773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69914.371773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69914.371773                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1495                       # number of writebacks
system.cpu.icache.writebacks::total              1495                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2324                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2324                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2324                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2324                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157833000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157833000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67914.371773                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67914.371773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67914.371773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67914.371773                       # average overall mshr miss latency
system.cpu.icache.replacements                   1495                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17141018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17141018                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2324                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162481000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162481000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17143342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17143342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69914.371773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69914.371773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67914.371773                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67914.371773                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           826.084576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17143342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2324                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7376.653184                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   826.084576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.806723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.806723                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          826                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17145666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17145666                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43749221                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43749221                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43757753                       # number of overall hits
system.cpu.dcache.overall_hits::total        43757753                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       103696                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103696                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103859                       # number of overall misses
system.cpu.dcache.overall_misses::total        103859                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3208560000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3208560000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3208560000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3208560000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43852917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43852917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43861612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43861612                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002365                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002365                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002368                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002368                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30941.984262                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30941.984262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30893.422814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30893.422814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        94602                       # number of writebacks
system.cpu.dcache.writebacks::total             94602                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5694                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5694                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98152                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2726386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2726386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2736942000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2736942000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002235                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002238                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27819.697557                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27819.697557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27884.729807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27884.729807                       # average overall mshr miss latency
system.cpu.dcache.replacements                  97641                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37500544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37500544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        27479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    799238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    799238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37528023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37528023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29085.410677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29085.410677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1046                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1046                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        26433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    709859000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    709859000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26855.029698                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26855.029698                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6248677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6248677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2409322000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2409322000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31611.346550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31611.346550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4648                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4648                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2016527000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2016527000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28175.984015                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28175.984015                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8532                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8532                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          163                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          163                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8695                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8695                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018746                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018746                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          150                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          150                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10556000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10556000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.017251                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017251                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 70373.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 70373.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.471179                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43856237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98153                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.815044                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.471179                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87822041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87822041                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118799965000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
