{
  "module_name": "mmu_masks.h",
  "hash_id": "db136f07938a3846974fb61075610cdcbafd82c94ff63774a5f07f9077048675",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/mmu_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MMU_MASKS_H_\n#define ASIC_REG_MMU_MASKS_H_\n\n \n\n \n#define MMU_INPUT_FIFO_THRESHOLD_PCI_SHIFT                           0\n#define MMU_INPUT_FIFO_THRESHOLD_PCI_MASK                            0x7\n#define MMU_INPUT_FIFO_THRESHOLD_PSOC_SHIFT                          4\n#define MMU_INPUT_FIFO_THRESHOLD_PSOC_MASK                           0x70\n#define MMU_INPUT_FIFO_THRESHOLD_DMA_SHIFT                           8\n#define MMU_INPUT_FIFO_THRESHOLD_DMA_MASK                            0x700\n#define MMU_INPUT_FIFO_THRESHOLD_CPU_SHIFT                           12\n#define MMU_INPUT_FIFO_THRESHOLD_CPU_MASK                            0x7000\n#define MMU_INPUT_FIFO_THRESHOLD_MME_SHIFT                           16\n#define MMU_INPUT_FIFO_THRESHOLD_MME_MASK                            0x70000\n#define MMU_INPUT_FIFO_THRESHOLD_TPC_SHIFT                           20\n#define MMU_INPUT_FIFO_THRESHOLD_TPC_MASK                            0x700000\n#define MMU_INPUT_FIFO_THRESHOLD_OTHER_SHIFT                         24\n#define MMU_INPUT_FIFO_THRESHOLD_OTHER_MASK                          0x7000000\n\n \n#define MMU_MMU_ENABLE_R_SHIFT                                       0\n#define MMU_MMU_ENABLE_R_MASK                                        0x1\n\n \n#define MMU_FORCE_ORDERING_DMA_WEAK_ORDERING_SHIFT                   0\n#define MMU_FORCE_ORDERING_DMA_WEAK_ORDERING_MASK                    0x1\n#define MMU_FORCE_ORDERING_PSOC_WEAK_ORDERING_SHIFT                  1\n#define MMU_FORCE_ORDERING_PSOC_WEAK_ORDERING_MASK                   0x2\n#define MMU_FORCE_ORDERING_PCI_WEAK_ORDERING_SHIFT                   2\n#define MMU_FORCE_ORDERING_PCI_WEAK_ORDERING_MASK                    0x4\n#define MMU_FORCE_ORDERING_CPU_WEAK_ORDERING_SHIFT                   3\n#define MMU_FORCE_ORDERING_CPU_WEAK_ORDERING_MASK                    0x8\n#define MMU_FORCE_ORDERING_MME_WEAK_ORDERING_SHIFT                   4\n#define MMU_FORCE_ORDERING_MME_WEAK_ORDERING_MASK                    0x10\n#define MMU_FORCE_ORDERING_TPC_WEAK_ORDERING_SHIFT                   5\n#define MMU_FORCE_ORDERING_TPC_WEAK_ORDERING_MASK                    0x20\n#define MMU_FORCE_ORDERING_DEFAULT_WEAK_ORDERING_SHIFT               6\n#define MMU_FORCE_ORDERING_DEFAULT_WEAK_ORDERING_MASK                0x40\n#define MMU_FORCE_ORDERING_DMA_STRONG_ORDERING_SHIFT                 8\n#define MMU_FORCE_ORDERING_DMA_STRONG_ORDERING_MASK                  0x100\n#define MMU_FORCE_ORDERING_PSOC_STRONG_ORDERING_SHIFT                9\n#define MMU_FORCE_ORDERING_PSOC_STRONG_ORDERING_MASK                 0x200\n#define MMU_FORCE_ORDERING_PCI_STRONG_ORDERING_SHIFT                 10\n#define MMU_FORCE_ORDERING_PCI_STRONG_ORDERING_MASK                  0x400\n#define MMU_FORCE_ORDERING_CPU_STRONG_ORDERING_SHIFT                 11\n#define MMU_FORCE_ORDERING_CPU_STRONG_ORDERING_MASK                  0x800\n#define MMU_FORCE_ORDERING_MME_STRONG_ORDERING_SHIFT                 12\n#define MMU_FORCE_ORDERING_MME_STRONG_ORDERING_MASK                  0x1000\n#define MMU_FORCE_ORDERING_TPC_STRONG_ORDERING_SHIFT                 13\n#define MMU_FORCE_ORDERING_TPC_STRONG_ORDERING_MASK                  0x2000\n#define MMU_FORCE_ORDERING_DEFAULT_STRONG_ORDERING_SHIFT             14\n#define MMU_FORCE_ORDERING_DEFAULT_STRONG_ORDERING_MASK              0x4000\n\n \n#define MMU_FEATURE_ENABLE_VA_ORDERING_EN_SHIFT                      0\n#define MMU_FEATURE_ENABLE_VA_ORDERING_EN_MASK                       0x1\n#define MMU_FEATURE_ENABLE_CLEAN_LINK_LIST_SHIFT                     1\n#define MMU_FEATURE_ENABLE_CLEAN_LINK_LIST_MASK                      0x2\n#define MMU_FEATURE_ENABLE_HOP_OFFSET_EN_SHIFT                       2\n#define MMU_FEATURE_ENABLE_HOP_OFFSET_EN_MASK                        0x4\n#define MMU_FEATURE_ENABLE_OBI_ORDERING_EN_SHIFT                     3\n#define MMU_FEATURE_ENABLE_OBI_ORDERING_EN_MASK                      0x8\n#define MMU_FEATURE_ENABLE_STRONG_ORDERING_READ_EN_SHIFT             4\n#define MMU_FEATURE_ENABLE_STRONG_ORDERING_READ_EN_MASK              0x10\n#define MMU_FEATURE_ENABLE_TRACE_ENABLE_SHIFT                        5\n#define MMU_FEATURE_ENABLE_TRACE_ENABLE_MASK                         0x20\n\n \n#define MMU_VA_ORDERING_MASK_31_7_R_SHIFT                            0\n#define MMU_VA_ORDERING_MASK_31_7_R_MASK                             0x1FFFFFF\n\n \n#define MMU_VA_ORDERING_MASK_49_32_R_SHIFT                           0\n#define MMU_VA_ORDERING_MASK_49_32_R_MASK                            0x3FFFF\n\n \n#define MMU_LOG2_DDR_SIZE_R_SHIFT                                    0\n#define MMU_LOG2_DDR_SIZE_R_MASK                                     0xFF\n\n \n#define MMU_SCRAMBLER_ADDR_BIT_SHIFT                                 0\n#define MMU_SCRAMBLER_ADDR_BIT_MASK                                  0x3F\n#define MMU_SCRAMBLER_SINGLE_DDR_EN_SHIFT                            6\n#define MMU_SCRAMBLER_SINGLE_DDR_EN_MASK                             0x40\n#define MMU_SCRAMBLER_SINGLE_DDR_ID_SHIFT                            7\n#define MMU_SCRAMBLER_SINGLE_DDR_ID_MASK                             0x80\n\n \n#define MMU_MEM_INIT_BUSY_DATA_SHIFT                                 0\n#define MMU_MEM_INIT_BUSY_DATA_MASK                                  0x3\n#define MMU_MEM_INIT_BUSY_OBI0_SHIFT                                 2\n#define MMU_MEM_INIT_BUSY_OBI0_MASK                                  0x4\n#define MMU_MEM_INIT_BUSY_OBI1_SHIFT                                 3\n#define MMU_MEM_INIT_BUSY_OBI1_MASK                                  0x8\n\n \n#define MMU_SPI_MASK_R_SHIFT                                         0\n#define MMU_SPI_MASK_R_MASK                                          0xFF\n\n \n#define MMU_SPI_CAUSE_R_SHIFT                                        0\n#define MMU_SPI_CAUSE_R_MASK                                         0xFF\n\n \n#define MMU_PAGE_ERROR_CAPTURE_VA_49_32_SHIFT                        0\n#define MMU_PAGE_ERROR_CAPTURE_VA_49_32_MASK                         0x3FFFF\n#define MMU_PAGE_ERROR_CAPTURE_ENTRY_VALID_SHIFT                     18\n#define MMU_PAGE_ERROR_CAPTURE_ENTRY_VALID_MASK                      0x40000\n\n \n#define MMU_PAGE_ERROR_CAPTURE_VA_VA_31_0_SHIFT                      0\n#define MMU_PAGE_ERROR_CAPTURE_VA_VA_31_0_MASK                       0xFFFFFFFF\n\n \n#define MMU_ACCESS_ERROR_CAPTURE_VA_49_32_SHIFT                      0\n#define MMU_ACCESS_ERROR_CAPTURE_VA_49_32_MASK                       0x3FFFF\n#define MMU_ACCESS_ERROR_CAPTURE_ENTRY_VALID_SHIFT                   18\n#define MMU_ACCESS_ERROR_CAPTURE_ENTRY_VALID_MASK                    0x40000\n\n \n#define MMU_ACCESS_ERROR_CAPTURE_VA_VA_31_0_SHIFT                    0\n#define MMU_ACCESS_ERROR_CAPTURE_VA_VA_31_0_MASK                     0xFFFFFFFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}