

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Fri Oct 17 21:59:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  5.001 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |       49|     1072|  0.245 us|  5.361 us|   50|  1073|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                    |
        |                   Instance                   |               Module               |   min   |   max   |    min    |    max   | min |  max |                      Type                      |
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+
        |grp_dut_Pipeline_burst_loop_inner_loop_fu_86  |dut_Pipeline_burst_loop_inner_loop  |       35|     1027|   0.133 us|  3.902 us|   34|  1026|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dut_Pipeline_residual_loop_fu_101         |dut_Pipeline_residual_loop          |        2|       33|  10.002 ns|  0.165 us|    1|    32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    194|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     903|    471|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    135|    -|
|Register         |        -|    -|     299|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1202|    800|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |add_32ns_32ns_32_2_1_U20                      |add_32ns_32ns_32_2_1                |        0|   0|  148|   36|    0|
    |grp_dut_Pipeline_burst_loop_inner_loop_fu_86  |dut_Pipeline_burst_loop_inner_loop  |        0|   0|  590|  300|    0|
    |grp_dut_Pipeline_residual_loop_fu_101         |dut_Pipeline_residual_loop          |        0|   0|   17|   99|    0|
    |sub_32ns_32ns_32_2_1_U21                      |sub_32ns_32ns_32_2_1                |        0|   0|  148|   36|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                    |        0|   0|  903|  471|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |sub_ln23_1_fu_186_p2     |         -|   0|  0|  34|           1|          27|
    |sub_ln43_fu_194_p2       |         -|   0|  0|  14|           1|           6|
    |empty_fu_227_p2          |      icmp|   0|  0|  34|          27|           1|
    |icmp_ln22_fu_121_p2      |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln28_fu_209_p2      |      icmp|   0|  0|  34|          27|           1|
    |empty_17_fu_232_p3       |    select|   0|  0|  26|           1|          26|
    |nBurst_fu_200_p3         |    select|   0|  0|  27|           1|          27|
    |select_ln43_1_fu_221_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln43_fu_253_p3    |    select|   0|  0|   9|           1|           9|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 194|          62|         104|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         14|    1|         14|
    |in_s_TREADY_int_regslice  |  14|          3|    1|          3|
    |mm_address0               |  14|          3|    9|         27|
    |mm_ce0                    |  14|          3|    1|          3|
    |mm_d0                     |  14|          3|   32|         96|
    |mm_we0                    |  14|          3|    1|          3|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 135|         29|   45|        146|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  13|   0|   13|          0|
    |empty_17_reg_347                                           |  26|   0|   26|          0|
    |empty_reg_342                                              |   1|   0|    1|          0|
    |grp_dut_Pipeline_burst_loop_inner_loop_fu_86_ap_start_reg  |   1|   0|    1|          0|
    |grp_dut_Pipeline_residual_loop_fu_101_ap_start_reg         |   1|   0|    1|          0|
    |icmp_ln22_reg_260                                          |   1|   0|    1|          0|
    |icmp_ln28_reg_327                                          |   1|   0|    1|          0|
    |nBlks_reg_275                                              |  32|   0|   32|          0|
    |nBurst_reg_317                                             |  27|   0|   27|          0|
    |select_ln43_1_reg_337                                      |   6|   0|    6|          0|
    |select_ln43_reg_357                                        |   4|   0|    9|          5|
    |sub_ln23_1_reg_307                                         |  27|   0|   27|          0|
    |sub_ln43_reg_312                                           |   6|   0|    6|          0|
    |tmp_1_reg_286                                              |  27|   0|   27|          0|
    |tmp_2_reg_352                                              |  26|   0|   30|          4|
    |tmp_3_reg_280                                              |   1|   0|    1|          0|
    |tmp_reg_297                                                |  27|   0|   27|          0|
    |trunc_ln1_reg_265                                          |  32|   0|   32|          0|
    |trunc_ln23_reg_322                                         |  26|   0|   26|          0|
    |trunc_ln28_1_reg_332                                       |   4|   0|    4|          0|
    |trunc_ln43_1_reg_302                                       |   5|   0|    5|          0|
    |trunc_ln43_reg_292                                         |   5|   0|    5|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 299|   0|  308|          9|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|            dut|  return value|
|ap_rst_n     |   in|    1|  ap_ctrl_hs|            dut|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|            dut|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|            dut|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|            dut|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|            dut|  return value|
|in_s_TDATA   |   in|   32|        axis|  in_s_V_data_V|       pointer|
|in_s_TVALID  |   in|    1|        axis|  in_s_V_last_V|       pointer|
|in_s_TREADY  |  out|    1|        axis|  in_s_V_last_V|       pointer|
|in_s_TLAST   |   in|    1|        axis|  in_s_V_last_V|       pointer|
|in_s_TKEEP   |   in|    4|        axis|  in_s_V_keep_V|       pointer|
|in_s_TSTRB   |   in|    4|        axis|  in_s_V_strb_V|       pointer|
|mm_address0  |  out|    9|   ap_memory|             mm|         array|
|mm_ce0       |  out|    1|   ap_memory|             mm|         array|
|mm_we0       |  out|    1|   ap_memory|             mm|         array|
|mm_d0        |  out|   32|   ap_memory|             mm|         array|
|sz           |   in|   64|     ap_none|             sz|        scalar|
+-------------+-----+-----+------------+---------------+--------------+

