
nemo2.space_tracker_p_ulp_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006594  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001934  08006650  08006650  00016650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f84  08007f84  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08007f84  08007f84  00017f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f8c  08007f8c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f8c  08007f8c  00017f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f90  08007f90  00017f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08007f94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000408  2000005c  08007ff0  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  08007ff0  00020464  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   000126fa  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002799  00000000  00000000  000327c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e0  00000000  00000000  00034f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d17  00000000  00000000  00036040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d093  00000000  00000000  00036d57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000125f8  00000000  00000000  00053dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b7581  00000000  00000000  000663e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004238  00000000  00000000  0011d964  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  00121b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08006638 	.word	0x08006638

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08006638 	.word	0x08006638

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8d8 	bl	8000628 <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8d3 	bl	8000628 <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzsi2>:
 80005ec:	211c      	movs	r1, #28
 80005ee:	2301      	movs	r3, #1
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	4298      	cmp	r0, r3
 80005f4:	d301      	bcc.n	80005fa <__clzsi2+0xe>
 80005f6:	0c00      	lsrs	r0, r0, #16
 80005f8:	3910      	subs	r1, #16
 80005fa:	0a1b      	lsrs	r3, r3, #8
 80005fc:	4298      	cmp	r0, r3
 80005fe:	d301      	bcc.n	8000604 <__clzsi2+0x18>
 8000600:	0a00      	lsrs	r0, r0, #8
 8000602:	3908      	subs	r1, #8
 8000604:	091b      	lsrs	r3, r3, #4
 8000606:	4298      	cmp	r0, r3
 8000608:	d301      	bcc.n	800060e <__clzsi2+0x22>
 800060a:	0900      	lsrs	r0, r0, #4
 800060c:	3904      	subs	r1, #4
 800060e:	a202      	add	r2, pc, #8	; (adr r2, 8000618 <__clzsi2+0x2c>)
 8000610:	5c10      	ldrb	r0, [r2, r0]
 8000612:	1840      	adds	r0, r0, r1
 8000614:	4770      	bx	lr
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	02020304 	.word	0x02020304
 800061c:	01010101 	.word	0x01010101
	...

08000628 <__clzdi2>:
 8000628:	b510      	push	{r4, lr}
 800062a:	2900      	cmp	r1, #0
 800062c:	d103      	bne.n	8000636 <__clzdi2+0xe>
 800062e:	f7ff ffdd 	bl	80005ec <__clzsi2>
 8000632:	3020      	adds	r0, #32
 8000634:	e002      	b.n	800063c <__clzdi2+0x14>
 8000636:	0008      	movs	r0, r1
 8000638:	f7ff ffd8 	bl	80005ec <__clzsi2>
 800063c:	bd10      	pop	{r4, pc}
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8000640:	b5b0      	push	{r4, r5, r7, lr}
 8000642:	b0e4      	sub	sp, #400	; 0x190
 8000644:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000646:	24c8      	movs	r4, #200	; 0xc8
 8000648:	193b      	adds	r3, r7, r4
 800064a:	0018      	movs	r0, r3
 800064c:	23c6      	movs	r3, #198	; 0xc6
 800064e:	001a      	movs	r2, r3
 8000650:	2100      	movs	r1, #0
 8000652:	f005 fb6b 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8000656:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <astronode_send_cfg_sr+0x64>)
 8000658:	25c8      	movs	r5, #200	; 0xc8
 800065a:	006d      	lsls	r5, r5, #1
 800065c:	195b      	adds	r3, r3, r5
 800065e:	19db      	adds	r3, r3, r7
 8000660:	0018      	movs	r0, r3
 8000662:	23c6      	movs	r3, #198	; 0xc6
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f005 fb60 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 800066c:	193b      	adds	r3, r7, r4
 800066e:	2210      	movs	r2, #16
 8000670:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8000672:	003a      	movs	r2, r7
 8000674:	193b      	adds	r3, r7, r4
 8000676:	0011      	movs	r1, r2
 8000678:	0018      	movs	r0, r3
 800067a:	f000 ff79 	bl	8001570 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <astronode_send_cfg_sr+0x64>)
 8000680:	195b      	adds	r3, r3, r5
 8000682:	19db      	adds	r3, r3, r7
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b90      	cmp	r3, #144	; 0x90
 8000688:	d104      	bne.n	8000694 <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 800068a:	4b07      	ldr	r3, [pc, #28]	; (80006a8 <astronode_send_cfg_sr+0x68>)
 800068c:	0018      	movs	r0, r3
 800068e:	f001 fd8b 	bl	80021a8 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8000692:	e003      	b.n	800069c <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8000694:	4b05      	ldr	r3, [pc, #20]	; (80006ac <astronode_send_cfg_sr+0x6c>)
 8000696:	0018      	movs	r0, r3
 8000698:	f001 fd86 	bl	80021a8 <send_debug_logs>
}
 800069c:	46c0      	nop			; (mov r8, r8)
 800069e:	46bd      	mov	sp, r7
 80006a0:	b064      	add	sp, #400	; 0x190
 80006a2:	bdb0      	pop	{r4, r5, r7, pc}
 80006a4:	fffffe70 	.word	0xfffffe70
 80006a8:	08006a60 	.word	0x08006a60
 80006ac:	08006a94 	.word	0x08006a94

080006b0 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 80006b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006b2:	b0e7      	sub	sp, #412	; 0x19c
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	0005      	movs	r5, r0
 80006b8:	000c      	movs	r4, r1
 80006ba:	0010      	movs	r0, r2
 80006bc:	0019      	movs	r1, r3
 80006be:	4b4b      	ldr	r3, [pc, #300]	; (80007ec <astronode_send_cfg_wr+0x13c>)
 80006c0:	26cc      	movs	r6, #204	; 0xcc
 80006c2:	0076      	lsls	r6, r6, #1
 80006c4:	199b      	adds	r3, r3, r6
 80006c6:	19db      	adds	r3, r3, r7
 80006c8:	1c2a      	adds	r2, r5, #0
 80006ca:	701a      	strb	r2, [r3, #0]
 80006cc:	4b48      	ldr	r3, [pc, #288]	; (80007f0 <astronode_send_cfg_wr+0x140>)
 80006ce:	0035      	movs	r5, r6
 80006d0:	195b      	adds	r3, r3, r5
 80006d2:	19db      	adds	r3, r3, r7
 80006d4:	1c22      	adds	r2, r4, #0
 80006d6:	701a      	strb	r2, [r3, #0]
 80006d8:	4b46      	ldr	r3, [pc, #280]	; (80007f4 <astronode_send_cfg_wr+0x144>)
 80006da:	002c      	movs	r4, r5
 80006dc:	191b      	adds	r3, r3, r4
 80006de:	19db      	adds	r3, r3, r7
 80006e0:	1c02      	adds	r2, r0, #0
 80006e2:	701a      	strb	r2, [r3, #0]
 80006e4:	4b44      	ldr	r3, [pc, #272]	; (80007f8 <astronode_send_cfg_wr+0x148>)
 80006e6:	191b      	adds	r3, r3, r4
 80006e8:	19db      	adds	r3, r3, r7
 80006ea:	1c0a      	adds	r2, r1, #0
 80006ec:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 80006ee:	25d0      	movs	r5, #208	; 0xd0
 80006f0:	197b      	adds	r3, r7, r5
 80006f2:	0018      	movs	r0, r3
 80006f4:	23c6      	movs	r3, #198	; 0xc6
 80006f6:	001a      	movs	r2, r3
 80006f8:	2100      	movs	r1, #0
 80006fa:	f005 fb17 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 80006fe:	4b3f      	ldr	r3, [pc, #252]	; (80007fc <astronode_send_cfg_wr+0x14c>)
 8000700:	191b      	adds	r3, r3, r4
 8000702:	19db      	adds	r3, r3, r7
 8000704:	0018      	movs	r0, r3
 8000706:	23c6      	movs	r3, #198	; 0xc6
 8000708:	001a      	movs	r2, r3
 800070a:	2100      	movs	r1, #0
 800070c:	f005 fb0e 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8000710:	0029      	movs	r1, r5
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2205      	movs	r2, #5
 8000716:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8000718:	4b34      	ldr	r3, [pc, #208]	; (80007ec <astronode_send_cfg_wr+0x13c>)
 800071a:	191b      	adds	r3, r3, r4
 800071c:	19db      	adds	r3, r3, r7
 800071e:	2200      	movs	r2, #0
 8000720:	569a      	ldrsb	r2, [r3, r2]
 8000722:	4b33      	ldr	r3, [pc, #204]	; (80007f0 <astronode_send_cfg_wr+0x140>)
 8000724:	191b      	adds	r3, r3, r4
 8000726:	19db      	adds	r3, r3, r7
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	b25b      	sxtb	r3, r3
 800072e:	4313      	orrs	r3, r2
 8000730:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8000732:	4b30      	ldr	r3, [pc, #192]	; (80007f4 <astronode_send_cfg_wr+0x144>)
 8000734:	191b      	adds	r3, r3, r4
 8000736:	19db      	adds	r3, r3, r7
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	009b      	lsls	r3, r3, #2
 800073c:	b25b      	sxtb	r3, r3
 800073e:	4313      	orrs	r3, r2
 8000740:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8000742:	4b2d      	ldr	r3, [pc, #180]	; (80007f8 <astronode_send_cfg_wr+0x148>)
 8000744:	191b      	adds	r3, r3, r4
 8000746:	19db      	adds	r3, r3, r7
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	00db      	lsls	r3, r3, #3
 800074c:	b25b      	sxtb	r3, r3
 800074e:	4313      	orrs	r3, r2
 8000750:	b25b      	sxtb	r3, r3
 8000752:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8000754:	187b      	adds	r3, r7, r1
 8000756:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8000758:	23d4      	movs	r3, #212	; 0xd4
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	2508      	movs	r5, #8
 800075e:	195b      	adds	r3, r3, r5
 8000760:	19db      	adds	r3, r3, r7
 8000762:	2200      	movs	r2, #0
 8000764:	569a      	ldrsb	r2, [r3, r2]
 8000766:	23d6      	movs	r3, #214	; 0xd6
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	195b      	adds	r3, r3, r5
 800076c:	19db      	adds	r3, r3, r7
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	005b      	lsls	r3, r3, #1
 8000772:	b25b      	sxtb	r3, r3
 8000774:	4313      	orrs	r3, r2
 8000776:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8000778:	23d8      	movs	r3, #216	; 0xd8
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	195b      	adds	r3, r3, r5
 800077e:	19db      	adds	r3, r3, r7
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	b25b      	sxtb	r3, r3
 8000786:	4313      	orrs	r3, r2
 8000788:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 800078a:	23da      	movs	r3, #218	; 0xda
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	195b      	adds	r3, r3, r5
 8000790:	19db      	adds	r3, r3, r7
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	00db      	lsls	r3, r3, #3
 8000796:	b25b      	sxtb	r3, r3
 8000798:	4313      	orrs	r3, r2
 800079a:	b25b      	sxtb	r3, r3
 800079c:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 800079e:	187b      	adds	r3, r7, r1
 80007a0:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 80007a2:	0008      	movs	r0, r1
 80007a4:	187b      	adds	r3, r7, r1
 80007a6:	22c4      	movs	r2, #196	; 0xc4
 80007a8:	2103      	movs	r1, #3
 80007aa:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80007ac:	002b      	movs	r3, r5
 80007ae:	18fa      	adds	r2, r7, r3
 80007b0:	183b      	adds	r3, r7, r0
 80007b2:	0011      	movs	r1, r2
 80007b4:	0018      	movs	r0, r3
 80007b6:	f000 fedb 	bl	8001570 <astronode_transport_send_receive>
 80007ba:	0003      	movs	r3, r0
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d10f      	bne.n	80007e0 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 80007c0:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <astronode_send_cfg_wr+0x14c>)
 80007c2:	191b      	adds	r3, r3, r4
 80007c4:	19db      	adds	r3, r3, r7
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b85      	cmp	r3, #133	; 0x85
 80007ca:	d105      	bne.n	80007d8 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 80007cc:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <astronode_send_cfg_wr+0x150>)
 80007ce:	0018      	movs	r0, r3
 80007d0:	f001 fcea 	bl	80021a8 <send_debug_logs>
            return true ;
 80007d4:	2301      	movs	r3, #1
 80007d6:	e004      	b.n	80007e2 <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 80007d8:	4b0a      	ldr	r3, [pc, #40]	; (8000804 <astronode_send_cfg_wr+0x154>)
 80007da:	0018      	movs	r0, r3
 80007dc:	f001 fce4 	bl	80021a8 <send_debug_logs>
        }
    }
    return false ;
 80007e0:	2300      	movs	r3, #0
}
 80007e2:	0018      	movs	r0, r3
 80007e4:	46bd      	mov	sp, r7
 80007e6:	b067      	add	sp, #412	; 0x19c
 80007e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ea:	46c0      	nop			; (mov r8, r8)
 80007ec:	fffffe6f 	.word	0xfffffe6f
 80007f0:	fffffe6e 	.word	0xfffffe6e
 80007f4:	fffffe6d 	.word	0xfffffe6d
 80007f8:	fffffe6c 	.word	0xfffffe6c
 80007fc:	fffffe70 	.word	0xfffffe70
 8000800:	08006ac8 	.word	0x08006ac8
 8000804:	08006af4 	.word	0x08006af4

08000808 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8000808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800080a:	b0ed      	sub	sp, #436	; 0x1b4
 800080c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800080e:	21c8      	movs	r1, #200	; 0xc8
 8000810:	2318      	movs	r3, #24
 8000812:	18cb      	adds	r3, r1, r3
 8000814:	19db      	adds	r3, r3, r7
 8000816:	0018      	movs	r0, r3
 8000818:	23c6      	movs	r3, #198	; 0xc6
 800081a:	001a      	movs	r2, r3
 800081c:	2100      	movs	r1, #0
 800081e:	f005 fa85 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8000822:	4b4a      	ldr	r3, [pc, #296]	; (800094c <astronode_send_mgi_rr+0x144>)
 8000824:	26cc      	movs	r6, #204	; 0xcc
 8000826:	0076      	lsls	r6, r6, #1
 8000828:	199b      	adds	r3, r3, r6
 800082a:	2218      	movs	r2, #24
 800082c:	4694      	mov	ip, r2
 800082e:	44bc      	add	ip, r7
 8000830:	4463      	add	r3, ip
 8000832:	0018      	movs	r0, r3
 8000834:	23c6      	movs	r3, #198	; 0xc6
 8000836:	001a      	movs	r2, r3
 8000838:	2100      	movs	r1, #0
 800083a:	f005 fa77 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 800083e:	21c8      	movs	r1, #200	; 0xc8
 8000840:	2318      	movs	r3, #24
 8000842:	18cb      	adds	r3, r1, r3
 8000844:	19db      	adds	r3, r3, r7
 8000846:	2219      	movs	r2, #25
 8000848:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800084a:	2318      	movs	r3, #24
 800084c:	18fa      	adds	r2, r7, r3
 800084e:	2318      	movs	r3, #24
 8000850:	18cb      	adds	r3, r1, r3
 8000852:	19db      	adds	r3, r3, r7
 8000854:	0011      	movs	r1, r2
 8000856:	0018      	movs	r0, r3
 8000858:	f000 fe8a 	bl	8001570 <astronode_transport_send_receive>
 800085c:	0003      	movs	r3, r0
 800085e:	2b01      	cmp	r3, #1
 8000860:	d16f      	bne.n	8000942 <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 8000862:	4b3a      	ldr	r3, [pc, #232]	; (800094c <astronode_send_mgi_rr+0x144>)
 8000864:	0032      	movs	r2, r6
 8000866:	189b      	adds	r3, r3, r2
 8000868:	2118      	movs	r1, #24
 800086a:	468c      	mov	ip, r1
 800086c:	44bc      	add	ip, r7
 800086e:	4463      	add	r3, ip
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b99      	cmp	r3, #153	; 0x99
 8000874:	d161      	bne.n	800093a <astronode_send_mgi_rr+0x132>
        {
 8000876:	466b      	mov	r3, sp
 8000878:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 800087a:	4b34      	ldr	r3, [pc, #208]	; (800094c <astronode_send_mgi_rr+0x144>)
 800087c:	189b      	adds	r3, r3, r2
 800087e:	2218      	movs	r2, #24
 8000880:	4694      	mov	ip, r2
 8000882:	44bc      	add	ip, r7
 8000884:	4463      	add	r3, ip
 8000886:	22c4      	movs	r2, #196	; 0xc4
 8000888:	5a9b      	ldrh	r3, [r3, r2]
 800088a:	001a      	movs	r2, r3
 800088c:	3a01      	subs	r2, #1
 800088e:	21ca      	movs	r1, #202	; 0xca
 8000890:	0049      	lsls	r1, r1, #1
 8000892:	2018      	movs	r0, #24
 8000894:	1809      	adds	r1, r1, r0
 8000896:	19c9      	adds	r1, r1, r7
 8000898:	600a      	str	r2, [r1, #0]
 800089a:	001c      	movs	r4, r3
 800089c:	2200      	movs	r2, #0
 800089e:	0015      	movs	r5, r2
 80008a0:	0020      	movs	r0, r4
 80008a2:	0029      	movs	r1, r5
 80008a4:	0004      	movs	r4, r0
 80008a6:	0f62      	lsrs	r2, r4, #29
 80008a8:	000c      	movs	r4, r1
 80008aa:	00e4      	lsls	r4, r4, #3
 80008ac:	617c      	str	r4, [r7, #20]
 80008ae:	697c      	ldr	r4, [r7, #20]
 80008b0:	4314      	orrs	r4, r2
 80008b2:	617c      	str	r4, [r7, #20]
 80008b4:	0001      	movs	r1, r0
 80008b6:	00c9      	lsls	r1, r1, #3
 80008b8:	6139      	str	r1, [r7, #16]
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	2200      	movs	r2, #0
 80008be:	607a      	str	r2, [r7, #4]
 80008c0:	6838      	ldr	r0, [r7, #0]
 80008c2:	6879      	ldr	r1, [r7, #4]
 80008c4:	0004      	movs	r4, r0
 80008c6:	0f62      	lsrs	r2, r4, #29
 80008c8:	000c      	movs	r4, r1
 80008ca:	00e4      	lsls	r4, r4, #3
 80008cc:	60fc      	str	r4, [r7, #12]
 80008ce:	68fc      	ldr	r4, [r7, #12]
 80008d0:	4314      	orrs	r4, r2
 80008d2:	60fc      	str	r4, [r7, #12]
 80008d4:	0001      	movs	r1, r0
 80008d6:	00ca      	lsls	r2, r1, #3
 80008d8:	60ba      	str	r2, [r7, #8]
 80008da:	3307      	adds	r3, #7
 80008dc:	08db      	lsrs	r3, r3, #3
 80008de:	00db      	lsls	r3, r3, #3
 80008e0:	4669      	mov	r1, sp
 80008e2:	1acb      	subs	r3, r1, r3
 80008e4:	469d      	mov	sp, r3
 80008e6:	466b      	mov	r3, sp
 80008e8:	3300      	adds	r3, #0
 80008ea:	24c8      	movs	r4, #200	; 0xc8
 80008ec:	0064      	lsls	r4, r4, #1
 80008ee:	2218      	movs	r2, #24
 80008f0:	18a2      	adds	r2, r4, r2
 80008f2:	19d1      	adds	r1, r2, r7
 80008f4:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 80008f6:	4b16      	ldr	r3, [pc, #88]	; (8000950 <astronode_send_mgi_rr+0x148>)
 80008f8:	0018      	movs	r0, r3
 80008fa:	f001 fc55 	bl	80021a8 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 80008fe:	4b13      	ldr	r3, [pc, #76]	; (800094c <astronode_send_mgi_rr+0x144>)
 8000900:	22cc      	movs	r2, #204	; 0xcc
 8000902:	0052      	lsls	r2, r2, #1
 8000904:	189b      	adds	r3, r3, r2
 8000906:	2218      	movs	r2, #24
 8000908:	4694      	mov	ip, r2
 800090a:	44bc      	add	ip, r7
 800090c:	4463      	add	r3, ip
 800090e:	22c4      	movs	r2, #196	; 0xc4
 8000910:	5a9b      	ldrh	r3, [r3, r2]
 8000912:	0019      	movs	r1, r3
 8000914:	2318      	movs	r3, #24
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	3301      	adds	r3, #1
 800091a:	4a0e      	ldr	r2, [pc, #56]	; (8000954 <astronode_send_mgi_rr+0x14c>)
 800091c:	2018      	movs	r0, #24
 800091e:	1820      	adds	r0, r4, r0
 8000920:	19c0      	adds	r0, r0, r7
 8000922:	6800      	ldr	r0, [r0, #0]
 8000924:	f005 f9ae 	bl	8005c84 <sniprintf>
            send_debug_logs(guid);
 8000928:	2318      	movs	r3, #24
 800092a:	18e3      	adds	r3, r4, r3
 800092c:	19db      	adds	r3, r3, r7
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	0018      	movs	r0, r3
 8000932:	f001 fc39 	bl	80021a8 <send_debug_logs>
 8000936:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8000938:	e003      	b.n	8000942 <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 800093a:	4b07      	ldr	r3, [pc, #28]	; (8000958 <astronode_send_mgi_rr+0x150>)
 800093c:	0018      	movs	r0, r3
 800093e:	f001 fc33 	bl	80021a8 <send_debug_logs>
}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b06d      	add	sp, #436	; 0x1b4
 8000948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	fffffe68 	.word	0xfffffe68
 8000950:	08006b80 	.word	0x08006b80
 8000954:	08006b90 	.word	0x08006b90
 8000958:	08006b94 	.word	0x08006b94

0800095c <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 800095c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800095e:	b0ed      	sub	sp, #436	; 0x1b4
 8000960:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000962:	21c8      	movs	r1, #200	; 0xc8
 8000964:	2318      	movs	r3, #24
 8000966:	18cb      	adds	r3, r1, r3
 8000968:	19db      	adds	r3, r3, r7
 800096a:	0018      	movs	r0, r3
 800096c:	23c6      	movs	r3, #198	; 0xc6
 800096e:	001a      	movs	r2, r3
 8000970:	2100      	movs	r1, #0
 8000972:	f005 f9db 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8000976:	4b4a      	ldr	r3, [pc, #296]	; (8000aa0 <astronode_send_msn_rr+0x144>)
 8000978:	26cc      	movs	r6, #204	; 0xcc
 800097a:	0076      	lsls	r6, r6, #1
 800097c:	199b      	adds	r3, r3, r6
 800097e:	2218      	movs	r2, #24
 8000980:	4694      	mov	ip, r2
 8000982:	44bc      	add	ip, r7
 8000984:	4463      	add	r3, ip
 8000986:	0018      	movs	r0, r3
 8000988:	23c6      	movs	r3, #198	; 0xc6
 800098a:	001a      	movs	r2, r3
 800098c:	2100      	movs	r1, #0
 800098e:	f005 f9cd 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 8000992:	21c8      	movs	r1, #200	; 0xc8
 8000994:	2318      	movs	r3, #24
 8000996:	18cb      	adds	r3, r1, r3
 8000998:	19db      	adds	r3, r3, r7
 800099a:	221a      	movs	r2, #26
 800099c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800099e:	2318      	movs	r3, #24
 80009a0:	18fa      	adds	r2, r7, r3
 80009a2:	2318      	movs	r3, #24
 80009a4:	18cb      	adds	r3, r1, r3
 80009a6:	19db      	adds	r3, r3, r7
 80009a8:	0011      	movs	r1, r2
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 fde0 	bl	8001570 <astronode_transport_send_receive>
 80009b0:	0003      	movs	r3, r0
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d16f      	bne.n	8000a96 <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 80009b6:	4b3a      	ldr	r3, [pc, #232]	; (8000aa0 <astronode_send_msn_rr+0x144>)
 80009b8:	0032      	movs	r2, r6
 80009ba:	189b      	adds	r3, r3, r2
 80009bc:	2118      	movs	r1, #24
 80009be:	468c      	mov	ip, r1
 80009c0:	44bc      	add	ip, r7
 80009c2:	4463      	add	r3, ip
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b9a      	cmp	r3, #154	; 0x9a
 80009c8:	d161      	bne.n	8000a8e <astronode_send_msn_rr+0x132>
        {
 80009ca:	466b      	mov	r3, sp
 80009cc:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 80009ce:	4b34      	ldr	r3, [pc, #208]	; (8000aa0 <astronode_send_msn_rr+0x144>)
 80009d0:	189b      	adds	r3, r3, r2
 80009d2:	2218      	movs	r2, #24
 80009d4:	4694      	mov	ip, r2
 80009d6:	44bc      	add	ip, r7
 80009d8:	4463      	add	r3, ip
 80009da:	22c4      	movs	r2, #196	; 0xc4
 80009dc:	5a9b      	ldrh	r3, [r3, r2]
 80009de:	001a      	movs	r2, r3
 80009e0:	3a01      	subs	r2, #1
 80009e2:	21ca      	movs	r1, #202	; 0xca
 80009e4:	0049      	lsls	r1, r1, #1
 80009e6:	2018      	movs	r0, #24
 80009e8:	1809      	adds	r1, r1, r0
 80009ea:	19c9      	adds	r1, r1, r7
 80009ec:	600a      	str	r2, [r1, #0]
 80009ee:	001c      	movs	r4, r3
 80009f0:	2200      	movs	r2, #0
 80009f2:	0015      	movs	r5, r2
 80009f4:	0020      	movs	r0, r4
 80009f6:	0029      	movs	r1, r5
 80009f8:	0004      	movs	r4, r0
 80009fa:	0f62      	lsrs	r2, r4, #29
 80009fc:	000c      	movs	r4, r1
 80009fe:	00e4      	lsls	r4, r4, #3
 8000a00:	617c      	str	r4, [r7, #20]
 8000a02:	697c      	ldr	r4, [r7, #20]
 8000a04:	4314      	orrs	r4, r2
 8000a06:	617c      	str	r4, [r7, #20]
 8000a08:	0001      	movs	r1, r0
 8000a0a:	00c9      	lsls	r1, r1, #3
 8000a0c:	6139      	str	r1, [r7, #16]
 8000a0e:	603b      	str	r3, [r7, #0]
 8000a10:	2200      	movs	r2, #0
 8000a12:	607a      	str	r2, [r7, #4]
 8000a14:	6838      	ldr	r0, [r7, #0]
 8000a16:	6879      	ldr	r1, [r7, #4]
 8000a18:	0004      	movs	r4, r0
 8000a1a:	0f62      	lsrs	r2, r4, #29
 8000a1c:	000c      	movs	r4, r1
 8000a1e:	00e4      	lsls	r4, r4, #3
 8000a20:	60fc      	str	r4, [r7, #12]
 8000a22:	68fc      	ldr	r4, [r7, #12]
 8000a24:	4314      	orrs	r4, r2
 8000a26:	60fc      	str	r4, [r7, #12]
 8000a28:	0001      	movs	r1, r0
 8000a2a:	00ca      	lsls	r2, r1, #3
 8000a2c:	60ba      	str	r2, [r7, #8]
 8000a2e:	3307      	adds	r3, #7
 8000a30:	08db      	lsrs	r3, r3, #3
 8000a32:	00db      	lsls	r3, r3, #3
 8000a34:	4669      	mov	r1, sp
 8000a36:	1acb      	subs	r3, r1, r3
 8000a38:	469d      	mov	sp, r3
 8000a3a:	466b      	mov	r3, sp
 8000a3c:	3300      	adds	r3, #0
 8000a3e:	24c8      	movs	r4, #200	; 0xc8
 8000a40:	0064      	lsls	r4, r4, #1
 8000a42:	2218      	movs	r2, #24
 8000a44:	18a2      	adds	r2, r4, r2
 8000a46:	19d1      	adds	r1, r2, r7
 8000a48:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8000a4a:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <astronode_send_msn_rr+0x148>)
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f001 fbab 	bl	80021a8 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 8000a52:	4b13      	ldr	r3, [pc, #76]	; (8000aa0 <astronode_send_msn_rr+0x144>)
 8000a54:	22cc      	movs	r2, #204	; 0xcc
 8000a56:	0052      	lsls	r2, r2, #1
 8000a58:	189b      	adds	r3, r3, r2
 8000a5a:	2218      	movs	r2, #24
 8000a5c:	4694      	mov	ip, r2
 8000a5e:	44bc      	add	ip, r7
 8000a60:	4463      	add	r3, ip
 8000a62:	22c4      	movs	r2, #196	; 0xc4
 8000a64:	5a9b      	ldrh	r3, [r3, r2]
 8000a66:	0019      	movs	r1, r3
 8000a68:	2318      	movs	r3, #24
 8000a6a:	18fb      	adds	r3, r7, r3
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	4a0e      	ldr	r2, [pc, #56]	; (8000aa8 <astronode_send_msn_rr+0x14c>)
 8000a70:	2018      	movs	r0, #24
 8000a72:	1820      	adds	r0, r4, r0
 8000a74:	19c0      	adds	r0, r0, r7
 8000a76:	6800      	ldr	r0, [r0, #0]
 8000a78:	f005 f904 	bl	8005c84 <sniprintf>
            send_debug_logs(serial_number);
 8000a7c:	2318      	movs	r3, #24
 8000a7e:	18e3      	adds	r3, r4, r3
 8000a80:	19db      	adds	r3, r3, r7
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	0018      	movs	r0, r3
 8000a86:	f001 fb8f 	bl	80021a8 <send_debug_logs>
 8000a8a:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8000a8c:	e003      	b.n	8000a96 <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8000a8e:	4b07      	ldr	r3, [pc, #28]	; (8000aac <astronode_send_msn_rr+0x150>)
 8000a90:	0018      	movs	r0, r3
 8000a92:	f001 fb89 	bl	80021a8 <send_debug_logs>
}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	b06d      	add	sp, #436	; 0x1b4
 8000a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	fffffe68 	.word	0xfffffe68
 8000aa4:	08006bb0 	.word	0x08006bb0
 8000aa8:	08006b90 	.word	0x08006b90
 8000aac:	08006bcc 	.word	0x08006bcc

08000ab0 <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8000ab0:	b5b0      	push	{r4, r5, r7, lr}
 8000ab2:	b0e4      	sub	sp, #400	; 0x190
 8000ab4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000ab6:	24c8      	movs	r4, #200	; 0xc8
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	0018      	movs	r0, r3
 8000abc:	23c6      	movs	r3, #198	; 0xc6
 8000abe:	001a      	movs	r2, r3
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	f005 f933 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8000ac6:	4b31      	ldr	r3, [pc, #196]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000ac8:	25c8      	movs	r5, #200	; 0xc8
 8000aca:	006d      	lsls	r5, r5, #1
 8000acc:	195b      	adds	r3, r3, r5
 8000ace:	19db      	adds	r3, r3, r7
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	23c6      	movs	r3, #198	; 0xc6
 8000ad4:	001a      	movs	r2, r3
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	f005 f928 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8000adc:	193b      	adds	r3, r7, r4
 8000ade:	2265      	movs	r2, #101	; 0x65
 8000ae0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000ae2:	003a      	movs	r2, r7
 8000ae4:	193b      	adds	r3, r7, r4
 8000ae6:	0011      	movs	r1, r2
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f000 fd41 	bl	8001570 <astronode_transport_send_receive>
 8000aee:	0003      	movs	r3, r0
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d147      	bne.n	8000b84 <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000af6:	195b      	adds	r3, r3, r5
 8000af8:	19db      	adds	r3, r3, r7
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2be5      	cmp	r3, #229	; 0xe5
 8000afe:	d141      	bne.n	8000b84 <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8000b00:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000b02:	195b      	adds	r3, r3, r5
 8000b04:	19db      	adds	r3, r3, r7
 8000b06:	785b      	ldrb	r3, [r3, #1]
 8000b08:	001a      	movs	r2, r3
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	d006      	beq.n	8000b1e <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 8000b10:	4b1f      	ldr	r3, [pc, #124]	; (8000b90 <astronode_send_evt_rr+0xe0>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 8000b16:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <astronode_send_evt_rr+0xe4>)
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f001 fb45 	bl	80021a8 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 8000b1e:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000b20:	22c8      	movs	r2, #200	; 0xc8
 8000b22:	0052      	lsls	r2, r2, #1
 8000b24:	189b      	adds	r3, r3, r2
 8000b26:	19db      	adds	r3, r3, r7
 8000b28:	785b      	ldrb	r3, [r3, #1]
 8000b2a:	001a      	movs	r2, r3
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	4013      	ands	r3, r2
 8000b30:	d006      	beq.n	8000b40 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 8000b32:	4b19      	ldr	r3, [pc, #100]	; (8000b98 <astronode_send_evt_rr+0xe8>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8000b38:	4b18      	ldr	r3, [pc, #96]	; (8000b9c <astronode_send_evt_rr+0xec>)
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f001 fb34 	bl	80021a8 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 8000b40:	4b12      	ldr	r3, [pc, #72]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000b42:	22c8      	movs	r2, #200	; 0xc8
 8000b44:	0052      	lsls	r2, r2, #1
 8000b46:	189b      	adds	r3, r3, r2
 8000b48:	19db      	adds	r3, r3, r7
 8000b4a:	785b      	ldrb	r3, [r3, #1]
 8000b4c:	001a      	movs	r2, r3
 8000b4e:	2304      	movs	r3, #4
 8000b50:	4013      	ands	r3, r2
 8000b52:	d006      	beq.n	8000b62 <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 8000b54:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <astronode_send_evt_rr+0xf0>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8000b5a:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <astronode_send_evt_rr+0xf4>)
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f001 fb23 	bl	80021a8 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <astronode_send_evt_rr+0xdc>)
 8000b64:	22c8      	movs	r2, #200	; 0xc8
 8000b66:	0052      	lsls	r2, r2, #1
 8000b68:	189b      	adds	r3, r3, r2
 8000b6a:	19db      	adds	r3, r3, r7
 8000b6c:	785b      	ldrb	r3, [r3, #1]
 8000b6e:	001a      	movs	r2, r3
 8000b70:	2308      	movs	r3, #8
 8000b72:	4013      	ands	r3, r2
 8000b74:	d006      	beq.n	8000b84 <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 8000b76:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <astronode_send_evt_rr+0xf8>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8000b7c:	4b0b      	ldr	r3, [pc, #44]	; (8000bac <astronode_send_evt_rr+0xfc>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f001 fb12 	bl	80021a8 <send_debug_logs>
            }

        }
    }
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	b064      	add	sp, #400	; 0x190
 8000b8a:	bdb0      	pop	{r4, r5, r7, pc}
 8000b8c:	fffffe70 	.word	0xfffffe70
 8000b90:	20000078 	.word	0x20000078
 8000b94:	08006c74 	.word	0x08006c74
 8000b98:	20000079 	.word	0x20000079
 8000b9c:	08006c98 	.word	0x08006c98
 8000ba0:	2000007a 	.word	0x2000007a
 8000ba4:	08006cb0 	.word	0x08006cb0
 8000ba8:	2000007b 	.word	0x2000007b
 8000bac:	08006cc4 	.word	0x08006cc4

08000bb0 <astronode_send_pld_fr>:
    }
    return false ;
}

void astronode_send_pld_fr(void)
{
 8000bb0:	b5b0      	push	{r4, r5, r7, lr}
 8000bb2:	b0e4      	sub	sp, #400	; 0x190
 8000bb4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000bb6:	24c8      	movs	r4, #200	; 0xc8
 8000bb8:	193b      	adds	r3, r7, r4
 8000bba:	0018      	movs	r0, r3
 8000bbc:	23c6      	movs	r3, #198	; 0xc6
 8000bbe:	001a      	movs	r2, r3
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	f005 f8b3 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8000bc6:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <astronode_send_pld_fr+0x6c>)
 8000bc8:	25c8      	movs	r5, #200	; 0xc8
 8000bca:	006d      	lsls	r5, r5, #1
 8000bcc:	195b      	adds	r3, r3, r5
 8000bce:	19db      	adds	r3, r3, r7
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	23c6      	movs	r3, #198	; 0xc6
 8000bd4:	001a      	movs	r2, r3
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	f005 f8a8 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	2227      	movs	r2, #39	; 0x27
 8000be0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000be2:	003a      	movs	r2, r7
 8000be4:	193b      	adds	r3, r7, r4
 8000be6:	0011      	movs	r1, r2
 8000be8:	0018      	movs	r0, r3
 8000bea:	f000 fcc1 	bl	8001570 <astronode_transport_send_receive>
 8000bee:	0003      	movs	r3, r0
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d10e      	bne.n	8000c12 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8000bf4:	4b09      	ldr	r3, [pc, #36]	; (8000c1c <astronode_send_pld_fr+0x6c>)
 8000bf6:	195b      	adds	r3, r3, r5
 8000bf8:	19db      	adds	r3, r3, r7
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2ba7      	cmp	r3, #167	; 0xa7
 8000bfe:	d104      	bne.n	8000c0a <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8000c00:	4b07      	ldr	r3, [pc, #28]	; (8000c20 <astronode_send_pld_fr+0x70>)
 8000c02:	0018      	movs	r0, r3
 8000c04:	f001 fad0 	bl	80021a8 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8000c08:	e003      	b.n	8000c12 <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 8000c0a:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <astronode_send_pld_fr+0x74>)
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f001 facb 	bl	80021a8 <send_debug_logs>
}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b064      	add	sp, #400	; 0x190
 8000c18:	bdb0      	pop	{r4, r5, r7, pc}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	fffffe70 	.word	0xfffffe70
 8000c20:	08006dec 	.word	0x08006dec
 8000c24:	08006e24 	.word	0x08006e24

08000c28 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8000c28:	b5b0      	push	{r4, r5, r7, lr}
 8000c2a:	b0e4      	sub	sp, #400	; 0x190
 8000c2c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000c2e:	24c8      	movs	r4, #200	; 0xc8
 8000c30:	193b      	adds	r3, r7, r4
 8000c32:	0018      	movs	r0, r3
 8000c34:	23c6      	movs	r3, #198	; 0xc6
 8000c36:	001a      	movs	r2, r3
 8000c38:	2100      	movs	r1, #0
 8000c3a:	f005 f877 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8000c3e:	4b16      	ldr	r3, [pc, #88]	; (8000c98 <astronode_send_res_cr+0x70>)
 8000c40:	25c8      	movs	r5, #200	; 0xc8
 8000c42:	006d      	lsls	r5, r5, #1
 8000c44:	195b      	adds	r3, r3, r5
 8000c46:	19db      	adds	r3, r3, r7
 8000c48:	0018      	movs	r0, r3
 8000c4a:	23c6      	movs	r3, #198	; 0xc6
 8000c4c:	001a      	movs	r2, r3
 8000c4e:	2100      	movs	r1, #0
 8000c50:	f005 f86c 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8000c54:	193b      	adds	r3, r7, r4
 8000c56:	2255      	movs	r2, #85	; 0x55
 8000c58:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000c5a:	003a      	movs	r2, r7
 8000c5c:	193b      	adds	r3, r7, r4
 8000c5e:	0011      	movs	r1, r2
 8000c60:	0018      	movs	r0, r3
 8000c62:	f000 fc85 	bl	8001570 <astronode_transport_send_receive>
 8000c66:	0003      	movs	r3, r0
 8000c68:	2b01      	cmp	r3, #1
 8000c6a:	d111      	bne.n	8000c90 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 8000c6c:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <astronode_send_res_cr+0x70>)
 8000c6e:	195b      	adds	r3, r3, r5
 8000c70:	19db      	adds	r3, r3, r7
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2bd5      	cmp	r3, #213	; 0xd5
 8000c76:	d107      	bne.n	8000c88 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <astronode_send_res_cr+0x74>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 8000c7e:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <astronode_send_res_cr+0x78>)
 8000c80:	0018      	movs	r0, r3
 8000c82:	f001 fa91 	bl	80021a8 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 8000c86:	e003      	b.n	8000c90 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <astronode_send_res_cr+0x7c>)
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f001 fa8c 	bl	80021a8 <send_debug_logs>
}
 8000c90:	46c0      	nop			; (mov r8, r8)
 8000c92:	46bd      	mov	sp, r7
 8000c94:	b064      	add	sp, #400	; 0x190
 8000c96:	bdb0      	pop	{r4, r5, r7, pc}
 8000c98:	fffffe70 	.word	0xfffffe70
 8000c9c:	20000079 	.word	0x20000079
 8000ca0:	08006e60 	.word	0x08006e60
 8000ca4:	08006e94 	.word	0x08006e94

08000ca8 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 8000ca8:	b5b0      	push	{r4, r5, r7, lr}
 8000caa:	b0fa      	sub	sp, #488	; 0x1e8
 8000cac:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 8000cae:	258e      	movs	r5, #142	; 0x8e
 8000cb0:	006d      	lsls	r5, r5, #1
 8000cb2:	197b      	adds	r3, r7, r5
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	23c6      	movs	r3, #198	; 0xc6
 8000cb8:	001a      	movs	r2, r3
 8000cba:	2100      	movs	r1, #0
 8000cbc:	f005 f836 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0} ;
 8000cc0:	4b28      	ldr	r3, [pc, #160]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000cc2:	24f4      	movs	r4, #244	; 0xf4
 8000cc4:	0064      	lsls	r4, r4, #1
 8000cc6:	191b      	adds	r3, r3, r4
 8000cc8:	19db      	adds	r3, r3, r7
 8000cca:	0018      	movs	r0, r3
 8000ccc:	23c6      	movs	r3, #198	; 0xc6
 8000cce:	001a      	movs	r2, r3
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	f005 f82b 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 8000cd6:	197b      	adds	r3, r7, r5
 8000cd8:	2217      	movs	r2, #23
 8000cda:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8000cdc:	2354      	movs	r3, #84	; 0x54
 8000cde:	18fa      	adds	r2, r7, r3
 8000ce0:	197b      	adds	r3, r7, r5
 8000ce2:	0011      	movs	r1, r2
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f000 fc43 	bl	8001570 <astronode_transport_send_receive>
 8000cea:	0003      	movs	r3, r0
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d133      	bne.n	8000d58 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8000cf0:	4b1c      	ldr	r3, [pc, #112]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000cf2:	0021      	movs	r1, r4
 8000cf4:	185b      	adds	r3, r3, r1
 8000cf6:	19db      	adds	r3, r3, r7
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b97      	cmp	r3, #151	; 0x97
 8000cfc:	d128      	bne.n	8000d50 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 8000cfe:	4b19      	ldr	r3, [pc, #100]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000d00:	185b      	adds	r3, r3, r1
 8000d02:	19db      	adds	r3, r3, r7
 8000d04:	785b      	ldrb	r3, [r3, #1]
 8000d06:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8000d08:	4b16      	ldr	r3, [pc, #88]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000d0a:	185b      	adds	r3, r3, r1
 8000d0c:	19db      	adds	r3, r3, r7
 8000d0e:	789b      	ldrb	r3, [r3, #2]
 8000d10:	021b      	lsls	r3, r3, #8
 8000d12:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8000d14:	4b13      	ldr	r3, [pc, #76]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000d16:	185b      	adds	r3, r3, r1
 8000d18:	19db      	adds	r3, r3, r7
 8000d1a:	78db      	ldrb	r3, [r3, #3]
 8000d1c:	041b      	lsls	r3, r3, #16
 8000d1e:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8000d20:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <astronode_send_rtc_rr+0xbc>)
 8000d22:	185b      	adds	r3, r3, r1
 8000d24:	19db      	adds	r3, r3, r7
 8000d26:	791b      	ldrb	r3, [r3, #4]
 8000d28:	061b      	lsls	r3, r3, #24
 8000d2a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8000d2c:	24f2      	movs	r4, #242	; 0xf2
 8000d2e:	0064      	lsls	r4, r4, #1
 8000d30:	193a      	adds	r2, r7, r4
 8000d32:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8000d34:	193b      	adds	r3, r7, r4
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	490b      	ldr	r1, [pc, #44]	; (8000d68 <astronode_send_rtc_rr+0xc0>)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f004 ffd5 	bl	8005cec <siprintf>
            send_debug_logs ( str ) ;
 8000d42:	1d3b      	adds	r3, r7, #4
 8000d44:	0018      	movs	r0, r3
 8000d46:	f001 fa2f 	bl	80021a8 <send_debug_logs>
            return rtc_time ;
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	e004      	b.n	8000d5a <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8000d50:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <astronode_send_rtc_rr+0xc4>)
 8000d52:	0018      	movs	r0, r3
 8000d54:	f001 fa28 	bl	80021a8 <send_debug_logs>
        }
    }
    return 0 ;
 8000d58:	2300      	movs	r3, #0
}
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b07a      	add	sp, #488	; 0x1e8
 8000d60:	bdb0      	pop	{r4, r5, r7, pc}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	fffffe6c 	.word	0xfffffe6c
 8000d68:	08006ec0 	.word	0x08006ec0
 8000d6c:	08006f00 	.word	0x08006f00

08000d70 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 8000d70:	b5b0      	push	{r4, r5, r7, lr}
 8000d72:	b0f8      	sub	sp, #480	; 0x1e0
 8000d74:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000d76:	258c      	movs	r5, #140	; 0x8c
 8000d78:	006d      	lsls	r5, r5, #1
 8000d7a:	197b      	adds	r3, r7, r5
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	23c6      	movs	r3, #198	; 0xc6
 8000d80:	001a      	movs	r2, r3
 8000d82:	2100      	movs	r1, #0
 8000d84:	f004 ffd2 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8000d88:	4b21      	ldr	r3, [pc, #132]	; (8000e10 <astronode_send_sak_rr+0xa0>)
 8000d8a:	24f0      	movs	r4, #240	; 0xf0
 8000d8c:	0064      	lsls	r4, r4, #1
 8000d8e:	191b      	adds	r3, r3, r4
 8000d90:	19db      	adds	r3, r3, r7
 8000d92:	0018      	movs	r0, r3
 8000d94:	23c6      	movs	r3, #198	; 0xc6
 8000d96:	001a      	movs	r2, r3
 8000d98:	2100      	movs	r1, #0
 8000d9a:	f004 ffc7 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 8000d9e:	197b      	adds	r3, r7, r5
 8000da0:	2245      	movs	r2, #69	; 0x45
 8000da2:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000da4:	2350      	movs	r3, #80	; 0x50
 8000da6:	18fa      	adds	r2, r7, r3
 8000da8:	197b      	adds	r3, r7, r5
 8000daa:	0011      	movs	r1, r2
 8000dac:	0018      	movs	r0, r3
 8000dae:	f000 fbdf 	bl	8001570 <astronode_transport_send_receive>
 8000db2:	0003      	movs	r3, r0
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d126      	bne.n	8000e06 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8000db8:	4b15      	ldr	r3, [pc, #84]	; (8000e10 <astronode_send_sak_rr+0xa0>)
 8000dba:	191b      	adds	r3, r3, r4
 8000dbc:	19db      	adds	r3, r3, r7
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2bc5      	cmp	r3, #197	; 0xc5
 8000dc2:	d11c      	bne.n	8000dfe <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8000dc4:	4b12      	ldr	r3, [pc, #72]	; (8000e10 <astronode_send_sak_rr+0xa0>)
 8000dc6:	191b      	adds	r3, r3, r4
 8000dc8:	19db      	adds	r3, r3, r7
 8000dca:	785b      	ldrb	r3, [r3, #1]
 8000dcc:	b299      	uxth	r1, r3
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <astronode_send_sak_rr+0xa0>)
 8000dd0:	191b      	adds	r3, r3, r4
 8000dd2:	19db      	adds	r3, r3, r7
 8000dd4:	789b      	ldrb	r3, [r3, #2]
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	021b      	lsls	r3, r3, #8
 8000dda:	b29a      	uxth	r2, r3
 8000ddc:	20ef      	movs	r0, #239	; 0xef
 8000dde:	0040      	lsls	r0, r0, #1
 8000de0:	183b      	adds	r3, r7, r0
 8000de2:	188a      	adds	r2, r1, r2
 8000de4:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8000de6:	183b      	adds	r3, r7, r0
 8000de8:	881a      	ldrh	r2, [r3, #0]
 8000dea:	490a      	ldr	r1, [pc, #40]	; (8000e14 <astronode_send_sak_rr+0xa4>)
 8000dec:	003b      	movs	r3, r7
 8000dee:	0018      	movs	r0, r3
 8000df0:	f004 ff7c 	bl	8005cec <siprintf>
            send_debug_logs(str);
 8000df4:	003b      	movs	r3, r7
 8000df6:	0018      	movs	r0, r3
 8000df8:	f001 f9d6 	bl	80021a8 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8000dfc:	e003      	b.n	8000e06 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 8000dfe:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <astronode_send_sak_rr+0xa8>)
 8000e00:	0018      	movs	r0, r3
 8000e02:	f001 f9d1 	bl	80021a8 <send_debug_logs>
}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	b078      	add	sp, #480	; 0x1e0
 8000e0c:	bdb0      	pop	{r4, r5, r7, pc}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	fffffe70 	.word	0xfffffe70
 8000e14:	08006f1c 	.word	0x08006f1c
 8000e18:	08006f48 	.word	0x08006f48

08000e1c <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8000e1c:	b5b0      	push	{r4, r5, r7, lr}
 8000e1e:	b0e4      	sub	sp, #400	; 0x190
 8000e20:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000e22:	24c8      	movs	r4, #200	; 0xc8
 8000e24:	193b      	adds	r3, r7, r4
 8000e26:	0018      	movs	r0, r3
 8000e28:	23c6      	movs	r3, #198	; 0xc6
 8000e2a:	001a      	movs	r2, r3
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	f004 ff7d 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8000e32:	4b16      	ldr	r3, [pc, #88]	; (8000e8c <astronode_send_sak_cr+0x70>)
 8000e34:	25c8      	movs	r5, #200	; 0xc8
 8000e36:	006d      	lsls	r5, r5, #1
 8000e38:	195b      	adds	r3, r3, r5
 8000e3a:	19db      	adds	r3, r3, r7
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	23c6      	movs	r3, #198	; 0xc6
 8000e40:	001a      	movs	r2, r3
 8000e42:	2100      	movs	r1, #0
 8000e44:	f004 ff72 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8000e48:	193b      	adds	r3, r7, r4
 8000e4a:	2246      	movs	r2, #70	; 0x46
 8000e4c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000e4e:	003a      	movs	r2, r7
 8000e50:	193b      	adds	r3, r7, r4
 8000e52:	0011      	movs	r1, r2
 8000e54:	0018      	movs	r0, r3
 8000e56:	f000 fb8b 	bl	8001570 <astronode_transport_send_receive>
 8000e5a:	0003      	movs	r3, r0
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d111      	bne.n	8000e84 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8000e60:	4b0a      	ldr	r3, [pc, #40]	; (8000e8c <astronode_send_sak_cr+0x70>)
 8000e62:	195b      	adds	r3, r3, r5
 8000e64:	19db      	adds	r3, r3, r7
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	2bc6      	cmp	r3, #198	; 0xc6
 8000e6a:	d107      	bne.n	8000e7c <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 8000e6c:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <astronode_send_sak_cr+0x74>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8000e72:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <astronode_send_sak_cr+0x78>)
 8000e74:	0018      	movs	r0, r3
 8000e76:	f001 f997 	bl	80021a8 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8000e7a:	e003      	b.n	8000e84 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 8000e7c:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <astronode_send_sak_cr+0x7c>)
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f001 f992 	bl	80021a8 <send_debug_logs>
}
 8000e84:	46c0      	nop			; (mov r8, r8)
 8000e86:	46bd      	mov	sp, r7
 8000e88:	b064      	add	sp, #400	; 0x190
 8000e8a:	bdb0      	pop	{r4, r5, r7, pc}
 8000e8c:	fffffe70 	.word	0xfffffe70
 8000e90:	20000078 	.word	0x20000078
 8000e94:	08006f7c 	.word	0x08006f7c
 8000e98:	08006fa4 	.word	0x08006fa4

08000e9c <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8000e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e9e:	b0ed      	sub	sp, #436	; 0x1b4
 8000ea0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000ea2:	21c8      	movs	r1, #200	; 0xc8
 8000ea4:	2318      	movs	r3, #24
 8000ea6:	18cb      	adds	r3, r1, r3
 8000ea8:	19db      	adds	r3, r3, r7
 8000eaa:	0018      	movs	r0, r3
 8000eac:	23c6      	movs	r3, #198	; 0xc6
 8000eae:	001a      	movs	r2, r3
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	f004 ff3b 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8000eb6:	4b4a      	ldr	r3, [pc, #296]	; (8000fe0 <astronode_send_mpn_rr+0x144>)
 8000eb8:	26cc      	movs	r6, #204	; 0xcc
 8000eba:	0076      	lsls	r6, r6, #1
 8000ebc:	199b      	adds	r3, r3, r6
 8000ebe:	2218      	movs	r2, #24
 8000ec0:	4694      	mov	ip, r2
 8000ec2:	44bc      	add	ip, r7
 8000ec4:	4463      	add	r3, ip
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	23c6      	movs	r3, #198	; 0xc6
 8000eca:	001a      	movs	r2, r3
 8000ecc:	2100      	movs	r1, #0
 8000ece:	f004 ff2d 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8000ed2:	21c8      	movs	r1, #200	; 0xc8
 8000ed4:	2318      	movs	r3, #24
 8000ed6:	18cb      	adds	r3, r1, r3
 8000ed8:	19db      	adds	r3, r3, r7
 8000eda:	221b      	movs	r2, #27
 8000edc:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8000ede:	2318      	movs	r3, #24
 8000ee0:	18fa      	adds	r2, r7, r3
 8000ee2:	2318      	movs	r3, #24
 8000ee4:	18cb      	adds	r3, r1, r3
 8000ee6:	19db      	adds	r3, r3, r7
 8000ee8:	0011      	movs	r1, r2
 8000eea:	0018      	movs	r0, r3
 8000eec:	f000 fb40 	bl	8001570 <astronode_transport_send_receive>
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d16f      	bne.n	8000fd6 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8000ef6:	4b3a      	ldr	r3, [pc, #232]	; (8000fe0 <astronode_send_mpn_rr+0x144>)
 8000ef8:	0032      	movs	r2, r6
 8000efa:	189b      	adds	r3, r3, r2
 8000efc:	2118      	movs	r1, #24
 8000efe:	468c      	mov	ip, r1
 8000f00:	44bc      	add	ip, r7
 8000f02:	4463      	add	r3, ip
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b9b      	cmp	r3, #155	; 0x9b
 8000f08:	d161      	bne.n	8000fce <astronode_send_mpn_rr+0x132>
        {
 8000f0a:	466b      	mov	r3, sp
 8000f0c:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8000f0e:	4b34      	ldr	r3, [pc, #208]	; (8000fe0 <astronode_send_mpn_rr+0x144>)
 8000f10:	189b      	adds	r3, r3, r2
 8000f12:	2218      	movs	r2, #24
 8000f14:	4694      	mov	ip, r2
 8000f16:	44bc      	add	ip, r7
 8000f18:	4463      	add	r3, ip
 8000f1a:	22c4      	movs	r2, #196	; 0xc4
 8000f1c:	5a9b      	ldrh	r3, [r3, r2]
 8000f1e:	001a      	movs	r2, r3
 8000f20:	3a01      	subs	r2, #1
 8000f22:	21ca      	movs	r1, #202	; 0xca
 8000f24:	0049      	lsls	r1, r1, #1
 8000f26:	2018      	movs	r0, #24
 8000f28:	1809      	adds	r1, r1, r0
 8000f2a:	19c9      	adds	r1, r1, r7
 8000f2c:	600a      	str	r2, [r1, #0]
 8000f2e:	001c      	movs	r4, r3
 8000f30:	2200      	movs	r2, #0
 8000f32:	0015      	movs	r5, r2
 8000f34:	0020      	movs	r0, r4
 8000f36:	0029      	movs	r1, r5
 8000f38:	0004      	movs	r4, r0
 8000f3a:	0f62      	lsrs	r2, r4, #29
 8000f3c:	000c      	movs	r4, r1
 8000f3e:	00e4      	lsls	r4, r4, #3
 8000f40:	617c      	str	r4, [r7, #20]
 8000f42:	697c      	ldr	r4, [r7, #20]
 8000f44:	4314      	orrs	r4, r2
 8000f46:	617c      	str	r4, [r7, #20]
 8000f48:	0001      	movs	r1, r0
 8000f4a:	00c9      	lsls	r1, r1, #3
 8000f4c:	6139      	str	r1, [r7, #16]
 8000f4e:	603b      	str	r3, [r7, #0]
 8000f50:	2200      	movs	r2, #0
 8000f52:	607a      	str	r2, [r7, #4]
 8000f54:	6838      	ldr	r0, [r7, #0]
 8000f56:	6879      	ldr	r1, [r7, #4]
 8000f58:	0004      	movs	r4, r0
 8000f5a:	0f62      	lsrs	r2, r4, #29
 8000f5c:	000c      	movs	r4, r1
 8000f5e:	00e4      	lsls	r4, r4, #3
 8000f60:	60fc      	str	r4, [r7, #12]
 8000f62:	68fc      	ldr	r4, [r7, #12]
 8000f64:	4314      	orrs	r4, r2
 8000f66:	60fc      	str	r4, [r7, #12]
 8000f68:	0001      	movs	r1, r0
 8000f6a:	00ca      	lsls	r2, r1, #3
 8000f6c:	60ba      	str	r2, [r7, #8]
 8000f6e:	3307      	adds	r3, #7
 8000f70:	08db      	lsrs	r3, r3, #3
 8000f72:	00db      	lsls	r3, r3, #3
 8000f74:	4669      	mov	r1, sp
 8000f76:	1acb      	subs	r3, r1, r3
 8000f78:	469d      	mov	sp, r3
 8000f7a:	466b      	mov	r3, sp
 8000f7c:	3300      	adds	r3, #0
 8000f7e:	24c8      	movs	r4, #200	; 0xc8
 8000f80:	0064      	lsls	r4, r4, #1
 8000f82:	2218      	movs	r2, #24
 8000f84:	18a2      	adds	r2, r4, r2
 8000f86:	19d1      	adds	r1, r2, r7
 8000f88:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8000f8a:	4b16      	ldr	r3, [pc, #88]	; (8000fe4 <astronode_send_mpn_rr+0x148>)
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f001 f90b 	bl	80021a8 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8000f92:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <astronode_send_mpn_rr+0x144>)
 8000f94:	22cc      	movs	r2, #204	; 0xcc
 8000f96:	0052      	lsls	r2, r2, #1
 8000f98:	189b      	adds	r3, r3, r2
 8000f9a:	2218      	movs	r2, #24
 8000f9c:	4694      	mov	ip, r2
 8000f9e:	44bc      	add	ip, r7
 8000fa0:	4463      	add	r3, ip
 8000fa2:	22c4      	movs	r2, #196	; 0xc4
 8000fa4:	5a9b      	ldrh	r3, [r3, r2]
 8000fa6:	0019      	movs	r1, r3
 8000fa8:	2318      	movs	r3, #24
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	3301      	adds	r3, #1
 8000fae:	4a0e      	ldr	r2, [pc, #56]	; (8000fe8 <astronode_send_mpn_rr+0x14c>)
 8000fb0:	2018      	movs	r0, #24
 8000fb2:	1820      	adds	r0, r4, r0
 8000fb4:	19c0      	adds	r0, r0, r7
 8000fb6:	6800      	ldr	r0, [r0, #0]
 8000fb8:	f004 fe64 	bl	8005c84 <sniprintf>
            send_debug_logs(product_number);
 8000fbc:	2318      	movs	r3, #24
 8000fbe:	18e3      	adds	r3, r4, r3
 8000fc0:	19db      	adds	r3, r3, r7
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	f001 f8ef 	bl	80021a8 <send_debug_logs>
 8000fca:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8000fcc:	e003      	b.n	8000fd6 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8000fce:	4b07      	ldr	r3, [pc, #28]	; (8000fec <astronode_send_mpn_rr+0x150>)
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	f001 f8e9 	bl	80021a8 <send_debug_logs>
}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b06d      	add	sp, #436	; 0x1b4
 8000fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	fffffe68 	.word	0xfffffe68
 8000fe4:	0800706c 	.word	0x0800706c
 8000fe8:	08006b90 	.word	0x08006b90
 8000fec:	08006bcc 	.word	0x08006bcc

08000ff0 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8000ff0:	b5b0      	push	{r4, r5, r7, lr}
 8000ff2:	b0e4      	sub	sp, #400	; 0x190
 8000ff4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8000ff6:	24c8      	movs	r4, #200	; 0xc8
 8000ff8:	193b      	adds	r3, r7, r4
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	23c6      	movs	r3, #198	; 0xc6
 8000ffe:	001a      	movs	r2, r3
 8001000:	2100      	movs	r1, #0
 8001002:	f004 fe93 	bl	8005d2c <memset>
    astronode_app_msg_t answer = {0};
 8001006:	4b16      	ldr	r3, [pc, #88]	; (8001060 <astronode_send_cmd_cr+0x70>)
 8001008:	25c8      	movs	r5, #200	; 0xc8
 800100a:	006d      	lsls	r5, r5, #1
 800100c:	195b      	adds	r3, r3, r5
 800100e:	19db      	adds	r3, r3, r7
 8001010:	0018      	movs	r0, r3
 8001012:	23c6      	movs	r3, #198	; 0xc6
 8001014:	001a      	movs	r2, r3
 8001016:	2100      	movs	r1, #0
 8001018:	f004 fe88 	bl	8005d2c <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 800101c:	193b      	adds	r3, r7, r4
 800101e:	2248      	movs	r2, #72	; 0x48
 8001020:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8001022:	003a      	movs	r2, r7
 8001024:	193b      	adds	r3, r7, r4
 8001026:	0011      	movs	r1, r2
 8001028:	0018      	movs	r0, r3
 800102a:	f000 faa1 	bl	8001570 <astronode_transport_send_receive>
 800102e:	0003      	movs	r3, r0
 8001030:	2b01      	cmp	r3, #1
 8001032:	d111      	bne.n	8001058 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8001034:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <astronode_send_cmd_cr+0x70>)
 8001036:	195b      	adds	r3, r3, r5
 8001038:	19db      	adds	r3, r3, r7
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2bc8      	cmp	r3, #200	; 0xc8
 800103e:	d107      	bne.n	8001050 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8001040:	4b08      	ldr	r3, [pc, #32]	; (8001064 <astronode_send_cmd_cr+0x74>)
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8001046:	4b08      	ldr	r3, [pc, #32]	; (8001068 <astronode_send_cmd_cr+0x78>)
 8001048:	0018      	movs	r0, r3
 800104a:	f001 f8ad 	bl	80021a8 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 800104e:	e003      	b.n	8001058 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <astronode_send_cmd_cr+0x7c>)
 8001052:	0018      	movs	r0, r3
 8001054:	f001 f8a8 	bl	80021a8 <send_debug_logs>
}
 8001058:	46c0      	nop			; (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	b064      	add	sp, #400	; 0x190
 800105e:	bdb0      	pop	{r4, r5, r7, pc}
 8001060:	fffffe70 	.word	0xfffffe70
 8001064:	2000007a 	.word	0x2000007a
 8001068:	080074bc 	.word	0x080074bc
 800106c:	080074e0 	.word	0x080074e0

08001070 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8001074:	4b02      	ldr	r3, [pc, #8]	; (8001080 <is_sak_available+0x10>)
 8001076:	781b      	ldrb	r3, [r3, #0]
}
 8001078:	0018      	movs	r0, r3
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	46c0      	nop			; (mov r8, r8)
 8001080:	20000078 	.word	0x20000078

08001084 <is_astronode_reset>:

bool is_astronode_reset()
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8001088:	4b02      	ldr	r3, [pc, #8]	; (8001094 <is_astronode_reset+0x10>)
 800108a:	781b      	ldrb	r3, [r3, #0]
}
 800108c:	0018      	movs	r0, r3
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	20000079 	.word	0x20000079

08001098 <is_command_available>:

bool is_command_available()
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
    return g_is_command_available;
 800109c:	4b02      	ldr	r3, [pc, #8]	; (80010a8 <is_command_available+0x10>)
 800109e:	781b      	ldrb	r3, [r3, #0]
}
 80010a0:	0018      	movs	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	46c0      	nop			; (mov r8, r8)
 80010a8:	2000007a 	.word	0x2000007a

080010ac <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	0002      	movs	r2, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	1dfb      	adds	r3, r7, #7
 80010b8:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b2f      	cmp	r3, #47	; 0x2f
 80010c0:	d90b      	bls.n	80010da <ascii_to_value+0x2e>
 80010c2:	1dfb      	adds	r3, r7, #7
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	2b39      	cmp	r3, #57	; 0x39
 80010c8:	d807      	bhi.n	80010da <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 80010ca:	1dfb      	adds	r3, r7, #7
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	3b30      	subs	r3, #48	; 0x30
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	701a      	strb	r2, [r3, #0]
        return true;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e010      	b.n	80010fc <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b40      	cmp	r3, #64	; 0x40
 80010e0:	d90b      	bls.n	80010fa <ascii_to_value+0x4e>
 80010e2:	1dfb      	adds	r3, r7, #7
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2b46      	cmp	r3, #70	; 0x46
 80010e8:	d807      	bhi.n	80010fa <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 80010ea:	1dfb      	adds	r3, r7, #7
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	3b37      	subs	r3, #55	; 0x37
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	701a      	strb	r2, [r3, #0]
        return true;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e000      	b.n	80010fc <ascii_to_value+0x50>
    }
    else
    {
        return false;
 80010fa:	2300      	movs	r3, #0
    }
}
 80010fc:	0018      	movs	r0, r3
 80010fe:	46bd      	mov	sp, r7
 8001100:	b002      	add	sp, #8
 8001102:	bd80      	pop	{r7, pc}

08001104 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8001104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 800110e:	250e      	movs	r5, #14
 8001110:	197b      	adds	r3, r7, r5
 8001112:	2200      	movs	r2, #0
 8001114:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8001116:	197b      	adds	r3, r7, r5
 8001118:	881b      	ldrh	r3, [r3, #0]
 800111a:	197a      	adds	r2, r7, r5
 800111c:	1c59      	adds	r1, r3, #1
 800111e:	8011      	strh	r1, [r2, #0]
 8001120:	001a      	movs	r2, r3
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	189b      	adds	r3, r3, r2
 8001126:	2202      	movs	r2, #2
 8001128:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	260a      	movs	r6, #10
 800112e:	19bc      	adds	r4, r7, r6
 8001130:	4a44      	ldr	r2, [pc, #272]	; (8001244 <astronode_create_request_transport+0x140>)
 8001132:	2101      	movs	r1, #1
 8001134:	0018      	movs	r0, r3
 8001136:	f000 fa7d 	bl	8001634 <calculate_crc>
 800113a:	0003      	movs	r3, r0
 800113c:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	1c58      	adds	r0, r3, #1
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	22c4      	movs	r2, #196	; 0xc4
 8001146:	5a99      	ldrh	r1, [r3, r2]
 8001148:	19bc      	adds	r4, r7, r6
 800114a:	19bb      	adds	r3, r7, r6
 800114c:	881b      	ldrh	r3, [r3, #0]
 800114e:	001a      	movs	r2, r3
 8001150:	f000 fa70 	bl	8001634 <calculate_crc>
 8001154:	0003      	movs	r3, r0
 8001156:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8001158:	19bb      	adds	r3, r7, r6
 800115a:	881b      	ldrh	r3, [r3, #0]
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	b21a      	sxth	r2, r3
 8001160:	0031      	movs	r1, r6
 8001162:	19bb      	adds	r3, r7, r6
 8001164:	881b      	ldrh	r3, [r3, #0]
 8001166:	0a1b      	lsrs	r3, r3, #8
 8001168:	b29b      	uxth	r3, r3
 800116a:	b21b      	sxth	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	b21a      	sxth	r2, r3
 8001170:	187b      	adds	r3, r7, r1
 8001172:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	7818      	ldrb	r0, [r3, #0]
 8001178:	197b      	adds	r3, r7, r5
 800117a:	881b      	ldrh	r3, [r3, #0]
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	18d3      	adds	r3, r2, r3
 8001180:	0019      	movs	r1, r3
 8001182:	f000 fbeb 	bl	800195c <uint8_to_ascii_buffer>
    index += 2;
 8001186:	197b      	adds	r3, r7, r5
 8001188:	197a      	adds	r2, r7, r5
 800118a:	8812      	ldrh	r2, [r2, #0]
 800118c:	3202      	adds	r2, #2
 800118e:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8001190:	230c      	movs	r3, #12
 8001192:	18fb      	adds	r3, r7, r3
 8001194:	2200      	movs	r2, #0
 8001196:	801a      	strh	r2, [r3, #0]
 8001198:	e017      	b.n	80011ca <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 800119a:	240c      	movs	r4, #12
 800119c:	193b      	adds	r3, r7, r4
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	687a      	ldr	r2, [r7, #4]
 80011a2:	18d3      	adds	r3, r2, r3
 80011a4:	7858      	ldrb	r0, [r3, #1]
 80011a6:	250e      	movs	r5, #14
 80011a8:	197b      	adds	r3, r7, r5
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	683a      	ldr	r2, [r7, #0]
 80011ae:	18d3      	adds	r3, r2, r3
 80011b0:	0019      	movs	r1, r3
 80011b2:	f000 fbd3 	bl	800195c <uint8_to_ascii_buffer>
        index += 2;
 80011b6:	197b      	adds	r3, r7, r5
 80011b8:	197a      	adds	r2, r7, r5
 80011ba:	8812      	ldrh	r2, [r2, #0]
 80011bc:	3202      	adds	r2, #2
 80011be:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80011c0:	193b      	adds	r3, r7, r4
 80011c2:	881a      	ldrh	r2, [r3, #0]
 80011c4:	193b      	adds	r3, r7, r4
 80011c6:	3201      	adds	r2, #1
 80011c8:	801a      	strh	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	22c4      	movs	r2, #196	; 0xc4
 80011ce:	5a9b      	ldrh	r3, [r3, r2]
 80011d0:	220c      	movs	r2, #12
 80011d2:	18ba      	adds	r2, r7, r2
 80011d4:	8812      	ldrh	r2, [r2, #0]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d3df      	bcc.n	800119a <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 80011da:	250a      	movs	r5, #10
 80011dc:	197b      	adds	r3, r7, r5
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	0a1b      	lsrs	r3, r3, #8
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	b2d8      	uxtb	r0, r3
 80011e6:	240e      	movs	r4, #14
 80011e8:	193b      	adds	r3, r7, r4
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	18d3      	adds	r3, r2, r3
 80011f0:	0019      	movs	r1, r3
 80011f2:	f000 fbb3 	bl	800195c <uint8_to_ascii_buffer>
    index += 2;
 80011f6:	0021      	movs	r1, r4
 80011f8:	187b      	adds	r3, r7, r1
 80011fa:	187a      	adds	r2, r7, r1
 80011fc:	8812      	ldrh	r2, [r2, #0]
 80011fe:	3202      	adds	r2, #2
 8001200:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8001202:	197b      	adds	r3, r7, r5
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	b2d8      	uxtb	r0, r3
 8001208:	000c      	movs	r4, r1
 800120a:	187b      	adds	r3, r7, r1
 800120c:	881b      	ldrh	r3, [r3, #0]
 800120e:	683a      	ldr	r2, [r7, #0]
 8001210:	18d3      	adds	r3, r2, r3
 8001212:	0019      	movs	r1, r3
 8001214:	f000 fba2 	bl	800195c <uint8_to_ascii_buffer>
    index += 2;
 8001218:	0020      	movs	r0, r4
 800121a:	183b      	adds	r3, r7, r0
 800121c:	183a      	adds	r2, r7, r0
 800121e:	8812      	ldrh	r2, [r2, #0]
 8001220:	3202      	adds	r2, #2
 8001222:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8001224:	183b      	adds	r3, r7, r0
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	183a      	adds	r2, r7, r0
 800122a:	1c59      	adds	r1, r3, #1
 800122c:	8011      	strh	r1, [r2, #0]
 800122e:	001a      	movs	r2, r3
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	189b      	adds	r3, r3, r2
 8001234:	2203      	movs	r2, #3
 8001236:	701a      	strb	r2, [r3, #0]

    return index;
 8001238:	183b      	adds	r3, r7, r0
 800123a:	881b      	ldrh	r3, [r3, #0]
}
 800123c:	0018      	movs	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	b005      	add	sp, #20
 8001242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001244:	0000ffff 	.word	0x0000ffff

08001248 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8001248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124a:	b089      	sub	sp, #36	; 0x24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	230a      	movs	r3, #10
 8001254:	18fb      	adds	r3, r7, r3
 8001256:	1c0a      	adds	r2, r1, #0
 8001258:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b02      	cmp	r3, #2
 8001260:	d005      	beq.n	800126e <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 8001262:	4bbd      	ldr	r3, [pc, #756]	; (8001558 <astronode_decode_answer_transport+0x310>)
 8001264:	0018      	movs	r0, r3
 8001266:	f000 ff9f 	bl	80021a8 <send_debug_logs>
        return RS_FAILURE;
 800126a:	2300      	movs	r3, #0
 800126c:	e170      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 800126e:	210a      	movs	r1, #10
 8001270:	187b      	adds	r3, r7, r1
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	2201      	movs	r2, #1
 8001276:	4013      	ands	r3, r2
 8001278:	b29b      	uxth	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d103      	bne.n	8001286 <astronode_decode_answer_transport+0x3e>
 800127e:	187b      	adds	r3, r7, r1
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	2b07      	cmp	r3, #7
 8001284:	d805      	bhi.n	8001292 <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8001286:	4bb5      	ldr	r3, [pc, #724]	; (800155c <astronode_decode_answer_transport+0x314>)
 8001288:	0018      	movs	r0, r3
 800128a:	f000 ff8d 	bl	80021a8 <send_debug_logs>
        return RS_FAILURE;
 800128e:	2300      	movs	r3, #0
 8001290:	e15e      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 8001292:	230a      	movs	r3, #10
 8001294:	18fb      	adds	r3, r7, r3
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	3b08      	subs	r3, #8
 800129a:	2b00      	cmp	r3, #0
 800129c:	da00      	bge.n	80012a0 <astronode_decode_answer_transport+0x58>
 800129e:	3301      	adds	r3, #1
 80012a0:	105b      	asrs	r3, r3, #1
 80012a2:	b299      	uxth	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	22c4      	movs	r2, #196	; 0xc4
 80012a8:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 80012aa:	230a      	movs	r3, #10
 80012ac:	18fb      	adds	r3, r7, r3
 80012ae:	881b      	ldrh	r3, [r3, #0]
 80012b0:	3b01      	subs	r3, #1
 80012b2:	68fa      	ldr	r2, [r7, #12]
 80012b4:	18d3      	adds	r3, r2, r3
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b03      	cmp	r3, #3
 80012ba:	d005      	beq.n	80012c8 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 80012bc:	4ba8      	ldr	r3, [pc, #672]	; (8001560 <astronode_decode_answer_transport+0x318>)
 80012be:	0018      	movs	r0, r3
 80012c0:	f000 ff72 	bl	80021a8 <send_debug_logs>
        return RS_FAILURE;
 80012c4:	2300      	movs	r3, #0
 80012c6:	e143      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 80012c8:	2117      	movs	r1, #23
 80012ca:	187b      	adds	r3, r7, r1
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 80012d0:	2416      	movs	r4, #22
 80012d2:	193b      	adds	r3, r7, r4
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	3301      	adds	r3, #1
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	187a      	adds	r2, r7, r1
 80012e0:	0011      	movs	r1, r2
 80012e2:	0018      	movs	r0, r3
 80012e4:	f7ff fee2 	bl	80010ac <ascii_to_value>
 80012e8:	0003      	movs	r3, r0
 80012ea:	001a      	movs	r2, r3
 80012ec:	2301      	movs	r3, #1
 80012ee:	4053      	eors	r3, r2
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10e      	bne.n	8001314 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	3302      	adds	r3, #2
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	193a      	adds	r2, r7, r4
 80012fe:	0011      	movs	r1, r2
 8001300:	0018      	movs	r0, r3
 8001302:	f7ff fed3 	bl	80010ac <ascii_to_value>
 8001306:	0003      	movs	r3, r0
 8001308:	001a      	movs	r2, r3
 800130a:	2301      	movs	r3, #1
 800130c:	4053      	eors	r3, r2
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b00      	cmp	r3, #0
 8001312:	d005      	beq.n	8001320 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8001314:	4b93      	ldr	r3, [pc, #588]	; (8001564 <astronode_decode_answer_transport+0x31c>)
 8001316:	0018      	movs	r0, r3
 8001318:	f000 ff46 	bl	80021a8 <send_debug_logs>
        return RS_FAILURE;
 800131c:	2300      	movs	r3, #0
 800131e:	e117      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8001320:	2317      	movs	r3, #23
 8001322:	18fb      	adds	r3, r7, r3
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	b2da      	uxtb	r2, r3
 800132a:	2316      	movs	r3, #22
 800132c:	18fb      	adds	r3, r7, r3
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	18d3      	adds	r3, r2, r3
 8001332:	b2da      	uxtb	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8001338:	231e      	movs	r3, #30
 800133a:	18fb      	adds	r3, r7, r3
 800133c:	2203      	movs	r2, #3
 800133e:	801a      	strh	r2, [r3, #0]
 8001340:	231c      	movs	r3, #28
 8001342:	18fb      	adds	r3, r7, r3
 8001344:	2200      	movs	r2, #0
 8001346:	801a      	strh	r2, [r3, #0]
 8001348:	e045      	b.n	80013d6 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 800134a:	241e      	movs	r4, #30
 800134c:	193b      	adds	r3, r7, r4
 800134e:	881b      	ldrh	r3, [r3, #0]
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	18d3      	adds	r3, r2, r3
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2217      	movs	r2, #23
 8001358:	18ba      	adds	r2, r7, r2
 800135a:	0011      	movs	r1, r2
 800135c:	0018      	movs	r0, r3
 800135e:	f7ff fea5 	bl	80010ac <ascii_to_value>
 8001362:	0003      	movs	r3, r0
 8001364:	001a      	movs	r2, r3
 8001366:	2301      	movs	r3, #1
 8001368:	4053      	eors	r3, r2
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b00      	cmp	r3, #0
 800136e:	d112      	bne.n	8001396 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8001370:	193b      	adds	r3, r7, r4
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	68fa      	ldr	r2, [r7, #12]
 8001378:	18d3      	adds	r3, r2, r3
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2216      	movs	r2, #22
 800137e:	18ba      	adds	r2, r7, r2
 8001380:	0011      	movs	r1, r2
 8001382:	0018      	movs	r0, r3
 8001384:	f7ff fe92 	bl	80010ac <ascii_to_value>
 8001388:	0003      	movs	r3, r0
 800138a:	001a      	movs	r2, r3
 800138c:	2301      	movs	r3, #1
 800138e:	4053      	eors	r3, r2
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b00      	cmp	r3, #0
 8001394:	d005      	beq.n	80013a2 <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8001396:	4b73      	ldr	r3, [pc, #460]	; (8001564 <astronode_decode_answer_transport+0x31c>)
 8001398:	0018      	movs	r0, r3
 800139a:	f000 ff05 	bl	80021a8 <send_debug_logs>
            return RS_FAILURE;
 800139e:	2300      	movs	r3, #0
 80013a0:	e0d6      	b.n	8001550 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 80013a2:	2317      	movs	r3, #23
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	011b      	lsls	r3, r3, #4
 80013aa:	b2d9      	uxtb	r1, r3
 80013ac:	2316      	movs	r3, #22
 80013ae:	18fb      	adds	r3, r7, r3
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	201c      	movs	r0, #28
 80013b4:	183b      	adds	r3, r7, r0
 80013b6:	881b      	ldrh	r3, [r3, #0]
 80013b8:	1838      	adds	r0, r7, r0
 80013ba:	1c5c      	adds	r4, r3, #1
 80013bc:	8004      	strh	r4, [r0, #0]
 80013be:	0018      	movs	r0, r3
 80013c0:	188b      	adds	r3, r1, r2
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	181b      	adds	r3, r3, r0
 80013c8:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80013ca:	221e      	movs	r2, #30
 80013cc:	18bb      	adds	r3, r7, r2
 80013ce:	18ba      	adds	r2, r7, r2
 80013d0:	8812      	ldrh	r2, [r2, #0]
 80013d2:	3202      	adds	r2, #2
 80013d4:	801a      	strh	r2, [r3, #0]
 80013d6:	231e      	movs	r3, #30
 80013d8:	18fb      	adds	r3, r7, r3
 80013da:	881a      	ldrh	r2, [r3, #0]
 80013dc:	260a      	movs	r6, #10
 80013de:	19bb      	adds	r3, r7, r6
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	3b05      	subs	r3, #5
 80013e4:	429a      	cmp	r2, r3
 80013e6:	dbb0      	blt.n	800134a <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	251a      	movs	r5, #26
 80013ec:	197c      	adds	r4, r7, r5
 80013ee:	4a5e      	ldr	r2, [pc, #376]	; (8001568 <astronode_decode_answer_transport+0x320>)
 80013f0:	2101      	movs	r1, #1
 80013f2:	0018      	movs	r0, r3
 80013f4:	f000 f91e 	bl	8001634 <calculate_crc>
 80013f8:	0003      	movs	r3, r0
 80013fa:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	1c58      	adds	r0, r3, #1
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	22c4      	movs	r2, #196	; 0xc4
 8001404:	5a99      	ldrh	r1, [r3, r2]
 8001406:	197c      	adds	r4, r7, r5
 8001408:	197b      	adds	r3, r7, r5
 800140a:	881b      	ldrh	r3, [r3, #0]
 800140c:	001a      	movs	r2, r3
 800140e:	f000 f911 	bl	8001634 <calculate_crc>
 8001412:	0003      	movs	r3, r0
 8001414:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8001416:	197b      	adds	r3, r7, r5
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	0029      	movs	r1, r5
 8001420:	197b      	adds	r3, r7, r5
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	0a1b      	lsrs	r3, r3, #8
 8001426:	b29b      	uxth	r3, r3
 8001428:	b21b      	sxth	r3, r3
 800142a:	4313      	orrs	r3, r2
 800142c:	b21a      	sxth	r2, r3
 800142e:	187b      	adds	r3, r7, r1
 8001430:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8001432:	19bb      	adds	r3, r7, r6
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	3b05      	subs	r3, #5
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	18d3      	adds	r3, r2, r3
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2217      	movs	r2, #23
 8001440:	18ba      	adds	r2, r7, r2
 8001442:	0011      	movs	r1, r2
 8001444:	0018      	movs	r0, r3
 8001446:	f7ff fe31 	bl	80010ac <ascii_to_value>
 800144a:	0003      	movs	r3, r0
 800144c:	001a      	movs	r2, r3
 800144e:	2301      	movs	r3, #1
 8001450:	4053      	eors	r3, r2
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b00      	cmp	r3, #0
 8001456:	d112      	bne.n	800147e <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8001458:	19bb      	adds	r3, r7, r6
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	3b04      	subs	r3, #4
 800145e:	68fa      	ldr	r2, [r7, #12]
 8001460:	18d3      	adds	r3, r2, r3
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2216      	movs	r2, #22
 8001466:	18ba      	adds	r2, r7, r2
 8001468:	0011      	movs	r1, r2
 800146a:	0018      	movs	r0, r3
 800146c:	f7ff fe1e 	bl	80010ac <ascii_to_value>
 8001470:	0003      	movs	r3, r0
 8001472:	001a      	movs	r2, r3
 8001474:	2301      	movs	r3, #1
 8001476:	4053      	eors	r3, r2
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	d005      	beq.n	800148a <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800147e:	4b39      	ldr	r3, [pc, #228]	; (8001564 <astronode_decode_answer_transport+0x31c>)
 8001480:	0018      	movs	r0, r3
 8001482:	f000 fe91 	bl	80021a8 <send_debug_logs>
        return RS_FAILURE;
 8001486:	2300      	movs	r3, #0
 8001488:	e062      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 800148a:	2017      	movs	r0, #23
 800148c:	183b      	adds	r3, r7, r0
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	b29b      	uxth	r3, r3
 8001492:	031b      	lsls	r3, r3, #12
 8001494:	b299      	uxth	r1, r3
 8001496:	2416      	movs	r4, #22
 8001498:	193b      	adds	r3, r7, r4
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b29b      	uxth	r3, r3
 800149e:	021b      	lsls	r3, r3, #8
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	2318      	movs	r3, #24
 80014a4:	18fb      	adds	r3, r7, r3
 80014a6:	188a      	adds	r2, r1, r2
 80014a8:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 80014aa:	250a      	movs	r5, #10
 80014ac:	197b      	adds	r3, r7, r5
 80014ae:	881b      	ldrh	r3, [r3, #0]
 80014b0:	3b03      	subs	r3, #3
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	18d3      	adds	r3, r2, r3
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	183a      	adds	r2, r7, r0
 80014ba:	0011      	movs	r1, r2
 80014bc:	0018      	movs	r0, r3
 80014be:	f7ff fdf5 	bl	80010ac <ascii_to_value>
 80014c2:	0003      	movs	r3, r0
 80014c4:	001a      	movs	r2, r3
 80014c6:	2301      	movs	r3, #1
 80014c8:	4053      	eors	r3, r2
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d111      	bne.n	80014f4 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 80014d0:	197b      	adds	r3, r7, r5
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	3b02      	subs	r3, #2
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	18d3      	adds	r3, r2, r3
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	193a      	adds	r2, r7, r4
 80014de:	0011      	movs	r1, r2
 80014e0:	0018      	movs	r0, r3
 80014e2:	f7ff fde3 	bl	80010ac <ascii_to_value>
 80014e6:	0003      	movs	r3, r0
 80014e8:	001a      	movs	r2, r3
 80014ea:	2301      	movs	r3, #1
 80014ec:	4053      	eors	r3, r2
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d005      	beq.n	8001500 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80014f4:	4b1b      	ldr	r3, [pc, #108]	; (8001564 <astronode_decode_answer_transport+0x31c>)
 80014f6:	0018      	movs	r0, r3
 80014f8:	f000 fe56 	bl	80021a8 <send_debug_logs>
        return RS_FAILURE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	e027      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8001500:	2317      	movs	r3, #23
 8001502:	18fb      	adds	r3, r7, r3
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	b29b      	uxth	r3, r3
 8001508:	011b      	lsls	r3, r3, #4
 800150a:	b29a      	uxth	r2, r3
 800150c:	2316      	movs	r3, #22
 800150e:	18fb      	adds	r3, r7, r3
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	b29b      	uxth	r3, r3
 8001514:	18d3      	adds	r3, r2, r3
 8001516:	b299      	uxth	r1, r3
 8001518:	2018      	movs	r0, #24
 800151a:	183b      	adds	r3, r7, r0
 800151c:	183a      	adds	r2, r7, r0
 800151e:	8812      	ldrh	r2, [r2, #0]
 8001520:	188a      	adds	r2, r1, r2
 8001522:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8001524:	183a      	adds	r2, r7, r0
 8001526:	231a      	movs	r3, #26
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	8812      	ldrh	r2, [r2, #0]
 800152c:	881b      	ldrh	r3, [r3, #0]
 800152e:	429a      	cmp	r2, r3
 8001530:	d005      	beq.n	800153e <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8001532:	4b0e      	ldr	r3, [pc, #56]	; (800156c <astronode_decode_answer_transport+0x324>)
 8001534:	0018      	movs	r0, r3
 8001536:	f000 fe37 	bl	80021a8 <send_debug_logs>
        return RS_FAILURE;
 800153a:	2300      	movs	r3, #0
 800153c:	e008      	b.n	8001550 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2bff      	cmp	r3, #255	; 0xff
 8001544:	d103      	bne.n	800154e <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	0018      	movs	r0, r3
 800154a:	f000 f8c3 	bl	80016d4 <check_for_error>
    }

    return RS_SUCCESS;
 800154e:	2301      	movs	r3, #1
}
 8001550:	0018      	movs	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	b009      	add	sp, #36	; 0x24
 8001556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001558:	08007650 	.word	0x08007650
 800155c:	080076a0 	.word	0x080076a0
 8001560:	080076f0 	.word	0x080076f0
 8001564:	08007740 	.word	0x08007740
 8001568:	0000ffff 	.word	0x0000ffff
 800156c:	0800778c 	.word	0x0800778c

08001570 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8001570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001572:	4c2b      	ldr	r4, [pc, #172]	; (8001620 <astronode_transport_send_receive+0xb0>)
 8001574:	44a5      	add	sp, r4
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
 800157a:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 800157c:	4b29      	ldr	r3, [pc, #164]	; (8001624 <astronode_transport_send_receive+0xb4>)
 800157e:	25ca      	movs	r5, #202	; 0xca
 8001580:	00ad      	lsls	r5, r5, #2
 8001582:	195b      	adds	r3, r3, r5
 8001584:	19db      	adds	r3, r3, r7
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	3304      	adds	r3, #4
 800158c:	22c4      	movs	r2, #196	; 0xc4
 800158e:	0052      	lsls	r2, r2, #1
 8001590:	2100      	movs	r1, #0
 8001592:	0018      	movs	r0, r3
 8001594:	f004 fbca 	bl	8005d2c <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8001598:	4b23      	ldr	r3, [pc, #140]	; (8001628 <astronode_transport_send_receive+0xb8>)
 800159a:	195b      	adds	r3, r3, r5
 800159c:	19db      	adds	r3, r3, r7
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	3304      	adds	r3, #4
 80015a4:	22c4      	movs	r2, #196	; 0xc4
 80015a6:	0052      	lsls	r2, r2, #1
 80015a8:	2100      	movs	r1, #0
 80015aa:	0018      	movs	r0, r3
 80015ac:	f004 fbbe 	bl	8005d2c <memset>
    uint16_t answer_length =  0;
 80015b0:	4b1e      	ldr	r3, [pc, #120]	; (800162c <astronode_transport_send_receive+0xbc>)
 80015b2:	195b      	adds	r3, r3, r5
 80015b4:	19db      	adds	r3, r3, r7
 80015b6:	2200      	movs	r2, #0
 80015b8:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 80015ba:	4e1d      	ldr	r6, [pc, #116]	; (8001630 <astronode_transport_send_receive+0xc0>)
 80015bc:	19bc      	adds	r4, r7, r6
 80015be:	23cc      	movs	r3, #204	; 0xcc
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	18fa      	adds	r2, r7, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	0011      	movs	r1, r2
 80015c8:	0018      	movs	r0, r3
 80015ca:	f7ff fd9b 	bl	8001104 <astronode_create_request_transport>
 80015ce:	0003      	movs	r3, r0
 80015d0:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 80015d2:	19bb      	adds	r3, r7, r6
 80015d4:	881a      	ldrh	r2, [r3, #0]
 80015d6:	23cc      	movs	r3, #204	; 0xcc
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	18fb      	adds	r3, r7, r3
 80015dc:	0011      	movs	r1, r2
 80015de:	0018      	movs	r0, r3
 80015e0:	f000 fe2c 	bl	800223c <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 80015e4:	230a      	movs	r3, #10
 80015e6:	18fa      	adds	r2, r7, r3
 80015e8:	240c      	movs	r4, #12
 80015ea:	193b      	adds	r3, r7, r4
 80015ec:	0011      	movs	r1, r2
 80015ee:	0018      	movs	r0, r3
 80015f0:	f000 f92c 	bl	800184c <receive_astronode_answer>
 80015f4:	0003      	movs	r3, r0
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d10a      	bne.n	8001610 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 80015fa:	4b0c      	ldr	r3, [pc, #48]	; (800162c <astronode_transport_send_receive+0xbc>)
 80015fc:	195b      	adds	r3, r3, r5
 80015fe:	19db      	adds	r3, r3, r7
 8001600:	8819      	ldrh	r1, [r3, #0]
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	193b      	adds	r3, r7, r4
 8001606:	0018      	movs	r0, r3
 8001608:	f7ff fe1e 	bl	8001248 <astronode_decode_answer_transport>
 800160c:	0003      	movs	r3, r0
 800160e:	e000      	b.n	8001612 <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8001610:	2300      	movs	r3, #0
    }
}
 8001612:	0018      	movs	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	23cb      	movs	r3, #203	; 0xcb
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	449d      	add	sp, r3
 800161c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800161e:	46c0      	nop			; (mov r8, r8)
 8001620:	fffffcd4 	.word	0xfffffcd4
 8001624:	fffffe70 	.word	0xfffffe70
 8001628:	fffffce4 	.word	0xfffffce4
 800162c:	fffffce2 	.word	0xfffffce2
 8001630:	00000326 	.word	0x00000326

08001634 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	0008      	movs	r0, r1
 800163e:	0011      	movs	r1, r2
 8001640:	1cbb      	adds	r3, r7, #2
 8001642:	1c02      	adds	r2, r0, #0
 8001644:	801a      	strh	r2, [r3, #0]
 8001646:	003b      	movs	r3, r7
 8001648:	1c0a      	adds	r2, r1, #0
 800164a:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 800164c:	230e      	movs	r3, #14
 800164e:	18fb      	adds	r3, r7, r3
 8001650:	003a      	movs	r2, r7
 8001652:	8812      	ldrh	r2, [r2, #0]
 8001654:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8001656:	e02e      	b.n	80016b6 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8001658:	240e      	movs	r4, #14
 800165a:	193b      	adds	r3, r7, r4
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	0a1b      	lsrs	r3, r3, #8
 8001660:	b299      	uxth	r1, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	1c5a      	adds	r2, r3, #1
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	b29a      	uxth	r2, r3
 800166c:	200c      	movs	r0, #12
 800166e:	183b      	adds	r3, r7, r0
 8001670:	404a      	eors	r2, r1
 8001672:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8001674:	183b      	adds	r3, r7, r0
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	091b      	lsrs	r3, r3, #4
 800167a:	b299      	uxth	r1, r3
 800167c:	183b      	adds	r3, r7, r0
 800167e:	183a      	adds	r2, r7, r0
 8001680:	8812      	ldrh	r2, [r2, #0]
 8001682:	404a      	eors	r2, r1
 8001684:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8001686:	0021      	movs	r1, r4
 8001688:	187b      	adds	r3, r7, r1
 800168a:	881b      	ldrh	r3, [r3, #0]
 800168c:	021b      	lsls	r3, r3, #8
 800168e:	b21a      	sxth	r2, r3
 8001690:	183b      	adds	r3, r7, r0
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	031b      	lsls	r3, r3, #12
 8001696:	b21b      	sxth	r3, r3
 8001698:	4053      	eors	r3, r2
 800169a:	b21a      	sxth	r2, r3
 800169c:	183b      	adds	r3, r7, r0
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	015b      	lsls	r3, r3, #5
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	4053      	eors	r3, r2
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	183b      	adds	r3, r7, r0
 80016aa:	2000      	movs	r0, #0
 80016ac:	5e1b      	ldrsh	r3, [r3, r0]
 80016ae:	4053      	eors	r3, r2
 80016b0:	b21a      	sxth	r2, r3
 80016b2:	187b      	adds	r3, r7, r1
 80016b4:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 80016b6:	1cbb      	adds	r3, r7, #2
 80016b8:	881b      	ldrh	r3, [r3, #0]
 80016ba:	1cba      	adds	r2, r7, #2
 80016bc:	1e59      	subs	r1, r3, #1
 80016be:	8011      	strh	r1, [r2, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d1c9      	bne.n	8001658 <calculate_crc+0x24>
    }
    return crc;
 80016c4:	230e      	movs	r3, #14
 80016c6:	18fb      	adds	r3, r7, r3
 80016c8:	881b      	ldrh	r3, [r3, #0]
}
 80016ca:	0018      	movs	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	b005      	add	sp, #20
 80016d0:	bd90      	pop	{r4, r7, pc}
	...

080016d4 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	785b      	ldrb	r3, [r3, #1]
 80016e0:	b299      	uxth	r1, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	789b      	ldrb	r3, [r3, #2]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	021b      	lsls	r3, r3, #8
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	200e      	movs	r0, #14
 80016ee:	183b      	adds	r3, r7, r0
 80016f0:	188a      	adds	r2, r1, r2
 80016f2:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 80016f4:	183b      	adds	r3, r7, r0
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	4a40      	ldr	r2, [pc, #256]	; (80017fc <check_for_error+0x128>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d100      	bne.n	8001700 <check_for_error+0x2c>
 80016fe:	e06f      	b.n	80017e0 <check_for_error+0x10c>
 8001700:	4a3e      	ldr	r2, [pc, #248]	; (80017fc <check_for_error+0x128>)
 8001702:	4293      	cmp	r3, r2
 8001704:	dd00      	ble.n	8001708 <check_for_error+0x34>
 8001706:	e070      	b.n	80017ea <check_for_error+0x116>
 8001708:	4a3d      	ldr	r2, [pc, #244]	; (8001800 <check_for_error+0x12c>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d100      	bne.n	8001710 <check_for_error+0x3c>
 800170e:	e062      	b.n	80017d6 <check_for_error+0x102>
 8001710:	4a3b      	ldr	r2, [pc, #236]	; (8001800 <check_for_error+0x12c>)
 8001712:	4293      	cmp	r3, r2
 8001714:	dd00      	ble.n	8001718 <check_for_error+0x44>
 8001716:	e068      	b.n	80017ea <check_for_error+0x116>
 8001718:	4a3a      	ldr	r2, [pc, #232]	; (8001804 <check_for_error+0x130>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d056      	beq.n	80017cc <check_for_error+0xf8>
 800171e:	4a39      	ldr	r2, [pc, #228]	; (8001804 <check_for_error+0x130>)
 8001720:	4293      	cmp	r3, r2
 8001722:	dd00      	ble.n	8001726 <check_for_error+0x52>
 8001724:	e061      	b.n	80017ea <check_for_error+0x116>
 8001726:	4a38      	ldr	r2, [pc, #224]	; (8001808 <check_for_error+0x134>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d04a      	beq.n	80017c2 <check_for_error+0xee>
 800172c:	4a36      	ldr	r2, [pc, #216]	; (8001808 <check_for_error+0x134>)
 800172e:	4293      	cmp	r3, r2
 8001730:	dc5b      	bgt.n	80017ea <check_for_error+0x116>
 8001732:	4a36      	ldr	r2, [pc, #216]	; (800180c <check_for_error+0x138>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d03f      	beq.n	80017b8 <check_for_error+0xe4>
 8001738:	4a34      	ldr	r2, [pc, #208]	; (800180c <check_for_error+0x138>)
 800173a:	4293      	cmp	r3, r2
 800173c:	dc55      	bgt.n	80017ea <check_for_error+0x116>
 800173e:	4a34      	ldr	r2, [pc, #208]	; (8001810 <check_for_error+0x13c>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d034      	beq.n	80017ae <check_for_error+0xda>
 8001744:	4a32      	ldr	r2, [pc, #200]	; (8001810 <check_for_error+0x13c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	dc4f      	bgt.n	80017ea <check_for_error+0x116>
 800174a:	4a32      	ldr	r2, [pc, #200]	; (8001814 <check_for_error+0x140>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d029      	beq.n	80017a4 <check_for_error+0xd0>
 8001750:	4a30      	ldr	r2, [pc, #192]	; (8001814 <check_for_error+0x140>)
 8001752:	4293      	cmp	r3, r2
 8001754:	dc49      	bgt.n	80017ea <check_for_error+0x116>
 8001756:	4a30      	ldr	r2, [pc, #192]	; (8001818 <check_for_error+0x144>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d01e      	beq.n	800179a <check_for_error+0xc6>
 800175c:	4a2e      	ldr	r2, [pc, #184]	; (8001818 <check_for_error+0x144>)
 800175e:	4293      	cmp	r3, r2
 8001760:	dc43      	bgt.n	80017ea <check_for_error+0x116>
 8001762:	2222      	movs	r2, #34	; 0x22
 8001764:	32ff      	adds	r2, #255	; 0xff
 8001766:	4293      	cmp	r3, r2
 8001768:	d012      	beq.n	8001790 <check_for_error+0xbc>
 800176a:	2291      	movs	r2, #145	; 0x91
 800176c:	0052      	lsls	r2, r2, #1
 800176e:	4293      	cmp	r3, r2
 8001770:	da3b      	bge.n	80017ea <check_for_error+0x116>
 8001772:	2b01      	cmp	r3, #1
 8001774:	d002      	beq.n	800177c <check_for_error+0xa8>
 8001776:	2b11      	cmp	r3, #17
 8001778:	d005      	beq.n	8001786 <check_for_error+0xb2>
 800177a:	e036      	b.n	80017ea <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 800177c:	4b27      	ldr	r3, [pc, #156]	; (800181c <check_for_error+0x148>)
 800177e:	0018      	movs	r0, r3
 8001780:	f000 fd12 	bl	80021a8 <send_debug_logs>
            break;
 8001784:	e036      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8001786:	4b26      	ldr	r3, [pc, #152]	; (8001820 <check_for_error+0x14c>)
 8001788:	0018      	movs	r0, r3
 800178a:	f000 fd0d 	bl	80021a8 <send_debug_logs>
            break;
 800178e:	e031      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 8001790:	4b24      	ldr	r3, [pc, #144]	; (8001824 <check_for_error+0x150>)
 8001792:	0018      	movs	r0, r3
 8001794:	f000 fd08 	bl	80021a8 <send_debug_logs>
            break;
 8001798:	e02c      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 800179a:	4b23      	ldr	r3, [pc, #140]	; (8001828 <check_for_error+0x154>)
 800179c:	0018      	movs	r0, r3
 800179e:	f000 fd03 	bl	80021a8 <send_debug_logs>
            break;
 80017a2:	e027      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 80017a4:	4b21      	ldr	r3, [pc, #132]	; (800182c <check_for_error+0x158>)
 80017a6:	0018      	movs	r0, r3
 80017a8:	f000 fcfe 	bl	80021a8 <send_debug_logs>
            break;
 80017ac:	e022      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 80017ae:	4b20      	ldr	r3, [pc, #128]	; (8001830 <check_for_error+0x15c>)
 80017b0:	0018      	movs	r0, r3
 80017b2:	f000 fcf9 	bl	80021a8 <send_debug_logs>
            break;
 80017b6:	e01d      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 80017b8:	4b1e      	ldr	r3, [pc, #120]	; (8001834 <check_for_error+0x160>)
 80017ba:	0018      	movs	r0, r3
 80017bc:	f000 fcf4 	bl	80021a8 <send_debug_logs>
            break;
 80017c0:	e018      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80017c2:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <check_for_error+0x164>)
 80017c4:	0018      	movs	r0, r3
 80017c6:	f000 fcef 	bl	80021a8 <send_debug_logs>
            break;
 80017ca:	e013      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 80017cc:	4b1b      	ldr	r3, [pc, #108]	; (800183c <check_for_error+0x168>)
 80017ce:	0018      	movs	r0, r3
 80017d0:	f000 fcea 	bl	80021a8 <send_debug_logs>
            break;
 80017d4:	e00e      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 80017d6:	4b1a      	ldr	r3, [pc, #104]	; (8001840 <check_for_error+0x16c>)
 80017d8:	0018      	movs	r0, r3
 80017da:	f000 fce5 	bl	80021a8 <send_debug_logs>
            break;
 80017de:	e009      	b.n	80017f4 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 80017e0:	4b18      	ldr	r3, [pc, #96]	; (8001844 <check_for_error+0x170>)
 80017e2:	0018      	movs	r0, r3
 80017e4:	f000 fce0 	bl	80021a8 <send_debug_logs>
            break;
 80017e8:	e004      	b.n	80017f4 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 80017ea:	4b17      	ldr	r3, [pc, #92]	; (8001848 <check_for_error+0x174>)
 80017ec:	0018      	movs	r0, r3
 80017ee:	f000 fcdb 	bl	80021a8 <send_debug_logs>
            break;
 80017f2:	46c0      	nop			; (mov r8, r8)
    }
}
 80017f4:	46c0      	nop			; (mov r8, r8)
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b004      	add	sp, #16
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	00004601 	.word	0x00004601
 8001800:	00004501 	.word	0x00004501
 8001804:	00003501 	.word	0x00003501
 8001808:	00002601 	.word	0x00002601
 800180c:	00002511 	.word	0x00002511
 8001810:	00002501 	.word	0x00002501
 8001814:	00000611 	.word	0x00000611
 8001818:	00000601 	.word	0x00000601
 800181c:	080077d0 	.word	0x080077d0
 8001820:	0800781c 	.word	0x0800781c
 8001824:	08007880 	.word	0x08007880
 8001828:	080078b8 	.word	0x080078b8
 800182c:	0800795c 	.word	0x0800795c
 8001830:	080079c4 	.word	0x080079c4
 8001834:	08007a24 	.word	0x08007a24
 8001838:	08007ab0 	.word	0x08007ab0
 800183c:	08007b10 	.word	0x08007b10
 8001840:	08007bbc 	.word	0x08007bbc
 8001844:	08007c08 	.word	0x08007c08
 8001848:	08007c50 	.word	0x08007c50

0800184c <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 800184c:	b5b0      	push	{r4, r5, r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 8001856:	230f      	movs	r3, #15
 8001858:	18fb      	adds	r3, r7, r3
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 800185e:	2316      	movs	r3, #22
 8001860:	18fb      	adds	r3, r7, r3
 8001862:	2200      	movs	r2, #0
 8001864:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 8001866:	f000 fd07 	bl	8002278 <get_systick>
 800186a:	0003      	movs	r3, r0
 800186c:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 800186e:	2315      	movs	r3, #21
 8001870:	18fb      	adds	r3, r7, r3
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 8001876:	e054      	b.n	8001922 <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 8001878:	4a34      	ldr	r2, [pc, #208]	; (800194c <receive_astronode_answer+0x100>)
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	0011      	movs	r1, r2
 800187e:	0018      	movs	r0, r3
 8001880:	f000 fd02 	bl	8002288 <is_systick_timeout_over>
 8001884:	1e03      	subs	r3, r0, #0
 8001886:	d005      	beq.n	8001894 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 8001888:	4b31      	ldr	r3, [pc, #196]	; (8001950 <receive_astronode_answer+0x104>)
 800188a:	0018      	movs	r0, r3
 800188c:	f000 fc8c 	bl	80021a8 <send_debug_logs>
            return RS_FAILURE;
 8001890:	2300      	movs	r3, #0
 8001892:	e057      	b.n	8001944 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 8001894:	250f      	movs	r5, #15
 8001896:	197b      	adds	r3, r7, r5
 8001898:	0018      	movs	r0, r3
 800189a:	f000 fd0b 	bl	80022b4 <is_astronode_character_received>
 800189e:	0003      	movs	r3, r0
 80018a0:	0019      	movs	r1, r3
 80018a2:	2016      	movs	r0, #22
 80018a4:	183b      	adds	r3, r7, r0
 80018a6:	183a      	adds	r2, r7, r0
 80018a8:	8812      	ldrh	r2, [r2, #0]
 80018aa:	801a      	strh	r2, [r3, #0]
 80018ac:	2415      	movs	r4, #21
 80018ae:	193b      	adds	r3, r7, r4
 80018b0:	193a      	adds	r2, r7, r4
 80018b2:	7812      	ldrb	r2, [r2, #0]
 80018b4:	701a      	strb	r2, [r3, #0]
 80018b6:	2900      	cmp	r1, #0
 80018b8:	d033      	beq.n	8001922 <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80018ba:	197b      	adds	r3, r7, r5
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d105      	bne.n	80018ce <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80018c2:	193b      	adds	r3, r7, r4
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
                length = 0;
 80018c8:	183b      	adds	r3, r7, r0
 80018ca:	2200      	movs	r2, #0
 80018cc:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80018ce:	2116      	movs	r1, #22
 80018d0:	187b      	adds	r3, r7, r1
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	18d3      	adds	r3, r2, r3
 80018d8:	220f      	movs	r2, #15
 80018da:	18ba      	adds	r2, r7, r2
 80018dc:	7812      	ldrb	r2, [r2, #0]
 80018de:	701a      	strb	r2, [r3, #0]
            length++;
 80018e0:	187b      	adds	r3, r7, r1
 80018e2:	881a      	ldrh	r2, [r3, #0]
 80018e4:	187b      	adds	r3, r7, r1
 80018e6:	3201      	adds	r2, #1
 80018e8:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 80018ea:	187b      	adds	r3, r7, r1
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	2bb2      	cmp	r3, #178	; 0xb2
 80018f0:	d905      	bls.n	80018fe <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 80018f2:	4b18      	ldr	r3, [pc, #96]	; (8001954 <receive_astronode_answer+0x108>)
 80018f4:	0018      	movs	r0, r3
 80018f6:	f000 fc57 	bl	80021a8 <send_debug_logs>
                return RS_FAILURE;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e022      	b.n	8001944 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 80018fe:	230f      	movs	r3, #15
 8001900:	18fb      	adds	r3, r7, r3
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b03      	cmp	r3, #3
 8001906:	d10c      	bne.n	8001922 <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8001908:	2216      	movs	r2, #22
 800190a:	18bb      	adds	r3, r7, r2
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d907      	bls.n	8001922 <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	18ba      	adds	r2, r7, r2
 8001916:	8812      	ldrh	r2, [r2, #0]
 8001918:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 800191a:	2315      	movs	r3, #21
 800191c:	18fb      	adds	r3, r7, r3
 800191e:	2201      	movs	r2, #1
 8001920:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 8001922:	2315      	movs	r3, #21
 8001924:	18fb      	adds	r3, r7, r3
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2201      	movs	r2, #1
 800192a:	4053      	eors	r3, r2
 800192c:	b2db      	uxtb	r3, r3
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1a2      	bne.n	8001878 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 8001932:	4b09      	ldr	r3, [pc, #36]	; (8001958 <receive_astronode_answer+0x10c>)
 8001934:	0018      	movs	r0, r3
 8001936:	f000 fc37 	bl	80021a8 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	0018      	movs	r0, r3
 800193e:	f000 fc33 	bl	80021a8 <send_debug_logs>

    return RS_SUCCESS;
 8001942:	2301      	movs	r3, #1
}
 8001944:	0018      	movs	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	b006      	add	sp, #24
 800194a:	bdb0      	pop	{r4, r5, r7, pc}
 800194c:	000005dc 	.word	0x000005dc
 8001950:	08007c74 	.word	0x08007c74
 8001954:	08007c98 	.word	0x08007c98
 8001958:	08007ce4 	.word	0x08007ce4

0800195c <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	0002      	movs	r2, r0
 8001964:	6039      	str	r1, [r7, #0]
 8001966:	1dfb      	adds	r3, r7, #7
 8001968:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 800196a:	1dfb      	adds	r3, r7, #7
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	091b      	lsrs	r3, r3, #4
 8001970:	b2db      	uxtb	r3, r3
 8001972:	001a      	movs	r2, r3
 8001974:	4b08      	ldr	r3, [pc, #32]	; (8001998 <uint8_to_ascii_buffer+0x3c>)
 8001976:	5c9a      	ldrb	r2, [r3, r2]
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 800197c:	1dfb      	adds	r3, r7, #7
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	220f      	movs	r2, #15
 8001982:	401a      	ands	r2, r3
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	3301      	adds	r3, #1
 8001988:	4903      	ldr	r1, [pc, #12]	; (8001998 <uint8_to_ascii_buffer+0x3c>)
 800198a:	5c8a      	ldrb	r2, [r1, r2]
 800198c:	701a      	strb	r2, [r3, #0]
}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	46bd      	mov	sp, r7
 8001992:	b002      	add	sp, #8
 8001994:	bd80      	pop	{r7, pc}
 8001996:	46c0      	nop			; (mov r8, r8)
 8001998:	08007eb8 	.word	0x08007eb8

0800199c <iis2dh_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak iis2dh_read_reg(const stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 800199c:	b5b0      	push	{r4, r5, r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	0008      	movs	r0, r1
 80019a6:	607a      	str	r2, [r7, #4]
 80019a8:	0019      	movs	r1, r3
 80019aa:	230b      	movs	r3, #11
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	1c02      	adds	r2, r0, #0
 80019b0:	701a      	strb	r2, [r3, #0]
 80019b2:	2308      	movs	r3, #8
 80019b4:	18fb      	adds	r3, r7, r3
 80019b6:	1c0a      	adds	r2, r1, #0
 80019b8:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d102      	bne.n	80019c6 <iis2dh_read_reg+0x2a>
 80019c0:	2301      	movs	r3, #1
 80019c2:	425b      	negs	r3, r3
 80019c4:	e00f      	b.n	80019e6 <iis2dh_read_reg+0x4a>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	685c      	ldr	r4, [r3, #4]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	68d8      	ldr	r0, [r3, #12]
 80019ce:	2308      	movs	r3, #8
 80019d0:	18fb      	adds	r3, r7, r3
 80019d2:	881d      	ldrh	r5, [r3, #0]
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	230b      	movs	r3, #11
 80019d8:	18fb      	adds	r3, r7, r3
 80019da:	7819      	ldrb	r1, [r3, #0]
 80019dc:	002b      	movs	r3, r5
 80019de:	47a0      	blx	r4
 80019e0:	0003      	movs	r3, r0
 80019e2:	617b      	str	r3, [r7, #20]

  return ret;
 80019e4:	697b      	ldr	r3, [r7, #20]
}
 80019e6:	0018      	movs	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	b006      	add	sp, #24
 80019ec:	bdb0      	pop	{r4, r5, r7, pc}

080019ee <iis2dh_write_reg>:
  *
  */
int32_t __weak iis2dh_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80019ee:	b5b0      	push	{r4, r5, r7, lr}
 80019f0:	b086      	sub	sp, #24
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	60f8      	str	r0, [r7, #12]
 80019f6:	0008      	movs	r0, r1
 80019f8:	607a      	str	r2, [r7, #4]
 80019fa:	0019      	movs	r1, r3
 80019fc:	230b      	movs	r3, #11
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	1c02      	adds	r2, r0, #0
 8001a02:	701a      	strb	r2, [r3, #0]
 8001a04:	2308      	movs	r3, #8
 8001a06:	18fb      	adds	r3, r7, r3
 8001a08:	1c0a      	adds	r2, r1, #0
 8001a0a:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  if (ctx == NULL) return -1;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d102      	bne.n	8001a18 <iis2dh_write_reg+0x2a>
 8001a12:	2301      	movs	r3, #1
 8001a14:	425b      	negs	r3, r3
 8001a16:	e00f      	b.n	8001a38 <iis2dh_write_reg+0x4a>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681c      	ldr	r4, [r3, #0]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	68d8      	ldr	r0, [r3, #12]
 8001a20:	2308      	movs	r3, #8
 8001a22:	18fb      	adds	r3, r7, r3
 8001a24:	881d      	ldrh	r5, [r3, #0]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	230b      	movs	r3, #11
 8001a2a:	18fb      	adds	r3, r7, r3
 8001a2c:	7819      	ldrb	r1, [r3, #0]
 8001a2e:	002b      	movs	r3, r5
 8001a30:	47a0      	blx	r4
 8001a32:	0003      	movs	r3, r0
 8001a34:	617b      	str	r3, [r7, #20]

  return ret;
 8001a36:	697b      	ldr	r3, [r7, #20]
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b006      	add	sp, #24
 8001a3e:	bdb0      	pop	{r4, r5, r7, pc}

08001a40 <iis2dh_operating_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_operating_mode_set(const stmdev_ctx_t *ctx,
                                  iis2dh_op_md_t val)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	000a      	movs	r2, r1
 8001a4a:	1cfb      	adds	r3, r7, #3
 8001a4c:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg1_t ctrl_reg1;
  iis2dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001a4e:	2310      	movs	r3, #16
 8001a50:	18fa      	adds	r2, r7, r3
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	2301      	movs	r3, #1
 8001a56:	2120      	movs	r1, #32
 8001a58:	f7ff ffa0 	bl	800199c <iis2dh_read_reg>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d108      	bne.n	8001a78 <iis2dh_operating_mode_set+0x38>
  {
    ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001a66:	230c      	movs	r3, #12
 8001a68:	18fa      	adds	r2, r7, r3
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	2123      	movs	r1, #35	; 0x23
 8001a70:	f7ff ff94 	bl	800199c <iis2dh_read_reg>
 8001a74:	0003      	movs	r3, r0
 8001a76:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d138      	bne.n	8001af0 <iis2dh_operating_mode_set+0xb0>
  {
    if (val == IIS2DH_HR_12bit)
 8001a7e:	1cfb      	adds	r3, r7, #3
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10b      	bne.n	8001a9e <iis2dh_operating_mode_set+0x5e>
    {
      ctrl_reg1.lpen = 0;
 8001a86:	2310      	movs	r3, #16
 8001a88:	18fb      	adds	r3, r7, r3
 8001a8a:	781a      	ldrb	r2, [r3, #0]
 8001a8c:	2108      	movs	r1, #8
 8001a8e:	438a      	bics	r2, r1
 8001a90:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 1;
 8001a92:	230c      	movs	r3, #12
 8001a94:	18fb      	adds	r3, r7, r3
 8001a96:	781a      	ldrb	r2, [r3, #0]
 8001a98:	2108      	movs	r1, #8
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	701a      	strb	r2, [r3, #0]
    }

    if (val == IIS2DH_NM_10bit)
 8001a9e:	1cfb      	adds	r3, r7, #3
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d10b      	bne.n	8001abe <iis2dh_operating_mode_set+0x7e>
    {
      ctrl_reg1.lpen = 0;
 8001aa6:	2310      	movs	r3, #16
 8001aa8:	18fb      	adds	r3, r7, r3
 8001aaa:	781a      	ldrb	r2, [r3, #0]
 8001aac:	2108      	movs	r1, #8
 8001aae:	438a      	bics	r2, r1
 8001ab0:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 8001ab2:	230c      	movs	r3, #12
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	781a      	ldrb	r2, [r3, #0]
 8001ab8:	2108      	movs	r1, #8
 8001aba:	438a      	bics	r2, r1
 8001abc:	701a      	strb	r2, [r3, #0]
    }

    if (val == IIS2DH_LP_8bit)
 8001abe:	1cfb      	adds	r3, r7, #3
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d10b      	bne.n	8001ade <iis2dh_operating_mode_set+0x9e>
    {
      ctrl_reg1.lpen = 1;
 8001ac6:	2310      	movs	r3, #16
 8001ac8:	18fb      	adds	r3, r7, r3
 8001aca:	781a      	ldrb	r2, [r3, #0]
 8001acc:	2108      	movs	r1, #8
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	701a      	strb	r2, [r3, #0]
      ctrl_reg4.hr   = 0;
 8001ad2:	230c      	movs	r3, #12
 8001ad4:	18fb      	adds	r3, r7, r3
 8001ad6:	781a      	ldrb	r2, [r3, #0]
 8001ad8:	2108      	movs	r1, #8
 8001ada:	438a      	bics	r2, r1
 8001adc:	701a      	strb	r2, [r3, #0]
    }

    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001ade:	2310      	movs	r3, #16
 8001ae0:	18fa      	adds	r2, r7, r3
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	2120      	movs	r1, #32
 8001ae8:	f7ff ff81 	bl	80019ee <iis2dh_write_reg>
 8001aec:	0003      	movs	r3, r0
 8001aee:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d108      	bne.n	8001b08 <iis2dh_operating_mode_set+0xc8>
  {
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001af6:	230c      	movs	r3, #12
 8001af8:	18fa      	adds	r2, r7, r3
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	2301      	movs	r3, #1
 8001afe:	2123      	movs	r1, #35	; 0x23
 8001b00:	f7ff ff75 	bl	80019ee <iis2dh_write_reg>
 8001b04:	0003      	movs	r3, r0
 8001b06:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8001b08:	697b      	ldr	r3, [r7, #20]
}
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	b006      	add	sp, #24
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <iis2dh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_data_rate_set(const stmdev_ctx_t *ctx, iis2dh_odr_t val)
{
 8001b12:	b590      	push	{r4, r7, lr}
 8001b14:	b085      	sub	sp, #20
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	000a      	movs	r2, r1
 8001b1c:	1cfb      	adds	r3, r7, #3
 8001b1e:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001b20:	2408      	movs	r4, #8
 8001b22:	193a      	adds	r2, r7, r4
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	2301      	movs	r3, #1
 8001b28:	2120      	movs	r1, #32
 8001b2a:	f7ff ff37 	bl	800199c <iis2dh_read_reg>
 8001b2e:	0003      	movs	r3, r0
 8001b30:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d115      	bne.n	8001b64 <iis2dh_data_rate_set+0x52>
  {
    ctrl_reg1.odr = (uint8_t)val;
 8001b38:	1cfb      	adds	r3, r7, #3
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	220f      	movs	r2, #15
 8001b3e:	4013      	ands	r3, r2
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	193b      	adds	r3, r7, r4
 8001b44:	0110      	lsls	r0, r2, #4
 8001b46:	781a      	ldrb	r2, [r3, #0]
 8001b48:	210f      	movs	r1, #15
 8001b4a:	400a      	ands	r2, r1
 8001b4c:	1c11      	adds	r1, r2, #0
 8001b4e:	1c02      	adds	r2, r0, #0
 8001b50:	430a      	orrs	r2, r1
 8001b52:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001b54:	193a      	adds	r2, r7, r4
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	2120      	movs	r1, #32
 8001b5c:	f7ff ff47 	bl	80019ee <iis2dh_write_reg>
 8001b60:	0003      	movs	r3, r0
 8001b62:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001b64:	68fb      	ldr	r3, [r7, #12]
}
 8001b66:	0018      	movs	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	b005      	add	sp, #20
 8001b6c:	bd90      	pop	{r4, r7, pc}

08001b6e <iis2dh_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG4
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_full_scale_set(const stmdev_ctx_t *ctx, iis2dh_fs_t val)
{
 8001b6e:	b590      	push	{r4, r7, lr}
 8001b70:	b085      	sub	sp, #20
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
 8001b76:	000a      	movs	r2, r1
 8001b78:	1cfb      	adds	r3, r7, #3
 8001b7a:	701a      	strb	r2, [r3, #0]
  iis2dh_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001b7c:	2408      	movs	r4, #8
 8001b7e:	193a      	adds	r2, r7, r4
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	2301      	movs	r3, #1
 8001b84:	2123      	movs	r1, #35	; 0x23
 8001b86:	f7ff ff09 	bl	800199c <iis2dh_read_reg>
 8001b8a:	0003      	movs	r3, r0
 8001b8c:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d117      	bne.n	8001bc4 <iis2dh_full_scale_set+0x56>
  {
    ctrl_reg4.fs = (uint8_t)val;
 8001b94:	1cfb      	adds	r3, r7, #3
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2203      	movs	r2, #3
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	193b      	adds	r3, r7, r4
 8001ba0:	2103      	movs	r1, #3
 8001ba2:	400a      	ands	r2, r1
 8001ba4:	0110      	lsls	r0, r2, #4
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	2130      	movs	r1, #48	; 0x30
 8001baa:	438a      	bics	r2, r1
 8001bac:	1c11      	adds	r1, r2, #0
 8001bae:	1c02      	adds	r2, r0, #0
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8001bb4:	193a      	adds	r2, r7, r4
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	2301      	movs	r3, #1
 8001bba:	2123      	movs	r1, #35	; 0x23
 8001bbc:	f7ff ff17 	bl	80019ee <iis2dh_write_reg>
 8001bc0:	0003      	movs	r3, r0
 8001bc2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
}
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	b005      	add	sp, #20
 8001bcc:	bd90      	pop	{r4, r7, pc}

08001bce <iis2dh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b084      	sub	sp, #16
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_WHO_AM_I, buff, 1);
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	2301      	movs	r3, #1
 8001bde:	210f      	movs	r1, #15
 8001be0:	f7ff fedc 	bl	800199c <iis2dh_read_reg>
 8001be4:	0003      	movs	r3, r0
 8001be6:	60fb      	str	r3, [r7, #12]

  return ret;
 8001be8:	68fb      	ldr	r3, [r7, #12]
}
 8001bea:	0018      	movs	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	b004      	add	sp, #16
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <iis2dh_fifo_mode_set>:
  * @param  val      change the values of fm in reg FIFO_CTRL_REG
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dh_fifo_mode_set(const stmdev_ctx_t *ctx, iis2dh_fm_t val)
{
 8001bf2:	b590      	push	{r4, r7, lr}
 8001bf4:	b085      	sub	sp, #20
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	000a      	movs	r2, r1
 8001bfc:	1cfb      	adds	r3, r7, #3
 8001bfe:	701a      	strb	r2, [r3, #0]
  iis2dh_fifo_ctrl_reg_t fifo_ctrl_reg;
  int32_t ret;

  ret = iis2dh_read_reg(ctx, IIS2DH_FIFO_CTRL_REG,
 8001c00:	2408      	movs	r4, #8
 8001c02:	193a      	adds	r2, r7, r4
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	2301      	movs	r3, #1
 8001c08:	212e      	movs	r1, #46	; 0x2e
 8001c0a:	f7ff fec7 	bl	800199c <iis2dh_read_reg>
 8001c0e:	0003      	movs	r3, r0
 8001c10:	60fb      	str	r3, [r7, #12]
                        (uint8_t *)&fifo_ctrl_reg, 1);

  if (ret == 0)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d115      	bne.n	8001c44 <iis2dh_fifo_mode_set+0x52>
  {
    fifo_ctrl_reg.fm = (uint8_t)val;
 8001c18:	1cfb      	adds	r3, r7, #3
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2203      	movs	r2, #3
 8001c1e:	4013      	ands	r3, r2
 8001c20:	b2da      	uxtb	r2, r3
 8001c22:	193b      	adds	r3, r7, r4
 8001c24:	0190      	lsls	r0, r2, #6
 8001c26:	781a      	ldrb	r2, [r3, #0]
 8001c28:	213f      	movs	r1, #63	; 0x3f
 8001c2a:	400a      	ands	r2, r1
 8001c2c:	1c11      	adds	r1, r2, #0
 8001c2e:	1c02      	adds	r2, r0, #0
 8001c30:	430a      	orrs	r2, r1
 8001c32:	701a      	strb	r2, [r3, #0]
    ret = iis2dh_write_reg(ctx, IIS2DH_FIFO_CTRL_REG,
 8001c34:	193a      	adds	r2, r7, r4
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	2301      	movs	r3, #1
 8001c3a:	212e      	movs	r1, #46	; 0x2e
 8001c3c:	f7ff fed7 	bl	80019ee <iis2dh_write_reg>
 8001c40:	0003      	movs	r3, r0
 8001c42:	60fb      	str	r3, [r7, #12]
                           (uint8_t *)&fifo_ctrl_reg, 1);
  }

  return ret;
 8001c44:	68fb      	ldr	r3, [r7, #12]
}
 8001c46:	0018      	movs	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b005      	add	sp, #20
 8001c4c:	bd90      	pop	{r4, r7, pc}
	...

08001c50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c54:	f000 fd80 	bl	8002758 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c58:	f000 f81e 	bl	8001c98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c5c:	f000 f93e 	bl	8001edc <MX_GPIO_Init>
  MX_SPI1_Init();
 8001c60:	f000 f862 	bl	8001d28 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001c64:	f000 f89e 	bl	8001da4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001c68:	f000 f8ea 	bl	8001e40 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  send_debug_logs ( "Hello ULP Test" ) ;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <main+0x44>)
 8001c6e:	0018      	movs	r0, r3
 8001c70:	f000 fa9a 	bl	80021a8 <send_debug_logs>
  sys_init () ;
 8001c74:	f000 fb92 	bl	800239c <sys_init>
  HAL_Delay ( 4000 ) ;
 8001c78:	23fa      	movs	r3, #250	; 0xfa
 8001c7a:	011b      	lsls	r3, r3, #4
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	f000 fdf1 	bl	8002864 <HAL_Delay>
  //HAL_UART_DeInit ( &huart2 ) ;
  //HAL_UART_DeInit ( &huart3 ) ;
  //HAL_Delay ( 1000 ) ;
  //HAL_PWREx_EnterSHUTDOWNMode () ;

  HAL_SuspendTick () ;
 8001c82:	f000 fe13 	bl	80028ac <HAL_SuspendTick>
  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8001c86:	2380      	movs	r3, #128	; 0x80
 8001c88:	01db      	lsls	r3, r3, #7
 8001c8a:	2102      	movs	r1, #2
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	f001 f88b 	bl	8002da8 <HAL_PWR_EnterSTOPMode>
  //HAL_ResumeTick () ;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c92:	e7fe      	b.n	8001c92 <main+0x42>
 8001c94:	08007d10 	.word	0x08007d10

08001c98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c98:	b590      	push	{r4, r7, lr}
 8001c9a:	b095      	sub	sp, #84	; 0x54
 8001c9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c9e:	2414      	movs	r4, #20
 8001ca0:	193b      	adds	r3, r7, r4
 8001ca2:	0018      	movs	r0, r3
 8001ca4:	233c      	movs	r3, #60	; 0x3c
 8001ca6:	001a      	movs	r2, r3
 8001ca8:	2100      	movs	r1, #0
 8001caa:	f004 f83f 	bl	8005d2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cae:	1d3b      	adds	r3, r7, #4
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	2310      	movs	r3, #16
 8001cb4:	001a      	movs	r2, r3
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	f004 f838 	bl	8005d2c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cbc:	2380      	movs	r3, #128	; 0x80
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f001 f8a9 	bl	8002e18 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cc6:	193b      	adds	r3, r7, r4
 8001cc8:	2202      	movs	r2, #2
 8001cca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ccc:	193b      	adds	r3, r7, r4
 8001cce:	2280      	movs	r2, #128	; 0x80
 8001cd0:	0052      	lsls	r2, r2, #1
 8001cd2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001cd4:	193b      	adds	r3, r7, r4
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cda:	193b      	adds	r3, r7, r4
 8001cdc:	2240      	movs	r2, #64	; 0x40
 8001cde:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ce0:	193b      	adds	r3, r7, r4
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ce6:	193b      	adds	r3, r7, r4
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f001 f8e1 	bl	8002eb0 <HAL_RCC_OscConfig>
 8001cee:	1e03      	subs	r3, r0, #0
 8001cf0:	d001      	beq.n	8001cf6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001cf2:	f000 fb5e 	bl	80023b2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cf6:	1d3b      	adds	r3, r7, #4
 8001cf8:	2207      	movs	r2, #7
 8001cfa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001cfc:	1d3b      	adds	r3, r7, #4
 8001cfe:	2200      	movs	r2, #0
 8001d00:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d02:	1d3b      	adds	r3, r7, #4
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d08:	1d3b      	adds	r3, r7, #4
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d0e:	1d3b      	adds	r3, r7, #4
 8001d10:	2100      	movs	r1, #0
 8001d12:	0018      	movs	r0, r3
 8001d14:	f001 fc2c 	bl	8003570 <HAL_RCC_ClockConfig>
 8001d18:	1e03      	subs	r3, r0, #0
 8001d1a:	d001      	beq.n	8001d20 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001d1c:	f000 fb49 	bl	80023b2 <Error_Handler>
  }
}
 8001d20:	46c0      	nop			; (mov r8, r8)
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b015      	add	sp, #84	; 0x54
 8001d26:	bd90      	pop	{r4, r7, pc}

08001d28 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d2c:	4b1b      	ldr	r3, [pc, #108]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d2e:	4a1c      	ldr	r2, [pc, #112]	; (8001da0 <MX_SPI1_Init+0x78>)
 8001d30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d32:	4b1a      	ldr	r3, [pc, #104]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d34:	2282      	movs	r2, #130	; 0x82
 8001d36:	0052      	lsls	r2, r2, #1
 8001d38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d3a:	4b18      	ldr	r3, [pc, #96]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d40:	4b16      	ldr	r3, [pc, #88]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d42:	22e0      	movs	r2, #224	; 0xe0
 8001d44:	00d2      	lsls	r2, r2, #3
 8001d46:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d48:	4b14      	ldr	r3, [pc, #80]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d4e:	4b13      	ldr	r3, [pc, #76]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d54:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d56:	2280      	movs	r2, #128	; 0x80
 8001d58:	0092      	lsls	r2, r2, #2
 8001d5a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d5c:	4b0f      	ldr	r3, [pc, #60]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d6e:	4b0b      	ldr	r3, [pc, #44]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001d74:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d76:	2207      	movs	r2, #7
 8001d78:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001d80:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d82:	2208      	movs	r2, #8
 8001d84:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d86:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <MX_SPI1_Init+0x74>)
 8001d88:	0018      	movs	r0, r3
 8001d8a:	f001 ffd7 	bl	8003d3c <HAL_SPI_Init>
 8001d8e:	1e03      	subs	r3, r0, #0
 8001d90:	d001      	beq.n	8001d96 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001d92:	f000 fb0e 	bl	80023b2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	2000007c 	.word	0x2000007c
 8001da0:	40013000 	.word	0x40013000

08001da4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001da8:	4b23      	ldr	r3, [pc, #140]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001daa:	4a24      	ldr	r2, [pc, #144]	; (8001e3c <MX_USART2_UART_Init+0x98>)
 8001dac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dae:	4b22      	ldr	r3, [pc, #136]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001db0:	22e1      	movs	r2, #225	; 0xe1
 8001db2:	0252      	lsls	r2, r2, #9
 8001db4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001db6:	4b20      	ldr	r3, [pc, #128]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dbc:	4b1e      	ldr	r3, [pc, #120]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001dc2:	4b1d      	ldr	r3, [pc, #116]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dc8:	4b1b      	ldr	r3, [pc, #108]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001dca:	220c      	movs	r2, #12
 8001dcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dce:	4b1a      	ldr	r3, [pc, #104]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dd4:	4b18      	ldr	r3, [pc, #96]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dda:	4b17      	ldr	r3, [pc, #92]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001de0:	4b15      	ldr	r3, [pc, #84]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001de6:	4b14      	ldr	r3, [pc, #80]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dec:	4b12      	ldr	r3, [pc, #72]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001dee:	0018      	movs	r0, r3
 8001df0:	f002 fec4 	bl	8004b7c <HAL_UART_Init>
 8001df4:	1e03      	subs	r3, r0, #0
 8001df6:	d001      	beq.n	8001dfc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001df8:	f000 fadb 	bl	80023b2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dfc:	4b0e      	ldr	r3, [pc, #56]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001dfe:	2100      	movs	r1, #0
 8001e00:	0018      	movs	r0, r3
 8001e02:	f003 fe5f 	bl	8005ac4 <HAL_UARTEx_SetTxFifoThreshold>
 8001e06:	1e03      	subs	r3, r0, #0
 8001e08:	d001      	beq.n	8001e0e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001e0a:	f000 fad2 	bl	80023b2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001e10:	2100      	movs	r1, #0
 8001e12:	0018      	movs	r0, r3
 8001e14:	f003 fe96 	bl	8005b44 <HAL_UARTEx_SetRxFifoThreshold>
 8001e18:	1e03      	subs	r3, r0, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001e1c:	f000 fac9 	bl	80023b2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001e20:	4b05      	ldr	r3, [pc, #20]	; (8001e38 <MX_USART2_UART_Init+0x94>)
 8001e22:	0018      	movs	r0, r3
 8001e24:	f003 fe14 	bl	8005a50 <HAL_UARTEx_DisableFifoMode>
 8001e28:	1e03      	subs	r3, r0, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001e2c:	f000 fac1 	bl	80023b2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e30:	46c0      	nop			; (mov r8, r8)
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	46c0      	nop			; (mov r8, r8)
 8001e38:	200000e0 	.word	0x200000e0
 8001e3c:	40004400 	.word	0x40004400

08001e40 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e44:	4b23      	ldr	r3, [pc, #140]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e46:	4a24      	ldr	r2, [pc, #144]	; (8001ed8 <MX_USART3_UART_Init+0x98>)
 8001e48:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001e4a:	4b22      	ldr	r3, [pc, #136]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e4c:	2296      	movs	r2, #150	; 0x96
 8001e4e:	0192      	lsls	r2, r2, #6
 8001e50:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e52:	4b20      	ldr	r3, [pc, #128]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e58:	4b1e      	ldr	r3, [pc, #120]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e5e:	4b1d      	ldr	r3, [pc, #116]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e64:	4b1b      	ldr	r3, [pc, #108]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e66:	220c      	movs	r2, #12
 8001e68:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e6a:	4b1a      	ldr	r3, [pc, #104]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e70:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e7c:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e82:	4b14      	ldr	r3, [pc, #80]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e88:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	f002 fe76 	bl	8004b7c <HAL_UART_Init>
 8001e90:	1e03      	subs	r3, r0, #0
 8001e92:	d001      	beq.n	8001e98 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001e94:	f000 fa8d 	bl	80023b2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e98:	4b0e      	ldr	r3, [pc, #56]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f003 fe11 	bl	8005ac4 <HAL_UARTEx_SetTxFifoThreshold>
 8001ea2:	1e03      	subs	r3, r0, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001ea6:	f000 fa84 	bl	80023b2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001eac:	2100      	movs	r1, #0
 8001eae:	0018      	movs	r0, r3
 8001eb0:	f003 fe48 	bl	8005b44 <HAL_UARTEx_SetRxFifoThreshold>
 8001eb4:	1e03      	subs	r3, r0, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001eb8:	f000 fa7b 	bl	80023b2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001ebc:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <MX_USART3_UART_Init+0x94>)
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f003 fdc6 	bl	8005a50 <HAL_UARTEx_DisableFifoMode>
 8001ec4:	1e03      	subs	r3, r0, #0
 8001ec6:	d001      	beq.n	8001ecc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001ec8:	f000 fa73 	bl	80023b2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ecc:	46c0      	nop			; (mov r8, r8)
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	20000174 	.word	0x20000174
 8001ed8:	40004800 	.word	0x40004800

08001edc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001edc:	b590      	push	{r4, r7, lr}
 8001ede:	b089      	sub	sp, #36	; 0x24
 8001ee0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee2:	240c      	movs	r4, #12
 8001ee4:	193b      	adds	r3, r7, r4
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	2314      	movs	r3, #20
 8001eea:	001a      	movs	r2, r3
 8001eec:	2100      	movs	r1, #0
 8001eee:	f003 ff1d 	bl	8005d2c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef2:	4b44      	ldr	r3, [pc, #272]	; (8002004 <MX_GPIO_Init+0x128>)
 8001ef4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ef6:	4b43      	ldr	r3, [pc, #268]	; (8002004 <MX_GPIO_Init+0x128>)
 8001ef8:	2101      	movs	r1, #1
 8001efa:	430a      	orrs	r2, r1
 8001efc:	635a      	str	r2, [r3, #52]	; 0x34
 8001efe:	4b41      	ldr	r3, [pc, #260]	; (8002004 <MX_GPIO_Init+0x128>)
 8001f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f02:	2201      	movs	r2, #1
 8001f04:	4013      	ands	r3, r2
 8001f06:	60bb      	str	r3, [r7, #8]
 8001f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0a:	4b3e      	ldr	r3, [pc, #248]	; (8002004 <MX_GPIO_Init+0x128>)
 8001f0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f0e:	4b3d      	ldr	r3, [pc, #244]	; (8002004 <MX_GPIO_Init+0x128>)
 8001f10:	2102      	movs	r1, #2
 8001f12:	430a      	orrs	r2, r1
 8001f14:	635a      	str	r2, [r3, #52]	; 0x34
 8001f16:	4b3b      	ldr	r3, [pc, #236]	; (8002004 <MX_GPIO_Init+0x128>)
 8001f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	607b      	str	r3, [r7, #4]
 8001f20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 8001f22:	23a0      	movs	r3, #160	; 0xa0
 8001f24:	05db      	lsls	r3, r3, #23
 8001f26:	2200      	movs	r2, #0
 8001f28:	2110      	movs	r1, #16
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	f000 ff1f 	bl	8002d6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_RST_Pin|GNSS_PWR_SW_Pin, GPIO_PIN_RESET);
 8001f30:	4935      	ldr	r1, [pc, #212]	; (8002008 <MX_GPIO_Init+0x12c>)
 8001f32:	4b36      	ldr	r3, [pc, #216]	; (800200c <MX_GPIO_Init+0x130>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	0018      	movs	r0, r3
 8001f38:	f000 ff19 	bl	8002d6e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GNSS_RST_GPIO_Port, GNSS_RST_Pin, GPIO_PIN_SET);
 8001f3c:	2380      	movs	r3, #128	; 0x80
 8001f3e:	019b      	lsls	r3, r3, #6
 8001f40:	4832      	ldr	r0, [pc, #200]	; (800200c <MX_GPIO_Init+0x130>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	0019      	movs	r1, r3
 8001f46:	f000 ff12 	bl	8002d6e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACC_INT1_Pin ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_Pin|ACC_INT2_Pin;
 8001f4a:	193b      	adds	r3, r7, r4
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f50:	193b      	adds	r3, r7, r4
 8001f52:	2200      	movs	r2, #0
 8001f54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f56:	193b      	adds	r3, r7, r4
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f5c:	193a      	adds	r2, r7, r4
 8001f5e:	23a0      	movs	r3, #160	; 0xa0
 8001f60:	05db      	lsls	r3, r3, #23
 8001f62:	0011      	movs	r1, r2
 8001f64:	0018      	movs	r0, r3
 8001f66:	f000 fd79 	bl	8002a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_CS_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin;
 8001f6a:	193b      	adds	r3, r7, r4
 8001f6c:	2210      	movs	r2, #16
 8001f6e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f70:	193b      	adds	r3, r7, r4
 8001f72:	2201      	movs	r2, #1
 8001f74:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f76:	193b      	adds	r3, r7, r4
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7c:	193b      	adds	r3, r7, r4
 8001f7e:	2200      	movs	r2, #0
 8001f80:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_CS_GPIO_Port, &GPIO_InitStruct);
 8001f82:	193a      	adds	r2, r7, r4
 8001f84:	23a0      	movs	r3, #160	; 0xa0
 8001f86:	05db      	lsls	r3, r3, #23
 8001f88:	0011      	movs	r1, r2
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f000 fd66 	bl	8002a5c <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_RST_Pin GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_RST_Pin|GNSS_PWR_SW_Pin;
 8001f90:	193b      	adds	r3, r7, r4
 8001f92:	4a1d      	ldr	r2, [pc, #116]	; (8002008 <MX_GPIO_Init+0x12c>)
 8001f94:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f96:	193b      	adds	r3, r7, r4
 8001f98:	2201      	movs	r2, #1
 8001f9a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	193b      	adds	r3, r7, r4
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa2:	193b      	adds	r3, r7, r4
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa8:	193b      	adds	r3, r7, r4
 8001faa:	4a18      	ldr	r2, [pc, #96]	; (800200c <MX_GPIO_Init+0x130>)
 8001fac:	0019      	movs	r1, r3
 8001fae:	0010      	movs	r0, r2
 8001fb0:	f000 fd54 	bl	8002a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : ASTRO_EVT_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin;
 8001fb4:	193b      	adds	r3, r7, r4
 8001fb6:	2204      	movs	r2, #4
 8001fb8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fba:	193b      	adds	r3, r7, r4
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	193b      	adds	r3, r7, r4
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ASTRO_EVT_GPIO_Port, &GPIO_InitStruct);
 8001fc6:	193b      	adds	r3, r7, r4
 8001fc8:	4a10      	ldr	r2, [pc, #64]	; (800200c <MX_GPIO_Init+0x130>)
 8001fca:	0019      	movs	r1, r3
 8001fcc:	0010      	movs	r0, r2
 8001fce:	f000 fd45 	bl	8002a5c <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 8001fd2:	0021      	movs	r1, r4
 8001fd4:	187b      	adds	r3, r7, r1
 8001fd6:	2280      	movs	r2, #128	; 0x80
 8001fd8:	0192      	lsls	r2, r2, #6
 8001fda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001fdc:	187b      	adds	r3, r7, r1
 8001fde:	2211      	movs	r2, #17
 8001fe0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	187b      	adds	r3, r7, r1
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe8:	187b      	adds	r3, r7, r1
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 8001fee:	187b      	adds	r3, r7, r1
 8001ff0:	4a06      	ldr	r2, [pc, #24]	; (800200c <MX_GPIO_Init+0x130>)
 8001ff2:	0019      	movs	r1, r3
 8001ff4:	0010      	movs	r0, r2
 8001ff6:	f000 fd31 	bl	8002a5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	b009      	add	sp, #36	; 0x24
 8002000:	bd90      	pop	{r4, r7, pc}
 8002002:	46c0      	nop			; (mov r8, r8)
 8002004:	40021000 	.word	0x40021000
 8002008:	00008002 	.word	0x00008002
 800200c:	50000400 	.word	0x50000400

08002010 <acc_init>:

/* USER CODE BEGIN 4 */

void acc_init ( void )
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
	uint8_t id = 0 ;
 8002016:	1dfb      	adds	r3, r7, #7
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]

	my_acc_ctx.write_reg = my_st_acc_platform_write ;
 800201c:	4b18      	ldr	r3, [pc, #96]	; (8002080 <acc_init+0x70>)
 800201e:	4a19      	ldr	r2, [pc, #100]	; (8002084 <acc_init+0x74>)
 8002020:	601a      	str	r2, [r3, #0]
	my_acc_ctx.read_reg = my_st_acc_platform_read ;
 8002022:	4b17      	ldr	r3, [pc, #92]	; (8002080 <acc_init+0x70>)
 8002024:	4a18      	ldr	r2, [pc, #96]	; (8002088 <acc_init+0x78>)
 8002026:	605a      	str	r2, [r3, #4]
	my_acc_ctx.handle = &hspi1 ;
 8002028:	4b15      	ldr	r3, [pc, #84]	; (8002080 <acc_init+0x70>)
 800202a:	4a18      	ldr	r2, [pc, #96]	; (800208c <acc_init+0x7c>)
 800202c:	60da      	str	r2, [r3, #12]

	iis2dh_device_id_get ( &my_acc_ctx , &id ) ;
 800202e:	1dfa      	adds	r2, r7, #7
 8002030:	4b13      	ldr	r3, [pc, #76]	; (8002080 <acc_init+0x70>)
 8002032:	0011      	movs	r1, r2
 8002034:	0018      	movs	r0, r3
 8002036:	f7ff fdca 	bl	8001bce <iis2dh_device_id_get>
	sprintf ( dbg_payload , "IIS2DH_ID id = %u, my_acc_id = %u" , 0x33U , (uint16_t) id ) ;
 800203a:	1dfb      	adds	r3, r7, #7
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	4914      	ldr	r1, [pc, #80]	; (8002090 <acc_init+0x80>)
 8002040:	4814      	ldr	r0, [pc, #80]	; (8002094 <acc_init+0x84>)
 8002042:	2233      	movs	r2, #51	; 0x33
 8002044:	f003 fe52 	bl	8005cec <siprintf>
	send_debug_logs ( dbg_payload ) ;
 8002048:	4b12      	ldr	r3, [pc, #72]	; (8002094 <acc_init+0x84>)
 800204a:	0018      	movs	r0, r3
 800204c:	f000 f8ac 	bl	80021a8 <send_debug_logs>

	//  Configuration: 2g, LP and 25Hz gives 4 uA of ACC power consumption
	iis2dh_full_scale_set ( &my_acc_ctx , IIS2DH_2g ) ; // FS bits [ 2 g - 16 g ]
 8002050:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <acc_init+0x70>)
 8002052:	2100      	movs	r1, #0
 8002054:	0018      	movs	r0, r3
 8002056:	f7ff fd8a 	bl	8001b6e <iis2dh_full_scale_set>
	iis2dh_operating_mode_set ( &my_acc_ctx , IIS2DH_LP_8bit ) ; // [ High Resolution , Normal Mode , Low Power]
 800205a:	4b09      	ldr	r3, [pc, #36]	; (8002080 <acc_init+0x70>)
 800205c:	2102      	movs	r1, #2
 800205e:	0018      	movs	r0, r3
 8002060:	f7ff fcee 	bl	8001a40 <iis2dh_operating_mode_set>
	iis2dh_data_rate_set ( &my_acc_ctx , IIS2DH_ODR_10Hz ) ; // Below 25Hz it will be hard to calculate free-fall
 8002064:	4b06      	ldr	r3, [pc, #24]	; (8002080 <acc_init+0x70>)
 8002066:	2102      	movs	r1, #2
 8002068:	0018      	movs	r0, r3
 800206a:	f7ff fd52 	bl	8001b12 <iis2dh_data_rate_set>
	//iis2dh_data_rate_set ( &my_acc_ctx , IIS2DH_POWER_DOWN ) ; // Below 25Hz it will be hard to calculate free-fall
	iis2dh_fifo_mode_set ( &my_acc_ctx , IIS2DH_FIFO_MODE ) ; // FIFO mode allows consistent power saving for the system, since the host processor does not need to	continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.
 800206e:	4b04      	ldr	r3, [pc, #16]	; (8002080 <acc_init+0x70>)
 8002070:	2101      	movs	r1, #1
 8002072:	0018      	movs	r0, r3
 8002074:	f7ff fdbd 	bl	8001bf2 <iis2dh_fifo_mode_set>
	//iis2dh_int1_pin_notification_mode_set ( &my_acc_ctx , IIS2DH_INT2_LATCHED ) ;
	//iis2dh_int2_pin_notification_mode_set ( &my_acc_ctx , IIS2DH_INT2_LATCHED ) ;

	// The IIS2DH may also be configured to generate an inertial wake-up and free-fall interrupt signal according to a programmed acceleration event along the enabled axes. Both free-fall and wake-up can be available simultaneously on two different pins.

}
 8002078:	46c0      	nop			; (mov r8, r8)
 800207a:	46bd      	mov	sp, r7
 800207c:	b002      	add	sp, #8
 800207e:	bd80      	pop	{r7, pc}
 8002080:	20000304 	.word	0x20000304
 8002084:	08002099 	.word	0x08002099
 8002088:	08002103 	.word	0x08002103
 800208c:	2000007c 	.word	0x2000007c
 8002090:	08007d20 	.word	0x08007d20
 8002094:	20000208 	.word	0x20000208

08002098 <my_st_acc_platform_write>:
// ACC LL Function
int32_t my_st_acc_platform_write ( void *handle , uint8_t reg , const uint8_t *bufp , uint16_t len )
{
 8002098:	b5b0      	push	{r4, r5, r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	0008      	movs	r0, r1
 80020a2:	607a      	str	r2, [r7, #4]
 80020a4:	0019      	movs	r1, r3
 80020a6:	240b      	movs	r4, #11
 80020a8:	193b      	adds	r3, r7, r4
 80020aa:	1c02      	adds	r2, r0, #0
 80020ac:	701a      	strb	r2, [r3, #0]
 80020ae:	2508      	movs	r5, #8
 80020b0:	197b      	adds	r3, r7, r5
 80020b2:	1c0a      	adds	r2, r1, #0
 80020b4:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin	( ACC_CS_GPIO_Port , ACC_CS_Pin , GPIO_PIN_RESET ) ;
 80020b6:	23a0      	movs	r3, #160	; 0xa0
 80020b8:	05db      	lsls	r3, r3, #23
 80020ba:	2200      	movs	r2, #0
 80020bc:	2110      	movs	r1, #16
 80020be:	0018      	movs	r0, r3
 80020c0:	f000 fe55 	bl	8002d6e <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 80020c4:	2014      	movs	r0, #20
 80020c6:	f000 fbcd 	bl	8002864 <HAL_Delay>
	HAL_SPI_Transmit	( handle , &reg , 1 , 1000 ) ;
 80020ca:	23fa      	movs	r3, #250	; 0xfa
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	1939      	adds	r1, r7, r4
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f001 feea 	bl	8003eac <HAL_SPI_Transmit>
	HAL_SPI_Transmit	( handle , (uint8_t*) bufp , len , 1000 ) ;
 80020d8:	23fa      	movs	r3, #250	; 0xfa
 80020da:	009c      	lsls	r4, r3, #2
 80020dc:	197b      	adds	r3, r7, r5
 80020de:	881a      	ldrh	r2, [r3, #0]
 80020e0:	6879      	ldr	r1, [r7, #4]
 80020e2:	68f8      	ldr	r0, [r7, #12]
 80020e4:	0023      	movs	r3, r4
 80020e6:	f001 fee1 	bl	8003eac <HAL_SPI_Transmit>
	HAL_GPIO_WritePin	( ACC_CS_GPIO_Port , ACC_CS_Pin , GPIO_PIN_SET) ;
 80020ea:	23a0      	movs	r3, #160	; 0xa0
 80020ec:	05db      	lsls	r3, r3, #23
 80020ee:	2201      	movs	r2, #1
 80020f0:	2110      	movs	r1, #16
 80020f2:	0018      	movs	r0, r3
 80020f4:	f000 fe3b 	bl	8002d6e <HAL_GPIO_WritePin>

	return 0;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b004      	add	sp, #16
 8002100:	bdb0      	pop	{r4, r5, r7, pc}

08002102 <my_st_acc_platform_read>:

int32_t my_st_acc_platform_read ( void *handle , uint8_t reg , uint8_t *bufp , uint16_t len )
{
 8002102:	b5b0      	push	{r4, r5, r7, lr}
 8002104:	b084      	sub	sp, #16
 8002106:	af00      	add	r7, sp, #0
 8002108:	60f8      	str	r0, [r7, #12]
 800210a:	0008      	movs	r0, r1
 800210c:	607a      	str	r2, [r7, #4]
 800210e:	0019      	movs	r1, r3
 8002110:	240b      	movs	r4, #11
 8002112:	193b      	adds	r3, r7, r4
 8002114:	1c02      	adds	r2, r0, #0
 8002116:	701a      	strb	r2, [r3, #0]
 8002118:	2508      	movs	r5, #8
 800211a:	197b      	adds	r3, r7, r5
 800211c:	1c0a      	adds	r2, r1, #0
 800211e:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 8002120:	193b      	adds	r3, r7, r4
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2280      	movs	r2, #128	; 0x80
 8002126:	4252      	negs	r2, r2
 8002128:	4313      	orrs	r3, r2
 800212a:	b2da      	uxtb	r2, r3
 800212c:	193b      	adds	r3, r7, r4
 800212e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin ( ACC_CS_GPIO_Port , ACC_CS_Pin , GPIO_PIN_RESET) ;
 8002130:	23a0      	movs	r3, #160	; 0xa0
 8002132:	05db      	lsls	r3, r3, #23
 8002134:	2200      	movs	r2, #0
 8002136:	2110      	movs	r1, #16
 8002138:	0018      	movs	r0, r3
 800213a:	f000 fe18 	bl	8002d6e <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 800213e:	2014      	movs	r0, #20
 8002140:	f000 fb90 	bl	8002864 <HAL_Delay>
	HAL_SPI_Transmit ( handle , &reg , 1 , 1000 ) ;
 8002144:	23fa      	movs	r3, #250	; 0xfa
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	1939      	adds	r1, r7, r4
 800214a:	68f8      	ldr	r0, [r7, #12]
 800214c:	2201      	movs	r2, #1
 800214e:	f001 fead 	bl	8003eac <HAL_SPI_Transmit>
	HAL_SPI_Receive ( handle , bufp , len , 1000 ) ;
 8002152:	23fa      	movs	r3, #250	; 0xfa
 8002154:	009c      	lsls	r4, r3, #2
 8002156:	197b      	adds	r3, r7, r5
 8002158:	881a      	ldrh	r2, [r3, #0]
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	0023      	movs	r3, r4
 8002160:	f002 f804 	bl	800416c <HAL_SPI_Receive>
	HAL_GPIO_WritePin ( ACC_CS_GPIO_Port , ACC_CS_Pin , GPIO_PIN_SET) ;
 8002164:	23a0      	movs	r3, #160	; 0xa0
 8002166:	05db      	lsls	r3, r3, #23
 8002168:	2201      	movs	r2, #1
 800216a:	2110      	movs	r1, #16
 800216c:	0018      	movs	r0, r3
 800216e:	f000 fdfe 	bl	8002d6e <HAL_GPIO_WritePin>

	return 0;
 8002172:	2300      	movs	r3, #0
}
 8002174:	0018      	movs	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	b004      	add	sp, #16
 800217a:	bdb0      	pop	{r4, r5, r7, pc}

0800217c <gnss_sw_off>:
void gnss_init ( void )
{
	HAL_GPIO_WritePin ( GNSS_RST_GPIO_Port , GNSS_RST_Pin, GPIO_PIN_SET ) ;
}
void gnss_sw_off ( void )
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8002180:	2380      	movs	r3, #128	; 0x80
 8002182:	021b      	lsls	r3, r3, #8
 8002184:	4807      	ldr	r0, [pc, #28]	; (80021a4 <gnss_sw_off+0x28>)
 8002186:	2200      	movs	r2, #0
 8002188:	0019      	movs	r1, r3
 800218a:	f000 fdf0 	bl	8002d6e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( GNSS_RST_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 800218e:	2380      	movs	r3, #128	; 0x80
 8002190:	019b      	lsls	r3, r3, #6
 8002192:	4804      	ldr	r0, [pc, #16]	; (80021a4 <gnss_sw_off+0x28>)
 8002194:	2200      	movs	r2, #0
 8002196:	0019      	movs	r1, r3
 8002198:	f000 fde9 	bl	8002d6e <HAL_GPIO_WritePin>
		//HAL_UART_DeInit ( &HUART_GNSS ) ;
}
 800219c:	46c0      	nop			; (mov r8, r8)
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	46c0      	nop			; (mov r8, r8)
 80021a4:	50000400 	.word	0x50000400

080021a8 <send_debug_logs>:
// ASTRO
void send_debug_logs ( char* p_tx_buffer )
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	0018      	movs	r0, r3
 80021b4:	f7fd ffa6 	bl	8000104 <strlen>
 80021b8:	0003      	movs	r3, r0
 80021ba:	60fb      	str	r3, [r7, #12]

    if ( length > 250 )
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2bfa      	cmp	r3, #250	; 0xfa
 80021c0:	d908      	bls.n	80021d4 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &huart2 , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 80021c2:	23fa      	movs	r3, #250	; 0xfa
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	490d      	ldr	r1, [pc, #52]	; (80021fc <send_debug_logs+0x54>)
 80021c8:	480d      	ldr	r0, [pc, #52]	; (8002200 <send_debug_logs+0x58>)
 80021ca:	222a      	movs	r2, #42	; 0x2a
 80021cc:	f002 fd2c 	bl	8004c28 <HAL_UART_Transmit>
        length = 250 ;
 80021d0:	23fa      	movs	r3, #250	; 0xfa
 80021d2:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &huart2 , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	23fa      	movs	r3, #250	; 0xfa
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	4808      	ldr	r0, [pc, #32]	; (8002200 <send_debug_logs+0x58>)
 80021e0:	f002 fd22 	bl	8004c28 <HAL_UART_Transmit>
    HAL_UART_Transmit ( &huart2 , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 80021e4:	23fa      	movs	r3, #250	; 0xfa
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4906      	ldr	r1, [pc, #24]	; (8002204 <send_debug_logs+0x5c>)
 80021ea:	4805      	ldr	r0, [pc, #20]	; (8002200 <send_debug_logs+0x58>)
 80021ec:	2201      	movs	r2, #1
 80021ee:	f002 fd1b 	bl	8004c28 <HAL_UART_Transmit>
}
 80021f2:	46c0      	nop			; (mov r8, r8)
 80021f4:	46bd      	mov	sp, r7
 80021f6:	b004      	add	sp, #16
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	46c0      	nop			; (mov r8, r8)
 80021fc:	08007d44 	.word	0x08007d44
 8002200:	200000e0 	.word	0x200000e0
 8002204:	08007d70 	.word	0x08007d70

08002208 <my_astronode_reset>:
void my_astronode_reset ( void )
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 800220c:	4b0a      	ldr	r3, [pc, #40]	; (8002238 <my_astronode_reset+0x30>)
 800220e:	2201      	movs	r2, #1
 8002210:	2102      	movs	r1, #2
 8002212:	0018      	movs	r0, r3
 8002214:	f000 fdab 	bl	8002d6e <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8002218:	2001      	movs	r0, #1
 800221a:	f000 fb23 	bl	8002864 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 800221e:	4b06      	ldr	r3, [pc, #24]	; (8002238 <my_astronode_reset+0x30>)
 8002220:	2200      	movs	r2, #0
 8002222:	2102      	movs	r1, #2
 8002224:	0018      	movs	r0, r3
 8002226:	f000 fda2 	bl	8002d6e <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 800222a:	20fa      	movs	r0, #250	; 0xfa
 800222c:	f000 fb1a 	bl	8002864 <HAL_Delay>
}
 8002230:	46c0      	nop			; (mov r8, r8)
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	46c0      	nop			; (mov r8, r8)
 8002238:	50000400 	.word	0x50000400

0800223c <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 8002246:	4b0a      	ldr	r3, [pc, #40]	; (8002270 <send_astronode_request+0x34>)
 8002248:	0018      	movs	r0, r3
 800224a:	f7ff ffad 	bl	80021a8 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	0018      	movs	r0, r3
 8002252:	f7ff ffa9 	bl	80021a8 <send_debug_logs>
    HAL_UART_Transmit ( &huart3 , p_tx_buffer , length , 1000 ) ;
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	b29a      	uxth	r2, r3
 800225a:	23fa      	movs	r3, #250	; 0xfa
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	4804      	ldr	r0, [pc, #16]	; (8002274 <send_astronode_request+0x38>)
 8002262:	f002 fce1 	bl	8004c28 <HAL_UART_Transmit>
}
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	46bd      	mov	sp, r7
 800226a:	b002      	add	sp, #8
 800226c:	bd80      	pop	{r7, pc}
 800226e:	46c0      	nop			; (mov r8, r8)
 8002270:	08007d74 	.word	0x08007d74
 8002274:	20000174 	.word	0x20000174

08002278 <get_systick>:
uint32_t get_systick ( void )
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 800227c:	f000 fae8 	bl	8002850 <HAL_GetTick>
 8002280:	0003      	movs	r3, r0
}
 8002282:	0018      	movs	r0, r3
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	000a      	movs	r2, r1
 8002292:	1cbb      	adds	r3, r7, #2
 8002294:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 8002296:	f7ff ffef 	bl	8002278 <get_systick>
 800229a:	0002      	movs	r2, r0
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	1cba      	adds	r2, r7, #2
 80022a2:	8812      	ldrh	r2, [r2, #0]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	419b      	sbcs	r3, r3
 80022a8:	425b      	negs	r3, r3
 80022aa:	b2db      	uxtb	r3, r3
}
 80022ac:	0018      	movs	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	b002      	add	sp, #8
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &huart3 , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	4806      	ldr	r0, [pc, #24]	; (80022d8 <is_astronode_character_received+0x24>)
 80022c0:	2364      	movs	r3, #100	; 0x64
 80022c2:	2201      	movs	r2, #1
 80022c4:	f002 fd54 	bl	8004d70 <HAL_UART_Receive>
 80022c8:	0003      	movs	r3, r0
 80022ca:	425a      	negs	r2, r3
 80022cc:	4153      	adcs	r3, r2
 80022ce:	b2db      	uxtb	r3, r3
}
 80022d0:	0018      	movs	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	b002      	add	sp, #8
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	20000174 	.word	0x20000174

080022dc <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 80022e0:	4b06      	ldr	r3, [pc, #24]	; (80022fc <my_astro_evt_pin+0x20>)
 80022e2:	2104      	movs	r1, #4
 80022e4:	0018      	movs	r0, r3
 80022e6:	f000 fd25 	bl	8002d34 <HAL_GPIO_ReadPin>
 80022ea:	0003      	movs	r3, r0
 80022ec:	3b01      	subs	r3, #1
 80022ee:	425a      	negs	r2, r3
 80022f0:	4153      	adcs	r3, r2
 80022f2:	b2db      	uxtb	r3, r3
}
 80022f4:	0018      	movs	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	46c0      	nop			; (mov r8, r8)
 80022fc:	50000400 	.word	0x50000400

08002300 <my_astro_init>:
void my_astro_init ( void )
{
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b087      	sub	sp, #28
 8002304:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 8002306:	1dfb      	adds	r3, r7, #7
 8002308:	2200      	movs	r2, #0
 800230a:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 800230c:	e012      	b.n	8002334 <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 800230e:	f7ff ff7b 	bl	8002208 <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 8002312:	1dfc      	adds	r4, r7, #7
 8002314:	2300      	movs	r3, #0
 8002316:	9303      	str	r3, [sp, #12]
 8002318:	2301      	movs	r3, #1
 800231a:	9302      	str	r3, [sp, #8]
 800231c:	2301      	movs	r3, #1
 800231e:	9301      	str	r3, [sp, #4]
 8002320:	2301      	movs	r3, #1
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	2300      	movs	r3, #0
 8002326:	2201      	movs	r2, #1
 8002328:	2101      	movs	r1, #1
 800232a:	2001      	movs	r0, #1
 800232c:	f7fe f9c0 	bl	80006b0 <astronode_send_cfg_wr>
 8002330:	0003      	movs	r3, r0
 8002332:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 8002334:	1dfb      	adds	r3, r7, #7
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2201      	movs	r2, #1
 800233a:	4053      	eors	r3, r2
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1e5      	bne.n	800230e <my_astro_init+0xe>
	}

	if ( cfg_wr )
 8002342:	1dfb      	adds	r3, r7, #7
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d019      	beq.n	800237e <my_astro_init+0x7e>
	{
		astronode_send_rtc_rr () ;
 800234a:	f7fe fcad 	bl	8000ca8 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 800234e:	f7fe f977 	bl	8000640 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 8002352:	f7fe fda3 	bl	8000e9c <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 8002356:	f7fe fb01 	bl	800095c <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 800235a:	f7fe fa55 	bl	8000808 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ; // The module's entire payload queue can be cleared with the Payload Free Request PLD_FR.
 800235e:	f7fe fc27 	bl	8000bb0 <astronode_send_pld_fr>
	}
	while ( my_astro_evt_pin () )
 8002362:	e00c      	b.n	800237e <my_astro_init+0x7e>
  {
	  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4a09      	ldr	r2, [pc, #36]	; (8002390 <my_astro_init+0x90>)
 800236a:	490a      	ldr	r1, [pc, #40]	; (8002394 <my_astro_init+0x94>)
 800236c:	480a      	ldr	r0, [pc, #40]	; (8002398 <my_astro_init+0x98>)
 800236e:	f003 fcbd 	bl	8005cec <siprintf>
	  send_debug_logs ( dbg_payload ) ;
 8002372:	4b09      	ldr	r3, [pc, #36]	; (8002398 <my_astro_init+0x98>)
 8002374:	0018      	movs	r0, r3
 8002376:	f7ff ff17 	bl	80021a8 <send_debug_logs>
	  my_astro_handle_evt () ;
 800237a:	f000 f81f 	bl	80023bc <my_astro_handle_evt>
	while ( my_astro_evt_pin () )
 800237e:	f7ff ffad 	bl	80022dc <my_astro_evt_pin>
 8002382:	1e03      	subs	r3, r0, #0
 8002384:	d1ee      	bne.n	8002364 <my_astro_init+0x64>
  }
}
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	46c0      	nop			; (mov r8, r8)
 800238a:	46bd      	mov	sp, r7
 800238c:	b003      	add	sp, #12
 800238e:	bd90      	pop	{r4, r7, pc}
 8002390:	08007d98 	.word	0x08007d98
 8002394:	08007dac 	.word	0x08007dac
 8002398:	20000208 	.word	0x20000208

0800239c <sys_init>:

void sys_init ( void )
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
	acc_init () ;
 80023a0:	f7ff fe36 	bl	8002010 <acc_init>
	gnss_sw_off () ;
 80023a4:	f7ff feea 	bl	800217c <gnss_sw_off>
	my_astro_init () ;
 80023a8:	f7ff ffaa 	bl	8002300 <my_astro_init>
}
 80023ac:	46c0      	nop			; (mov r8, r8)
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023b6:	b672      	cpsid	i
}
 80023b8:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023ba:	e7fe      	b.n	80023ba <Error_Handler+0x8>

080023bc <my_astro_handle_evt>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_handle_evt ( void )
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 80023c0:	4b14      	ldr	r3, [pc, #80]	; (8002414 <my_astro_handle_evt+0x58>)
 80023c2:	0018      	movs	r0, r3
 80023c4:	f7ff fef0 	bl	80021a8 <send_debug_logs>
	astronode_send_evt_rr () ;
 80023c8:	f7fe fb72 	bl	8000ab0 <astronode_send_evt_rr>
	if (is_sak_available () )
 80023cc:	f7fe fe50 	bl	8001070 <is_sak_available>
 80023d0:	1e03      	subs	r3, r0, #0
 80023d2:	d007      	beq.n	80023e4 <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 80023d4:	f7fe fccc 	bl	8000d70 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 80023d8:	f7fe fd20 	bl	8000e1c <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 80023dc:	4b0e      	ldr	r3, [pc, #56]	; (8002418 <my_astro_handle_evt+0x5c>)
 80023de:	0018      	movs	r0, r3
 80023e0:	f7ff fee2 	bl	80021a8 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 80023e4:	f7fe fe4e 	bl	8001084 <is_astronode_reset>
 80023e8:	1e03      	subs	r3, r0, #0
 80023ea:	d005      	beq.n	80023f8 <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 80023ec:	4b0b      	ldr	r3, [pc, #44]	; (800241c <my_astro_handle_evt+0x60>)
 80023ee:	0018      	movs	r0, r3
 80023f0:	f7ff feda 	bl	80021a8 <send_debug_logs>
	  astronode_send_res_cr () ;
 80023f4:	f7fe fc18 	bl	8000c28 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 80023f8:	f7fe fe4e 	bl	8001098 <is_command_available>
 80023fc:	1e03      	subs	r3, r0, #0
 80023fe:	d005      	beq.n	800240c <my_astro_handle_evt+0x50>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 8002400:	4b07      	ldr	r3, [pc, #28]	; (8002420 <my_astro_handle_evt+0x64>)
 8002402:	0018      	movs	r0, r3
 8002404:	f7ff fed0 	bl	80021a8 <send_debug_logs>
	  astronode_send_cmd_cr () ;
 8002408:	f7fe fdf2 	bl	8000ff0 <astronode_send_cmd_cr>
	}
	return true ;
 800240c:	2301      	movs	r3, #1
}
 800240e:	0018      	movs	r0, r3
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	08007dc4 	.word	0x08007dc4
 8002418:	08007df8 	.word	0x08007df8
 800241c:	08007e3c 	.word	0x08007e3c
 8002420:	08007e78 	.word	0x08007e78

08002424 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242a:	4b11      	ldr	r3, [pc, #68]	; (8002470 <HAL_MspInit+0x4c>)
 800242c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800242e:	4b10      	ldr	r3, [pc, #64]	; (8002470 <HAL_MspInit+0x4c>)
 8002430:	2101      	movs	r1, #1
 8002432:	430a      	orrs	r2, r1
 8002434:	641a      	str	r2, [r3, #64]	; 0x40
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <HAL_MspInit+0x4c>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	2201      	movs	r2, #1
 800243c:	4013      	ands	r3, r2
 800243e:	607b      	str	r3, [r7, #4]
 8002440:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002442:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <HAL_MspInit+0x4c>)
 8002444:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002446:	4b0a      	ldr	r3, [pc, #40]	; (8002470 <HAL_MspInit+0x4c>)
 8002448:	2180      	movs	r1, #128	; 0x80
 800244a:	0549      	lsls	r1, r1, #21
 800244c:	430a      	orrs	r2, r1
 800244e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002450:	4b07      	ldr	r3, [pc, #28]	; (8002470 <HAL_MspInit+0x4c>)
 8002452:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002454:	2380      	movs	r3, #128	; 0x80
 8002456:	055b      	lsls	r3, r3, #21
 8002458:	4013      	ands	r3, r2
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800245e:	23c0      	movs	r3, #192	; 0xc0
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	0018      	movs	r0, r3
 8002464:	f000 fa30 	bl	80028c8 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002468:	46c0      	nop			; (mov r8, r8)
 800246a:	46bd      	mov	sp, r7
 800246c:	b002      	add	sp, #8
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40021000 	.word	0x40021000

08002474 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002474:	b590      	push	{r4, r7, lr}
 8002476:	b08b      	sub	sp, #44	; 0x2c
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800247c:	2414      	movs	r4, #20
 800247e:	193b      	adds	r3, r7, r4
 8002480:	0018      	movs	r0, r3
 8002482:	2314      	movs	r3, #20
 8002484:	001a      	movs	r2, r3
 8002486:	2100      	movs	r1, #0
 8002488:	f003 fc50 	bl	8005d2c <memset>
  if(hspi->Instance==SPI1)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a1b      	ldr	r2, [pc, #108]	; (8002500 <HAL_SPI_MspInit+0x8c>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d130      	bne.n	80024f8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002496:	4b1b      	ldr	r3, [pc, #108]	; (8002504 <HAL_SPI_MspInit+0x90>)
 8002498:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800249a:	4b1a      	ldr	r3, [pc, #104]	; (8002504 <HAL_SPI_MspInit+0x90>)
 800249c:	2180      	movs	r1, #128	; 0x80
 800249e:	0149      	lsls	r1, r1, #5
 80024a0:	430a      	orrs	r2, r1
 80024a2:	641a      	str	r2, [r3, #64]	; 0x40
 80024a4:	4b17      	ldr	r3, [pc, #92]	; (8002504 <HAL_SPI_MspInit+0x90>)
 80024a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024a8:	2380      	movs	r3, #128	; 0x80
 80024aa:	015b      	lsls	r3, r3, #5
 80024ac:	4013      	ands	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
 80024b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024b2:	4b14      	ldr	r3, [pc, #80]	; (8002504 <HAL_SPI_MspInit+0x90>)
 80024b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024b6:	4b13      	ldr	r3, [pc, #76]	; (8002504 <HAL_SPI_MspInit+0x90>)
 80024b8:	2101      	movs	r1, #1
 80024ba:	430a      	orrs	r2, r1
 80024bc:	635a      	str	r2, [r3, #52]	; 0x34
 80024be:	4b11      	ldr	r3, [pc, #68]	; (8002504 <HAL_SPI_MspInit+0x90>)
 80024c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024c2:	2201      	movs	r2, #1
 80024c4:	4013      	ands	r3, r2
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SCK_Pin|ACC_MISO_Pin|ACC_MOSI_Pin;
 80024ca:	0021      	movs	r1, r4
 80024cc:	187b      	adds	r3, r7, r1
 80024ce:	22e0      	movs	r2, #224	; 0xe0
 80024d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d2:	187b      	adds	r3, r7, r1
 80024d4:	2202      	movs	r2, #2
 80024d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d8:	187b      	adds	r3, r7, r1
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024de:	187b      	adds	r3, r7, r1
 80024e0:	2200      	movs	r2, #0
 80024e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80024e4:	187b      	adds	r3, r7, r1
 80024e6:	2200      	movs	r2, #0
 80024e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ea:	187a      	adds	r2, r7, r1
 80024ec:	23a0      	movs	r3, #160	; 0xa0
 80024ee:	05db      	lsls	r3, r3, #23
 80024f0:	0011      	movs	r1, r2
 80024f2:	0018      	movs	r0, r3
 80024f4:	f000 fab2 	bl	8002a5c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80024f8:	46c0      	nop			; (mov r8, r8)
 80024fa:	46bd      	mov	sp, r7
 80024fc:	b00b      	add	sp, #44	; 0x2c
 80024fe:	bd90      	pop	{r4, r7, pc}
 8002500:	40013000 	.word	0x40013000
 8002504:	40021000 	.word	0x40021000

08002508 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002508:	b590      	push	{r4, r7, lr}
 800250a:	b09f      	sub	sp, #124	; 0x7c
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	2364      	movs	r3, #100	; 0x64
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	0018      	movs	r0, r3
 8002516:	2314      	movs	r3, #20
 8002518:	001a      	movs	r2, r3
 800251a:	2100      	movs	r1, #0
 800251c:	f003 fc06 	bl	8005d2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002520:	2418      	movs	r4, #24
 8002522:	193b      	adds	r3, r7, r4
 8002524:	0018      	movs	r0, r3
 8002526:	234c      	movs	r3, #76	; 0x4c
 8002528:	001a      	movs	r2, r3
 800252a:	2100      	movs	r1, #0
 800252c:	f003 fbfe 	bl	8005d2c <memset>
  if(huart->Instance==USART2)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a45      	ldr	r2, [pc, #276]	; (800264c <HAL_UART_MspInit+0x144>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d13f      	bne.n	80025ba <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800253a:	193b      	adds	r3, r7, r4
 800253c:	2202      	movs	r2, #2
 800253e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002540:	193b      	adds	r3, r7, r4
 8002542:	2200      	movs	r2, #0
 8002544:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002546:	193b      	adds	r3, r7, r4
 8002548:	0018      	movs	r0, r3
 800254a:	f001 f9bb 	bl	80038c4 <HAL_RCCEx_PeriphCLKConfig>
 800254e:	1e03      	subs	r3, r0, #0
 8002550:	d001      	beq.n	8002556 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002552:	f7ff ff2e 	bl	80023b2 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002556:	4b3e      	ldr	r3, [pc, #248]	; (8002650 <HAL_UART_MspInit+0x148>)
 8002558:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800255a:	4b3d      	ldr	r3, [pc, #244]	; (8002650 <HAL_UART_MspInit+0x148>)
 800255c:	2180      	movs	r1, #128	; 0x80
 800255e:	0289      	lsls	r1, r1, #10
 8002560:	430a      	orrs	r2, r1
 8002562:	63da      	str	r2, [r3, #60]	; 0x3c
 8002564:	4b3a      	ldr	r3, [pc, #232]	; (8002650 <HAL_UART_MspInit+0x148>)
 8002566:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002568:	2380      	movs	r3, #128	; 0x80
 800256a:	029b      	lsls	r3, r3, #10
 800256c:	4013      	ands	r3, r2
 800256e:	617b      	str	r3, [r7, #20]
 8002570:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002572:	4b37      	ldr	r3, [pc, #220]	; (8002650 <HAL_UART_MspInit+0x148>)
 8002574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002576:	4b36      	ldr	r3, [pc, #216]	; (8002650 <HAL_UART_MspInit+0x148>)
 8002578:	2101      	movs	r1, #1
 800257a:	430a      	orrs	r2, r1
 800257c:	635a      	str	r2, [r3, #52]	; 0x34
 800257e:	4b34      	ldr	r3, [pc, #208]	; (8002650 <HAL_UART_MspInit+0x148>)
 8002580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002582:	2201      	movs	r2, #1
 8002584:	4013      	ands	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800258a:	2164      	movs	r1, #100	; 0x64
 800258c:	187b      	adds	r3, r7, r1
 800258e:	220c      	movs	r2, #12
 8002590:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002592:	187b      	adds	r3, r7, r1
 8002594:	2202      	movs	r2, #2
 8002596:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	187b      	adds	r3, r7, r1
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259e:	187b      	adds	r3, r7, r1
 80025a0:	2200      	movs	r2, #0
 80025a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80025a4:	187b      	adds	r3, r7, r1
 80025a6:	2201      	movs	r2, #1
 80025a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025aa:	187a      	adds	r2, r7, r1
 80025ac:	23a0      	movs	r3, #160	; 0xa0
 80025ae:	05db      	lsls	r3, r3, #23
 80025b0:	0011      	movs	r1, r2
 80025b2:	0018      	movs	r0, r3
 80025b4:	f000 fa52 	bl	8002a5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80025b8:	e044      	b.n	8002644 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART3)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a25      	ldr	r2, [pc, #148]	; (8002654 <HAL_UART_MspInit+0x14c>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d13f      	bne.n	8002644 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80025c4:	2118      	movs	r1, #24
 80025c6:	187b      	adds	r3, r7, r1
 80025c8:	2204      	movs	r2, #4
 80025ca:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80025cc:	187b      	adds	r3, r7, r1
 80025ce:	2200      	movs	r2, #0
 80025d0:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025d2:	187b      	adds	r3, r7, r1
 80025d4:	0018      	movs	r0, r3
 80025d6:	f001 f975 	bl	80038c4 <HAL_RCCEx_PeriphCLKConfig>
 80025da:	1e03      	subs	r3, r0, #0
 80025dc:	d001      	beq.n	80025e2 <HAL_UART_MspInit+0xda>
      Error_Handler();
 80025de:	f7ff fee8 	bl	80023b2 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80025e2:	4b1b      	ldr	r3, [pc, #108]	; (8002650 <HAL_UART_MspInit+0x148>)
 80025e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025e6:	4b1a      	ldr	r3, [pc, #104]	; (8002650 <HAL_UART_MspInit+0x148>)
 80025e8:	2180      	movs	r1, #128	; 0x80
 80025ea:	02c9      	lsls	r1, r1, #11
 80025ec:	430a      	orrs	r2, r1
 80025ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80025f0:	4b17      	ldr	r3, [pc, #92]	; (8002650 <HAL_UART_MspInit+0x148>)
 80025f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025f4:	2380      	movs	r3, #128	; 0x80
 80025f6:	02db      	lsls	r3, r3, #11
 80025f8:	4013      	ands	r3, r2
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025fe:	4b14      	ldr	r3, [pc, #80]	; (8002650 <HAL_UART_MspInit+0x148>)
 8002600:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002602:	4b13      	ldr	r3, [pc, #76]	; (8002650 <HAL_UART_MspInit+0x148>)
 8002604:	2102      	movs	r1, #2
 8002606:	430a      	orrs	r2, r1
 8002608:	635a      	str	r2, [r3, #52]	; 0x34
 800260a:	4b11      	ldr	r3, [pc, #68]	; (8002650 <HAL_UART_MspInit+0x148>)
 800260c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800260e:	2202      	movs	r2, #2
 8002610:	4013      	ands	r3, r2
 8002612:	60bb      	str	r3, [r7, #8]
 8002614:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002616:	2164      	movs	r1, #100	; 0x64
 8002618:	187b      	adds	r3, r7, r1
 800261a:	22c0      	movs	r2, #192	; 0xc0
 800261c:	0092      	lsls	r2, r2, #2
 800261e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	187b      	adds	r3, r7, r1
 8002622:	2202      	movs	r2, #2
 8002624:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002626:	187b      	adds	r3, r7, r1
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262c:	187b      	adds	r3, r7, r1
 800262e:	2200      	movs	r2, #0
 8002630:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8002632:	187b      	adds	r3, r7, r1
 8002634:	2204      	movs	r2, #4
 8002636:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002638:	187b      	adds	r3, r7, r1
 800263a:	4a07      	ldr	r2, [pc, #28]	; (8002658 <HAL_UART_MspInit+0x150>)
 800263c:	0019      	movs	r1, r3
 800263e:	0010      	movs	r0, r2
 8002640:	f000 fa0c 	bl	8002a5c <HAL_GPIO_Init>
}
 8002644:	46c0      	nop			; (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b01f      	add	sp, #124	; 0x7c
 800264a:	bd90      	pop	{r4, r7, pc}
 800264c:	40004400 	.word	0x40004400
 8002650:	40021000 	.word	0x40021000
 8002654:	40004800 	.word	0x40004800
 8002658:	50000400 	.word	0x50000400

0800265c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002660:	e7fe      	b.n	8002660 <NMI_Handler+0x4>

08002662 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002666:	e7fe      	b.n	8002666 <HardFault_Handler+0x4>

08002668 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800266c:	46c0      	nop			; (mov r8, r8)
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002676:	46c0      	nop			; (mov r8, r8)
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}

0800267c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002680:	f000 f8d4 	bl	800282c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002684:	46c0      	nop			; (mov r8, r8)
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
	...

0800268c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002694:	4a14      	ldr	r2, [pc, #80]	; (80026e8 <_sbrk+0x5c>)
 8002696:	4b15      	ldr	r3, [pc, #84]	; (80026ec <_sbrk+0x60>)
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026a0:	4b13      	ldr	r3, [pc, #76]	; (80026f0 <_sbrk+0x64>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d102      	bne.n	80026ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a8:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <_sbrk+0x64>)
 80026aa:	4a12      	ldr	r2, [pc, #72]	; (80026f4 <_sbrk+0x68>)
 80026ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ae:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <_sbrk+0x64>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	18d3      	adds	r3, r2, r3
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d207      	bcs.n	80026cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026bc:	f003 fb3e 	bl	8005d3c <__errno>
 80026c0:	0003      	movs	r3, r0
 80026c2:	220c      	movs	r2, #12
 80026c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026c6:	2301      	movs	r3, #1
 80026c8:	425b      	negs	r3, r3
 80026ca:	e009      	b.n	80026e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026cc:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <_sbrk+0x64>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026d2:	4b07      	ldr	r3, [pc, #28]	; (80026f0 <_sbrk+0x64>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	18d2      	adds	r2, r2, r3
 80026da:	4b05      	ldr	r3, [pc, #20]	; (80026f0 <_sbrk+0x64>)
 80026dc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80026de:	68fb      	ldr	r3, [r7, #12]
}
 80026e0:	0018      	movs	r0, r3
 80026e2:	46bd      	mov	sp, r7
 80026e4:	b006      	add	sp, #24
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20024000 	.word	0x20024000
 80026ec:	00000400 	.word	0x00000400
 80026f0:	20000314 	.word	0x20000314
 80026f4:	20000468 	.word	0x20000468

080026f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026fc:	46c0      	nop			; (mov r8, r8)
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
	...

08002704 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002704:	480d      	ldr	r0, [pc, #52]	; (800273c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002706:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002708:	f7ff fff6 	bl	80026f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800270c:	480c      	ldr	r0, [pc, #48]	; (8002740 <LoopForever+0x6>)
  ldr r1, =_edata
 800270e:	490d      	ldr	r1, [pc, #52]	; (8002744 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002710:	4a0d      	ldr	r2, [pc, #52]	; (8002748 <LoopForever+0xe>)
  movs r3, #0
 8002712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002714:	e002      	b.n	800271c <LoopCopyDataInit>

08002716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800271a:	3304      	adds	r3, #4

0800271c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800271c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002720:	d3f9      	bcc.n	8002716 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002722:	4a0a      	ldr	r2, [pc, #40]	; (800274c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002724:	4c0a      	ldr	r4, [pc, #40]	; (8002750 <LoopForever+0x16>)
  movs r3, #0
 8002726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002728:	e001      	b.n	800272e <LoopFillZerobss>

0800272a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800272a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800272c:	3204      	adds	r2, #4

0800272e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002730:	d3fb      	bcc.n	800272a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002732:	f003 fb09 	bl	8005d48 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002736:	f7ff fa8b 	bl	8001c50 <main>

0800273a <LoopForever>:

LoopForever:
  b LoopForever
 800273a:	e7fe      	b.n	800273a <LoopForever>
  ldr   r0, =_estack
 800273c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8002740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002744:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002748:	08007f94 	.word	0x08007f94
  ldr r2, =_sbss
 800274c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002750:	20000464 	.word	0x20000464

08002754 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002754:	e7fe      	b.n	8002754 <ADC1_COMP_IRQHandler>
	...

08002758 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800275e:	1dfb      	adds	r3, r7, #7
 8002760:	2200      	movs	r2, #0
 8002762:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002764:	4b0b      	ldr	r3, [pc, #44]	; (8002794 <HAL_Init+0x3c>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b0a      	ldr	r3, [pc, #40]	; (8002794 <HAL_Init+0x3c>)
 800276a:	2180      	movs	r1, #128	; 0x80
 800276c:	0049      	lsls	r1, r1, #1
 800276e:	430a      	orrs	r2, r1
 8002770:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002772:	2003      	movs	r0, #3
 8002774:	f000 f810 	bl	8002798 <HAL_InitTick>
 8002778:	1e03      	subs	r3, r0, #0
 800277a:	d003      	beq.n	8002784 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800277c:	1dfb      	adds	r3, r7, #7
 800277e:	2201      	movs	r2, #1
 8002780:	701a      	strb	r2, [r3, #0]
 8002782:	e001      	b.n	8002788 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002784:	f7ff fe4e 	bl	8002424 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002788:	1dfb      	adds	r3, r7, #7
 800278a:	781b      	ldrb	r3, [r3, #0]
}
 800278c:	0018      	movs	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	b002      	add	sp, #8
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40022000 	.word	0x40022000

08002798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002798:	b590      	push	{r4, r7, lr}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80027a0:	230f      	movs	r3, #15
 80027a2:	18fb      	adds	r3, r7, r3
 80027a4:	2200      	movs	r2, #0
 80027a6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80027a8:	4b1d      	ldr	r3, [pc, #116]	; (8002820 <HAL_InitTick+0x88>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d02b      	beq.n	8002808 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80027b0:	4b1c      	ldr	r3, [pc, #112]	; (8002824 <HAL_InitTick+0x8c>)
 80027b2:	681c      	ldr	r4, [r3, #0]
 80027b4:	4b1a      	ldr	r3, [pc, #104]	; (8002820 <HAL_InitTick+0x88>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	0019      	movs	r1, r3
 80027ba:	23fa      	movs	r3, #250	; 0xfa
 80027bc:	0098      	lsls	r0, r3, #2
 80027be:	f7fd fcb3 	bl	8000128 <__udivsi3>
 80027c2:	0003      	movs	r3, r0
 80027c4:	0019      	movs	r1, r3
 80027c6:	0020      	movs	r0, r4
 80027c8:	f7fd fcae 	bl	8000128 <__udivsi3>
 80027cc:	0003      	movs	r3, r0
 80027ce:	0018      	movs	r0, r3
 80027d0:	f000 f937 	bl	8002a42 <HAL_SYSTICK_Config>
 80027d4:	1e03      	subs	r3, r0, #0
 80027d6:	d112      	bne.n	80027fe <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b03      	cmp	r3, #3
 80027dc:	d80a      	bhi.n	80027f4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	2301      	movs	r3, #1
 80027e2:	425b      	negs	r3, r3
 80027e4:	2200      	movs	r2, #0
 80027e6:	0018      	movs	r0, r3
 80027e8:	f000 f916 	bl	8002a18 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027ec:	4b0e      	ldr	r3, [pc, #56]	; (8002828 <HAL_InitTick+0x90>)
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	601a      	str	r2, [r3, #0]
 80027f2:	e00d      	b.n	8002810 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80027f4:	230f      	movs	r3, #15
 80027f6:	18fb      	adds	r3, r7, r3
 80027f8:	2201      	movs	r2, #1
 80027fa:	701a      	strb	r2, [r3, #0]
 80027fc:	e008      	b.n	8002810 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027fe:	230f      	movs	r3, #15
 8002800:	18fb      	adds	r3, r7, r3
 8002802:	2201      	movs	r2, #1
 8002804:	701a      	strb	r2, [r3, #0]
 8002806:	e003      	b.n	8002810 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002808:	230f      	movs	r3, #15
 800280a:	18fb      	adds	r3, r7, r3
 800280c:	2201      	movs	r2, #1
 800280e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002810:	230f      	movs	r3, #15
 8002812:	18fb      	adds	r3, r7, r3
 8002814:	781b      	ldrb	r3, [r3, #0]
}
 8002816:	0018      	movs	r0, r3
 8002818:	46bd      	mov	sp, r7
 800281a:	b005      	add	sp, #20
 800281c:	bd90      	pop	{r4, r7, pc}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	20000008 	.word	0x20000008
 8002824:	20000000 	.word	0x20000000
 8002828:	20000004 	.word	0x20000004

0800282c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002830:	4b05      	ldr	r3, [pc, #20]	; (8002848 <HAL_IncTick+0x1c>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	001a      	movs	r2, r3
 8002836:	4b05      	ldr	r3, [pc, #20]	; (800284c <HAL_IncTick+0x20>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	18d2      	adds	r2, r2, r3
 800283c:	4b03      	ldr	r3, [pc, #12]	; (800284c <HAL_IncTick+0x20>)
 800283e:	601a      	str	r2, [r3, #0]
}
 8002840:	46c0      	nop			; (mov r8, r8)
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	46c0      	nop			; (mov r8, r8)
 8002848:	20000008 	.word	0x20000008
 800284c:	20000318 	.word	0x20000318

08002850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
  return uwTick;
 8002854:	4b02      	ldr	r3, [pc, #8]	; (8002860 <HAL_GetTick+0x10>)
 8002856:	681b      	ldr	r3, [r3, #0]
}
 8002858:	0018      	movs	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	46c0      	nop			; (mov r8, r8)
 8002860:	20000318 	.word	0x20000318

08002864 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800286c:	f7ff fff0 	bl	8002850 <HAL_GetTick>
 8002870:	0003      	movs	r3, r0
 8002872:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	3301      	adds	r3, #1
 800287c:	d005      	beq.n	800288a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800287e:	4b0a      	ldr	r3, [pc, #40]	; (80028a8 <HAL_Delay+0x44>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	001a      	movs	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	189b      	adds	r3, r3, r2
 8002888:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800288a:	46c0      	nop			; (mov r8, r8)
 800288c:	f7ff ffe0 	bl	8002850 <HAL_GetTick>
 8002890:	0002      	movs	r2, r0
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	429a      	cmp	r2, r3
 800289a:	d8f7      	bhi.n	800288c <HAL_Delay+0x28>
  {
  }
}
 800289c:	46c0      	nop			; (mov r8, r8)
 800289e:	46c0      	nop			; (mov r8, r8)
 80028a0:	46bd      	mov	sp, r7
 80028a2:	b004      	add	sp, #16
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	20000008 	.word	0x20000008

080028ac <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 80028b0:	4b04      	ldr	r3, [pc, #16]	; (80028c4 <HAL_SuspendTick+0x18>)
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <HAL_SuspendTick+0x18>)
 80028b6:	2102      	movs	r1, #2
 80028b8:	438a      	bics	r2, r1
 80028ba:	601a      	str	r2, [r3, #0]
}
 80028bc:	46c0      	nop			; (mov r8, r8)
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	e000e010 	.word	0xe000e010

080028c8 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80028d0:	4b06      	ldr	r3, [pc, #24]	; (80028ec <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a06      	ldr	r2, [pc, #24]	; (80028f0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80028d6:	4013      	ands	r3, r2
 80028d8:	0019      	movs	r1, r3
 80028da:	4b04      	ldr	r3, [pc, #16]	; (80028ec <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	430a      	orrs	r2, r1
 80028e0:	601a      	str	r2, [r3, #0]
}
 80028e2:	46c0      	nop			; (mov r8, r8)
 80028e4:	46bd      	mov	sp, r7
 80028e6:	b002      	add	sp, #8
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	46c0      	nop			; (mov r8, r8)
 80028ec:	40010000 	.word	0x40010000
 80028f0:	fffff9ff 	.word	0xfffff9ff

080028f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028f4:	b590      	push	{r4, r7, lr}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	0002      	movs	r2, r0
 80028fc:	6039      	str	r1, [r7, #0]
 80028fe:	1dfb      	adds	r3, r7, #7
 8002900:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002902:	1dfb      	adds	r3, r7, #7
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	2b7f      	cmp	r3, #127	; 0x7f
 8002908:	d828      	bhi.n	800295c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800290a:	4a2f      	ldr	r2, [pc, #188]	; (80029c8 <__NVIC_SetPriority+0xd4>)
 800290c:	1dfb      	adds	r3, r7, #7
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	b25b      	sxtb	r3, r3
 8002912:	089b      	lsrs	r3, r3, #2
 8002914:	33c0      	adds	r3, #192	; 0xc0
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	589b      	ldr	r3, [r3, r2]
 800291a:	1dfa      	adds	r2, r7, #7
 800291c:	7812      	ldrb	r2, [r2, #0]
 800291e:	0011      	movs	r1, r2
 8002920:	2203      	movs	r2, #3
 8002922:	400a      	ands	r2, r1
 8002924:	00d2      	lsls	r2, r2, #3
 8002926:	21ff      	movs	r1, #255	; 0xff
 8002928:	4091      	lsls	r1, r2
 800292a:	000a      	movs	r2, r1
 800292c:	43d2      	mvns	r2, r2
 800292e:	401a      	ands	r2, r3
 8002930:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	019b      	lsls	r3, r3, #6
 8002936:	22ff      	movs	r2, #255	; 0xff
 8002938:	401a      	ands	r2, r3
 800293a:	1dfb      	adds	r3, r7, #7
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	0018      	movs	r0, r3
 8002940:	2303      	movs	r3, #3
 8002942:	4003      	ands	r3, r0
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002948:	481f      	ldr	r0, [pc, #124]	; (80029c8 <__NVIC_SetPriority+0xd4>)
 800294a:	1dfb      	adds	r3, r7, #7
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	b25b      	sxtb	r3, r3
 8002950:	089b      	lsrs	r3, r3, #2
 8002952:	430a      	orrs	r2, r1
 8002954:	33c0      	adds	r3, #192	; 0xc0
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800295a:	e031      	b.n	80029c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800295c:	4a1b      	ldr	r2, [pc, #108]	; (80029cc <__NVIC_SetPriority+0xd8>)
 800295e:	1dfb      	adds	r3, r7, #7
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	0019      	movs	r1, r3
 8002964:	230f      	movs	r3, #15
 8002966:	400b      	ands	r3, r1
 8002968:	3b08      	subs	r3, #8
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	3306      	adds	r3, #6
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	18d3      	adds	r3, r2, r3
 8002972:	3304      	adds	r3, #4
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	1dfa      	adds	r2, r7, #7
 8002978:	7812      	ldrb	r2, [r2, #0]
 800297a:	0011      	movs	r1, r2
 800297c:	2203      	movs	r2, #3
 800297e:	400a      	ands	r2, r1
 8002980:	00d2      	lsls	r2, r2, #3
 8002982:	21ff      	movs	r1, #255	; 0xff
 8002984:	4091      	lsls	r1, r2
 8002986:	000a      	movs	r2, r1
 8002988:	43d2      	mvns	r2, r2
 800298a:	401a      	ands	r2, r3
 800298c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	019b      	lsls	r3, r3, #6
 8002992:	22ff      	movs	r2, #255	; 0xff
 8002994:	401a      	ands	r2, r3
 8002996:	1dfb      	adds	r3, r7, #7
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	0018      	movs	r0, r3
 800299c:	2303      	movs	r3, #3
 800299e:	4003      	ands	r3, r0
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029a4:	4809      	ldr	r0, [pc, #36]	; (80029cc <__NVIC_SetPriority+0xd8>)
 80029a6:	1dfb      	adds	r3, r7, #7
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	001c      	movs	r4, r3
 80029ac:	230f      	movs	r3, #15
 80029ae:	4023      	ands	r3, r4
 80029b0:	3b08      	subs	r3, #8
 80029b2:	089b      	lsrs	r3, r3, #2
 80029b4:	430a      	orrs	r2, r1
 80029b6:	3306      	adds	r3, #6
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	18c3      	adds	r3, r0, r3
 80029bc:	3304      	adds	r3, #4
 80029be:	601a      	str	r2, [r3, #0]
}
 80029c0:	46c0      	nop			; (mov r8, r8)
 80029c2:	46bd      	mov	sp, r7
 80029c4:	b003      	add	sp, #12
 80029c6:	bd90      	pop	{r4, r7, pc}
 80029c8:	e000e100 	.word	0xe000e100
 80029cc:	e000ed00 	.word	0xe000ed00

080029d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	1e5a      	subs	r2, r3, #1
 80029dc:	2380      	movs	r3, #128	; 0x80
 80029de:	045b      	lsls	r3, r3, #17
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d301      	bcc.n	80029e8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029e4:	2301      	movs	r3, #1
 80029e6:	e010      	b.n	8002a0a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029e8:	4b0a      	ldr	r3, [pc, #40]	; (8002a14 <SysTick_Config+0x44>)
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	3a01      	subs	r2, #1
 80029ee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029f0:	2301      	movs	r3, #1
 80029f2:	425b      	negs	r3, r3
 80029f4:	2103      	movs	r1, #3
 80029f6:	0018      	movs	r0, r3
 80029f8:	f7ff ff7c 	bl	80028f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029fc:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <SysTick_Config+0x44>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a02:	4b04      	ldr	r3, [pc, #16]	; (8002a14 <SysTick_Config+0x44>)
 8002a04:	2207      	movs	r2, #7
 8002a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b002      	add	sp, #8
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	e000e010 	.word	0xe000e010

08002a18 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60b9      	str	r1, [r7, #8]
 8002a20:	607a      	str	r2, [r7, #4]
 8002a22:	210f      	movs	r1, #15
 8002a24:	187b      	adds	r3, r7, r1
 8002a26:	1c02      	adds	r2, r0, #0
 8002a28:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	187b      	adds	r3, r7, r1
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	b25b      	sxtb	r3, r3
 8002a32:	0011      	movs	r1, r2
 8002a34:	0018      	movs	r0, r3
 8002a36:	f7ff ff5d 	bl	80028f4 <__NVIC_SetPriority>
}
 8002a3a:	46c0      	nop			; (mov r8, r8)
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	b004      	add	sp, #16
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b082      	sub	sp, #8
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f7ff ffbf 	bl	80029d0 <SysTick_Config>
 8002a52:	0003      	movs	r3, r0
}
 8002a54:	0018      	movs	r0, r3
 8002a56:	46bd      	mov	sp, r7
 8002a58:	b002      	add	sp, #8
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a66:	2300      	movs	r3, #0
 8002a68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a6a:	e14d      	b.n	8002d08 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2101      	movs	r1, #1
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	4091      	lsls	r1, r2
 8002a76:	000a      	movs	r2, r1
 8002a78:	4013      	ands	r3, r2
 8002a7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d100      	bne.n	8002a84 <HAL_GPIO_Init+0x28>
 8002a82:	e13e      	b.n	8002d02 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2203      	movs	r2, #3
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d005      	beq.n	8002a9c <HAL_GPIO_Init+0x40>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2203      	movs	r2, #3
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d130      	bne.n	8002afe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	2203      	movs	r2, #3
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	0013      	movs	r3, r2
 8002aac:	43da      	mvns	r2, r3
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	68da      	ldr	r2, [r3, #12]
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	409a      	lsls	r2, r3
 8002abe:	0013      	movs	r3, r2
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	409a      	lsls	r2, r3
 8002ad8:	0013      	movs	r3, r2
 8002ada:	43da      	mvns	r2, r3
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	091b      	lsrs	r3, r3, #4
 8002ae8:	2201      	movs	r2, #1
 8002aea:	401a      	ands	r2, r3
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	409a      	lsls	r2, r3
 8002af0:	0013      	movs	r3, r2
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2203      	movs	r2, #3
 8002b04:	4013      	ands	r3, r2
 8002b06:	2b03      	cmp	r3, #3
 8002b08:	d017      	beq.n	8002b3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	2203      	movs	r2, #3
 8002b16:	409a      	lsls	r2, r3
 8002b18:	0013      	movs	r3, r2
 8002b1a:	43da      	mvns	r2, r3
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	689a      	ldr	r2, [r3, #8]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	0013      	movs	r3, r2
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2203      	movs	r2, #3
 8002b40:	4013      	ands	r3, r2
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d123      	bne.n	8002b8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	08da      	lsrs	r2, r3, #3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	3208      	adds	r2, #8
 8002b4e:	0092      	lsls	r2, r2, #2
 8002b50:	58d3      	ldr	r3, [r2, r3]
 8002b52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	2207      	movs	r2, #7
 8002b58:	4013      	ands	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	220f      	movs	r2, #15
 8002b5e:	409a      	lsls	r2, r3
 8002b60:	0013      	movs	r3, r2
 8002b62:	43da      	mvns	r2, r3
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	4013      	ands	r3, r2
 8002b68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	691a      	ldr	r2, [r3, #16]
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	2107      	movs	r1, #7
 8002b72:	400b      	ands	r3, r1
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	409a      	lsls	r2, r3
 8002b78:	0013      	movs	r3, r2
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	08da      	lsrs	r2, r3, #3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3208      	adds	r2, #8
 8002b88:	0092      	lsls	r2, r2, #2
 8002b8a:	6939      	ldr	r1, [r7, #16]
 8002b8c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	2203      	movs	r2, #3
 8002b9a:	409a      	lsls	r2, r3
 8002b9c:	0013      	movs	r3, r2
 8002b9e:	43da      	mvns	r2, r3
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2203      	movs	r2, #3
 8002bac:	401a      	ands	r2, r3
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	409a      	lsls	r2, r3
 8002bb4:	0013      	movs	r3, r2
 8002bb6:	693a      	ldr	r2, [r7, #16]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	23c0      	movs	r3, #192	; 0xc0
 8002bc8:	029b      	lsls	r3, r3, #10
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d100      	bne.n	8002bd0 <HAL_GPIO_Init+0x174>
 8002bce:	e098      	b.n	8002d02 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002bd0:	4a53      	ldr	r2, [pc, #332]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	089b      	lsrs	r3, r3, #2
 8002bd6:	3318      	adds	r3, #24
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	589b      	ldr	r3, [r3, r2]
 8002bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	2203      	movs	r2, #3
 8002be2:	4013      	ands	r3, r2
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	220f      	movs	r2, #15
 8002be8:	409a      	lsls	r2, r3
 8002bea:	0013      	movs	r3, r2
 8002bec:	43da      	mvns	r2, r3
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	23a0      	movs	r3, #160	; 0xa0
 8002bf8:	05db      	lsls	r3, r3, #23
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d019      	beq.n	8002c32 <HAL_GPIO_Init+0x1d6>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a48      	ldr	r2, [pc, #288]	; (8002d24 <HAL_GPIO_Init+0x2c8>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d013      	beq.n	8002c2e <HAL_GPIO_Init+0x1d2>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a47      	ldr	r2, [pc, #284]	; (8002d28 <HAL_GPIO_Init+0x2cc>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d00d      	beq.n	8002c2a <HAL_GPIO_Init+0x1ce>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a46      	ldr	r2, [pc, #280]	; (8002d2c <HAL_GPIO_Init+0x2d0>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d007      	beq.n	8002c26 <HAL_GPIO_Init+0x1ca>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a45      	ldr	r2, [pc, #276]	; (8002d30 <HAL_GPIO_Init+0x2d4>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d101      	bne.n	8002c22 <HAL_GPIO_Init+0x1c6>
 8002c1e:	2304      	movs	r3, #4
 8002c20:	e008      	b.n	8002c34 <HAL_GPIO_Init+0x1d8>
 8002c22:	2305      	movs	r3, #5
 8002c24:	e006      	b.n	8002c34 <HAL_GPIO_Init+0x1d8>
 8002c26:	2303      	movs	r3, #3
 8002c28:	e004      	b.n	8002c34 <HAL_GPIO_Init+0x1d8>
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	e002      	b.n	8002c34 <HAL_GPIO_Init+0x1d8>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e000      	b.n	8002c34 <HAL_GPIO_Init+0x1d8>
 8002c32:	2300      	movs	r3, #0
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	2103      	movs	r1, #3
 8002c38:	400a      	ands	r2, r1
 8002c3a:	00d2      	lsls	r2, r2, #3
 8002c3c:	4093      	lsls	r3, r2
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002c44:	4936      	ldr	r1, [pc, #216]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	089b      	lsrs	r3, r3, #2
 8002c4a:	3318      	adds	r3, #24
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	693a      	ldr	r2, [r7, #16]
 8002c50:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c52:	4b33      	ldr	r3, [pc, #204]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	43da      	mvns	r2, r3
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
 8002c66:	2380      	movs	r3, #128	; 0x80
 8002c68:	035b      	lsls	r3, r3, #13
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	d003      	beq.n	8002c76 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c76:	4b2a      	ldr	r3, [pc, #168]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002c7c:	4b28      	ldr	r3, [pc, #160]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	43da      	mvns	r2, r3
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685a      	ldr	r2, [r3, #4]
 8002c90:	2380      	movs	r3, #128	; 0x80
 8002c92:	039b      	lsls	r3, r3, #14
 8002c94:	4013      	ands	r3, r2
 8002c96:	d003      	beq.n	8002ca0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ca0:	4b1f      	ldr	r3, [pc, #124]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ca6:	4a1e      	ldr	r2, [pc, #120]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002ca8:	2384      	movs	r3, #132	; 0x84
 8002caa:	58d3      	ldr	r3, [r2, r3]
 8002cac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	43da      	mvns	r2, r3
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	2380      	movs	r3, #128	; 0x80
 8002cbe:	029b      	lsls	r3, r3, #10
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	d003      	beq.n	8002ccc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ccc:	4914      	ldr	r1, [pc, #80]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002cce:	2284      	movs	r2, #132	; 0x84
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002cd4:	4a12      	ldr	r2, [pc, #72]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002cd6:	2380      	movs	r3, #128	; 0x80
 8002cd8:	58d3      	ldr	r3, [r2, r3]
 8002cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	43da      	mvns	r2, r3
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	2380      	movs	r3, #128	; 0x80
 8002cec:	025b      	lsls	r3, r3, #9
 8002cee:	4013      	ands	r3, r2
 8002cf0:	d003      	beq.n	8002cfa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cfa:	4909      	ldr	r1, [pc, #36]	; (8002d20 <HAL_GPIO_Init+0x2c4>)
 8002cfc:	2280      	movs	r2, #128	; 0x80
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	3301      	adds	r3, #1
 8002d06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	40da      	lsrs	r2, r3
 8002d10:	1e13      	subs	r3, r2, #0
 8002d12:	d000      	beq.n	8002d16 <HAL_GPIO_Init+0x2ba>
 8002d14:	e6aa      	b.n	8002a6c <HAL_GPIO_Init+0x10>
  }
}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	46c0      	nop			; (mov r8, r8)
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	b006      	add	sp, #24
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	40021800 	.word	0x40021800
 8002d24:	50000400 	.word	0x50000400
 8002d28:	50000800 	.word	0x50000800
 8002d2c:	50000c00 	.word	0x50000c00
 8002d30:	50001000 	.word	0x50001000

08002d34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	000a      	movs	r2, r1
 8002d3e:	1cbb      	adds	r3, r7, #2
 8002d40:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	1cba      	adds	r2, r7, #2
 8002d48:	8812      	ldrh	r2, [r2, #0]
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d004      	beq.n	8002d58 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002d4e:	230f      	movs	r3, #15
 8002d50:	18fb      	adds	r3, r7, r3
 8002d52:	2201      	movs	r2, #1
 8002d54:	701a      	strb	r2, [r3, #0]
 8002d56:	e003      	b.n	8002d60 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d58:	230f      	movs	r3, #15
 8002d5a:	18fb      	adds	r3, r7, r3
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002d60:	230f      	movs	r3, #15
 8002d62:	18fb      	adds	r3, r7, r3
 8002d64:	781b      	ldrb	r3, [r3, #0]
}
 8002d66:	0018      	movs	r0, r3
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	b004      	add	sp, #16
 8002d6c:	bd80      	pop	{r7, pc}

08002d6e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b082      	sub	sp, #8
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
 8002d76:	0008      	movs	r0, r1
 8002d78:	0011      	movs	r1, r2
 8002d7a:	1cbb      	adds	r3, r7, #2
 8002d7c:	1c02      	adds	r2, r0, #0
 8002d7e:	801a      	strh	r2, [r3, #0]
 8002d80:	1c7b      	adds	r3, r7, #1
 8002d82:	1c0a      	adds	r2, r1, #0
 8002d84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d86:	1c7b      	adds	r3, r7, #1
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d004      	beq.n	8002d98 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d8e:	1cbb      	adds	r3, r7, #2
 8002d90:	881a      	ldrh	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d96:	e003      	b.n	8002da0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d98:	1cbb      	adds	r3, r7, #2
 8002d9a:	881a      	ldrh	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002da0:	46c0      	nop			; (mov r8, r8)
 8002da2:	46bd      	mov	sp, r7
 8002da4:	b002      	add	sp, #8
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	000a      	movs	r2, r1
 8002db2:	1cfb      	adds	r3, r7, #3
 8002db4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d009      	beq.n	8002dd0 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8002dbc:	4b14      	ldr	r3, [pc, #80]	; (8002e10 <HAL_PWR_EnterSTOPMode+0x68>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2207      	movs	r2, #7
 8002dc2:	4393      	bics	r3, r2
 8002dc4:	001a      	movs	r2, r3
 8002dc6:	4b12      	ldr	r3, [pc, #72]	; (8002e10 <HAL_PWR_EnterSTOPMode+0x68>)
 8002dc8:	2101      	movs	r1, #1
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	601a      	str	r2, [r3, #0]
 8002dce:	e005      	b.n	8002ddc <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8002dd0:	4b0f      	ldr	r3, [pc, #60]	; (8002e10 <HAL_PWR_EnterSTOPMode+0x68>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	4b0e      	ldr	r3, [pc, #56]	; (8002e10 <HAL_PWR_EnterSTOPMode+0x68>)
 8002dd6:	2107      	movs	r1, #7
 8002dd8:	438a      	bics	r2, r1
 8002dda:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002ddc:	4b0d      	ldr	r3, [pc, #52]	; (8002e14 <HAL_PWR_EnterSTOPMode+0x6c>)
 8002dde:	691a      	ldr	r2, [r3, #16]
 8002de0:	4b0c      	ldr	r3, [pc, #48]	; (8002e14 <HAL_PWR_EnterSTOPMode+0x6c>)
 8002de2:	2104      	movs	r1, #4
 8002de4:	430a      	orrs	r2, r1
 8002de6:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8002de8:	1cfb      	adds	r3, r7, #3
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d101      	bne.n	8002df4 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002df0:	bf30      	wfi
 8002df2:	e002      	b.n	8002dfa <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002df4:	bf40      	sev
    __WFE();
 8002df6:	bf20      	wfe
    __WFE();
 8002df8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002dfa:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <HAL_PWR_EnterSTOPMode+0x6c>)
 8002dfc:	691a      	ldr	r2, [r3, #16]
 8002dfe:	4b05      	ldr	r3, [pc, #20]	; (8002e14 <HAL_PWR_EnterSTOPMode+0x6c>)
 8002e00:	2104      	movs	r1, #4
 8002e02:	438a      	bics	r2, r1
 8002e04:	611a      	str	r2, [r3, #16]
}
 8002e06:	46c0      	nop			; (mov r8, r8)
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	b002      	add	sp, #8
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	46c0      	nop			; (mov r8, r8)
 8002e10:	40007000 	.word	0x40007000
 8002e14:	e000ed00 	.word	0xe000ed00

08002e18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002e20:	4b19      	ldr	r3, [pc, #100]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a19      	ldr	r2, [pc, #100]	; (8002e8c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002e26:	4013      	ands	r3, r2
 8002e28:	0019      	movs	r1, r3
 8002e2a:	4b17      	ldr	r3, [pc, #92]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	2380      	movs	r3, #128	; 0x80
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d11f      	bne.n	8002e7c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002e3c:	4b14      	ldr	r3, [pc, #80]	; (8002e90 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	0013      	movs	r3, r2
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	189b      	adds	r3, r3, r2
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	4912      	ldr	r1, [pc, #72]	; (8002e94 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002e4a:	0018      	movs	r0, r3
 8002e4c:	f7fd f96c 	bl	8000128 <__udivsi3>
 8002e50:	0003      	movs	r3, r0
 8002e52:	3301      	adds	r3, #1
 8002e54:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e56:	e008      	b.n	8002e6a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d003      	beq.n	8002e66 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	3b01      	subs	r3, #1
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	e001      	b.n	8002e6a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e009      	b.n	8002e7e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e6a:	4b07      	ldr	r3, [pc, #28]	; (8002e88 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e6c:	695a      	ldr	r2, [r3, #20]
 8002e6e:	2380      	movs	r3, #128	; 0x80
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	401a      	ands	r2, r3
 8002e74:	2380      	movs	r3, #128	; 0x80
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d0ed      	beq.n	8002e58 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	0018      	movs	r0, r3
 8002e80:	46bd      	mov	sp, r7
 8002e82:	b004      	add	sp, #16
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	46c0      	nop			; (mov r8, r8)
 8002e88:	40007000 	.word	0x40007000
 8002e8c:	fffff9ff 	.word	0xfffff9ff
 8002e90:	20000000 	.word	0x20000000
 8002e94:	000f4240 	.word	0x000f4240

08002e98 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002e9c:	4b03      	ldr	r3, [pc, #12]	; (8002eac <LL_RCC_GetAPB1Prescaler+0x14>)
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	23e0      	movs	r3, #224	; 0xe0
 8002ea2:	01db      	lsls	r3, r3, #7
 8002ea4:	4013      	ands	r3, r2
}
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	40021000 	.word	0x40021000

08002eb0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d102      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	f000 fb50 	bl	8003564 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	4013      	ands	r3, r2
 8002ecc:	d100      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x20>
 8002ece:	e07c      	b.n	8002fca <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ed0:	4bc3      	ldr	r3, [pc, #780]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	2238      	movs	r2, #56	; 0x38
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002eda:	4bc1      	ldr	r3, [pc, #772]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	2203      	movs	r2, #3
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	2b10      	cmp	r3, #16
 8002ee8:	d102      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x40>
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	2b03      	cmp	r3, #3
 8002eee:	d002      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	2b08      	cmp	r3, #8
 8002ef4:	d10b      	bne.n	8002f0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef6:	4bba      	ldr	r3, [pc, #744]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	2380      	movs	r3, #128	; 0x80
 8002efc:	029b      	lsls	r3, r3, #10
 8002efe:	4013      	ands	r3, r2
 8002f00:	d062      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x118>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d15e      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e32a      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	2380      	movs	r3, #128	; 0x80
 8002f14:	025b      	lsls	r3, r3, #9
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d107      	bne.n	8002f2a <HAL_RCC_OscConfig+0x7a>
 8002f1a:	4bb1      	ldr	r3, [pc, #708]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	4bb0      	ldr	r3, [pc, #704]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f20:	2180      	movs	r1, #128	; 0x80
 8002f22:	0249      	lsls	r1, r1, #9
 8002f24:	430a      	orrs	r2, r1
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	e020      	b.n	8002f6c <HAL_RCC_OscConfig+0xbc>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	23a0      	movs	r3, #160	; 0xa0
 8002f30:	02db      	lsls	r3, r3, #11
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d10e      	bne.n	8002f54 <HAL_RCC_OscConfig+0xa4>
 8002f36:	4baa      	ldr	r3, [pc, #680]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	4ba9      	ldr	r3, [pc, #676]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f3c:	2180      	movs	r1, #128	; 0x80
 8002f3e:	02c9      	lsls	r1, r1, #11
 8002f40:	430a      	orrs	r2, r1
 8002f42:	601a      	str	r2, [r3, #0]
 8002f44:	4ba6      	ldr	r3, [pc, #664]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	4ba5      	ldr	r3, [pc, #660]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f4a:	2180      	movs	r1, #128	; 0x80
 8002f4c:	0249      	lsls	r1, r1, #9
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	e00b      	b.n	8002f6c <HAL_RCC_OscConfig+0xbc>
 8002f54:	4ba2      	ldr	r3, [pc, #648]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	4ba1      	ldr	r3, [pc, #644]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f5a:	49a2      	ldr	r1, [pc, #648]	; (80031e4 <HAL_RCC_OscConfig+0x334>)
 8002f5c:	400a      	ands	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	4b9f      	ldr	r3, [pc, #636]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	4b9e      	ldr	r3, [pc, #632]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f66:	49a0      	ldr	r1, [pc, #640]	; (80031e8 <HAL_RCC_OscConfig+0x338>)
 8002f68:	400a      	ands	r2, r1
 8002f6a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d014      	beq.n	8002f9e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f74:	f7ff fc6c 	bl	8002850 <HAL_GetTick>
 8002f78:	0003      	movs	r3, r0
 8002f7a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f7c:	e008      	b.n	8002f90 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f7e:	f7ff fc67 	bl	8002850 <HAL_GetTick>
 8002f82:	0002      	movs	r2, r0
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	2b64      	cmp	r3, #100	; 0x64
 8002f8a:	d901      	bls.n	8002f90 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e2e9      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f90:	4b93      	ldr	r3, [pc, #588]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	2380      	movs	r3, #128	; 0x80
 8002f96:	029b      	lsls	r3, r3, #10
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d0f0      	beq.n	8002f7e <HAL_RCC_OscConfig+0xce>
 8002f9c:	e015      	b.n	8002fca <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9e:	f7ff fc57 	bl	8002850 <HAL_GetTick>
 8002fa2:	0003      	movs	r3, r0
 8002fa4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa8:	f7ff fc52 	bl	8002850 <HAL_GetTick>
 8002fac:	0002      	movs	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	; 0x64
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e2d4      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fba:	4b89      	ldr	r3, [pc, #548]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	2380      	movs	r3, #128	; 0x80
 8002fc0:	029b      	lsls	r3, r3, #10
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d1f0      	bne.n	8002fa8 <HAL_RCC_OscConfig+0xf8>
 8002fc6:	e000      	b.n	8002fca <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2202      	movs	r2, #2
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	d100      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x126>
 8002fd4:	e099      	b.n	800310a <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fd6:	4b82      	ldr	r3, [pc, #520]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2238      	movs	r2, #56	; 0x38
 8002fdc:	4013      	ands	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fe0:	4b7f      	ldr	r3, [pc, #508]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	2203      	movs	r2, #3
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	2b10      	cmp	r3, #16
 8002fee:	d102      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x146>
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d002      	beq.n	8002ffc <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d135      	bne.n	8003068 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ffc:	4b78      	ldr	r3, [pc, #480]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	2380      	movs	r3, #128	; 0x80
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	4013      	ands	r3, r2
 8003006:	d005      	beq.n	8003014 <HAL_RCC_OscConfig+0x164>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e2a7      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003014:	4b72      	ldr	r3, [pc, #456]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	4a74      	ldr	r2, [pc, #464]	; (80031ec <HAL_RCC_OscConfig+0x33c>)
 800301a:	4013      	ands	r3, r2
 800301c:	0019      	movs	r1, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	021a      	lsls	r2, r3, #8
 8003024:	4b6e      	ldr	r3, [pc, #440]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003026:	430a      	orrs	r2, r1
 8003028:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d112      	bne.n	8003056 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003030:	4b6b      	ldr	r3, [pc, #428]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a6e      	ldr	r2, [pc, #440]	; (80031f0 <HAL_RCC_OscConfig+0x340>)
 8003036:	4013      	ands	r3, r2
 8003038:	0019      	movs	r1, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	691a      	ldr	r2, [r3, #16]
 800303e:	4b68      	ldr	r3, [pc, #416]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003040:	430a      	orrs	r2, r1
 8003042:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003044:	4b66      	ldr	r3, [pc, #408]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	0adb      	lsrs	r3, r3, #11
 800304a:	2207      	movs	r2, #7
 800304c:	4013      	ands	r3, r2
 800304e:	4a69      	ldr	r2, [pc, #420]	; (80031f4 <HAL_RCC_OscConfig+0x344>)
 8003050:	40da      	lsrs	r2, r3
 8003052:	4b69      	ldr	r3, [pc, #420]	; (80031f8 <HAL_RCC_OscConfig+0x348>)
 8003054:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003056:	4b69      	ldr	r3, [pc, #420]	; (80031fc <HAL_RCC_OscConfig+0x34c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	0018      	movs	r0, r3
 800305c:	f7ff fb9c 	bl	8002798 <HAL_InitTick>
 8003060:	1e03      	subs	r3, r0, #0
 8003062:	d051      	beq.n	8003108 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e27d      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d030      	beq.n	80030d2 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003070:	4b5b      	ldr	r3, [pc, #364]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a5e      	ldr	r2, [pc, #376]	; (80031f0 <HAL_RCC_OscConfig+0x340>)
 8003076:	4013      	ands	r3, r2
 8003078:	0019      	movs	r1, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	691a      	ldr	r2, [r3, #16]
 800307e:	4b58      	ldr	r3, [pc, #352]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003080:	430a      	orrs	r2, r1
 8003082:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003084:	4b56      	ldr	r3, [pc, #344]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	4b55      	ldr	r3, [pc, #340]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 800308a:	2180      	movs	r1, #128	; 0x80
 800308c:	0049      	lsls	r1, r1, #1
 800308e:	430a      	orrs	r2, r1
 8003090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003092:	f7ff fbdd 	bl	8002850 <HAL_GetTick>
 8003096:	0003      	movs	r3, r0
 8003098:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800309c:	f7ff fbd8 	bl	8002850 <HAL_GetTick>
 80030a0:	0002      	movs	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e25a      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030ae:	4b4c      	ldr	r3, [pc, #304]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	2380      	movs	r3, #128	; 0x80
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	4013      	ands	r3, r2
 80030b8:	d0f0      	beq.n	800309c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ba:	4b49      	ldr	r3, [pc, #292]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4a4b      	ldr	r2, [pc, #300]	; (80031ec <HAL_RCC_OscConfig+0x33c>)
 80030c0:	4013      	ands	r3, r2
 80030c2:	0019      	movs	r1, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	695b      	ldr	r3, [r3, #20]
 80030c8:	021a      	lsls	r2, r3, #8
 80030ca:	4b45      	ldr	r3, [pc, #276]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 80030cc:	430a      	orrs	r2, r1
 80030ce:	605a      	str	r2, [r3, #4]
 80030d0:	e01b      	b.n	800310a <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80030d2:	4b43      	ldr	r3, [pc, #268]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	4b42      	ldr	r3, [pc, #264]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 80030d8:	4949      	ldr	r1, [pc, #292]	; (8003200 <HAL_RCC_OscConfig+0x350>)
 80030da:	400a      	ands	r2, r1
 80030dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030de:	f7ff fbb7 	bl	8002850 <HAL_GetTick>
 80030e2:	0003      	movs	r3, r0
 80030e4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e8:	f7ff fbb2 	bl	8002850 <HAL_GetTick>
 80030ec:	0002      	movs	r2, r0
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e234      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030fa:	4b39      	ldr	r3, [pc, #228]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	2380      	movs	r3, #128	; 0x80
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	4013      	ands	r3, r2
 8003104:	d1f0      	bne.n	80030e8 <HAL_RCC_OscConfig+0x238>
 8003106:	e000      	b.n	800310a <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003108:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2208      	movs	r2, #8
 8003110:	4013      	ands	r3, r2
 8003112:	d047      	beq.n	80031a4 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003114:	4b32      	ldr	r3, [pc, #200]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	2238      	movs	r2, #56	; 0x38
 800311a:	4013      	ands	r3, r2
 800311c:	2b18      	cmp	r3, #24
 800311e:	d10a      	bne.n	8003136 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003120:	4b2f      	ldr	r3, [pc, #188]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003124:	2202      	movs	r2, #2
 8003126:	4013      	ands	r3, r2
 8003128:	d03c      	beq.n	80031a4 <HAL_RCC_OscConfig+0x2f4>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d138      	bne.n	80031a4 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e216      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d019      	beq.n	8003172 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800313e:	4b28      	ldr	r3, [pc, #160]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003140:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003142:	4b27      	ldr	r3, [pc, #156]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003144:	2101      	movs	r1, #1
 8003146:	430a      	orrs	r2, r1
 8003148:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314a:	f7ff fb81 	bl	8002850 <HAL_GetTick>
 800314e:	0003      	movs	r3, r0
 8003150:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003152:	e008      	b.n	8003166 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003154:	f7ff fb7c 	bl	8002850 <HAL_GetTick>
 8003158:	0002      	movs	r2, r0
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d901      	bls.n	8003166 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e1fe      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003166:	4b1e      	ldr	r3, [pc, #120]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003168:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800316a:	2202      	movs	r2, #2
 800316c:	4013      	ands	r3, r2
 800316e:	d0f1      	beq.n	8003154 <HAL_RCC_OscConfig+0x2a4>
 8003170:	e018      	b.n	80031a4 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003172:	4b1b      	ldr	r3, [pc, #108]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003174:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003176:	4b1a      	ldr	r3, [pc, #104]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 8003178:	2101      	movs	r1, #1
 800317a:	438a      	bics	r2, r1
 800317c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317e:	f7ff fb67 	bl	8002850 <HAL_GetTick>
 8003182:	0003      	movs	r3, r0
 8003184:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003188:	f7ff fb62 	bl	8002850 <HAL_GetTick>
 800318c:	0002      	movs	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e1e4      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800319a:	4b11      	ldr	r3, [pc, #68]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 800319c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800319e:	2202      	movs	r2, #2
 80031a0:	4013      	ands	r3, r2
 80031a2:	d1f1      	bne.n	8003188 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2204      	movs	r2, #4
 80031aa:	4013      	ands	r3, r2
 80031ac:	d100      	bne.n	80031b0 <HAL_RCC_OscConfig+0x300>
 80031ae:	e0c7      	b.n	8003340 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031b0:	231f      	movs	r3, #31
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	2200      	movs	r2, #0
 80031b6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80031b8:	4b09      	ldr	r3, [pc, #36]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	2238      	movs	r2, #56	; 0x38
 80031be:	4013      	ands	r3, r2
 80031c0:	2b20      	cmp	r3, #32
 80031c2:	d11f      	bne.n	8003204 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80031c4:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <HAL_RCC_OscConfig+0x330>)
 80031c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c8:	2202      	movs	r2, #2
 80031ca:	4013      	ands	r3, r2
 80031cc:	d100      	bne.n	80031d0 <HAL_RCC_OscConfig+0x320>
 80031ce:	e0b7      	b.n	8003340 <HAL_RCC_OscConfig+0x490>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d000      	beq.n	80031da <HAL_RCC_OscConfig+0x32a>
 80031d8:	e0b2      	b.n	8003340 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e1c2      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
 80031de:	46c0      	nop			; (mov r8, r8)
 80031e0:	40021000 	.word	0x40021000
 80031e4:	fffeffff 	.word	0xfffeffff
 80031e8:	fffbffff 	.word	0xfffbffff
 80031ec:	ffff80ff 	.word	0xffff80ff
 80031f0:	ffffc7ff 	.word	0xffffc7ff
 80031f4:	00f42400 	.word	0x00f42400
 80031f8:	20000000 	.word	0x20000000
 80031fc:	20000004 	.word	0x20000004
 8003200:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003204:	4bb5      	ldr	r3, [pc, #724]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003206:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003208:	2380      	movs	r3, #128	; 0x80
 800320a:	055b      	lsls	r3, r3, #21
 800320c:	4013      	ands	r3, r2
 800320e:	d101      	bne.n	8003214 <HAL_RCC_OscConfig+0x364>
 8003210:	2301      	movs	r3, #1
 8003212:	e000      	b.n	8003216 <HAL_RCC_OscConfig+0x366>
 8003214:	2300      	movs	r3, #0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d011      	beq.n	800323e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800321a:	4bb0      	ldr	r3, [pc, #704]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800321c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800321e:	4baf      	ldr	r3, [pc, #700]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003220:	2180      	movs	r1, #128	; 0x80
 8003222:	0549      	lsls	r1, r1, #21
 8003224:	430a      	orrs	r2, r1
 8003226:	63da      	str	r2, [r3, #60]	; 0x3c
 8003228:	4bac      	ldr	r3, [pc, #688]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800322a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800322c:	2380      	movs	r3, #128	; 0x80
 800322e:	055b      	lsls	r3, r3, #21
 8003230:	4013      	ands	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003236:	231f      	movs	r3, #31
 8003238:	18fb      	adds	r3, r7, r3
 800323a:	2201      	movs	r2, #1
 800323c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800323e:	4ba8      	ldr	r3, [pc, #672]	; (80034e0 <HAL_RCC_OscConfig+0x630>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	2380      	movs	r3, #128	; 0x80
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	4013      	ands	r3, r2
 8003248:	d11a      	bne.n	8003280 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800324a:	4ba5      	ldr	r3, [pc, #660]	; (80034e0 <HAL_RCC_OscConfig+0x630>)
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	4ba4      	ldr	r3, [pc, #656]	; (80034e0 <HAL_RCC_OscConfig+0x630>)
 8003250:	2180      	movs	r1, #128	; 0x80
 8003252:	0049      	lsls	r1, r1, #1
 8003254:	430a      	orrs	r2, r1
 8003256:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003258:	f7ff fafa 	bl	8002850 <HAL_GetTick>
 800325c:	0003      	movs	r3, r0
 800325e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003260:	e008      	b.n	8003274 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003262:	f7ff faf5 	bl	8002850 <HAL_GetTick>
 8003266:	0002      	movs	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d901      	bls.n	8003274 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e177      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003274:	4b9a      	ldr	r3, [pc, #616]	; (80034e0 <HAL_RCC_OscConfig+0x630>)
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	2380      	movs	r3, #128	; 0x80
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	4013      	ands	r3, r2
 800327e:	d0f0      	beq.n	8003262 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d106      	bne.n	8003296 <HAL_RCC_OscConfig+0x3e6>
 8003288:	4b94      	ldr	r3, [pc, #592]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800328a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800328c:	4b93      	ldr	r3, [pc, #588]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800328e:	2101      	movs	r1, #1
 8003290:	430a      	orrs	r2, r1
 8003292:	65da      	str	r2, [r3, #92]	; 0x5c
 8003294:	e01c      	b.n	80032d0 <HAL_RCC_OscConfig+0x420>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	2b05      	cmp	r3, #5
 800329c:	d10c      	bne.n	80032b8 <HAL_RCC_OscConfig+0x408>
 800329e:	4b8f      	ldr	r3, [pc, #572]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80032a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80032a2:	4b8e      	ldr	r3, [pc, #568]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80032a4:	2104      	movs	r1, #4
 80032a6:	430a      	orrs	r2, r1
 80032a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80032aa:	4b8c      	ldr	r3, [pc, #560]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80032ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80032ae:	4b8b      	ldr	r3, [pc, #556]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80032b0:	2101      	movs	r1, #1
 80032b2:	430a      	orrs	r2, r1
 80032b4:	65da      	str	r2, [r3, #92]	; 0x5c
 80032b6:	e00b      	b.n	80032d0 <HAL_RCC_OscConfig+0x420>
 80032b8:	4b88      	ldr	r3, [pc, #544]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80032ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80032bc:	4b87      	ldr	r3, [pc, #540]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80032be:	2101      	movs	r1, #1
 80032c0:	438a      	bics	r2, r1
 80032c2:	65da      	str	r2, [r3, #92]	; 0x5c
 80032c4:	4b85      	ldr	r3, [pc, #532]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80032c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80032c8:	4b84      	ldr	r3, [pc, #528]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80032ca:	2104      	movs	r1, #4
 80032cc:	438a      	bics	r2, r1
 80032ce:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d014      	beq.n	8003302 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d8:	f7ff faba 	bl	8002850 <HAL_GetTick>
 80032dc:	0003      	movs	r3, r0
 80032de:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032e0:	e009      	b.n	80032f6 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032e2:	f7ff fab5 	bl	8002850 <HAL_GetTick>
 80032e6:	0002      	movs	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	4a7d      	ldr	r2, [pc, #500]	; (80034e4 <HAL_RCC_OscConfig+0x634>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e136      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032f6:	4b79      	ldr	r3, [pc, #484]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80032f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fa:	2202      	movs	r2, #2
 80032fc:	4013      	ands	r3, r2
 80032fe:	d0f0      	beq.n	80032e2 <HAL_RCC_OscConfig+0x432>
 8003300:	e013      	b.n	800332a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003302:	f7ff faa5 	bl	8002850 <HAL_GetTick>
 8003306:	0003      	movs	r3, r0
 8003308:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800330a:	e009      	b.n	8003320 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800330c:	f7ff faa0 	bl	8002850 <HAL_GetTick>
 8003310:	0002      	movs	r2, r0
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	4a73      	ldr	r2, [pc, #460]	; (80034e4 <HAL_RCC_OscConfig+0x634>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e121      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003320:	4b6e      	ldr	r3, [pc, #440]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003324:	2202      	movs	r2, #2
 8003326:	4013      	ands	r3, r2
 8003328:	d1f0      	bne.n	800330c <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800332a:	231f      	movs	r3, #31
 800332c:	18fb      	adds	r3, r7, r3
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d105      	bne.n	8003340 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003334:	4b69      	ldr	r3, [pc, #420]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003336:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003338:	4b68      	ldr	r3, [pc, #416]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800333a:	496b      	ldr	r1, [pc, #428]	; (80034e8 <HAL_RCC_OscConfig+0x638>)
 800333c:	400a      	ands	r2, r1
 800333e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2220      	movs	r2, #32
 8003346:	4013      	ands	r3, r2
 8003348:	d039      	beq.n	80033be <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d01b      	beq.n	800338a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003352:	4b62      	ldr	r3, [pc, #392]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	4b61      	ldr	r3, [pc, #388]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003358:	2180      	movs	r1, #128	; 0x80
 800335a:	03c9      	lsls	r1, r1, #15
 800335c:	430a      	orrs	r2, r1
 800335e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003360:	f7ff fa76 	bl	8002850 <HAL_GetTick>
 8003364:	0003      	movs	r3, r0
 8003366:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003368:	e008      	b.n	800337c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800336a:	f7ff fa71 	bl	8002850 <HAL_GetTick>
 800336e:	0002      	movs	r2, r0
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	2b02      	cmp	r3, #2
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e0f3      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800337c:	4b57      	ldr	r3, [pc, #348]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	2380      	movs	r3, #128	; 0x80
 8003382:	041b      	lsls	r3, r3, #16
 8003384:	4013      	ands	r3, r2
 8003386:	d0f0      	beq.n	800336a <HAL_RCC_OscConfig+0x4ba>
 8003388:	e019      	b.n	80033be <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800338a:	4b54      	ldr	r3, [pc, #336]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	4b53      	ldr	r3, [pc, #332]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003390:	4956      	ldr	r1, [pc, #344]	; (80034ec <HAL_RCC_OscConfig+0x63c>)
 8003392:	400a      	ands	r2, r1
 8003394:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003396:	f7ff fa5b 	bl	8002850 <HAL_GetTick>
 800339a:	0003      	movs	r3, r0
 800339c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800339e:	e008      	b.n	80033b2 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033a0:	f7ff fa56 	bl	8002850 <HAL_GetTick>
 80033a4:	0002      	movs	r2, r0
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e0d8      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80033b2:	4b4a      	ldr	r3, [pc, #296]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	2380      	movs	r3, #128	; 0x80
 80033b8:	041b      	lsls	r3, r3, #16
 80033ba:	4013      	ands	r3, r2
 80033bc:	d1f0      	bne.n	80033a0 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a1b      	ldr	r3, [r3, #32]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d100      	bne.n	80033c8 <HAL_RCC_OscConfig+0x518>
 80033c6:	e0cc      	b.n	8003562 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033c8:	4b44      	ldr	r3, [pc, #272]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	2238      	movs	r2, #56	; 0x38
 80033ce:	4013      	ands	r3, r2
 80033d0:	2b10      	cmp	r3, #16
 80033d2:	d100      	bne.n	80033d6 <HAL_RCC_OscConfig+0x526>
 80033d4:	e07b      	b.n	80034ce <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d156      	bne.n	800348c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033de:	4b3f      	ldr	r3, [pc, #252]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	4b3e      	ldr	r3, [pc, #248]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80033e4:	4942      	ldr	r1, [pc, #264]	; (80034f0 <HAL_RCC_OscConfig+0x640>)
 80033e6:	400a      	ands	r2, r1
 80033e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ea:	f7ff fa31 	bl	8002850 <HAL_GetTick>
 80033ee:	0003      	movs	r3, r0
 80033f0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f4:	f7ff fa2c 	bl	8002850 <HAL_GetTick>
 80033f8:	0002      	movs	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e0ae      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003406:	4b35      	ldr	r3, [pc, #212]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	2380      	movs	r3, #128	; 0x80
 800340c:	049b      	lsls	r3, r3, #18
 800340e:	4013      	ands	r3, r2
 8003410:	d1f0      	bne.n	80033f4 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003412:	4b32      	ldr	r3, [pc, #200]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	4a37      	ldr	r2, [pc, #220]	; (80034f4 <HAL_RCC_OscConfig+0x644>)
 8003418:	4013      	ands	r3, r2
 800341a:	0019      	movs	r1, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003424:	431a      	orrs	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342a:	021b      	lsls	r3, r3, #8
 800342c:	431a      	orrs	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003438:	431a      	orrs	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800343e:	431a      	orrs	r2, r3
 8003440:	4b26      	ldr	r3, [pc, #152]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003442:	430a      	orrs	r2, r1
 8003444:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003446:	4b25      	ldr	r3, [pc, #148]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	4b24      	ldr	r3, [pc, #144]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800344c:	2180      	movs	r1, #128	; 0x80
 800344e:	0449      	lsls	r1, r1, #17
 8003450:	430a      	orrs	r2, r1
 8003452:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003454:	4b21      	ldr	r3, [pc, #132]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	4b20      	ldr	r3, [pc, #128]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800345a:	2180      	movs	r1, #128	; 0x80
 800345c:	0549      	lsls	r1, r1, #21
 800345e:	430a      	orrs	r2, r1
 8003460:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003462:	f7ff f9f5 	bl	8002850 <HAL_GetTick>
 8003466:	0003      	movs	r3, r0
 8003468:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346c:	f7ff f9f0 	bl	8002850 <HAL_GetTick>
 8003470:	0002      	movs	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e072      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800347e:	4b17      	ldr	r3, [pc, #92]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	2380      	movs	r3, #128	; 0x80
 8003484:	049b      	lsls	r3, r3, #18
 8003486:	4013      	ands	r3, r2
 8003488:	d0f0      	beq.n	800346c <HAL_RCC_OscConfig+0x5bc>
 800348a:	e06a      	b.n	8003562 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800348c:	4b13      	ldr	r3, [pc, #76]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	4b12      	ldr	r3, [pc, #72]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 8003492:	4917      	ldr	r1, [pc, #92]	; (80034f0 <HAL_RCC_OscConfig+0x640>)
 8003494:	400a      	ands	r2, r1
 8003496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003498:	f7ff f9da 	bl	8002850 <HAL_GetTick>
 800349c:	0003      	movs	r3, r0
 800349e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a2:	f7ff f9d5 	bl	8002850 <HAL_GetTick>
 80034a6:	0002      	movs	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e057      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034b4:	4b09      	ldr	r3, [pc, #36]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	2380      	movs	r3, #128	; 0x80
 80034ba:	049b      	lsls	r3, r3, #18
 80034bc:	4013      	ands	r3, r2
 80034be:	d1f0      	bne.n	80034a2 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80034c0:	4b06      	ldr	r3, [pc, #24]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80034c2:	68da      	ldr	r2, [r3, #12]
 80034c4:	4b05      	ldr	r3, [pc, #20]	; (80034dc <HAL_RCC_OscConfig+0x62c>)
 80034c6:	490c      	ldr	r1, [pc, #48]	; (80034f8 <HAL_RCC_OscConfig+0x648>)
 80034c8:	400a      	ands	r2, r1
 80034ca:	60da      	str	r2, [r3, #12]
 80034cc:	e049      	b.n	8003562 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d112      	bne.n	80034fc <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e044      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	40021000 	.word	0x40021000
 80034e0:	40007000 	.word	0x40007000
 80034e4:	00001388 	.word	0x00001388
 80034e8:	efffffff 	.word	0xefffffff
 80034ec:	ffbfffff 	.word	0xffbfffff
 80034f0:	feffffff 	.word	0xfeffffff
 80034f4:	11c1808c 	.word	0x11c1808c
 80034f8:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80034fc:	4b1b      	ldr	r3, [pc, #108]	; (800356c <HAL_RCC_OscConfig+0x6bc>)
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2203      	movs	r2, #3
 8003506:	401a      	ands	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	429a      	cmp	r2, r3
 800350e:	d126      	bne.n	800355e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	2270      	movs	r2, #112	; 0x70
 8003514:	401a      	ands	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800351a:	429a      	cmp	r2, r3
 800351c:	d11f      	bne.n	800355e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	23fe      	movs	r3, #254	; 0xfe
 8003522:	01db      	lsls	r3, r3, #7
 8003524:	401a      	ands	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800352a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800352c:	429a      	cmp	r2, r3
 800352e:	d116      	bne.n	800355e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	23f8      	movs	r3, #248	; 0xf8
 8003534:	039b      	lsls	r3, r3, #14
 8003536:	401a      	ands	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800353c:	429a      	cmp	r2, r3
 800353e:	d10e      	bne.n	800355e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	23e0      	movs	r3, #224	; 0xe0
 8003544:	051b      	lsls	r3, r3, #20
 8003546:	401a      	ands	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800354c:	429a      	cmp	r2, r3
 800354e:	d106      	bne.n	800355e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	0f5b      	lsrs	r3, r3, #29
 8003554:	075a      	lsls	r2, r3, #29
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800355a:	429a      	cmp	r2, r3
 800355c:	d001      	beq.n	8003562 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e000      	b.n	8003564 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	0018      	movs	r0, r3
 8003566:	46bd      	mov	sp, r7
 8003568:	b008      	add	sp, #32
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40021000 	.word	0x40021000

08003570 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e0e9      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003584:	4b76      	ldr	r3, [pc, #472]	; (8003760 <HAL_RCC_ClockConfig+0x1f0>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2207      	movs	r2, #7
 800358a:	4013      	ands	r3, r2
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	429a      	cmp	r2, r3
 8003590:	d91e      	bls.n	80035d0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003592:	4b73      	ldr	r3, [pc, #460]	; (8003760 <HAL_RCC_ClockConfig+0x1f0>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2207      	movs	r2, #7
 8003598:	4393      	bics	r3, r2
 800359a:	0019      	movs	r1, r3
 800359c:	4b70      	ldr	r3, [pc, #448]	; (8003760 <HAL_RCC_ClockConfig+0x1f0>)
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	430a      	orrs	r2, r1
 80035a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035a4:	f7ff f954 	bl	8002850 <HAL_GetTick>
 80035a8:	0003      	movs	r3, r0
 80035aa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035ac:	e009      	b.n	80035c2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ae:	f7ff f94f 	bl	8002850 <HAL_GetTick>
 80035b2:	0002      	movs	r2, r0
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	4a6a      	ldr	r2, [pc, #424]	; (8003764 <HAL_RCC_ClockConfig+0x1f4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e0ca      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035c2:	4b67      	ldr	r3, [pc, #412]	; (8003760 <HAL_RCC_ClockConfig+0x1f0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2207      	movs	r2, #7
 80035c8:	4013      	ands	r3, r2
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d1ee      	bne.n	80035ae <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2202      	movs	r2, #2
 80035d6:	4013      	ands	r3, r2
 80035d8:	d015      	beq.n	8003606 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2204      	movs	r2, #4
 80035e0:	4013      	ands	r3, r2
 80035e2:	d006      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80035e4:	4b60      	ldr	r3, [pc, #384]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	4b5f      	ldr	r3, [pc, #380]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 80035ea:	21e0      	movs	r1, #224	; 0xe0
 80035ec:	01c9      	lsls	r1, r1, #7
 80035ee:	430a      	orrs	r2, r1
 80035f0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035f2:	4b5d      	ldr	r3, [pc, #372]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	4a5d      	ldr	r2, [pc, #372]	; (800376c <HAL_RCC_ClockConfig+0x1fc>)
 80035f8:	4013      	ands	r3, r2
 80035fa:	0019      	movs	r1, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	4b59      	ldr	r3, [pc, #356]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 8003602:	430a      	orrs	r2, r1
 8003604:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2201      	movs	r2, #1
 800360c:	4013      	ands	r3, r2
 800360e:	d057      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d107      	bne.n	8003628 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003618:	4b53      	ldr	r3, [pc, #332]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	2380      	movs	r3, #128	; 0x80
 800361e:	029b      	lsls	r3, r3, #10
 8003620:	4013      	ands	r3, r2
 8003622:	d12b      	bne.n	800367c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e097      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	2b02      	cmp	r3, #2
 800362e:	d107      	bne.n	8003640 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003630:	4b4d      	ldr	r3, [pc, #308]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	2380      	movs	r3, #128	; 0x80
 8003636:	049b      	lsls	r3, r3, #18
 8003638:	4013      	ands	r3, r2
 800363a:	d11f      	bne.n	800367c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e08b      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d107      	bne.n	8003658 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003648:	4b47      	ldr	r3, [pc, #284]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	2380      	movs	r3, #128	; 0x80
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	4013      	ands	r3, r2
 8003652:	d113      	bne.n	800367c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e07f      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	2b03      	cmp	r3, #3
 800365e:	d106      	bne.n	800366e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003660:	4b41      	ldr	r3, [pc, #260]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 8003662:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003664:	2202      	movs	r2, #2
 8003666:	4013      	ands	r3, r2
 8003668:	d108      	bne.n	800367c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e074      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800366e:	4b3e      	ldr	r3, [pc, #248]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 8003670:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003672:	2202      	movs	r2, #2
 8003674:	4013      	ands	r3, r2
 8003676:	d101      	bne.n	800367c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e06d      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800367c:	4b3a      	ldr	r3, [pc, #232]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	2207      	movs	r2, #7
 8003682:	4393      	bics	r3, r2
 8003684:	0019      	movs	r1, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	4b37      	ldr	r3, [pc, #220]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 800368c:	430a      	orrs	r2, r1
 800368e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003690:	f7ff f8de 	bl	8002850 <HAL_GetTick>
 8003694:	0003      	movs	r3, r0
 8003696:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003698:	e009      	b.n	80036ae <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800369a:	f7ff f8d9 	bl	8002850 <HAL_GetTick>
 800369e:	0002      	movs	r2, r0
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	4a2f      	ldr	r2, [pc, #188]	; (8003764 <HAL_RCC_ClockConfig+0x1f4>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e054      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ae:	4b2e      	ldr	r3, [pc, #184]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2238      	movs	r2, #56	; 0x38
 80036b4:	401a      	ands	r2, r3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	429a      	cmp	r2, r3
 80036be:	d1ec      	bne.n	800369a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036c0:	4b27      	ldr	r3, [pc, #156]	; (8003760 <HAL_RCC_ClockConfig+0x1f0>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2207      	movs	r2, #7
 80036c6:	4013      	ands	r3, r2
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d21e      	bcs.n	800370c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ce:	4b24      	ldr	r3, [pc, #144]	; (8003760 <HAL_RCC_ClockConfig+0x1f0>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2207      	movs	r2, #7
 80036d4:	4393      	bics	r3, r2
 80036d6:	0019      	movs	r1, r3
 80036d8:	4b21      	ldr	r3, [pc, #132]	; (8003760 <HAL_RCC_ClockConfig+0x1f0>)
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80036e0:	f7ff f8b6 	bl	8002850 <HAL_GetTick>
 80036e4:	0003      	movs	r3, r0
 80036e6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036e8:	e009      	b.n	80036fe <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ea:	f7ff f8b1 	bl	8002850 <HAL_GetTick>
 80036ee:	0002      	movs	r2, r0
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	4a1b      	ldr	r2, [pc, #108]	; (8003764 <HAL_RCC_ClockConfig+0x1f4>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e02c      	b.n	8003758 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036fe:	4b18      	ldr	r3, [pc, #96]	; (8003760 <HAL_RCC_ClockConfig+0x1f0>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2207      	movs	r2, #7
 8003704:	4013      	ands	r3, r2
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	429a      	cmp	r2, r3
 800370a:	d1ee      	bne.n	80036ea <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2204      	movs	r2, #4
 8003712:	4013      	ands	r3, r2
 8003714:	d009      	beq.n	800372a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003716:	4b14      	ldr	r3, [pc, #80]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	4a15      	ldr	r2, [pc, #84]	; (8003770 <HAL_RCC_ClockConfig+0x200>)
 800371c:	4013      	ands	r3, r2
 800371e:	0019      	movs	r1, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68da      	ldr	r2, [r3, #12]
 8003724:	4b10      	ldr	r3, [pc, #64]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 8003726:	430a      	orrs	r2, r1
 8003728:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800372a:	f000 f829 	bl	8003780 <HAL_RCC_GetSysClockFreq>
 800372e:	0001      	movs	r1, r0
 8003730:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <HAL_RCC_ClockConfig+0x1f8>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	0a1b      	lsrs	r3, r3, #8
 8003736:	220f      	movs	r2, #15
 8003738:	401a      	ands	r2, r3
 800373a:	4b0e      	ldr	r3, [pc, #56]	; (8003774 <HAL_RCC_ClockConfig+0x204>)
 800373c:	0092      	lsls	r2, r2, #2
 800373e:	58d3      	ldr	r3, [r2, r3]
 8003740:	221f      	movs	r2, #31
 8003742:	4013      	ands	r3, r2
 8003744:	000a      	movs	r2, r1
 8003746:	40da      	lsrs	r2, r3
 8003748:	4b0b      	ldr	r3, [pc, #44]	; (8003778 <HAL_RCC_ClockConfig+0x208>)
 800374a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800374c:	4b0b      	ldr	r3, [pc, #44]	; (800377c <HAL_RCC_ClockConfig+0x20c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	0018      	movs	r0, r3
 8003752:	f7ff f821 	bl	8002798 <HAL_InitTick>
 8003756:	0003      	movs	r3, r0
}
 8003758:	0018      	movs	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	b004      	add	sp, #16
 800375e:	bd80      	pop	{r7, pc}
 8003760:	40022000 	.word	0x40022000
 8003764:	00001388 	.word	0x00001388
 8003768:	40021000 	.word	0x40021000
 800376c:	fffff0ff 	.word	0xfffff0ff
 8003770:	ffff8fff 	.word	0xffff8fff
 8003774:	08007ec8 	.word	0x08007ec8
 8003778:	20000000 	.word	0x20000000
 800377c:	20000004 	.word	0x20000004

08003780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003786:	4b3c      	ldr	r3, [pc, #240]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	2238      	movs	r2, #56	; 0x38
 800378c:	4013      	ands	r3, r2
 800378e:	d10f      	bne.n	80037b0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003790:	4b39      	ldr	r3, [pc, #228]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	0adb      	lsrs	r3, r3, #11
 8003796:	2207      	movs	r2, #7
 8003798:	4013      	ands	r3, r2
 800379a:	2201      	movs	r2, #1
 800379c:	409a      	lsls	r2, r3
 800379e:	0013      	movs	r3, r2
 80037a0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80037a2:	6839      	ldr	r1, [r7, #0]
 80037a4:	4835      	ldr	r0, [pc, #212]	; (800387c <HAL_RCC_GetSysClockFreq+0xfc>)
 80037a6:	f7fc fcbf 	bl	8000128 <__udivsi3>
 80037aa:	0003      	movs	r3, r0
 80037ac:	613b      	str	r3, [r7, #16]
 80037ae:	e05d      	b.n	800386c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037b0:	4b31      	ldr	r3, [pc, #196]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	2238      	movs	r2, #56	; 0x38
 80037b6:	4013      	ands	r3, r2
 80037b8:	2b08      	cmp	r3, #8
 80037ba:	d102      	bne.n	80037c2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037bc:	4b30      	ldr	r3, [pc, #192]	; (8003880 <HAL_RCC_GetSysClockFreq+0x100>)
 80037be:	613b      	str	r3, [r7, #16]
 80037c0:	e054      	b.n	800386c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037c2:	4b2d      	ldr	r3, [pc, #180]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	2238      	movs	r2, #56	; 0x38
 80037c8:	4013      	ands	r3, r2
 80037ca:	2b10      	cmp	r3, #16
 80037cc:	d138      	bne.n	8003840 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80037ce:	4b2a      	ldr	r3, [pc, #168]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	2203      	movs	r2, #3
 80037d4:	4013      	ands	r3, r2
 80037d6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037d8:	4b27      	ldr	r3, [pc, #156]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	091b      	lsrs	r3, r3, #4
 80037de:	2207      	movs	r2, #7
 80037e0:	4013      	ands	r3, r2
 80037e2:	3301      	adds	r3, #1
 80037e4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2b03      	cmp	r3, #3
 80037ea:	d10d      	bne.n	8003808 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	4824      	ldr	r0, [pc, #144]	; (8003880 <HAL_RCC_GetSysClockFreq+0x100>)
 80037f0:	f7fc fc9a 	bl	8000128 <__udivsi3>
 80037f4:	0003      	movs	r3, r0
 80037f6:	0019      	movs	r1, r3
 80037f8:	4b1f      	ldr	r3, [pc, #124]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	0a1b      	lsrs	r3, r3, #8
 80037fe:	227f      	movs	r2, #127	; 0x7f
 8003800:	4013      	ands	r3, r2
 8003802:	434b      	muls	r3, r1
 8003804:	617b      	str	r3, [r7, #20]
        break;
 8003806:	e00d      	b.n	8003824 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003808:	68b9      	ldr	r1, [r7, #8]
 800380a:	481c      	ldr	r0, [pc, #112]	; (800387c <HAL_RCC_GetSysClockFreq+0xfc>)
 800380c:	f7fc fc8c 	bl	8000128 <__udivsi3>
 8003810:	0003      	movs	r3, r0
 8003812:	0019      	movs	r1, r3
 8003814:	4b18      	ldr	r3, [pc, #96]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	0a1b      	lsrs	r3, r3, #8
 800381a:	227f      	movs	r2, #127	; 0x7f
 800381c:	4013      	ands	r3, r2
 800381e:	434b      	muls	r3, r1
 8003820:	617b      	str	r3, [r7, #20]
        break;
 8003822:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003824:	4b14      	ldr	r3, [pc, #80]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	0f5b      	lsrs	r3, r3, #29
 800382a:	2207      	movs	r2, #7
 800382c:	4013      	ands	r3, r2
 800382e:	3301      	adds	r3, #1
 8003830:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003832:	6879      	ldr	r1, [r7, #4]
 8003834:	6978      	ldr	r0, [r7, #20]
 8003836:	f7fc fc77 	bl	8000128 <__udivsi3>
 800383a:	0003      	movs	r3, r0
 800383c:	613b      	str	r3, [r7, #16]
 800383e:	e015      	b.n	800386c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003840:	4b0d      	ldr	r3, [pc, #52]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	2238      	movs	r2, #56	; 0x38
 8003846:	4013      	ands	r3, r2
 8003848:	2b20      	cmp	r3, #32
 800384a:	d103      	bne.n	8003854 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800384c:	2380      	movs	r3, #128	; 0x80
 800384e:	021b      	lsls	r3, r3, #8
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	e00b      	b.n	800386c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003854:	4b08      	ldr	r3, [pc, #32]	; (8003878 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	2238      	movs	r2, #56	; 0x38
 800385a:	4013      	ands	r3, r2
 800385c:	2b18      	cmp	r3, #24
 800385e:	d103      	bne.n	8003868 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003860:	23fa      	movs	r3, #250	; 0xfa
 8003862:	01db      	lsls	r3, r3, #7
 8003864:	613b      	str	r3, [r7, #16]
 8003866:	e001      	b.n	800386c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800386c:	693b      	ldr	r3, [r7, #16]
}
 800386e:	0018      	movs	r0, r3
 8003870:	46bd      	mov	sp, r7
 8003872:	b006      	add	sp, #24
 8003874:	bd80      	pop	{r7, pc}
 8003876:	46c0      	nop			; (mov r8, r8)
 8003878:	40021000 	.word	0x40021000
 800387c:	00f42400 	.word	0x00f42400
 8003880:	007a1200 	.word	0x007a1200

08003884 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003888:	4b02      	ldr	r3, [pc, #8]	; (8003894 <HAL_RCC_GetHCLKFreq+0x10>)
 800388a:	681b      	ldr	r3, [r3, #0]
}
 800388c:	0018      	movs	r0, r3
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	46c0      	nop			; (mov r8, r8)
 8003894:	20000000 	.word	0x20000000

08003898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003898:	b5b0      	push	{r4, r5, r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800389c:	f7ff fff2 	bl	8003884 <HAL_RCC_GetHCLKFreq>
 80038a0:	0004      	movs	r4, r0
 80038a2:	f7ff faf9 	bl	8002e98 <LL_RCC_GetAPB1Prescaler>
 80038a6:	0003      	movs	r3, r0
 80038a8:	0b1a      	lsrs	r2, r3, #12
 80038aa:	4b05      	ldr	r3, [pc, #20]	; (80038c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80038ac:	0092      	lsls	r2, r2, #2
 80038ae:	58d3      	ldr	r3, [r2, r3]
 80038b0:	221f      	movs	r2, #31
 80038b2:	4013      	ands	r3, r2
 80038b4:	40dc      	lsrs	r4, r3
 80038b6:	0023      	movs	r3, r4
}
 80038b8:	0018      	movs	r0, r3
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bdb0      	pop	{r4, r5, r7, pc}
 80038be:	46c0      	nop			; (mov r8, r8)
 80038c0:	08007f08 	.word	0x08007f08

080038c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80038cc:	2313      	movs	r3, #19
 80038ce:	18fb      	adds	r3, r7, r3
 80038d0:	2200      	movs	r2, #0
 80038d2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80038d4:	2312      	movs	r3, #18
 80038d6:	18fb      	adds	r3, r7, r3
 80038d8:	2200      	movs	r2, #0
 80038da:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	2380      	movs	r3, #128	; 0x80
 80038e2:	029b      	lsls	r3, r3, #10
 80038e4:	4013      	ands	r3, r2
 80038e6:	d100      	bne.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x26>
 80038e8:	e0ad      	b.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ea:	2011      	movs	r0, #17
 80038ec:	183b      	adds	r3, r7, r0
 80038ee:	2200      	movs	r2, #0
 80038f0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038f2:	4b47      	ldr	r3, [pc, #284]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80038f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038f6:	2380      	movs	r3, #128	; 0x80
 80038f8:	055b      	lsls	r3, r3, #21
 80038fa:	4013      	ands	r3, r2
 80038fc:	d110      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038fe:	4b44      	ldr	r3, [pc, #272]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003900:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003902:	4b43      	ldr	r3, [pc, #268]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003904:	2180      	movs	r1, #128	; 0x80
 8003906:	0549      	lsls	r1, r1, #21
 8003908:	430a      	orrs	r2, r1
 800390a:	63da      	str	r2, [r3, #60]	; 0x3c
 800390c:	4b40      	ldr	r3, [pc, #256]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800390e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003910:	2380      	movs	r3, #128	; 0x80
 8003912:	055b      	lsls	r3, r3, #21
 8003914:	4013      	ands	r3, r2
 8003916:	60bb      	str	r3, [r7, #8]
 8003918:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800391a:	183b      	adds	r3, r7, r0
 800391c:	2201      	movs	r2, #1
 800391e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003920:	4b3c      	ldr	r3, [pc, #240]	; (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	4b3b      	ldr	r3, [pc, #236]	; (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003926:	2180      	movs	r1, #128	; 0x80
 8003928:	0049      	lsls	r1, r1, #1
 800392a:	430a      	orrs	r2, r1
 800392c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800392e:	f7fe ff8f 	bl	8002850 <HAL_GetTick>
 8003932:	0003      	movs	r3, r0
 8003934:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003936:	e00b      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003938:	f7fe ff8a 	bl	8002850 <HAL_GetTick>
 800393c:	0002      	movs	r2, r0
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d904      	bls.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003946:	2313      	movs	r3, #19
 8003948:	18fb      	adds	r3, r7, r3
 800394a:	2203      	movs	r2, #3
 800394c:	701a      	strb	r2, [r3, #0]
        break;
 800394e:	e005      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003950:	4b30      	ldr	r3, [pc, #192]	; (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	2380      	movs	r3, #128	; 0x80
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	4013      	ands	r3, r2
 800395a:	d0ed      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800395c:	2313      	movs	r3, #19
 800395e:	18fb      	adds	r3, r7, r3
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d15e      	bne.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003966:	4b2a      	ldr	r3, [pc, #168]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003968:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800396a:	23c0      	movs	r3, #192	; 0xc0
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	4013      	ands	r3, r2
 8003970:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d019      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	429a      	cmp	r2, r3
 8003980:	d014      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003982:	4b23      	ldr	r3, [pc, #140]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003986:	4a24      	ldr	r2, [pc, #144]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8003988:	4013      	ands	r3, r2
 800398a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800398c:	4b20      	ldr	r3, [pc, #128]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800398e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003990:	4b1f      	ldr	r3, [pc, #124]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003992:	2180      	movs	r1, #128	; 0x80
 8003994:	0249      	lsls	r1, r1, #9
 8003996:	430a      	orrs	r2, r1
 8003998:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800399a:	4b1d      	ldr	r3, [pc, #116]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800399c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800399e:	4b1c      	ldr	r3, [pc, #112]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80039a0:	491e      	ldr	r1, [pc, #120]	; (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80039a2:	400a      	ands	r2, r1
 80039a4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80039a6:	4b1a      	ldr	r3, [pc, #104]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80039a8:	697a      	ldr	r2, [r7, #20]
 80039aa:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	2201      	movs	r2, #1
 80039b0:	4013      	ands	r3, r2
 80039b2:	d016      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b4:	f7fe ff4c 	bl	8002850 <HAL_GetTick>
 80039b8:	0003      	movs	r3, r0
 80039ba:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039bc:	e00c      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039be:	f7fe ff47 	bl	8002850 <HAL_GetTick>
 80039c2:	0002      	movs	r2, r0
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	4a15      	ldr	r2, [pc, #84]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d904      	bls.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80039ce:	2313      	movs	r3, #19
 80039d0:	18fb      	adds	r3, r7, r3
 80039d2:	2203      	movs	r2, #3
 80039d4:	701a      	strb	r2, [r3, #0]
            break;
 80039d6:	e004      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039d8:	4b0d      	ldr	r3, [pc, #52]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80039da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039dc:	2202      	movs	r2, #2
 80039de:	4013      	ands	r3, r2
 80039e0:	d0ed      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80039e2:	2313      	movs	r3, #19
 80039e4:	18fb      	adds	r3, r7, r3
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10a      	bne.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039ec:	4b08      	ldr	r3, [pc, #32]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80039ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f0:	4a09      	ldr	r2, [pc, #36]	; (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80039f2:	4013      	ands	r3, r2
 80039f4:	0019      	movs	r1, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039fa:	4b05      	ldr	r3, [pc, #20]	; (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80039fc:	430a      	orrs	r2, r1
 80039fe:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a00:	e016      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a02:	2312      	movs	r3, #18
 8003a04:	18fb      	adds	r3, r7, r3
 8003a06:	2213      	movs	r2, #19
 8003a08:	18ba      	adds	r2, r7, r2
 8003a0a:	7812      	ldrb	r2, [r2, #0]
 8003a0c:	701a      	strb	r2, [r3, #0]
 8003a0e:	e00f      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003a10:	40021000 	.word	0x40021000
 8003a14:	40007000 	.word	0x40007000
 8003a18:	fffffcff 	.word	0xfffffcff
 8003a1c:	fffeffff 	.word	0xfffeffff
 8003a20:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a24:	2312      	movs	r3, #18
 8003a26:	18fb      	adds	r3, r7, r3
 8003a28:	2213      	movs	r2, #19
 8003a2a:	18ba      	adds	r2, r7, r2
 8003a2c:	7812      	ldrb	r2, [r2, #0]
 8003a2e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a30:	2311      	movs	r3, #17
 8003a32:	18fb      	adds	r3, r7, r3
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d105      	bne.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a3a:	4bb6      	ldr	r3, [pc, #728]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a3e:	4bb5      	ldr	r3, [pc, #724]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a40:	49b5      	ldr	r1, [pc, #724]	; (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8003a42:	400a      	ands	r2, r1
 8003a44:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d009      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a50:	4bb0      	ldr	r3, [pc, #704]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a54:	2203      	movs	r2, #3
 8003a56:	4393      	bics	r3, r2
 8003a58:	0019      	movs	r1, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	4bad      	ldr	r3, [pc, #692]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a60:	430a      	orrs	r2, r1
 8003a62:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2202      	movs	r2, #2
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	d009      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a6e:	4ba9      	ldr	r3, [pc, #676]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a72:	220c      	movs	r2, #12
 8003a74:	4393      	bics	r3, r2
 8003a76:	0019      	movs	r1, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	4ba5      	ldr	r3, [pc, #660]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2204      	movs	r2, #4
 8003a88:	4013      	ands	r3, r2
 8003a8a:	d009      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a8c:	4ba1      	ldr	r3, [pc, #644]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a90:	2230      	movs	r2, #48	; 0x30
 8003a92:	4393      	bics	r3, r2
 8003a94:	0019      	movs	r1, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	4b9e      	ldr	r3, [pc, #632]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2210      	movs	r2, #16
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	d009      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003aaa:	4b9a      	ldr	r3, [pc, #616]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aae:	4a9b      	ldr	r2, [pc, #620]	; (8003d1c <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	0019      	movs	r1, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	691a      	ldr	r2, [r3, #16]
 8003ab8:	4b96      	ldr	r3, [pc, #600]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003aba:	430a      	orrs	r2, r1
 8003abc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	2380      	movs	r3, #128	; 0x80
 8003ac4:	015b      	lsls	r3, r3, #5
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	d009      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8003aca:	4b92      	ldr	r3, [pc, #584]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ace:	4a94      	ldr	r2, [pc, #592]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	0019      	movs	r1, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	695a      	ldr	r2, [r3, #20]
 8003ad8:	4b8e      	ldr	r3, [pc, #568]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ada:	430a      	orrs	r2, r1
 8003adc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	2380      	movs	r3, #128	; 0x80
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d009      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003aea:	4b8a      	ldr	r3, [pc, #552]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003aec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aee:	4a8d      	ldr	r2, [pc, #564]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	0019      	movs	r1, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003af8:	4b86      	ldr	r3, [pc, #536]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003afa:	430a      	orrs	r2, r1
 8003afc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	2380      	movs	r3, #128	; 0x80
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4013      	ands	r3, r2
 8003b08:	d009      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b0a:	4b82      	ldr	r3, [pc, #520]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b0e:	4a86      	ldr	r2, [pc, #536]	; (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8003b10:	4013      	ands	r3, r2
 8003b12:	0019      	movs	r1, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b18:	4b7e      	ldr	r3, [pc, #504]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2220      	movs	r2, #32
 8003b24:	4013      	ands	r3, r2
 8003b26:	d009      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b28:	4b7a      	ldr	r3, [pc, #488]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b2c:	4a7f      	ldr	r2, [pc, #508]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003b2e:	4013      	ands	r3, r2
 8003b30:	0019      	movs	r1, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	699a      	ldr	r2, [r3, #24]
 8003b36:	4b77      	ldr	r3, [pc, #476]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2240      	movs	r2, #64	; 0x40
 8003b42:	4013      	ands	r3, r2
 8003b44:	d009      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b46:	4b73      	ldr	r3, [pc, #460]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b4a:	4a79      	ldr	r2, [pc, #484]	; (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	0019      	movs	r1, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69da      	ldr	r2, [r3, #28]
 8003b54:	4b6f      	ldr	r3, [pc, #444]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b56:	430a      	orrs	r2, r1
 8003b58:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	2380      	movs	r3, #128	; 0x80
 8003b60:	01db      	lsls	r3, r3, #7
 8003b62:	4013      	ands	r3, r2
 8003b64:	d015      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b66:	4b6b      	ldr	r3, [pc, #428]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	0899      	lsrs	r1, r3, #2
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b72:	4b68      	ldr	r3, [pc, #416]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b74:	430a      	orrs	r2, r1
 8003b76:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b7c:	2380      	movs	r3, #128	; 0x80
 8003b7e:	05db      	lsls	r3, r3, #23
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d106      	bne.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003b84:	4b63      	ldr	r3, [pc, #396]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b86:	68da      	ldr	r2, [r3, #12]
 8003b88:	4b62      	ldr	r3, [pc, #392]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003b8a:	2180      	movs	r1, #128	; 0x80
 8003b8c:	0249      	lsls	r1, r1, #9
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	2380      	movs	r3, #128	; 0x80
 8003b98:	031b      	lsls	r3, r3, #12
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	d009      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003b9e:	4b5d      	ldr	r3, [pc, #372]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba2:	2240      	movs	r2, #64	; 0x40
 8003ba4:	4393      	bics	r3, r2
 8003ba6:	0019      	movs	r1, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bac:	4b59      	ldr	r3, [pc, #356]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	2380      	movs	r3, #128	; 0x80
 8003bb8:	039b      	lsls	r3, r3, #14
 8003bba:	4013      	ands	r3, r2
 8003bbc:	d016      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003bbe:	4b55      	ldr	r3, [pc, #340]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bc2:	4a5c      	ldr	r2, [pc, #368]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	0019      	movs	r1, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bcc:	4b51      	ldr	r3, [pc, #324]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bd6:	2380      	movs	r3, #128	; 0x80
 8003bd8:	03db      	lsls	r3, r3, #15
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d106      	bne.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003bde:	4b4d      	ldr	r3, [pc, #308]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003be0:	68da      	ldr	r2, [r3, #12]
 8003be2:	4b4c      	ldr	r3, [pc, #304]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003be4:	2180      	movs	r1, #128	; 0x80
 8003be6:	0449      	lsls	r1, r1, #17
 8003be8:	430a      	orrs	r2, r1
 8003bea:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	2380      	movs	r3, #128	; 0x80
 8003bf2:	03db      	lsls	r3, r3, #15
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d016      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003bf8:	4b46      	ldr	r3, [pc, #280]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfc:	4a4e      	ldr	r2, [pc, #312]	; (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003bfe:	4013      	ands	r3, r2
 8003c00:	0019      	movs	r1, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c06:	4b43      	ldr	r3, [pc, #268]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c10:	2380      	movs	r3, #128	; 0x80
 8003c12:	045b      	lsls	r3, r3, #17
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d106      	bne.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003c18:	4b3e      	ldr	r3, [pc, #248]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c1a:	68da      	ldr	r2, [r3, #12]
 8003c1c:	4b3d      	ldr	r3, [pc, #244]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c1e:	2180      	movs	r1, #128	; 0x80
 8003c20:	0449      	lsls	r1, r1, #17
 8003c22:	430a      	orrs	r2, r1
 8003c24:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	2380      	movs	r3, #128	; 0x80
 8003c2c:	011b      	lsls	r3, r3, #4
 8003c2e:	4013      	ands	r3, r2
 8003c30:	d014      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003c32:	4b38      	ldr	r3, [pc, #224]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c36:	2203      	movs	r2, #3
 8003c38:	4393      	bics	r3, r2
 8003c3a:	0019      	movs	r1, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a1a      	ldr	r2, [r3, #32]
 8003c40:	4b34      	ldr	r3, [pc, #208]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c42:	430a      	orrs	r2, r1
 8003c44:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d106      	bne.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003c4e:	4b31      	ldr	r3, [pc, #196]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c50:	68da      	ldr	r2, [r3, #12]
 8003c52:	4b30      	ldr	r3, [pc, #192]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c54:	2180      	movs	r1, #128	; 0x80
 8003c56:	0249      	lsls	r1, r1, #9
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	2380      	movs	r3, #128	; 0x80
 8003c62:	019b      	lsls	r3, r3, #6
 8003c64:	4013      	ands	r3, r2
 8003c66:	d014      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003c68:	4b2a      	ldr	r3, [pc, #168]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c6c:	220c      	movs	r2, #12
 8003c6e:	4393      	bics	r3, r2
 8003c70:	0019      	movs	r1, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c76:	4b27      	ldr	r3, [pc, #156]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c80:	2b04      	cmp	r3, #4
 8003c82:	d106      	bne.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003c84:	4b23      	ldr	r3, [pc, #140]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c86:	68da      	ldr	r2, [r3, #12]
 8003c88:	4b22      	ldr	r3, [pc, #136]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003c8a:	2180      	movs	r1, #128	; 0x80
 8003c8c:	0249      	lsls	r1, r1, #9
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	2380      	movs	r3, #128	; 0x80
 8003c98:	045b      	lsls	r3, r3, #17
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	d016      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c9e:	4b1d      	ldr	r3, [pc, #116]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca2:	4a22      	ldr	r2, [pc, #136]	; (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	0019      	movs	r1, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cac:	4b19      	ldr	r3, [pc, #100]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cb6:	2380      	movs	r3, #128	; 0x80
 8003cb8:	019b      	lsls	r3, r3, #6
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d106      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003cbe:	4b15      	ldr	r3, [pc, #84]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	4b14      	ldr	r3, [pc, #80]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cc4:	2180      	movs	r1, #128	; 0x80
 8003cc6:	0449      	lsls	r1, r1, #17
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	2380      	movs	r3, #128	; 0x80
 8003cd2:	049b      	lsls	r3, r3, #18
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d016      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003cd8:	4b0e      	ldr	r3, [pc, #56]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cdc:	4a10      	ldr	r2, [pc, #64]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cde:	4013      	ands	r3, r2
 8003ce0:	0019      	movs	r1, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ce6:	4b0b      	ldr	r3, [pc, #44]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003cf0:	2380      	movs	r3, #128	; 0x80
 8003cf2:	005b      	lsls	r3, r3, #1
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d106      	bne.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003cf8:	4b06      	ldr	r3, [pc, #24]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cfa:	68da      	ldr	r2, [r3, #12]
 8003cfc:	4b05      	ldr	r3, [pc, #20]	; (8003d14 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003cfe:	2180      	movs	r1, #128	; 0x80
 8003d00:	0449      	lsls	r1, r1, #17
 8003d02:	430a      	orrs	r2, r1
 8003d04:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003d06:	2312      	movs	r3, #18
 8003d08:	18fb      	adds	r3, r7, r3
 8003d0a:	781b      	ldrb	r3, [r3, #0]
}
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	b006      	add	sp, #24
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	40021000 	.word	0x40021000
 8003d18:	efffffff 	.word	0xefffffff
 8003d1c:	fffff3ff 	.word	0xfffff3ff
 8003d20:	fffffcff 	.word	0xfffffcff
 8003d24:	fff3ffff 	.word	0xfff3ffff
 8003d28:	ffcfffff 	.word	0xffcfffff
 8003d2c:	ffffcfff 	.word	0xffffcfff
 8003d30:	ffff3fff 	.word	0xffff3fff
 8003d34:	ffbfffff 	.word	0xffbfffff
 8003d38:	feffffff 	.word	0xfeffffff

08003d3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e0a8      	b.n	8003ea0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d109      	bne.n	8003d6a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	2382      	movs	r3, #130	; 0x82
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d009      	beq.n	8003d76 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	61da      	str	r2, [r3, #28]
 8003d68:	e005      	b.n	8003d76 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	225d      	movs	r2, #93	; 0x5d
 8003d80:	5c9b      	ldrb	r3, [r3, r2]
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d107      	bne.n	8003d98 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	225c      	movs	r2, #92	; 0x5c
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	0018      	movs	r0, r3
 8003d94:	f7fe fb6e 	bl	8002474 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	225d      	movs	r2, #93	; 0x5d
 8003d9c:	2102      	movs	r1, #2
 8003d9e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2140      	movs	r1, #64	; 0x40
 8003dac:	438a      	bics	r2, r1
 8003dae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68da      	ldr	r2, [r3, #12]
 8003db4:	23e0      	movs	r3, #224	; 0xe0
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d902      	bls.n	8003dc2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60fb      	str	r3, [r7, #12]
 8003dc0:	e002      	b.n	8003dc8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003dc2:	2380      	movs	r3, #128	; 0x80
 8003dc4:	015b      	lsls	r3, r3, #5
 8003dc6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68da      	ldr	r2, [r3, #12]
 8003dcc:	23f0      	movs	r3, #240	; 0xf0
 8003dce:	011b      	lsls	r3, r3, #4
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d008      	beq.n	8003de6 <HAL_SPI_Init+0xaa>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68da      	ldr	r2, [r3, #12]
 8003dd8:	23e0      	movs	r3, #224	; 0xe0
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d002      	beq.n	8003de6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	2382      	movs	r3, #130	; 0x82
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	401a      	ands	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6899      	ldr	r1, [r3, #8]
 8003df4:	2384      	movs	r3, #132	; 0x84
 8003df6:	021b      	lsls	r3, r3, #8
 8003df8:	400b      	ands	r3, r1
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	2102      	movs	r1, #2
 8003e02:	400b      	ands	r3, r1
 8003e04:	431a      	orrs	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	2101      	movs	r1, #1
 8003e0c:	400b      	ands	r3, r1
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6999      	ldr	r1, [r3, #24]
 8003e14:	2380      	movs	r3, #128	; 0x80
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	400b      	ands	r3, r1
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	69db      	ldr	r3, [r3, #28]
 8003e20:	2138      	movs	r1, #56	; 0x38
 8003e22:	400b      	ands	r3, r1
 8003e24:	431a      	orrs	r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a1b      	ldr	r3, [r3, #32]
 8003e2a:	2180      	movs	r1, #128	; 0x80
 8003e2c:	400b      	ands	r3, r1
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	0011      	movs	r1, r2
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e36:	2380      	movs	r3, #128	; 0x80
 8003e38:	019b      	lsls	r3, r3, #6
 8003e3a:	401a      	ands	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	430a      	orrs	r2, r1
 8003e42:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	699b      	ldr	r3, [r3, #24]
 8003e48:	0c1b      	lsrs	r3, r3, #16
 8003e4a:	2204      	movs	r2, #4
 8003e4c:	401a      	ands	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	2110      	movs	r1, #16
 8003e54:	400b      	ands	r3, r1
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5c:	2108      	movs	r1, #8
 8003e5e:	400b      	ands	r3, r1
 8003e60:	431a      	orrs	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68d9      	ldr	r1, [r3, #12]
 8003e66:	23f0      	movs	r3, #240	; 0xf0
 8003e68:	011b      	lsls	r3, r3, #4
 8003e6a:	400b      	ands	r3, r1
 8003e6c:	431a      	orrs	r2, r3
 8003e6e:	0011      	movs	r1, r2
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	2380      	movs	r3, #128	; 0x80
 8003e74:	015b      	lsls	r3, r3, #5
 8003e76:	401a      	ands	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	69da      	ldr	r2, [r3, #28]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4907      	ldr	r1, [pc, #28]	; (8003ea8 <HAL_SPI_Init+0x16c>)
 8003e8c:	400a      	ands	r2, r1
 8003e8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	225d      	movs	r2, #93	; 0x5d
 8003e9a:	2101      	movs	r1, #1
 8003e9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	0018      	movs	r0, r3
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	b004      	add	sp, #16
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	fffff7ff 	.word	0xfffff7ff

08003eac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	603b      	str	r3, [r7, #0]
 8003eb8:	1dbb      	adds	r3, r7, #6
 8003eba:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ebc:	231f      	movs	r3, #31
 8003ebe:	18fb      	adds	r3, r7, r3
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	225c      	movs	r2, #92	; 0x5c
 8003ec8:	5c9b      	ldrb	r3, [r3, r2]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d101      	bne.n	8003ed2 <HAL_SPI_Transmit+0x26>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	e147      	b.n	8004162 <HAL_SPI_Transmit+0x2b6>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	225c      	movs	r2, #92	; 0x5c
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003eda:	f7fe fcb9 	bl	8002850 <HAL_GetTick>
 8003ede:	0003      	movs	r3, r0
 8003ee0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003ee2:	2316      	movs	r3, #22
 8003ee4:	18fb      	adds	r3, r7, r3
 8003ee6:	1dba      	adds	r2, r7, #6
 8003ee8:	8812      	ldrh	r2, [r2, #0]
 8003eea:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	225d      	movs	r2, #93	; 0x5d
 8003ef0:	5c9b      	ldrb	r3, [r3, r2]
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d004      	beq.n	8003f02 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003ef8:	231f      	movs	r3, #31
 8003efa:	18fb      	adds	r3, r7, r3
 8003efc:	2202      	movs	r2, #2
 8003efe:	701a      	strb	r2, [r3, #0]
    goto error;
 8003f00:	e128      	b.n	8004154 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d003      	beq.n	8003f10 <HAL_SPI_Transmit+0x64>
 8003f08:	1dbb      	adds	r3, r7, #6
 8003f0a:	881b      	ldrh	r3, [r3, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d104      	bne.n	8003f1a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003f10:	231f      	movs	r3, #31
 8003f12:	18fb      	adds	r3, r7, r3
 8003f14:	2201      	movs	r2, #1
 8003f16:	701a      	strb	r2, [r3, #0]
    goto error;
 8003f18:	e11c      	b.n	8004154 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	225d      	movs	r2, #93	; 0x5d
 8003f1e:	2103      	movs	r1, #3
 8003f20:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	1dba      	adds	r2, r7, #6
 8003f32:	8812      	ldrh	r2, [r2, #0]
 8003f34:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	1dba      	adds	r2, r7, #6
 8003f3a:	8812      	ldrh	r2, [r2, #0]
 8003f3c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2244      	movs	r2, #68	; 0x44
 8003f48:	2100      	movs	r1, #0
 8003f4a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2246      	movs	r2, #70	; 0x46
 8003f50:	2100      	movs	r1, #0
 8003f52:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	689a      	ldr	r2, [r3, #8]
 8003f64:	2380      	movs	r3, #128	; 0x80
 8003f66:	021b      	lsls	r3, r3, #8
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d110      	bne.n	8003f8e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2140      	movs	r1, #64	; 0x40
 8003f78:	438a      	bics	r2, r1
 8003f7a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2180      	movs	r1, #128	; 0x80
 8003f88:	01c9      	lsls	r1, r1, #7
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2240      	movs	r2, #64	; 0x40
 8003f96:	4013      	ands	r3, r2
 8003f98:	2b40      	cmp	r3, #64	; 0x40
 8003f9a:	d007      	beq.n	8003fac <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2140      	movs	r1, #64	; 0x40
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	23e0      	movs	r3, #224	; 0xe0
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d952      	bls.n	800405e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d004      	beq.n	8003fca <HAL_SPI_Transmit+0x11e>
 8003fc0:	2316      	movs	r3, #22
 8003fc2:	18fb      	adds	r3, r7, r3
 8003fc4:	881b      	ldrh	r3, [r3, #0]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d143      	bne.n	8004052 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fce:	881a      	ldrh	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fda:	1c9a      	adds	r2, r3, #2
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003fee:	e030      	b.n	8004052 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d112      	bne.n	8004024 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004002:	881a      	ldrh	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800400e:	1c9a      	adds	r2, r3, #2
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004018:	b29b      	uxth	r3, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004022:	e016      	b.n	8004052 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004024:	f7fe fc14 	bl	8002850 <HAL_GetTick>
 8004028:	0002      	movs	r2, r0
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d802      	bhi.n	800403a <HAL_SPI_Transmit+0x18e>
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	3301      	adds	r3, #1
 8004038:	d102      	bne.n	8004040 <HAL_SPI_Transmit+0x194>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d108      	bne.n	8004052 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8004040:	231f      	movs	r3, #31
 8004042:	18fb      	adds	r3, r7, r3
 8004044:	2203      	movs	r2, #3
 8004046:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	225d      	movs	r2, #93	; 0x5d
 800404c:	2101      	movs	r1, #1
 800404e:	5499      	strb	r1, [r3, r2]
          goto error;
 8004050:	e080      	b.n	8004154 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004056:	b29b      	uxth	r3, r3
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1c9      	bne.n	8003ff0 <HAL_SPI_Transmit+0x144>
 800405c:	e053      	b.n	8004106 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d004      	beq.n	8004070 <HAL_SPI_Transmit+0x1c4>
 8004066:	2316      	movs	r3, #22
 8004068:	18fb      	adds	r3, r7, r3
 800406a:	881b      	ldrh	r3, [r3, #0]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d145      	bne.n	80040fc <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	330c      	adds	r3, #12
 800407a:	7812      	ldrb	r2, [r2, #0]
 800407c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004082:	1c5a      	adds	r2, r3, #1
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800408c:	b29b      	uxth	r3, r3
 800408e:	3b01      	subs	r3, #1
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8004096:	e031      	b.n	80040fc <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	2202      	movs	r2, #2
 80040a0:	4013      	ands	r3, r2
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d113      	bne.n	80040ce <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	330c      	adds	r3, #12
 80040b0:	7812      	ldrb	r2, [r2, #0]
 80040b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b8:	1c5a      	adds	r2, r3, #1
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	3b01      	subs	r3, #1
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040cc:	e016      	b.n	80040fc <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040ce:	f7fe fbbf 	bl	8002850 <HAL_GetTick>
 80040d2:	0002      	movs	r2, r0
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	683a      	ldr	r2, [r7, #0]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d802      	bhi.n	80040e4 <HAL_SPI_Transmit+0x238>
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	3301      	adds	r3, #1
 80040e2:	d102      	bne.n	80040ea <HAL_SPI_Transmit+0x23e>
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d108      	bne.n	80040fc <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80040ea:	231f      	movs	r3, #31
 80040ec:	18fb      	adds	r3, r7, r3
 80040ee:	2203      	movs	r2, #3
 80040f0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	225d      	movs	r2, #93	; 0x5d
 80040f6:	2101      	movs	r1, #1
 80040f8:	5499      	strb	r1, [r3, r2]
          goto error;
 80040fa:	e02b      	b.n	8004154 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004100:	b29b      	uxth	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1c8      	bne.n	8004098 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	6839      	ldr	r1, [r7, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	0018      	movs	r0, r3
 800410e:	f000 fcef 	bl	8004af0 <SPI_EndRxTxTransaction>
 8004112:	1e03      	subs	r3, r0, #0
 8004114:	d002      	beq.n	800411c <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2220      	movs	r2, #32
 800411a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10a      	bne.n	800413a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004124:	2300      	movs	r3, #0
 8004126:	613b      	str	r3, [r7, #16]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	613b      	str	r3, [r7, #16]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	613b      	str	r3, [r7, #16]
 8004138:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800413e:	2b00      	cmp	r3, #0
 8004140:	d004      	beq.n	800414c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8004142:	231f      	movs	r3, #31
 8004144:	18fb      	adds	r3, r7, r3
 8004146:	2201      	movs	r2, #1
 8004148:	701a      	strb	r2, [r3, #0]
 800414a:	e003      	b.n	8004154 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	225d      	movs	r2, #93	; 0x5d
 8004150:	2101      	movs	r1, #1
 8004152:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	225c      	movs	r2, #92	; 0x5c
 8004158:	2100      	movs	r1, #0
 800415a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800415c:	231f      	movs	r3, #31
 800415e:	18fb      	adds	r3, r7, r3
 8004160:	781b      	ldrb	r3, [r3, #0]
}
 8004162:	0018      	movs	r0, r3
 8004164:	46bd      	mov	sp, r7
 8004166:	b008      	add	sp, #32
 8004168:	bd80      	pop	{r7, pc}
	...

0800416c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800416c:	b590      	push	{r4, r7, lr}
 800416e:	b089      	sub	sp, #36	; 0x24
 8004170:	af02      	add	r7, sp, #8
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	603b      	str	r3, [r7, #0]
 8004178:	1dbb      	adds	r3, r7, #6
 800417a:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800417c:	2117      	movs	r1, #23
 800417e:	187b      	adds	r3, r7, r1
 8004180:	2200      	movs	r2, #0
 8004182:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	225d      	movs	r2, #93	; 0x5d
 8004188:	5c9b      	ldrb	r3, [r3, r2]
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b01      	cmp	r3, #1
 800418e:	d003      	beq.n	8004198 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8004190:	187b      	adds	r3, r7, r1
 8004192:	2202      	movs	r2, #2
 8004194:	701a      	strb	r2, [r3, #0]
    goto error;
 8004196:	e12b      	b.n	80043f0 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	2382      	movs	r3, #130	; 0x82
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d113      	bne.n	80041cc <HAL_SPI_Receive+0x60>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10f      	bne.n	80041cc <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	225d      	movs	r2, #93	; 0x5d
 80041b0:	2104      	movs	r1, #4
 80041b2:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80041b4:	1dbb      	adds	r3, r7, #6
 80041b6:	881c      	ldrh	r4, [r3, #0]
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	68b9      	ldr	r1, [r7, #8]
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	0023      	movs	r3, r4
 80041c4:	f000 f924 	bl	8004410 <HAL_SPI_TransmitReceive>
 80041c8:	0003      	movs	r3, r0
 80041ca:	e118      	b.n	80043fe <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	225c      	movs	r2, #92	; 0x5c
 80041d0:	5c9b      	ldrb	r3, [r3, r2]
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d101      	bne.n	80041da <HAL_SPI_Receive+0x6e>
 80041d6:	2302      	movs	r3, #2
 80041d8:	e111      	b.n	80043fe <HAL_SPI_Receive+0x292>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	225c      	movs	r2, #92	; 0x5c
 80041de:	2101      	movs	r1, #1
 80041e0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041e2:	f7fe fb35 	bl	8002850 <HAL_GetTick>
 80041e6:	0003      	movs	r3, r0
 80041e8:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <HAL_SPI_Receive+0x8c>
 80041f0:	1dbb      	adds	r3, r7, #6
 80041f2:	881b      	ldrh	r3, [r3, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d104      	bne.n	8004202 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 80041f8:	2317      	movs	r3, #23
 80041fa:	18fb      	adds	r3, r7, r3
 80041fc:	2201      	movs	r2, #1
 80041fe:	701a      	strb	r2, [r3, #0]
    goto error;
 8004200:	e0f6      	b.n	80043f0 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	225d      	movs	r2, #93	; 0x5d
 8004206:	2104      	movs	r1, #4
 8004208:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	68ba      	ldr	r2, [r7, #8]
 8004214:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	1dba      	adds	r2, r7, #6
 800421a:	2144      	movs	r1, #68	; 0x44
 800421c:	8812      	ldrh	r2, [r2, #0]
 800421e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	1dba      	adds	r2, r7, #6
 8004224:	2146      	movs	r1, #70	; 0x46
 8004226:	8812      	ldrh	r2, [r2, #0]
 8004228:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	68da      	ldr	r2, [r3, #12]
 800424c:	23e0      	movs	r3, #224	; 0xe0
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	429a      	cmp	r2, r3
 8004252:	d908      	bls.n	8004266 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	496a      	ldr	r1, [pc, #424]	; (8004408 <HAL_SPI_Receive+0x29c>)
 8004260:	400a      	ands	r2, r1
 8004262:	605a      	str	r2, [r3, #4]
 8004264:	e008      	b.n	8004278 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2180      	movs	r1, #128	; 0x80
 8004272:	0149      	lsls	r1, r1, #5
 8004274:	430a      	orrs	r2, r1
 8004276:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	2380      	movs	r3, #128	; 0x80
 800427e:	021b      	lsls	r3, r3, #8
 8004280:	429a      	cmp	r2, r3
 8004282:	d10f      	bne.n	80042a4 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	2140      	movs	r1, #64	; 0x40
 8004290:	438a      	bics	r2, r1
 8004292:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	495b      	ldr	r1, [pc, #364]	; (800440c <HAL_SPI_Receive+0x2a0>)
 80042a0:	400a      	ands	r2, r1
 80042a2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2240      	movs	r2, #64	; 0x40
 80042ac:	4013      	ands	r3, r2
 80042ae:	2b40      	cmp	r3, #64	; 0x40
 80042b0:	d007      	beq.n	80042c2 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2140      	movs	r1, #64	; 0x40
 80042be:	430a      	orrs	r2, r1
 80042c0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	68da      	ldr	r2, [r3, #12]
 80042c6:	23e0      	movs	r3, #224	; 0xe0
 80042c8:	00db      	lsls	r3, r3, #3
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d900      	bls.n	80042d0 <HAL_SPI_Receive+0x164>
 80042ce:	e071      	b.n	80043b4 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80042d0:	e035      	b.n	800433e <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	2201      	movs	r2, #1
 80042da:	4013      	ands	r3, r2
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d117      	bne.n	8004310 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	330c      	adds	r3, #12
 80042e6:	001a      	movs	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ec:	7812      	ldrb	r2, [r2, #0]
 80042ee:	b2d2      	uxtb	r2, r2
 80042f0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	1c5a      	adds	r2, r3, #1
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2246      	movs	r2, #70	; 0x46
 8004300:	5a9b      	ldrh	r3, [r3, r2]
 8004302:	b29b      	uxth	r3, r3
 8004304:	3b01      	subs	r3, #1
 8004306:	b299      	uxth	r1, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2246      	movs	r2, #70	; 0x46
 800430c:	5299      	strh	r1, [r3, r2]
 800430e:	e016      	b.n	800433e <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004310:	f7fe fa9e 	bl	8002850 <HAL_GetTick>
 8004314:	0002      	movs	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	683a      	ldr	r2, [r7, #0]
 800431c:	429a      	cmp	r2, r3
 800431e:	d802      	bhi.n	8004326 <HAL_SPI_Receive+0x1ba>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	3301      	adds	r3, #1
 8004324:	d102      	bne.n	800432c <HAL_SPI_Receive+0x1c0>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d108      	bne.n	800433e <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 800432c:	2317      	movs	r3, #23
 800432e:	18fb      	adds	r3, r7, r3
 8004330:	2203      	movs	r2, #3
 8004332:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	225d      	movs	r2, #93	; 0x5d
 8004338:	2101      	movs	r1, #1
 800433a:	5499      	strb	r1, [r3, r2]
          goto error;
 800433c:	e058      	b.n	80043f0 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2246      	movs	r2, #70	; 0x46
 8004342:	5a9b      	ldrh	r3, [r3, r2]
 8004344:	b29b      	uxth	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1c3      	bne.n	80042d2 <HAL_SPI_Receive+0x166>
 800434a:	e039      	b.n	80043c0 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2201      	movs	r2, #1
 8004354:	4013      	ands	r3, r2
 8004356:	2b01      	cmp	r3, #1
 8004358:	d115      	bne.n	8004386 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68da      	ldr	r2, [r3, #12]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004364:	b292      	uxth	r2, r2
 8004366:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436c:	1c9a      	adds	r2, r3, #2
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2246      	movs	r2, #70	; 0x46
 8004376:	5a9b      	ldrh	r3, [r3, r2]
 8004378:	b29b      	uxth	r3, r3
 800437a:	3b01      	subs	r3, #1
 800437c:	b299      	uxth	r1, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2246      	movs	r2, #70	; 0x46
 8004382:	5299      	strh	r1, [r3, r2]
 8004384:	e016      	b.n	80043b4 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004386:	f7fe fa63 	bl	8002850 <HAL_GetTick>
 800438a:	0002      	movs	r2, r0
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	429a      	cmp	r2, r3
 8004394:	d802      	bhi.n	800439c <HAL_SPI_Receive+0x230>
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	3301      	adds	r3, #1
 800439a:	d102      	bne.n	80043a2 <HAL_SPI_Receive+0x236>
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d108      	bne.n	80043b4 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80043a2:	2317      	movs	r3, #23
 80043a4:	18fb      	adds	r3, r7, r3
 80043a6:	2203      	movs	r2, #3
 80043a8:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	225d      	movs	r2, #93	; 0x5d
 80043ae:	2101      	movs	r1, #1
 80043b0:	5499      	strb	r1, [r3, r2]
          goto error;
 80043b2:	e01d      	b.n	80043f0 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2246      	movs	r2, #70	; 0x46
 80043b8:	5a9b      	ldrh	r3, [r3, r2]
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1c5      	bne.n	800434c <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043c0:	693a      	ldr	r2, [r7, #16]
 80043c2:	6839      	ldr	r1, [r7, #0]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	0018      	movs	r0, r3
 80043c8:	f000 fb34 	bl	8004a34 <SPI_EndRxTransaction>
 80043cc:	1e03      	subs	r3, r0, #0
 80043ce:	d002      	beq.n	80043d6 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2220      	movs	r2, #32
 80043d4:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d004      	beq.n	80043e8 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 80043de:	2317      	movs	r3, #23
 80043e0:	18fb      	adds	r3, r7, r3
 80043e2:	2201      	movs	r2, #1
 80043e4:	701a      	strb	r2, [r3, #0]
 80043e6:	e003      	b.n	80043f0 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	225d      	movs	r2, #93	; 0x5d
 80043ec:	2101      	movs	r1, #1
 80043ee:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	225c      	movs	r2, #92	; 0x5c
 80043f4:	2100      	movs	r1, #0
 80043f6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80043f8:	2317      	movs	r3, #23
 80043fa:	18fb      	adds	r3, r7, r3
 80043fc:	781b      	ldrb	r3, [r3, #0]
}
 80043fe:	0018      	movs	r0, r3
 8004400:	46bd      	mov	sp, r7
 8004402:	b007      	add	sp, #28
 8004404:	bd90      	pop	{r4, r7, pc}
 8004406:	46c0      	nop			; (mov r8, r8)
 8004408:	ffffefff 	.word	0xffffefff
 800440c:	ffffbfff 	.word	0xffffbfff

08004410 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b08a      	sub	sp, #40	; 0x28
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
 800441c:	001a      	movs	r2, r3
 800441e:	1cbb      	adds	r3, r7, #2
 8004420:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004422:	2301      	movs	r3, #1
 8004424:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004426:	2323      	movs	r3, #35	; 0x23
 8004428:	18fb      	adds	r3, r7, r3
 800442a:	2200      	movs	r2, #0
 800442c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	225c      	movs	r2, #92	; 0x5c
 8004432:	5c9b      	ldrb	r3, [r3, r2]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d101      	bne.n	800443c <HAL_SPI_TransmitReceive+0x2c>
 8004438:	2302      	movs	r3, #2
 800443a:	e1c4      	b.n	80047c6 <HAL_SPI_TransmitReceive+0x3b6>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	225c      	movs	r2, #92	; 0x5c
 8004440:	2101      	movs	r1, #1
 8004442:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004444:	f7fe fa04 	bl	8002850 <HAL_GetTick>
 8004448:	0003      	movs	r3, r0
 800444a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800444c:	201b      	movs	r0, #27
 800444e:	183b      	adds	r3, r7, r0
 8004450:	68fa      	ldr	r2, [r7, #12]
 8004452:	215d      	movs	r1, #93	; 0x5d
 8004454:	5c52      	ldrb	r2, [r2, r1]
 8004456:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800445e:	2312      	movs	r3, #18
 8004460:	18fb      	adds	r3, r7, r3
 8004462:	1cba      	adds	r2, r7, #2
 8004464:	8812      	ldrh	r2, [r2, #0]
 8004466:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004468:	183b      	adds	r3, r7, r0
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d011      	beq.n	8004494 <HAL_SPI_TransmitReceive+0x84>
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	2382      	movs	r3, #130	; 0x82
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	429a      	cmp	r2, r3
 8004478:	d107      	bne.n	800448a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d103      	bne.n	800448a <HAL_SPI_TransmitReceive+0x7a>
 8004482:	183b      	adds	r3, r7, r0
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	2b04      	cmp	r3, #4
 8004488:	d004      	beq.n	8004494 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800448a:	2323      	movs	r3, #35	; 0x23
 800448c:	18fb      	adds	r3, r7, r3
 800448e:	2202      	movs	r2, #2
 8004490:	701a      	strb	r2, [r3, #0]
    goto error;
 8004492:	e191      	b.n	80047b8 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d006      	beq.n	80044a8 <HAL_SPI_TransmitReceive+0x98>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d003      	beq.n	80044a8 <HAL_SPI_TransmitReceive+0x98>
 80044a0:	1cbb      	adds	r3, r7, #2
 80044a2:	881b      	ldrh	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d104      	bne.n	80044b2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80044a8:	2323      	movs	r3, #35	; 0x23
 80044aa:	18fb      	adds	r3, r7, r3
 80044ac:	2201      	movs	r2, #1
 80044ae:	701a      	strb	r2, [r3, #0]
    goto error;
 80044b0:	e182      	b.n	80047b8 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	225d      	movs	r2, #93	; 0x5d
 80044b6:	5c9b      	ldrb	r3, [r3, r2]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	2b04      	cmp	r3, #4
 80044bc:	d003      	beq.n	80044c6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	225d      	movs	r2, #93	; 0x5d
 80044c2:	2105      	movs	r1, #5
 80044c4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	1cba      	adds	r2, r7, #2
 80044d6:	2146      	movs	r1, #70	; 0x46
 80044d8:	8812      	ldrh	r2, [r2, #0]
 80044da:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	1cba      	adds	r2, r7, #2
 80044e0:	2144      	movs	r1, #68	; 0x44
 80044e2:	8812      	ldrh	r2, [r2, #0]
 80044e4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	68ba      	ldr	r2, [r7, #8]
 80044ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	1cba      	adds	r2, r7, #2
 80044f0:	8812      	ldrh	r2, [r2, #0]
 80044f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	1cba      	adds	r2, r7, #2
 80044f8:	8812      	ldrh	r2, [r2, #0]
 80044fa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	68da      	ldr	r2, [r3, #12]
 800450c:	23e0      	movs	r3, #224	; 0xe0
 800450e:	00db      	lsls	r3, r3, #3
 8004510:	429a      	cmp	r2, r3
 8004512:	d908      	bls.n	8004526 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	49ac      	ldr	r1, [pc, #688]	; (80047d0 <HAL_SPI_TransmitReceive+0x3c0>)
 8004520:	400a      	ands	r2, r1
 8004522:	605a      	str	r2, [r3, #4]
 8004524:	e008      	b.n	8004538 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2180      	movs	r1, #128	; 0x80
 8004532:	0149      	lsls	r1, r1, #5
 8004534:	430a      	orrs	r2, r1
 8004536:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2240      	movs	r2, #64	; 0x40
 8004540:	4013      	ands	r3, r2
 8004542:	2b40      	cmp	r3, #64	; 0x40
 8004544:	d007      	beq.n	8004556 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2140      	movs	r1, #64	; 0x40
 8004552:	430a      	orrs	r2, r1
 8004554:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	68da      	ldr	r2, [r3, #12]
 800455a:	23e0      	movs	r3, #224	; 0xe0
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	429a      	cmp	r2, r3
 8004560:	d800      	bhi.n	8004564 <HAL_SPI_TransmitReceive+0x154>
 8004562:	e083      	b.n	800466c <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <HAL_SPI_TransmitReceive+0x168>
 800456c:	2312      	movs	r3, #18
 800456e:	18fb      	adds	r3, r7, r3
 8004570:	881b      	ldrh	r3, [r3, #0]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d000      	beq.n	8004578 <HAL_SPI_TransmitReceive+0x168>
 8004576:	e06d      	b.n	8004654 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800457c:	881a      	ldrh	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004588:	1c9a      	adds	r2, r3, #2
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800459c:	e05a      	b.n	8004654 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	2202      	movs	r2, #2
 80045a6:	4013      	ands	r3, r2
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d11b      	bne.n	80045e4 <HAL_SPI_TransmitReceive+0x1d4>
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d016      	beq.n	80045e4 <HAL_SPI_TransmitReceive+0x1d4>
 80045b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d113      	bne.n	80045e4 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045c0:	881a      	ldrh	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045cc:	1c9a      	adds	r2, r3, #2
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	3b01      	subs	r3, #1
 80045da:	b29a      	uxth	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045e0:	2300      	movs	r3, #0
 80045e2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	2201      	movs	r2, #1
 80045ec:	4013      	ands	r3, r2
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d11c      	bne.n	800462c <HAL_SPI_TransmitReceive+0x21c>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2246      	movs	r2, #70	; 0x46
 80045f6:	5a9b      	ldrh	r3, [r3, r2]
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d016      	beq.n	800462c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68da      	ldr	r2, [r3, #12]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	b292      	uxth	r2, r2
 800460a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004610:	1c9a      	adds	r2, r3, #2
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2246      	movs	r2, #70	; 0x46
 800461a:	5a9b      	ldrh	r3, [r3, r2]
 800461c:	b29b      	uxth	r3, r3
 800461e:	3b01      	subs	r3, #1
 8004620:	b299      	uxth	r1, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2246      	movs	r2, #70	; 0x46
 8004626:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004628:	2301      	movs	r3, #1
 800462a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800462c:	f7fe f910 	bl	8002850 <HAL_GetTick>
 8004630:	0002      	movs	r2, r0
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004638:	429a      	cmp	r2, r3
 800463a:	d80b      	bhi.n	8004654 <HAL_SPI_TransmitReceive+0x244>
 800463c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800463e:	3301      	adds	r3, #1
 8004640:	d008      	beq.n	8004654 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8004642:	2323      	movs	r3, #35	; 0x23
 8004644:	18fb      	adds	r3, r7, r3
 8004646:	2203      	movs	r2, #3
 8004648:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	225d      	movs	r2, #93	; 0x5d
 800464e:	2101      	movs	r1, #1
 8004650:	5499      	strb	r1, [r3, r2]
        goto error;
 8004652:	e0b1      	b.n	80047b8 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004658:	b29b      	uxth	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d19f      	bne.n	800459e <HAL_SPI_TransmitReceive+0x18e>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2246      	movs	r2, #70	; 0x46
 8004662:	5a9b      	ldrh	r3, [r3, r2]
 8004664:	b29b      	uxth	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d199      	bne.n	800459e <HAL_SPI_TransmitReceive+0x18e>
 800466a:	e089      	b.n	8004780 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d005      	beq.n	8004680 <HAL_SPI_TransmitReceive+0x270>
 8004674:	2312      	movs	r3, #18
 8004676:	18fb      	adds	r3, r7, r3
 8004678:	881b      	ldrh	r3, [r3, #0]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d000      	beq.n	8004680 <HAL_SPI_TransmitReceive+0x270>
 800467e:	e074      	b.n	800476a <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	330c      	adds	r3, #12
 800468a:	7812      	ldrb	r2, [r2, #0]
 800468c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004692:	1c5a      	adds	r2, r3, #1
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800469c:	b29b      	uxth	r3, r3
 800469e:	3b01      	subs	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046a6:	e060      	b.n	800476a <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	2202      	movs	r2, #2
 80046b0:	4013      	ands	r3, r2
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d11c      	bne.n	80046f0 <HAL_SPI_TransmitReceive+0x2e0>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d017      	beq.n	80046f0 <HAL_SPI_TransmitReceive+0x2e0>
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d114      	bne.n	80046f0 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	330c      	adds	r3, #12
 80046d0:	7812      	ldrb	r2, [r2, #0]
 80046d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d8:	1c5a      	adds	r2, r3, #1
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	3b01      	subs	r3, #1
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	2201      	movs	r2, #1
 80046f8:	4013      	ands	r3, r2
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d11e      	bne.n	800473c <HAL_SPI_TransmitReceive+0x32c>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2246      	movs	r2, #70	; 0x46
 8004702:	5a9b      	ldrh	r3, [r3, r2]
 8004704:	b29b      	uxth	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d018      	beq.n	800473c <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	330c      	adds	r3, #12
 8004710:	001a      	movs	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004716:	7812      	ldrb	r2, [r2, #0]
 8004718:	b2d2      	uxtb	r2, r2
 800471a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004720:	1c5a      	adds	r2, r3, #1
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2246      	movs	r2, #70	; 0x46
 800472a:	5a9b      	ldrh	r3, [r3, r2]
 800472c:	b29b      	uxth	r3, r3
 800472e:	3b01      	subs	r3, #1
 8004730:	b299      	uxth	r1, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2246      	movs	r2, #70	; 0x46
 8004736:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004738:	2301      	movs	r3, #1
 800473a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800473c:	f7fe f888 	bl	8002850 <HAL_GetTick>
 8004740:	0002      	movs	r2, r0
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004748:	429a      	cmp	r2, r3
 800474a:	d802      	bhi.n	8004752 <HAL_SPI_TransmitReceive+0x342>
 800474c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800474e:	3301      	adds	r3, #1
 8004750:	d102      	bne.n	8004758 <HAL_SPI_TransmitReceive+0x348>
 8004752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004754:	2b00      	cmp	r3, #0
 8004756:	d108      	bne.n	800476a <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8004758:	2323      	movs	r3, #35	; 0x23
 800475a:	18fb      	adds	r3, r7, r3
 800475c:	2203      	movs	r2, #3
 800475e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	225d      	movs	r2, #93	; 0x5d
 8004764:	2101      	movs	r1, #1
 8004766:	5499      	strb	r1, [r3, r2]
        goto error;
 8004768:	e026      	b.n	80047b8 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800476e:	b29b      	uxth	r3, r3
 8004770:	2b00      	cmp	r3, #0
 8004772:	d199      	bne.n	80046a8 <HAL_SPI_TransmitReceive+0x298>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2246      	movs	r2, #70	; 0x46
 8004778:	5a9b      	ldrh	r3, [r3, r2]
 800477a:	b29b      	uxth	r3, r3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d193      	bne.n	80046a8 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004780:	69fa      	ldr	r2, [r7, #28]
 8004782:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	0018      	movs	r0, r3
 8004788:	f000 f9b2 	bl	8004af0 <SPI_EndRxTxTransaction>
 800478c:	1e03      	subs	r3, r0, #0
 800478e:	d006      	beq.n	800479e <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8004790:	2323      	movs	r3, #35	; 0x23
 8004792:	18fb      	adds	r3, r7, r3
 8004794:	2201      	movs	r2, #1
 8004796:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2220      	movs	r2, #32
 800479c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d004      	beq.n	80047b0 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 80047a6:	2323      	movs	r3, #35	; 0x23
 80047a8:	18fb      	adds	r3, r7, r3
 80047aa:	2201      	movs	r2, #1
 80047ac:	701a      	strb	r2, [r3, #0]
 80047ae:	e003      	b.n	80047b8 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	225d      	movs	r2, #93	; 0x5d
 80047b4:	2101      	movs	r1, #1
 80047b6:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	225c      	movs	r2, #92	; 0x5c
 80047bc:	2100      	movs	r1, #0
 80047be:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80047c0:	2323      	movs	r3, #35	; 0x23
 80047c2:	18fb      	adds	r3, r7, r3
 80047c4:	781b      	ldrb	r3, [r3, #0]
}
 80047c6:	0018      	movs	r0, r3
 80047c8:	46bd      	mov	sp, r7
 80047ca:	b00a      	add	sp, #40	; 0x28
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	46c0      	nop			; (mov r8, r8)
 80047d0:	ffffefff 	.word	0xffffefff

080047d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b088      	sub	sp, #32
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	603b      	str	r3, [r7, #0]
 80047e0:	1dfb      	adds	r3, r7, #7
 80047e2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047e4:	f7fe f834 	bl	8002850 <HAL_GetTick>
 80047e8:	0002      	movs	r2, r0
 80047ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ec:	1a9b      	subs	r3, r3, r2
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	18d3      	adds	r3, r2, r3
 80047f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047f4:	f7fe f82c 	bl	8002850 <HAL_GetTick>
 80047f8:	0003      	movs	r3, r0
 80047fa:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047fc:	4b3a      	ldr	r3, [pc, #232]	; (80048e8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	015b      	lsls	r3, r3, #5
 8004802:	0d1b      	lsrs	r3, r3, #20
 8004804:	69fa      	ldr	r2, [r7, #28]
 8004806:	4353      	muls	r3, r2
 8004808:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800480a:	e058      	b.n	80048be <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	3301      	adds	r3, #1
 8004810:	d055      	beq.n	80048be <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004812:	f7fe f81d 	bl	8002850 <HAL_GetTick>
 8004816:	0002      	movs	r2, r0
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	69fa      	ldr	r2, [r7, #28]
 800481e:	429a      	cmp	r2, r3
 8004820:	d902      	bls.n	8004828 <SPI_WaitFlagStateUntilTimeout+0x54>
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d142      	bne.n	80048ae <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	21e0      	movs	r1, #224	; 0xe0
 8004834:	438a      	bics	r2, r1
 8004836:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	685a      	ldr	r2, [r3, #4]
 800483c:	2382      	movs	r3, #130	; 0x82
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	429a      	cmp	r2, r3
 8004842:	d113      	bne.n	800486c <SPI_WaitFlagStateUntilTimeout+0x98>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	689a      	ldr	r2, [r3, #8]
 8004848:	2380      	movs	r3, #128	; 0x80
 800484a:	021b      	lsls	r3, r3, #8
 800484c:	429a      	cmp	r2, r3
 800484e:	d005      	beq.n	800485c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	2380      	movs	r3, #128	; 0x80
 8004856:	00db      	lsls	r3, r3, #3
 8004858:	429a      	cmp	r2, r3
 800485a:	d107      	bne.n	800486c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2140      	movs	r1, #64	; 0x40
 8004868:	438a      	bics	r2, r1
 800486a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004870:	2380      	movs	r3, #128	; 0x80
 8004872:	019b      	lsls	r3, r3, #6
 8004874:	429a      	cmp	r2, r3
 8004876:	d110      	bne.n	800489a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	491a      	ldr	r1, [pc, #104]	; (80048ec <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004884:	400a      	ands	r2, r1
 8004886:	601a      	str	r2, [r3, #0]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2180      	movs	r1, #128	; 0x80
 8004894:	0189      	lsls	r1, r1, #6
 8004896:	430a      	orrs	r2, r1
 8004898:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	225d      	movs	r2, #93	; 0x5d
 800489e:	2101      	movs	r1, #1
 80048a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	225c      	movs	r2, #92	; 0x5c
 80048a6:	2100      	movs	r1, #0
 80048a8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e017      	b.n	80048de <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d101      	bne.n	80048b8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80048b4:	2300      	movs	r3, #0
 80048b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	3b01      	subs	r3, #1
 80048bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	4013      	ands	r3, r2
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	425a      	negs	r2, r3
 80048ce:	4153      	adcs	r3, r2
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	001a      	movs	r2, r3
 80048d4:	1dfb      	adds	r3, r7, #7
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d197      	bne.n	800480c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80048dc:	2300      	movs	r3, #0
}
 80048de:	0018      	movs	r0, r3
 80048e0:	46bd      	mov	sp, r7
 80048e2:	b008      	add	sp, #32
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	46c0      	nop			; (mov r8, r8)
 80048e8:	20000000 	.word	0x20000000
 80048ec:	ffffdfff 	.word	0xffffdfff

080048f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b08a      	sub	sp, #40	; 0x28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
 80048fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80048fe:	2317      	movs	r3, #23
 8004900:	18fb      	adds	r3, r7, r3
 8004902:	2200      	movs	r2, #0
 8004904:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004906:	f7fd ffa3 	bl	8002850 <HAL_GetTick>
 800490a:	0002      	movs	r2, r0
 800490c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800490e:	1a9b      	subs	r3, r3, r2
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	18d3      	adds	r3, r2, r3
 8004914:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004916:	f7fd ff9b 	bl	8002850 <HAL_GetTick>
 800491a:	0003      	movs	r3, r0
 800491c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	330c      	adds	r3, #12
 8004924:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004926:	4b41      	ldr	r3, [pc, #260]	; (8004a2c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	0013      	movs	r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	189b      	adds	r3, r3, r2
 8004930:	00da      	lsls	r2, r3, #3
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	0d1b      	lsrs	r3, r3, #20
 8004936:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004938:	4353      	muls	r3, r2
 800493a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800493c:	e068      	b.n	8004a10 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	23c0      	movs	r3, #192	; 0xc0
 8004942:	00db      	lsls	r3, r3, #3
 8004944:	429a      	cmp	r2, r3
 8004946:	d10a      	bne.n	800495e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d107      	bne.n	800495e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	b2da      	uxtb	r2, r3
 8004954:	2117      	movs	r1, #23
 8004956:	187b      	adds	r3, r7, r1
 8004958:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800495a:	187b      	adds	r3, r7, r1
 800495c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	3301      	adds	r3, #1
 8004962:	d055      	beq.n	8004a10 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004964:	f7fd ff74 	bl	8002850 <HAL_GetTick>
 8004968:	0002      	movs	r2, r0
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004970:	429a      	cmp	r2, r3
 8004972:	d902      	bls.n	800497a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004976:	2b00      	cmp	r3, #0
 8004978:	d142      	bne.n	8004a00 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	685a      	ldr	r2, [r3, #4]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	21e0      	movs	r1, #224	; 0xe0
 8004986:	438a      	bics	r2, r1
 8004988:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	2382      	movs	r3, #130	; 0x82
 8004990:	005b      	lsls	r3, r3, #1
 8004992:	429a      	cmp	r2, r3
 8004994:	d113      	bne.n	80049be <SPI_WaitFifoStateUntilTimeout+0xce>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	2380      	movs	r3, #128	; 0x80
 800499c:	021b      	lsls	r3, r3, #8
 800499e:	429a      	cmp	r2, r3
 80049a0:	d005      	beq.n	80049ae <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	689a      	ldr	r2, [r3, #8]
 80049a6:	2380      	movs	r3, #128	; 0x80
 80049a8:	00db      	lsls	r3, r3, #3
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d107      	bne.n	80049be <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2140      	movs	r1, #64	; 0x40
 80049ba:	438a      	bics	r2, r1
 80049bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049c2:	2380      	movs	r3, #128	; 0x80
 80049c4:	019b      	lsls	r3, r3, #6
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d110      	bne.n	80049ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4916      	ldr	r1, [pc, #88]	; (8004a30 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80049d6:	400a      	ands	r2, r1
 80049d8:	601a      	str	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2180      	movs	r1, #128	; 0x80
 80049e6:	0189      	lsls	r1, r1, #6
 80049e8:	430a      	orrs	r2, r1
 80049ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	225d      	movs	r2, #93	; 0x5d
 80049f0:	2101      	movs	r1, #1
 80049f2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	225c      	movs	r2, #92	; 0x5c
 80049f8:	2100      	movs	r1, #0
 80049fa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	e010      	b.n	8004a22 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	4013      	ands	r3, r2
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d18e      	bne.n	800493e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	0018      	movs	r0, r3
 8004a24:	46bd      	mov	sp, r7
 8004a26:	b00a      	add	sp, #40	; 0x28
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	46c0      	nop			; (mov r8, r8)
 8004a2c:	20000000 	.word	0x20000000
 8004a30:	ffffdfff 	.word	0xffffdfff

08004a34 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b086      	sub	sp, #24
 8004a38:	af02      	add	r7, sp, #8
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	2382      	movs	r3, #130	; 0x82
 8004a46:	005b      	lsls	r3, r3, #1
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d113      	bne.n	8004a74 <SPI_EndRxTransaction+0x40>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	2380      	movs	r3, #128	; 0x80
 8004a52:	021b      	lsls	r3, r3, #8
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d005      	beq.n	8004a64 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	689a      	ldr	r2, [r3, #8]
 8004a5c:	2380      	movs	r3, #128	; 0x80
 8004a5e:	00db      	lsls	r3, r3, #3
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d107      	bne.n	8004a74 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	2140      	movs	r1, #64	; 0x40
 8004a70:	438a      	bics	r2, r1
 8004a72:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a74:	68ba      	ldr	r2, [r7, #8]
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	9300      	str	r3, [sp, #0]
 8004a7c:	0013      	movs	r3, r2
 8004a7e:	2200      	movs	r2, #0
 8004a80:	2180      	movs	r1, #128	; 0x80
 8004a82:	f7ff fea7 	bl	80047d4 <SPI_WaitFlagStateUntilTimeout>
 8004a86:	1e03      	subs	r3, r0, #0
 8004a88:	d007      	beq.n	8004a9a <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a8e:	2220      	movs	r2, #32
 8004a90:	431a      	orrs	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e026      	b.n	8004ae8 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	2382      	movs	r3, #130	; 0x82
 8004aa0:	005b      	lsls	r3, r3, #1
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d11f      	bne.n	8004ae6 <SPI_EndRxTransaction+0xb2>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	689a      	ldr	r2, [r3, #8]
 8004aaa:	2380      	movs	r3, #128	; 0x80
 8004aac:	021b      	lsls	r3, r3, #8
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d005      	beq.n	8004abe <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	689a      	ldr	r2, [r3, #8]
 8004ab6:	2380      	movs	r3, #128	; 0x80
 8004ab8:	00db      	lsls	r3, r3, #3
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d113      	bne.n	8004ae6 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004abe:	68ba      	ldr	r2, [r7, #8]
 8004ac0:	23c0      	movs	r3, #192	; 0xc0
 8004ac2:	00d9      	lsls	r1, r3, #3
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	9300      	str	r3, [sp, #0]
 8004aca:	0013      	movs	r3, r2
 8004acc:	2200      	movs	r2, #0
 8004ace:	f7ff ff0f 	bl	80048f0 <SPI_WaitFifoStateUntilTimeout>
 8004ad2:	1e03      	subs	r3, r0, #0
 8004ad4:	d007      	beq.n	8004ae6 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ada:	2220      	movs	r2, #32
 8004adc:	431a      	orrs	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e000      	b.n	8004ae8 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	0018      	movs	r0, r3
 8004aea:	46bd      	mov	sp, r7
 8004aec:	b004      	add	sp, #16
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b086      	sub	sp, #24
 8004af4:	af02      	add	r7, sp, #8
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004afc:	68ba      	ldr	r2, [r7, #8]
 8004afe:	23c0      	movs	r3, #192	; 0xc0
 8004b00:	0159      	lsls	r1, r3, #5
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	9300      	str	r3, [sp, #0]
 8004b08:	0013      	movs	r3, r2
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f7ff fef0 	bl	80048f0 <SPI_WaitFifoStateUntilTimeout>
 8004b10:	1e03      	subs	r3, r0, #0
 8004b12:	d007      	beq.n	8004b24 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b18:	2220      	movs	r2, #32
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e027      	b.n	8004b74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	0013      	movs	r3, r2
 8004b2e:	2200      	movs	r2, #0
 8004b30:	2180      	movs	r1, #128	; 0x80
 8004b32:	f7ff fe4f 	bl	80047d4 <SPI_WaitFlagStateUntilTimeout>
 8004b36:	1e03      	subs	r3, r0, #0
 8004b38:	d007      	beq.n	8004b4a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b3e:	2220      	movs	r2, #32
 8004b40:	431a      	orrs	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e014      	b.n	8004b74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	23c0      	movs	r3, #192	; 0xc0
 8004b4e:	00d9      	lsls	r1, r3, #3
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	0013      	movs	r3, r2
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f7ff fec9 	bl	80048f0 <SPI_WaitFifoStateUntilTimeout>
 8004b5e:	1e03      	subs	r3, r0, #0
 8004b60:	d007      	beq.n	8004b72 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b66:	2220      	movs	r2, #32
 8004b68:	431a      	orrs	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e000      	b.n	8004b74 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	0018      	movs	r0, r3
 8004b76:	46bd      	mov	sp, r7
 8004b78:	b004      	add	sp, #16
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e046      	b.n	8004c1c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2288      	movs	r2, #136	; 0x88
 8004b92:	589b      	ldr	r3, [r3, r2]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d107      	bne.n	8004ba8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2284      	movs	r2, #132	; 0x84
 8004b9c:	2100      	movs	r1, #0
 8004b9e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f7fd fcb0 	bl	8002508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2288      	movs	r2, #136	; 0x88
 8004bac:	2124      	movs	r1, #36	; 0x24
 8004bae:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2101      	movs	r1, #1
 8004bbc:	438a      	bics	r2, r1
 8004bbe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d003      	beq.n	8004bd0 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	0018      	movs	r0, r3
 8004bcc:	f000 fd0c 	bl	80055e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	0018      	movs	r0, r3
 8004bd4:	f000 f9b2 	bl	8004f3c <UART_SetConfig>
 8004bd8:	0003      	movs	r3, r0
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d101      	bne.n	8004be2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e01c      	b.n	8004c1c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	490d      	ldr	r1, [pc, #52]	; (8004c24 <HAL_UART_Init+0xa8>)
 8004bee:	400a      	ands	r2, r1
 8004bf0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	689a      	ldr	r2, [r3, #8]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	212a      	movs	r1, #42	; 0x2a
 8004bfe:	438a      	bics	r2, r1
 8004c00:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2101      	movs	r1, #1
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	0018      	movs	r0, r3
 8004c16:	f000 fd9b 	bl	8005750 <UART_CheckIdleState>
 8004c1a:	0003      	movs	r3, r0
}
 8004c1c:	0018      	movs	r0, r3
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	b002      	add	sp, #8
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	ffffb7ff 	.word	0xffffb7ff

08004c28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b08a      	sub	sp, #40	; 0x28
 8004c2c:	af02      	add	r7, sp, #8
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	603b      	str	r3, [r7, #0]
 8004c34:	1dbb      	adds	r3, r7, #6
 8004c36:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2288      	movs	r2, #136	; 0x88
 8004c3c:	589b      	ldr	r3, [r3, r2]
 8004c3e:	2b20      	cmp	r3, #32
 8004c40:	d000      	beq.n	8004c44 <HAL_UART_Transmit+0x1c>
 8004c42:	e090      	b.n	8004d66 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <HAL_UART_Transmit+0x2a>
 8004c4a:	1dbb      	adds	r3, r7, #6
 8004c4c:	881b      	ldrh	r3, [r3, #0]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e088      	b.n	8004d68 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	689a      	ldr	r2, [r3, #8]
 8004c5a:	2380      	movs	r3, #128	; 0x80
 8004c5c:	015b      	lsls	r3, r3, #5
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d109      	bne.n	8004c76 <HAL_UART_Transmit+0x4e>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d105      	bne.n	8004c76 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	4013      	ands	r3, r2
 8004c70:	d001      	beq.n	8004c76 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e078      	b.n	8004d68 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2290      	movs	r2, #144	; 0x90
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2288      	movs	r2, #136	; 0x88
 8004c82:	2121      	movs	r1, #33	; 0x21
 8004c84:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c86:	f7fd fde3 	bl	8002850 <HAL_GetTick>
 8004c8a:	0003      	movs	r3, r0
 8004c8c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	1dba      	adds	r2, r7, #6
 8004c92:	2154      	movs	r1, #84	; 0x54
 8004c94:	8812      	ldrh	r2, [r2, #0]
 8004c96:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	1dba      	adds	r2, r7, #6
 8004c9c:	2156      	movs	r1, #86	; 0x56
 8004c9e:	8812      	ldrh	r2, [r2, #0]
 8004ca0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	689a      	ldr	r2, [r3, #8]
 8004ca6:	2380      	movs	r3, #128	; 0x80
 8004ca8:	015b      	lsls	r3, r3, #5
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d108      	bne.n	8004cc0 <HAL_UART_Transmit+0x98>
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d104      	bne.n	8004cc0 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	61bb      	str	r3, [r7, #24]
 8004cbe:	e003      	b.n	8004cc8 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cc8:	e030      	b.n	8004d2c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	9300      	str	r3, [sp, #0]
 8004cd2:	0013      	movs	r3, r2
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	2180      	movs	r1, #128	; 0x80
 8004cd8:	f000 fde4 	bl	80058a4 <UART_WaitOnFlagUntilTimeout>
 8004cdc:	1e03      	subs	r3, r0, #0
 8004cde:	d005      	beq.n	8004cec <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2288      	movs	r2, #136	; 0x88
 8004ce4:	2120      	movs	r1, #32
 8004ce6:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e03d      	b.n	8004d68 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10b      	bne.n	8004d0a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	881b      	ldrh	r3, [r3, #0]
 8004cf6:	001a      	movs	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	05d2      	lsls	r2, r2, #23
 8004cfe:	0dd2      	lsrs	r2, r2, #23
 8004d00:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004d02:	69bb      	ldr	r3, [r7, #24]
 8004d04:	3302      	adds	r3, #2
 8004d06:	61bb      	str	r3, [r7, #24]
 8004d08:	e007      	b.n	8004d1a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	781a      	ldrb	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	3301      	adds	r3, #1
 8004d18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2256      	movs	r2, #86	; 0x56
 8004d1e:	5a9b      	ldrh	r3, [r3, r2]
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	3b01      	subs	r3, #1
 8004d24:	b299      	uxth	r1, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2256      	movs	r2, #86	; 0x56
 8004d2a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2256      	movs	r2, #86	; 0x56
 8004d30:	5a9b      	ldrh	r3, [r3, r2]
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d1c8      	bne.n	8004cca <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	9300      	str	r3, [sp, #0]
 8004d40:	0013      	movs	r3, r2
 8004d42:	2200      	movs	r2, #0
 8004d44:	2140      	movs	r1, #64	; 0x40
 8004d46:	f000 fdad 	bl	80058a4 <UART_WaitOnFlagUntilTimeout>
 8004d4a:	1e03      	subs	r3, r0, #0
 8004d4c:	d005      	beq.n	8004d5a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2288      	movs	r2, #136	; 0x88
 8004d52:	2120      	movs	r1, #32
 8004d54:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e006      	b.n	8004d68 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2288      	movs	r2, #136	; 0x88
 8004d5e:	2120      	movs	r1, #32
 8004d60:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004d62:	2300      	movs	r3, #0
 8004d64:	e000      	b.n	8004d68 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004d66:	2302      	movs	r3, #2
  }
}
 8004d68:	0018      	movs	r0, r3
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	b008      	add	sp, #32
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b08a      	sub	sp, #40	; 0x28
 8004d74:	af02      	add	r7, sp, #8
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	603b      	str	r3, [r7, #0]
 8004d7c:	1dbb      	adds	r3, r7, #6
 8004d7e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	228c      	movs	r2, #140	; 0x8c
 8004d84:	589b      	ldr	r3, [r3, r2]
 8004d86:	2b20      	cmp	r3, #32
 8004d88:	d000      	beq.n	8004d8c <HAL_UART_Receive+0x1c>
 8004d8a:	e0d0      	b.n	8004f2e <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d003      	beq.n	8004d9a <HAL_UART_Receive+0x2a>
 8004d92:	1dbb      	adds	r3, r7, #6
 8004d94:	881b      	ldrh	r3, [r3, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d101      	bne.n	8004d9e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e0c8      	b.n	8004f30 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	689a      	ldr	r2, [r3, #8]
 8004da2:	2380      	movs	r3, #128	; 0x80
 8004da4:	015b      	lsls	r3, r3, #5
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d109      	bne.n	8004dbe <HAL_UART_Receive+0x4e>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d105      	bne.n	8004dbe <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	2201      	movs	r2, #1
 8004db6:	4013      	ands	r3, r2
 8004db8:	d001      	beq.n	8004dbe <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e0b8      	b.n	8004f30 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2290      	movs	r2, #144	; 0x90
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	228c      	movs	r2, #140	; 0x8c
 8004dca:	2122      	movs	r1, #34	; 0x22
 8004dcc:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dd4:	f7fd fd3c 	bl	8002850 <HAL_GetTick>
 8004dd8:	0003      	movs	r3, r0
 8004dda:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	1dba      	adds	r2, r7, #6
 8004de0:	215c      	movs	r1, #92	; 0x5c
 8004de2:	8812      	ldrh	r2, [r2, #0]
 8004de4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	1dba      	adds	r2, r7, #6
 8004dea:	215e      	movs	r1, #94	; 0x5e
 8004dec:	8812      	ldrh	r2, [r2, #0]
 8004dee:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	2380      	movs	r3, #128	; 0x80
 8004df6:	015b      	lsls	r3, r3, #5
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d10d      	bne.n	8004e18 <HAL_UART_Receive+0xa8>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d104      	bne.n	8004e0e <HAL_UART_Receive+0x9e>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2260      	movs	r2, #96	; 0x60
 8004e08:	494b      	ldr	r1, [pc, #300]	; (8004f38 <HAL_UART_Receive+0x1c8>)
 8004e0a:	5299      	strh	r1, [r3, r2]
 8004e0c:	e02e      	b.n	8004e6c <HAL_UART_Receive+0xfc>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2260      	movs	r2, #96	; 0x60
 8004e12:	21ff      	movs	r1, #255	; 0xff
 8004e14:	5299      	strh	r1, [r3, r2]
 8004e16:	e029      	b.n	8004e6c <HAL_UART_Receive+0xfc>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10d      	bne.n	8004e3c <HAL_UART_Receive+0xcc>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d104      	bne.n	8004e32 <HAL_UART_Receive+0xc2>
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2260      	movs	r2, #96	; 0x60
 8004e2c:	21ff      	movs	r1, #255	; 0xff
 8004e2e:	5299      	strh	r1, [r3, r2]
 8004e30:	e01c      	b.n	8004e6c <HAL_UART_Receive+0xfc>
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2260      	movs	r2, #96	; 0x60
 8004e36:	217f      	movs	r1, #127	; 0x7f
 8004e38:	5299      	strh	r1, [r3, r2]
 8004e3a:	e017      	b.n	8004e6c <HAL_UART_Receive+0xfc>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	2380      	movs	r3, #128	; 0x80
 8004e42:	055b      	lsls	r3, r3, #21
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d10d      	bne.n	8004e64 <HAL_UART_Receive+0xf4>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d104      	bne.n	8004e5a <HAL_UART_Receive+0xea>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2260      	movs	r2, #96	; 0x60
 8004e54:	217f      	movs	r1, #127	; 0x7f
 8004e56:	5299      	strh	r1, [r3, r2]
 8004e58:	e008      	b.n	8004e6c <HAL_UART_Receive+0xfc>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2260      	movs	r2, #96	; 0x60
 8004e5e:	213f      	movs	r1, #63	; 0x3f
 8004e60:	5299      	strh	r1, [r3, r2]
 8004e62:	e003      	b.n	8004e6c <HAL_UART_Receive+0xfc>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2260      	movs	r2, #96	; 0x60
 8004e68:	2100      	movs	r1, #0
 8004e6a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8004e6c:	2312      	movs	r3, #18
 8004e6e:	18fb      	adds	r3, r7, r3
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	2160      	movs	r1, #96	; 0x60
 8004e74:	5a52      	ldrh	r2, [r2, r1]
 8004e76:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	689a      	ldr	r2, [r3, #8]
 8004e7c:	2380      	movs	r3, #128	; 0x80
 8004e7e:	015b      	lsls	r3, r3, #5
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d108      	bne.n	8004e96 <HAL_UART_Receive+0x126>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d104      	bne.n	8004e96 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	61bb      	str	r3, [r7, #24]
 8004e94:	e003      	b.n	8004e9e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004e9e:	e03a      	b.n	8004f16 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004ea0:	697a      	ldr	r2, [r7, #20]
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	0013      	movs	r3, r2
 8004eaa:	2200      	movs	r2, #0
 8004eac:	2120      	movs	r1, #32
 8004eae:	f000 fcf9 	bl	80058a4 <UART_WaitOnFlagUntilTimeout>
 8004eb2:	1e03      	subs	r3, r0, #0
 8004eb4:	d005      	beq.n	8004ec2 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	228c      	movs	r2, #140	; 0x8c
 8004eba:	2120      	movs	r1, #32
 8004ebc:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e036      	b.n	8004f30 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d10e      	bne.n	8004ee6 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	2212      	movs	r2, #18
 8004ed2:	18ba      	adds	r2, r7, r2
 8004ed4:	8812      	ldrh	r2, [r2, #0]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	3302      	adds	r3, #2
 8004ee2:	61bb      	str	r3, [r7, #24]
 8004ee4:	e00e      	b.n	8004f04 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2212      	movs	r2, #18
 8004ef0:	18ba      	adds	r2, r7, r2
 8004ef2:	8812      	ldrh	r2, [r2, #0]
 8004ef4:	b2d2      	uxtb	r2, r2
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	3301      	adds	r3, #1
 8004f02:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	225e      	movs	r2, #94	; 0x5e
 8004f08:	5a9b      	ldrh	r3, [r3, r2]
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	b299      	uxth	r1, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	225e      	movs	r2, #94	; 0x5e
 8004f14:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	225e      	movs	r2, #94	; 0x5e
 8004f1a:	5a9b      	ldrh	r3, [r3, r2]
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1be      	bne.n	8004ea0 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	228c      	movs	r2, #140	; 0x8c
 8004f26:	2120      	movs	r1, #32
 8004f28:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	e000      	b.n	8004f30 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8004f2e:	2302      	movs	r3, #2
  }
}
 8004f30:	0018      	movs	r0, r3
 8004f32:	46bd      	mov	sp, r7
 8004f34:	b008      	add	sp, #32
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	000001ff 	.word	0x000001ff

08004f3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f3c:	b5b0      	push	{r4, r5, r7, lr}
 8004f3e:	b090      	sub	sp, #64	; 0x40
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f44:	231a      	movs	r3, #26
 8004f46:	2220      	movs	r2, #32
 8004f48:	189b      	adds	r3, r3, r2
 8004f4a:	19db      	adds	r3, r3, r7
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f52:	689a      	ldr	r2, [r3, #8]
 8004f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f62:	69db      	ldr	r3, [r3, #28]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4ac1      	ldr	r2, [pc, #772]	; (8005274 <UART_SetConfig+0x338>)
 8004f70:	4013      	ands	r3, r2
 8004f72:	0019      	movs	r1, r3
 8004f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f7a:	430b      	orrs	r3, r1
 8004f7c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	4abc      	ldr	r2, [pc, #752]	; (8005278 <UART_SetConfig+0x33c>)
 8004f86:	4013      	ands	r3, r2
 8004f88:	0018      	movs	r0, r3
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8c:	68d9      	ldr	r1, [r3, #12]
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	0003      	movs	r3, r0
 8004f94:	430b      	orrs	r3, r1
 8004f96:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4ab6      	ldr	r2, [pc, #728]	; (800527c <UART_SetConfig+0x340>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d009      	beq.n	8004fbc <UART_SetConfig+0x80>
 8004fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4ab4      	ldr	r2, [pc, #720]	; (8005280 <UART_SetConfig+0x344>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d004      	beq.n	8004fbc <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb4:	6a1b      	ldr	r3, [r3, #32]
 8004fb6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	4ab0      	ldr	r2, [pc, #704]	; (8005284 <UART_SetConfig+0x348>)
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	0019      	movs	r1, r3
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fce:	430b      	orrs	r3, r1
 8004fd0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd8:	220f      	movs	r2, #15
 8004fda:	4393      	bics	r3, r2
 8004fdc:	0018      	movs	r0, r3
 8004fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	0003      	movs	r3, r0
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4aa5      	ldr	r2, [pc, #660]	; (8005288 <UART_SetConfig+0x34c>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d131      	bne.n	800505a <UART_SetConfig+0x11e>
 8004ff6:	4ba5      	ldr	r3, [pc, #660]	; (800528c <UART_SetConfig+0x350>)
 8004ff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ffa:	2203      	movs	r2, #3
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	2b03      	cmp	r3, #3
 8005000:	d01d      	beq.n	800503e <UART_SetConfig+0x102>
 8005002:	d823      	bhi.n	800504c <UART_SetConfig+0x110>
 8005004:	2b02      	cmp	r3, #2
 8005006:	d00c      	beq.n	8005022 <UART_SetConfig+0xe6>
 8005008:	d820      	bhi.n	800504c <UART_SetConfig+0x110>
 800500a:	2b00      	cmp	r3, #0
 800500c:	d002      	beq.n	8005014 <UART_SetConfig+0xd8>
 800500e:	2b01      	cmp	r3, #1
 8005010:	d00e      	beq.n	8005030 <UART_SetConfig+0xf4>
 8005012:	e01b      	b.n	800504c <UART_SetConfig+0x110>
 8005014:	231b      	movs	r3, #27
 8005016:	2220      	movs	r2, #32
 8005018:	189b      	adds	r3, r3, r2
 800501a:	19db      	adds	r3, r3, r7
 800501c:	2200      	movs	r2, #0
 800501e:	701a      	strb	r2, [r3, #0]
 8005020:	e154      	b.n	80052cc <UART_SetConfig+0x390>
 8005022:	231b      	movs	r3, #27
 8005024:	2220      	movs	r2, #32
 8005026:	189b      	adds	r3, r3, r2
 8005028:	19db      	adds	r3, r3, r7
 800502a:	2202      	movs	r2, #2
 800502c:	701a      	strb	r2, [r3, #0]
 800502e:	e14d      	b.n	80052cc <UART_SetConfig+0x390>
 8005030:	231b      	movs	r3, #27
 8005032:	2220      	movs	r2, #32
 8005034:	189b      	adds	r3, r3, r2
 8005036:	19db      	adds	r3, r3, r7
 8005038:	2204      	movs	r2, #4
 800503a:	701a      	strb	r2, [r3, #0]
 800503c:	e146      	b.n	80052cc <UART_SetConfig+0x390>
 800503e:	231b      	movs	r3, #27
 8005040:	2220      	movs	r2, #32
 8005042:	189b      	adds	r3, r3, r2
 8005044:	19db      	adds	r3, r3, r7
 8005046:	2208      	movs	r2, #8
 8005048:	701a      	strb	r2, [r3, #0]
 800504a:	e13f      	b.n	80052cc <UART_SetConfig+0x390>
 800504c:	231b      	movs	r3, #27
 800504e:	2220      	movs	r2, #32
 8005050:	189b      	adds	r3, r3, r2
 8005052:	19db      	adds	r3, r3, r7
 8005054:	2210      	movs	r2, #16
 8005056:	701a      	strb	r2, [r3, #0]
 8005058:	e138      	b.n	80052cc <UART_SetConfig+0x390>
 800505a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a8c      	ldr	r2, [pc, #560]	; (8005290 <UART_SetConfig+0x354>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d131      	bne.n	80050c8 <UART_SetConfig+0x18c>
 8005064:	4b89      	ldr	r3, [pc, #548]	; (800528c <UART_SetConfig+0x350>)
 8005066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005068:	220c      	movs	r2, #12
 800506a:	4013      	ands	r3, r2
 800506c:	2b0c      	cmp	r3, #12
 800506e:	d01d      	beq.n	80050ac <UART_SetConfig+0x170>
 8005070:	d823      	bhi.n	80050ba <UART_SetConfig+0x17e>
 8005072:	2b08      	cmp	r3, #8
 8005074:	d00c      	beq.n	8005090 <UART_SetConfig+0x154>
 8005076:	d820      	bhi.n	80050ba <UART_SetConfig+0x17e>
 8005078:	2b00      	cmp	r3, #0
 800507a:	d002      	beq.n	8005082 <UART_SetConfig+0x146>
 800507c:	2b04      	cmp	r3, #4
 800507e:	d00e      	beq.n	800509e <UART_SetConfig+0x162>
 8005080:	e01b      	b.n	80050ba <UART_SetConfig+0x17e>
 8005082:	231b      	movs	r3, #27
 8005084:	2220      	movs	r2, #32
 8005086:	189b      	adds	r3, r3, r2
 8005088:	19db      	adds	r3, r3, r7
 800508a:	2200      	movs	r2, #0
 800508c:	701a      	strb	r2, [r3, #0]
 800508e:	e11d      	b.n	80052cc <UART_SetConfig+0x390>
 8005090:	231b      	movs	r3, #27
 8005092:	2220      	movs	r2, #32
 8005094:	189b      	adds	r3, r3, r2
 8005096:	19db      	adds	r3, r3, r7
 8005098:	2202      	movs	r2, #2
 800509a:	701a      	strb	r2, [r3, #0]
 800509c:	e116      	b.n	80052cc <UART_SetConfig+0x390>
 800509e:	231b      	movs	r3, #27
 80050a0:	2220      	movs	r2, #32
 80050a2:	189b      	adds	r3, r3, r2
 80050a4:	19db      	adds	r3, r3, r7
 80050a6:	2204      	movs	r2, #4
 80050a8:	701a      	strb	r2, [r3, #0]
 80050aa:	e10f      	b.n	80052cc <UART_SetConfig+0x390>
 80050ac:	231b      	movs	r3, #27
 80050ae:	2220      	movs	r2, #32
 80050b0:	189b      	adds	r3, r3, r2
 80050b2:	19db      	adds	r3, r3, r7
 80050b4:	2208      	movs	r2, #8
 80050b6:	701a      	strb	r2, [r3, #0]
 80050b8:	e108      	b.n	80052cc <UART_SetConfig+0x390>
 80050ba:	231b      	movs	r3, #27
 80050bc:	2220      	movs	r2, #32
 80050be:	189b      	adds	r3, r3, r2
 80050c0:	19db      	adds	r3, r3, r7
 80050c2:	2210      	movs	r2, #16
 80050c4:	701a      	strb	r2, [r3, #0]
 80050c6:	e101      	b.n	80052cc <UART_SetConfig+0x390>
 80050c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a71      	ldr	r2, [pc, #452]	; (8005294 <UART_SetConfig+0x358>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d131      	bne.n	8005136 <UART_SetConfig+0x1fa>
 80050d2:	4b6e      	ldr	r3, [pc, #440]	; (800528c <UART_SetConfig+0x350>)
 80050d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d6:	2230      	movs	r2, #48	; 0x30
 80050d8:	4013      	ands	r3, r2
 80050da:	2b30      	cmp	r3, #48	; 0x30
 80050dc:	d01d      	beq.n	800511a <UART_SetConfig+0x1de>
 80050de:	d823      	bhi.n	8005128 <UART_SetConfig+0x1ec>
 80050e0:	2b20      	cmp	r3, #32
 80050e2:	d00c      	beq.n	80050fe <UART_SetConfig+0x1c2>
 80050e4:	d820      	bhi.n	8005128 <UART_SetConfig+0x1ec>
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <UART_SetConfig+0x1b4>
 80050ea:	2b10      	cmp	r3, #16
 80050ec:	d00e      	beq.n	800510c <UART_SetConfig+0x1d0>
 80050ee:	e01b      	b.n	8005128 <UART_SetConfig+0x1ec>
 80050f0:	231b      	movs	r3, #27
 80050f2:	2220      	movs	r2, #32
 80050f4:	189b      	adds	r3, r3, r2
 80050f6:	19db      	adds	r3, r3, r7
 80050f8:	2200      	movs	r2, #0
 80050fa:	701a      	strb	r2, [r3, #0]
 80050fc:	e0e6      	b.n	80052cc <UART_SetConfig+0x390>
 80050fe:	231b      	movs	r3, #27
 8005100:	2220      	movs	r2, #32
 8005102:	189b      	adds	r3, r3, r2
 8005104:	19db      	adds	r3, r3, r7
 8005106:	2202      	movs	r2, #2
 8005108:	701a      	strb	r2, [r3, #0]
 800510a:	e0df      	b.n	80052cc <UART_SetConfig+0x390>
 800510c:	231b      	movs	r3, #27
 800510e:	2220      	movs	r2, #32
 8005110:	189b      	adds	r3, r3, r2
 8005112:	19db      	adds	r3, r3, r7
 8005114:	2204      	movs	r2, #4
 8005116:	701a      	strb	r2, [r3, #0]
 8005118:	e0d8      	b.n	80052cc <UART_SetConfig+0x390>
 800511a:	231b      	movs	r3, #27
 800511c:	2220      	movs	r2, #32
 800511e:	189b      	adds	r3, r3, r2
 8005120:	19db      	adds	r3, r3, r7
 8005122:	2208      	movs	r2, #8
 8005124:	701a      	strb	r2, [r3, #0]
 8005126:	e0d1      	b.n	80052cc <UART_SetConfig+0x390>
 8005128:	231b      	movs	r3, #27
 800512a:	2220      	movs	r2, #32
 800512c:	189b      	adds	r3, r3, r2
 800512e:	19db      	adds	r3, r3, r7
 8005130:	2210      	movs	r2, #16
 8005132:	701a      	strb	r2, [r3, #0]
 8005134:	e0ca      	b.n	80052cc <UART_SetConfig+0x390>
 8005136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a57      	ldr	r2, [pc, #348]	; (8005298 <UART_SetConfig+0x35c>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d106      	bne.n	800514e <UART_SetConfig+0x212>
 8005140:	231b      	movs	r3, #27
 8005142:	2220      	movs	r2, #32
 8005144:	189b      	adds	r3, r3, r2
 8005146:	19db      	adds	r3, r3, r7
 8005148:	2200      	movs	r2, #0
 800514a:	701a      	strb	r2, [r3, #0]
 800514c:	e0be      	b.n	80052cc <UART_SetConfig+0x390>
 800514e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a52      	ldr	r2, [pc, #328]	; (800529c <UART_SetConfig+0x360>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d106      	bne.n	8005166 <UART_SetConfig+0x22a>
 8005158:	231b      	movs	r3, #27
 800515a:	2220      	movs	r2, #32
 800515c:	189b      	adds	r3, r3, r2
 800515e:	19db      	adds	r3, r3, r7
 8005160:	2200      	movs	r2, #0
 8005162:	701a      	strb	r2, [r3, #0]
 8005164:	e0b2      	b.n	80052cc <UART_SetConfig+0x390>
 8005166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a4d      	ldr	r2, [pc, #308]	; (80052a0 <UART_SetConfig+0x364>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d106      	bne.n	800517e <UART_SetConfig+0x242>
 8005170:	231b      	movs	r3, #27
 8005172:	2220      	movs	r2, #32
 8005174:	189b      	adds	r3, r3, r2
 8005176:	19db      	adds	r3, r3, r7
 8005178:	2200      	movs	r2, #0
 800517a:	701a      	strb	r2, [r3, #0]
 800517c:	e0a6      	b.n	80052cc <UART_SetConfig+0x390>
 800517e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a3e      	ldr	r2, [pc, #248]	; (800527c <UART_SetConfig+0x340>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d13e      	bne.n	8005206 <UART_SetConfig+0x2ca>
 8005188:	4b40      	ldr	r3, [pc, #256]	; (800528c <UART_SetConfig+0x350>)
 800518a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800518c:	23c0      	movs	r3, #192	; 0xc0
 800518e:	011b      	lsls	r3, r3, #4
 8005190:	4013      	ands	r3, r2
 8005192:	22c0      	movs	r2, #192	; 0xc0
 8005194:	0112      	lsls	r2, r2, #4
 8005196:	4293      	cmp	r3, r2
 8005198:	d027      	beq.n	80051ea <UART_SetConfig+0x2ae>
 800519a:	22c0      	movs	r2, #192	; 0xc0
 800519c:	0112      	lsls	r2, r2, #4
 800519e:	4293      	cmp	r3, r2
 80051a0:	d82a      	bhi.n	80051f8 <UART_SetConfig+0x2bc>
 80051a2:	2280      	movs	r2, #128	; 0x80
 80051a4:	0112      	lsls	r2, r2, #4
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d011      	beq.n	80051ce <UART_SetConfig+0x292>
 80051aa:	2280      	movs	r2, #128	; 0x80
 80051ac:	0112      	lsls	r2, r2, #4
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d822      	bhi.n	80051f8 <UART_SetConfig+0x2bc>
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d004      	beq.n	80051c0 <UART_SetConfig+0x284>
 80051b6:	2280      	movs	r2, #128	; 0x80
 80051b8:	00d2      	lsls	r2, r2, #3
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d00e      	beq.n	80051dc <UART_SetConfig+0x2a0>
 80051be:	e01b      	b.n	80051f8 <UART_SetConfig+0x2bc>
 80051c0:	231b      	movs	r3, #27
 80051c2:	2220      	movs	r2, #32
 80051c4:	189b      	adds	r3, r3, r2
 80051c6:	19db      	adds	r3, r3, r7
 80051c8:	2200      	movs	r2, #0
 80051ca:	701a      	strb	r2, [r3, #0]
 80051cc:	e07e      	b.n	80052cc <UART_SetConfig+0x390>
 80051ce:	231b      	movs	r3, #27
 80051d0:	2220      	movs	r2, #32
 80051d2:	189b      	adds	r3, r3, r2
 80051d4:	19db      	adds	r3, r3, r7
 80051d6:	2202      	movs	r2, #2
 80051d8:	701a      	strb	r2, [r3, #0]
 80051da:	e077      	b.n	80052cc <UART_SetConfig+0x390>
 80051dc:	231b      	movs	r3, #27
 80051de:	2220      	movs	r2, #32
 80051e0:	189b      	adds	r3, r3, r2
 80051e2:	19db      	adds	r3, r3, r7
 80051e4:	2204      	movs	r2, #4
 80051e6:	701a      	strb	r2, [r3, #0]
 80051e8:	e070      	b.n	80052cc <UART_SetConfig+0x390>
 80051ea:	231b      	movs	r3, #27
 80051ec:	2220      	movs	r2, #32
 80051ee:	189b      	adds	r3, r3, r2
 80051f0:	19db      	adds	r3, r3, r7
 80051f2:	2208      	movs	r2, #8
 80051f4:	701a      	strb	r2, [r3, #0]
 80051f6:	e069      	b.n	80052cc <UART_SetConfig+0x390>
 80051f8:	231b      	movs	r3, #27
 80051fa:	2220      	movs	r2, #32
 80051fc:	189b      	adds	r3, r3, r2
 80051fe:	19db      	adds	r3, r3, r7
 8005200:	2210      	movs	r2, #16
 8005202:	701a      	strb	r2, [r3, #0]
 8005204:	e062      	b.n	80052cc <UART_SetConfig+0x390>
 8005206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a1d      	ldr	r2, [pc, #116]	; (8005280 <UART_SetConfig+0x344>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d157      	bne.n	80052c0 <UART_SetConfig+0x384>
 8005210:	4b1e      	ldr	r3, [pc, #120]	; (800528c <UART_SetConfig+0x350>)
 8005212:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005214:	23c0      	movs	r3, #192	; 0xc0
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	4013      	ands	r3, r2
 800521a:	22c0      	movs	r2, #192	; 0xc0
 800521c:	0092      	lsls	r2, r2, #2
 800521e:	4293      	cmp	r3, r2
 8005220:	d040      	beq.n	80052a4 <UART_SetConfig+0x368>
 8005222:	22c0      	movs	r2, #192	; 0xc0
 8005224:	0092      	lsls	r2, r2, #2
 8005226:	4293      	cmp	r3, r2
 8005228:	d843      	bhi.n	80052b2 <UART_SetConfig+0x376>
 800522a:	2280      	movs	r2, #128	; 0x80
 800522c:	0092      	lsls	r2, r2, #2
 800522e:	4293      	cmp	r3, r2
 8005230:	d011      	beq.n	8005256 <UART_SetConfig+0x31a>
 8005232:	2280      	movs	r2, #128	; 0x80
 8005234:	0092      	lsls	r2, r2, #2
 8005236:	4293      	cmp	r3, r2
 8005238:	d83b      	bhi.n	80052b2 <UART_SetConfig+0x376>
 800523a:	2b00      	cmp	r3, #0
 800523c:	d004      	beq.n	8005248 <UART_SetConfig+0x30c>
 800523e:	2280      	movs	r2, #128	; 0x80
 8005240:	0052      	lsls	r2, r2, #1
 8005242:	4293      	cmp	r3, r2
 8005244:	d00e      	beq.n	8005264 <UART_SetConfig+0x328>
 8005246:	e034      	b.n	80052b2 <UART_SetConfig+0x376>
 8005248:	231b      	movs	r3, #27
 800524a:	2220      	movs	r2, #32
 800524c:	189b      	adds	r3, r3, r2
 800524e:	19db      	adds	r3, r3, r7
 8005250:	2200      	movs	r2, #0
 8005252:	701a      	strb	r2, [r3, #0]
 8005254:	e03a      	b.n	80052cc <UART_SetConfig+0x390>
 8005256:	231b      	movs	r3, #27
 8005258:	2220      	movs	r2, #32
 800525a:	189b      	adds	r3, r3, r2
 800525c:	19db      	adds	r3, r3, r7
 800525e:	2202      	movs	r2, #2
 8005260:	701a      	strb	r2, [r3, #0]
 8005262:	e033      	b.n	80052cc <UART_SetConfig+0x390>
 8005264:	231b      	movs	r3, #27
 8005266:	2220      	movs	r2, #32
 8005268:	189b      	adds	r3, r3, r2
 800526a:	19db      	adds	r3, r3, r7
 800526c:	2204      	movs	r2, #4
 800526e:	701a      	strb	r2, [r3, #0]
 8005270:	e02c      	b.n	80052cc <UART_SetConfig+0x390>
 8005272:	46c0      	nop			; (mov r8, r8)
 8005274:	cfff69f3 	.word	0xcfff69f3
 8005278:	ffffcfff 	.word	0xffffcfff
 800527c:	40008000 	.word	0x40008000
 8005280:	40008400 	.word	0x40008400
 8005284:	11fff4ff 	.word	0x11fff4ff
 8005288:	40013800 	.word	0x40013800
 800528c:	40021000 	.word	0x40021000
 8005290:	40004400 	.word	0x40004400
 8005294:	40004800 	.word	0x40004800
 8005298:	40004c00 	.word	0x40004c00
 800529c:	40005000 	.word	0x40005000
 80052a0:	40013c00 	.word	0x40013c00
 80052a4:	231b      	movs	r3, #27
 80052a6:	2220      	movs	r2, #32
 80052a8:	189b      	adds	r3, r3, r2
 80052aa:	19db      	adds	r3, r3, r7
 80052ac:	2208      	movs	r2, #8
 80052ae:	701a      	strb	r2, [r3, #0]
 80052b0:	e00c      	b.n	80052cc <UART_SetConfig+0x390>
 80052b2:	231b      	movs	r3, #27
 80052b4:	2220      	movs	r2, #32
 80052b6:	189b      	adds	r3, r3, r2
 80052b8:	19db      	adds	r3, r3, r7
 80052ba:	2210      	movs	r2, #16
 80052bc:	701a      	strb	r2, [r3, #0]
 80052be:	e005      	b.n	80052cc <UART_SetConfig+0x390>
 80052c0:	231b      	movs	r3, #27
 80052c2:	2220      	movs	r2, #32
 80052c4:	189b      	adds	r3, r3, r2
 80052c6:	19db      	adds	r3, r3, r7
 80052c8:	2210      	movs	r2, #16
 80052ca:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80052cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4ac1      	ldr	r2, [pc, #772]	; (80055d8 <UART_SetConfig+0x69c>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d005      	beq.n	80052e2 <UART_SetConfig+0x3a6>
 80052d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4ac0      	ldr	r2, [pc, #768]	; (80055dc <UART_SetConfig+0x6a0>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d000      	beq.n	80052e2 <UART_SetConfig+0x3a6>
 80052e0:	e093      	b.n	800540a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052e2:	231b      	movs	r3, #27
 80052e4:	2220      	movs	r2, #32
 80052e6:	189b      	adds	r3, r3, r2
 80052e8:	19db      	adds	r3, r3, r7
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d015      	beq.n	800531c <UART_SetConfig+0x3e0>
 80052f0:	dc18      	bgt.n	8005324 <UART_SetConfig+0x3e8>
 80052f2:	2b04      	cmp	r3, #4
 80052f4:	d00d      	beq.n	8005312 <UART_SetConfig+0x3d6>
 80052f6:	dc15      	bgt.n	8005324 <UART_SetConfig+0x3e8>
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d002      	beq.n	8005302 <UART_SetConfig+0x3c6>
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d005      	beq.n	800530c <UART_SetConfig+0x3d0>
 8005300:	e010      	b.n	8005324 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005302:	f7fe fac9 	bl	8003898 <HAL_RCC_GetPCLK1Freq>
 8005306:	0003      	movs	r3, r0
 8005308:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800530a:	e014      	b.n	8005336 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800530c:	4bb4      	ldr	r3, [pc, #720]	; (80055e0 <UART_SetConfig+0x6a4>)
 800530e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005310:	e011      	b.n	8005336 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005312:	f7fe fa35 	bl	8003780 <HAL_RCC_GetSysClockFreq>
 8005316:	0003      	movs	r3, r0
 8005318:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800531a:	e00c      	b.n	8005336 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800531c:	2380      	movs	r3, #128	; 0x80
 800531e:	021b      	lsls	r3, r3, #8
 8005320:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005322:	e008      	b.n	8005336 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8005324:	2300      	movs	r3, #0
 8005326:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005328:	231a      	movs	r3, #26
 800532a:	2220      	movs	r2, #32
 800532c:	189b      	adds	r3, r3, r2
 800532e:	19db      	adds	r3, r3, r7
 8005330:	2201      	movs	r2, #1
 8005332:	701a      	strb	r2, [r3, #0]
        break;
 8005334:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005338:	2b00      	cmp	r3, #0
 800533a:	d100      	bne.n	800533e <UART_SetConfig+0x402>
 800533c:	e135      	b.n	80055aa <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800533e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005340:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005342:	4ba8      	ldr	r3, [pc, #672]	; (80055e4 <UART_SetConfig+0x6a8>)
 8005344:	0052      	lsls	r2, r2, #1
 8005346:	5ad3      	ldrh	r3, [r2, r3]
 8005348:	0019      	movs	r1, r3
 800534a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800534c:	f7fa feec 	bl	8000128 <__udivsi3>
 8005350:	0003      	movs	r3, r0
 8005352:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	0013      	movs	r3, r2
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	189b      	adds	r3, r3, r2
 800535e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005360:	429a      	cmp	r2, r3
 8005362:	d305      	bcc.n	8005370 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800536a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800536c:	429a      	cmp	r2, r3
 800536e:	d906      	bls.n	800537e <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8005370:	231a      	movs	r3, #26
 8005372:	2220      	movs	r2, #32
 8005374:	189b      	adds	r3, r3, r2
 8005376:	19db      	adds	r3, r3, r7
 8005378:	2201      	movs	r2, #1
 800537a:	701a      	strb	r2, [r3, #0]
 800537c:	e044      	b.n	8005408 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800537e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005380:	61bb      	str	r3, [r7, #24]
 8005382:	2300      	movs	r3, #0
 8005384:	61fb      	str	r3, [r7, #28]
 8005386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005388:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800538a:	4b96      	ldr	r3, [pc, #600]	; (80055e4 <UART_SetConfig+0x6a8>)
 800538c:	0052      	lsls	r2, r2, #1
 800538e:	5ad3      	ldrh	r3, [r2, r3]
 8005390:	613b      	str	r3, [r7, #16]
 8005392:	2300      	movs	r3, #0
 8005394:	617b      	str	r3, [r7, #20]
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	69b8      	ldr	r0, [r7, #24]
 800539c:	69f9      	ldr	r1, [r7, #28]
 800539e:	f7fb f839 	bl	8000414 <__aeabi_uldivmod>
 80053a2:	0002      	movs	r2, r0
 80053a4:	000b      	movs	r3, r1
 80053a6:	0e11      	lsrs	r1, r2, #24
 80053a8:	021d      	lsls	r5, r3, #8
 80053aa:	430d      	orrs	r5, r1
 80053ac:	0214      	lsls	r4, r2, #8
 80053ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	085b      	lsrs	r3, r3, #1
 80053b4:	60bb      	str	r3, [r7, #8]
 80053b6:	2300      	movs	r3, #0
 80053b8:	60fb      	str	r3, [r7, #12]
 80053ba:	68b8      	ldr	r0, [r7, #8]
 80053bc:	68f9      	ldr	r1, [r7, #12]
 80053be:	1900      	adds	r0, r0, r4
 80053c0:	4169      	adcs	r1, r5
 80053c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	603b      	str	r3, [r7, #0]
 80053c8:	2300      	movs	r3, #0
 80053ca:	607b      	str	r3, [r7, #4]
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f7fb f820 	bl	8000414 <__aeabi_uldivmod>
 80053d4:	0002      	movs	r2, r0
 80053d6:	000b      	movs	r3, r1
 80053d8:	0013      	movs	r3, r2
 80053da:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80053dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053de:	23c0      	movs	r3, #192	; 0xc0
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d309      	bcc.n	80053fa <UART_SetConfig+0x4be>
 80053e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053e8:	2380      	movs	r3, #128	; 0x80
 80053ea:	035b      	lsls	r3, r3, #13
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d204      	bcs.n	80053fa <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80053f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053f6:	60da      	str	r2, [r3, #12]
 80053f8:	e006      	b.n	8005408 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80053fa:	231a      	movs	r3, #26
 80053fc:	2220      	movs	r2, #32
 80053fe:	189b      	adds	r3, r3, r2
 8005400:	19db      	adds	r3, r3, r7
 8005402:	2201      	movs	r2, #1
 8005404:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8005406:	e0d0      	b.n	80055aa <UART_SetConfig+0x66e>
 8005408:	e0cf      	b.n	80055aa <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800540a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540c:	69da      	ldr	r2, [r3, #28]
 800540e:	2380      	movs	r3, #128	; 0x80
 8005410:	021b      	lsls	r3, r3, #8
 8005412:	429a      	cmp	r2, r3
 8005414:	d000      	beq.n	8005418 <UART_SetConfig+0x4dc>
 8005416:	e070      	b.n	80054fa <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8005418:	231b      	movs	r3, #27
 800541a:	2220      	movs	r2, #32
 800541c:	189b      	adds	r3, r3, r2
 800541e:	19db      	adds	r3, r3, r7
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	2b08      	cmp	r3, #8
 8005424:	d015      	beq.n	8005452 <UART_SetConfig+0x516>
 8005426:	dc18      	bgt.n	800545a <UART_SetConfig+0x51e>
 8005428:	2b04      	cmp	r3, #4
 800542a:	d00d      	beq.n	8005448 <UART_SetConfig+0x50c>
 800542c:	dc15      	bgt.n	800545a <UART_SetConfig+0x51e>
 800542e:	2b00      	cmp	r3, #0
 8005430:	d002      	beq.n	8005438 <UART_SetConfig+0x4fc>
 8005432:	2b02      	cmp	r3, #2
 8005434:	d005      	beq.n	8005442 <UART_SetConfig+0x506>
 8005436:	e010      	b.n	800545a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005438:	f7fe fa2e 	bl	8003898 <HAL_RCC_GetPCLK1Freq>
 800543c:	0003      	movs	r3, r0
 800543e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005440:	e014      	b.n	800546c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005442:	4b67      	ldr	r3, [pc, #412]	; (80055e0 <UART_SetConfig+0x6a4>)
 8005444:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005446:	e011      	b.n	800546c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005448:	f7fe f99a 	bl	8003780 <HAL_RCC_GetSysClockFreq>
 800544c:	0003      	movs	r3, r0
 800544e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005450:	e00c      	b.n	800546c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005452:	2380      	movs	r3, #128	; 0x80
 8005454:	021b      	lsls	r3, r3, #8
 8005456:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005458:	e008      	b.n	800546c <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800545a:	2300      	movs	r3, #0
 800545c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800545e:	231a      	movs	r3, #26
 8005460:	2220      	movs	r2, #32
 8005462:	189b      	adds	r3, r3, r2
 8005464:	19db      	adds	r3, r3, r7
 8005466:	2201      	movs	r2, #1
 8005468:	701a      	strb	r2, [r3, #0]
        break;
 800546a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800546c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800546e:	2b00      	cmp	r3, #0
 8005470:	d100      	bne.n	8005474 <UART_SetConfig+0x538>
 8005472:	e09a      	b.n	80055aa <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005476:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005478:	4b5a      	ldr	r3, [pc, #360]	; (80055e4 <UART_SetConfig+0x6a8>)
 800547a:	0052      	lsls	r2, r2, #1
 800547c:	5ad3      	ldrh	r3, [r2, r3]
 800547e:	0019      	movs	r1, r3
 8005480:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005482:	f7fa fe51 	bl	8000128 <__udivsi3>
 8005486:	0003      	movs	r3, r0
 8005488:	005a      	lsls	r2, r3, #1
 800548a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	085b      	lsrs	r3, r3, #1
 8005490:	18d2      	adds	r2, r2, r3
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	0019      	movs	r1, r3
 8005498:	0010      	movs	r0, r2
 800549a:	f7fa fe45 	bl	8000128 <__udivsi3>
 800549e:	0003      	movs	r3, r0
 80054a0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054a4:	2b0f      	cmp	r3, #15
 80054a6:	d921      	bls.n	80054ec <UART_SetConfig+0x5b0>
 80054a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054aa:	2380      	movs	r3, #128	; 0x80
 80054ac:	025b      	lsls	r3, r3, #9
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d21c      	bcs.n	80054ec <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054b4:	b29a      	uxth	r2, r3
 80054b6:	200e      	movs	r0, #14
 80054b8:	2420      	movs	r4, #32
 80054ba:	1903      	adds	r3, r0, r4
 80054bc:	19db      	adds	r3, r3, r7
 80054be:	210f      	movs	r1, #15
 80054c0:	438a      	bics	r2, r1
 80054c2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c6:	085b      	lsrs	r3, r3, #1
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	2207      	movs	r2, #7
 80054cc:	4013      	ands	r3, r2
 80054ce:	b299      	uxth	r1, r3
 80054d0:	1903      	adds	r3, r0, r4
 80054d2:	19db      	adds	r3, r3, r7
 80054d4:	1902      	adds	r2, r0, r4
 80054d6:	19d2      	adds	r2, r2, r7
 80054d8:	8812      	ldrh	r2, [r2, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	1902      	adds	r2, r0, r4
 80054e4:	19d2      	adds	r2, r2, r7
 80054e6:	8812      	ldrh	r2, [r2, #0]
 80054e8:	60da      	str	r2, [r3, #12]
 80054ea:	e05e      	b.n	80055aa <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80054ec:	231a      	movs	r3, #26
 80054ee:	2220      	movs	r2, #32
 80054f0:	189b      	adds	r3, r3, r2
 80054f2:	19db      	adds	r3, r3, r7
 80054f4:	2201      	movs	r2, #1
 80054f6:	701a      	strb	r2, [r3, #0]
 80054f8:	e057      	b.n	80055aa <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054fa:	231b      	movs	r3, #27
 80054fc:	2220      	movs	r2, #32
 80054fe:	189b      	adds	r3, r3, r2
 8005500:	19db      	adds	r3, r3, r7
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	2b08      	cmp	r3, #8
 8005506:	d015      	beq.n	8005534 <UART_SetConfig+0x5f8>
 8005508:	dc18      	bgt.n	800553c <UART_SetConfig+0x600>
 800550a:	2b04      	cmp	r3, #4
 800550c:	d00d      	beq.n	800552a <UART_SetConfig+0x5ee>
 800550e:	dc15      	bgt.n	800553c <UART_SetConfig+0x600>
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <UART_SetConfig+0x5de>
 8005514:	2b02      	cmp	r3, #2
 8005516:	d005      	beq.n	8005524 <UART_SetConfig+0x5e8>
 8005518:	e010      	b.n	800553c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800551a:	f7fe f9bd 	bl	8003898 <HAL_RCC_GetPCLK1Freq>
 800551e:	0003      	movs	r3, r0
 8005520:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005522:	e014      	b.n	800554e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005524:	4b2e      	ldr	r3, [pc, #184]	; (80055e0 <UART_SetConfig+0x6a4>)
 8005526:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005528:	e011      	b.n	800554e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800552a:	f7fe f929 	bl	8003780 <HAL_RCC_GetSysClockFreq>
 800552e:	0003      	movs	r3, r0
 8005530:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005532:	e00c      	b.n	800554e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005534:	2380      	movs	r3, #128	; 0x80
 8005536:	021b      	lsls	r3, r3, #8
 8005538:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800553a:	e008      	b.n	800554e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8005540:	231a      	movs	r3, #26
 8005542:	2220      	movs	r2, #32
 8005544:	189b      	adds	r3, r3, r2
 8005546:	19db      	adds	r3, r3, r7
 8005548:	2201      	movs	r2, #1
 800554a:	701a      	strb	r2, [r3, #0]
        break;
 800554c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800554e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005550:	2b00      	cmp	r3, #0
 8005552:	d02a      	beq.n	80055aa <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005556:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005558:	4b22      	ldr	r3, [pc, #136]	; (80055e4 <UART_SetConfig+0x6a8>)
 800555a:	0052      	lsls	r2, r2, #1
 800555c:	5ad3      	ldrh	r3, [r2, r3]
 800555e:	0019      	movs	r1, r3
 8005560:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005562:	f7fa fde1 	bl	8000128 <__udivsi3>
 8005566:	0003      	movs	r3, r0
 8005568:	001a      	movs	r2, r3
 800556a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	085b      	lsrs	r3, r3, #1
 8005570:	18d2      	adds	r2, r2, r3
 8005572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	0019      	movs	r1, r3
 8005578:	0010      	movs	r0, r2
 800557a:	f7fa fdd5 	bl	8000128 <__udivsi3>
 800557e:	0003      	movs	r3, r0
 8005580:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005584:	2b0f      	cmp	r3, #15
 8005586:	d90a      	bls.n	800559e <UART_SetConfig+0x662>
 8005588:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800558a:	2380      	movs	r3, #128	; 0x80
 800558c:	025b      	lsls	r3, r3, #9
 800558e:	429a      	cmp	r2, r3
 8005590:	d205      	bcs.n	800559e <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005594:	b29a      	uxth	r2, r3
 8005596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	60da      	str	r2, [r3, #12]
 800559c:	e005      	b.n	80055aa <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800559e:	231a      	movs	r3, #26
 80055a0:	2220      	movs	r2, #32
 80055a2:	189b      	adds	r3, r3, r2
 80055a4:	19db      	adds	r3, r3, r7
 80055a6:	2201      	movs	r2, #1
 80055a8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80055aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ac:	226a      	movs	r2, #106	; 0x6a
 80055ae:	2101      	movs	r1, #1
 80055b0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80055b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b4:	2268      	movs	r2, #104	; 0x68
 80055b6:	2101      	movs	r1, #1
 80055b8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055bc:	2200      	movs	r2, #0
 80055be:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80055c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c2:	2200      	movs	r2, #0
 80055c4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80055c6:	231a      	movs	r3, #26
 80055c8:	2220      	movs	r2, #32
 80055ca:	189b      	adds	r3, r3, r2
 80055cc:	19db      	adds	r3, r3, r7
 80055ce:	781b      	ldrb	r3, [r3, #0]
}
 80055d0:	0018      	movs	r0, r3
 80055d2:	46bd      	mov	sp, r7
 80055d4:	b010      	add	sp, #64	; 0x40
 80055d6:	bdb0      	pop	{r4, r5, r7, pc}
 80055d8:	40008000 	.word	0x40008000
 80055dc:	40008400 	.word	0x40008400
 80055e0:	00f42400 	.word	0x00f42400
 80055e4:	08007f28 	.word	0x08007f28

080055e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f4:	2208      	movs	r2, #8
 80055f6:	4013      	ands	r3, r2
 80055f8:	d00b      	beq.n	8005612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	4a4a      	ldr	r2, [pc, #296]	; (800572c <UART_AdvFeatureConfig+0x144>)
 8005602:	4013      	ands	r3, r2
 8005604:	0019      	movs	r1, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005616:	2201      	movs	r2, #1
 8005618:	4013      	ands	r3, r2
 800561a:	d00b      	beq.n	8005634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	4a43      	ldr	r2, [pc, #268]	; (8005730 <UART_AdvFeatureConfig+0x148>)
 8005624:	4013      	ands	r3, r2
 8005626:	0019      	movs	r1, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	430a      	orrs	r2, r1
 8005632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005638:	2202      	movs	r2, #2
 800563a:	4013      	ands	r3, r2
 800563c:	d00b      	beq.n	8005656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	4a3b      	ldr	r2, [pc, #236]	; (8005734 <UART_AdvFeatureConfig+0x14c>)
 8005646:	4013      	ands	r3, r2
 8005648:	0019      	movs	r1, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	430a      	orrs	r2, r1
 8005654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800565a:	2204      	movs	r2, #4
 800565c:	4013      	ands	r3, r2
 800565e:	d00b      	beq.n	8005678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	4a34      	ldr	r2, [pc, #208]	; (8005738 <UART_AdvFeatureConfig+0x150>)
 8005668:	4013      	ands	r3, r2
 800566a:	0019      	movs	r1, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	430a      	orrs	r2, r1
 8005676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567c:	2210      	movs	r2, #16
 800567e:	4013      	ands	r3, r2
 8005680:	d00b      	beq.n	800569a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	4a2c      	ldr	r2, [pc, #176]	; (800573c <UART_AdvFeatureConfig+0x154>)
 800568a:	4013      	ands	r3, r2
 800568c:	0019      	movs	r1, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	430a      	orrs	r2, r1
 8005698:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569e:	2220      	movs	r2, #32
 80056a0:	4013      	ands	r3, r2
 80056a2:	d00b      	beq.n	80056bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	4a25      	ldr	r2, [pc, #148]	; (8005740 <UART_AdvFeatureConfig+0x158>)
 80056ac:	4013      	ands	r3, r2
 80056ae:	0019      	movs	r1, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	430a      	orrs	r2, r1
 80056ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c0:	2240      	movs	r2, #64	; 0x40
 80056c2:	4013      	ands	r3, r2
 80056c4:	d01d      	beq.n	8005702 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	4a1d      	ldr	r2, [pc, #116]	; (8005744 <UART_AdvFeatureConfig+0x15c>)
 80056ce:	4013      	ands	r3, r2
 80056d0:	0019      	movs	r1, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	430a      	orrs	r2, r1
 80056dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056e2:	2380      	movs	r3, #128	; 0x80
 80056e4:	035b      	lsls	r3, r3, #13
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d10b      	bne.n	8005702 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	4a15      	ldr	r2, [pc, #84]	; (8005748 <UART_AdvFeatureConfig+0x160>)
 80056f2:	4013      	ands	r3, r2
 80056f4:	0019      	movs	r1, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	430a      	orrs	r2, r1
 8005700:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005706:	2280      	movs	r2, #128	; 0x80
 8005708:	4013      	ands	r3, r2
 800570a:	d00b      	beq.n	8005724 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	4a0e      	ldr	r2, [pc, #56]	; (800574c <UART_AdvFeatureConfig+0x164>)
 8005714:	4013      	ands	r3, r2
 8005716:	0019      	movs	r1, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	430a      	orrs	r2, r1
 8005722:	605a      	str	r2, [r3, #4]
  }
}
 8005724:	46c0      	nop			; (mov r8, r8)
 8005726:	46bd      	mov	sp, r7
 8005728:	b002      	add	sp, #8
 800572a:	bd80      	pop	{r7, pc}
 800572c:	ffff7fff 	.word	0xffff7fff
 8005730:	fffdffff 	.word	0xfffdffff
 8005734:	fffeffff 	.word	0xfffeffff
 8005738:	fffbffff 	.word	0xfffbffff
 800573c:	ffffefff 	.word	0xffffefff
 8005740:	ffffdfff 	.word	0xffffdfff
 8005744:	ffefffff 	.word	0xffefffff
 8005748:	ff9fffff 	.word	0xff9fffff
 800574c:	fff7ffff 	.word	0xfff7ffff

08005750 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b092      	sub	sp, #72	; 0x48
 8005754:	af02      	add	r7, sp, #8
 8005756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2290      	movs	r2, #144	; 0x90
 800575c:	2100      	movs	r1, #0
 800575e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005760:	f7fd f876 	bl	8002850 <HAL_GetTick>
 8005764:	0003      	movs	r3, r0
 8005766:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	2208      	movs	r2, #8
 8005770:	4013      	ands	r3, r2
 8005772:	2b08      	cmp	r3, #8
 8005774:	d12d      	bne.n	80057d2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005776:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005778:	2280      	movs	r2, #128	; 0x80
 800577a:	0391      	lsls	r1, r2, #14
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	4a47      	ldr	r2, [pc, #284]	; (800589c <UART_CheckIdleState+0x14c>)
 8005780:	9200      	str	r2, [sp, #0]
 8005782:	2200      	movs	r2, #0
 8005784:	f000 f88e 	bl	80058a4 <UART_WaitOnFlagUntilTimeout>
 8005788:	1e03      	subs	r3, r0, #0
 800578a:	d022      	beq.n	80057d2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800578c:	f3ef 8310 	mrs	r3, PRIMASK
 8005790:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005794:	63bb      	str	r3, [r7, #56]	; 0x38
 8005796:	2301      	movs	r3, #1
 8005798:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800579a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579c:	f383 8810 	msr	PRIMASK, r3
}
 80057a0:	46c0      	nop			; (mov r8, r8)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2180      	movs	r1, #128	; 0x80
 80057ae:	438a      	bics	r2, r1
 80057b0:	601a      	str	r2, [r3, #0]
 80057b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057b8:	f383 8810 	msr	PRIMASK, r3
}
 80057bc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2288      	movs	r2, #136	; 0x88
 80057c2:	2120      	movs	r1, #32
 80057c4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2284      	movs	r2, #132	; 0x84
 80057ca:	2100      	movs	r1, #0
 80057cc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e060      	b.n	8005894 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2204      	movs	r2, #4
 80057da:	4013      	ands	r3, r2
 80057dc:	2b04      	cmp	r3, #4
 80057de:	d146      	bne.n	800586e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057e2:	2280      	movs	r2, #128	; 0x80
 80057e4:	03d1      	lsls	r1, r2, #15
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	4a2c      	ldr	r2, [pc, #176]	; (800589c <UART_CheckIdleState+0x14c>)
 80057ea:	9200      	str	r2, [sp, #0]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f000 f859 	bl	80058a4 <UART_WaitOnFlagUntilTimeout>
 80057f2:	1e03      	subs	r3, r0, #0
 80057f4:	d03b      	beq.n	800586e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057f6:	f3ef 8310 	mrs	r3, PRIMASK
 80057fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80057fc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80057fe:	637b      	str	r3, [r7, #52]	; 0x34
 8005800:	2301      	movs	r3, #1
 8005802:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f383 8810 	msr	PRIMASK, r3
}
 800580a:	46c0      	nop			; (mov r8, r8)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4922      	ldr	r1, [pc, #136]	; (80058a0 <UART_CheckIdleState+0x150>)
 8005818:	400a      	ands	r2, r1
 800581a:	601a      	str	r2, [r3, #0]
 800581c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800581e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	f383 8810 	msr	PRIMASK, r3
}
 8005826:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005828:	f3ef 8310 	mrs	r3, PRIMASK
 800582c:	61bb      	str	r3, [r7, #24]
  return(result);
 800582e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005830:	633b      	str	r3, [r7, #48]	; 0x30
 8005832:	2301      	movs	r3, #1
 8005834:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	f383 8810 	msr	PRIMASK, r3
}
 800583c:	46c0      	nop			; (mov r8, r8)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	689a      	ldr	r2, [r3, #8]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2101      	movs	r1, #1
 800584a:	438a      	bics	r2, r1
 800584c:	609a      	str	r2, [r3, #8]
 800584e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005850:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005852:	6a3b      	ldr	r3, [r7, #32]
 8005854:	f383 8810 	msr	PRIMASK, r3
}
 8005858:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	228c      	movs	r2, #140	; 0x8c
 800585e:	2120      	movs	r1, #32
 8005860:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2284      	movs	r2, #132	; 0x84
 8005866:	2100      	movs	r1, #0
 8005868:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e012      	b.n	8005894 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2288      	movs	r2, #136	; 0x88
 8005872:	2120      	movs	r1, #32
 8005874:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	228c      	movs	r2, #140	; 0x8c
 800587a:	2120      	movs	r1, #32
 800587c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2284      	movs	r2, #132	; 0x84
 800588e:	2100      	movs	r1, #0
 8005890:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	0018      	movs	r0, r3
 8005896:	46bd      	mov	sp, r7
 8005898:	b010      	add	sp, #64	; 0x40
 800589a:	bd80      	pop	{r7, pc}
 800589c:	01ffffff 	.word	0x01ffffff
 80058a0:	fffffedf 	.word	0xfffffedf

080058a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	603b      	str	r3, [r7, #0]
 80058b0:	1dfb      	adds	r3, r7, #7
 80058b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b4:	e051      	b.n	800595a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	3301      	adds	r3, #1
 80058ba:	d04e      	beq.n	800595a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058bc:	f7fc ffc8 	bl	8002850 <HAL_GetTick>
 80058c0:	0002      	movs	r2, r0
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d302      	bcc.n	80058d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80058cc:	69bb      	ldr	r3, [r7, #24]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e051      	b.n	800597a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2204      	movs	r2, #4
 80058de:	4013      	ands	r3, r2
 80058e0:	d03b      	beq.n	800595a <UART_WaitOnFlagUntilTimeout+0xb6>
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b80      	cmp	r3, #128	; 0x80
 80058e6:	d038      	beq.n	800595a <UART_WaitOnFlagUntilTimeout+0xb6>
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	2b40      	cmp	r3, #64	; 0x40
 80058ec:	d035      	beq.n	800595a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	2208      	movs	r2, #8
 80058f6:	4013      	ands	r3, r2
 80058f8:	2b08      	cmp	r3, #8
 80058fa:	d111      	bne.n	8005920 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2208      	movs	r2, #8
 8005902:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	0018      	movs	r0, r3
 8005908:	f000 f83c 	bl	8005984 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2290      	movs	r2, #144	; 0x90
 8005910:	2108      	movs	r1, #8
 8005912:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2284      	movs	r2, #132	; 0x84
 8005918:	2100      	movs	r1, #0
 800591a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e02c      	b.n	800597a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	69da      	ldr	r2, [r3, #28]
 8005926:	2380      	movs	r3, #128	; 0x80
 8005928:	011b      	lsls	r3, r3, #4
 800592a:	401a      	ands	r2, r3
 800592c:	2380      	movs	r3, #128	; 0x80
 800592e:	011b      	lsls	r3, r3, #4
 8005930:	429a      	cmp	r2, r3
 8005932:	d112      	bne.n	800595a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2280      	movs	r2, #128	; 0x80
 800593a:	0112      	lsls	r2, r2, #4
 800593c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	0018      	movs	r0, r3
 8005942:	f000 f81f 	bl	8005984 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2290      	movs	r2, #144	; 0x90
 800594a:	2120      	movs	r1, #32
 800594c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2284      	movs	r2, #132	; 0x84
 8005952:	2100      	movs	r1, #0
 8005954:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e00f      	b.n	800597a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	69db      	ldr	r3, [r3, #28]
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	4013      	ands	r3, r2
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	425a      	negs	r2, r3
 800596a:	4153      	adcs	r3, r2
 800596c:	b2db      	uxtb	r3, r3
 800596e:	001a      	movs	r2, r3
 8005970:	1dfb      	adds	r3, r7, #7
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	429a      	cmp	r2, r3
 8005976:	d09e      	beq.n	80058b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	0018      	movs	r0, r3
 800597c:	46bd      	mov	sp, r7
 800597e:	b004      	add	sp, #16
 8005980:	bd80      	pop	{r7, pc}
	...

08005984 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b08e      	sub	sp, #56	; 0x38
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800598c:	f3ef 8310 	mrs	r3, PRIMASK
 8005990:	617b      	str	r3, [r7, #20]
  return(result);
 8005992:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005994:	637b      	str	r3, [r7, #52]	; 0x34
 8005996:	2301      	movs	r3, #1
 8005998:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	f383 8810 	msr	PRIMASK, r3
}
 80059a0:	46c0      	nop			; (mov r8, r8)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4926      	ldr	r1, [pc, #152]	; (8005a48 <UART_EndRxTransfer+0xc4>)
 80059ae:	400a      	ands	r2, r1
 80059b0:	601a      	str	r2, [r3, #0]
 80059b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	f383 8810 	msr	PRIMASK, r3
}
 80059bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059be:	f3ef 8310 	mrs	r3, PRIMASK
 80059c2:	623b      	str	r3, [r7, #32]
  return(result);
 80059c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059c6:	633b      	str	r3, [r7, #48]	; 0x30
 80059c8:	2301      	movs	r3, #1
 80059ca:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ce:	f383 8810 	msr	PRIMASK, r3
}
 80059d2:	46c0      	nop			; (mov r8, r8)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	689a      	ldr	r2, [r3, #8]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	491b      	ldr	r1, [pc, #108]	; (8005a4c <UART_EndRxTransfer+0xc8>)
 80059e0:	400a      	ands	r2, r1
 80059e2:	609a      	str	r2, [r3, #8]
 80059e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ea:	f383 8810 	msr	PRIMASK, r3
}
 80059ee:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d118      	bne.n	8005a2a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059f8:	f3ef 8310 	mrs	r3, PRIMASK
 80059fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80059fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a02:	2301      	movs	r3, #1
 8005a04:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f383 8810 	msr	PRIMASK, r3
}
 8005a0c:	46c0      	nop			; (mov r8, r8)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2110      	movs	r1, #16
 8005a1a:	438a      	bics	r2, r1
 8005a1c:	601a      	str	r2, [r3, #0]
 8005a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f383 8810 	msr	PRIMASK, r3
}
 8005a28:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	228c      	movs	r2, #140	; 0x8c
 8005a2e:	2120      	movs	r1, #32
 8005a30:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005a3e:	46c0      	nop			; (mov r8, r8)
 8005a40:	46bd      	mov	sp, r7
 8005a42:	b00e      	add	sp, #56	; 0x38
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	46c0      	nop			; (mov r8, r8)
 8005a48:	fffffedf 	.word	0xfffffedf
 8005a4c:	effffffe 	.word	0xeffffffe

08005a50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2284      	movs	r2, #132	; 0x84
 8005a5c:	5c9b      	ldrb	r3, [r3, r2]
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d101      	bne.n	8005a66 <HAL_UARTEx_DisableFifoMode+0x16>
 8005a62:	2302      	movs	r3, #2
 8005a64:	e027      	b.n	8005ab6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2284      	movs	r2, #132	; 0x84
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2288      	movs	r2, #136	; 0x88
 8005a72:	2124      	movs	r1, #36	; 0x24
 8005a74:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2101      	movs	r1, #1
 8005a8a:	438a      	bics	r2, r1
 8005a8c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	4a0b      	ldr	r2, [pc, #44]	; (8005ac0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005a92:	4013      	ands	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2288      	movs	r2, #136	; 0x88
 8005aa8:	2120      	movs	r1, #32
 8005aaa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2284      	movs	r2, #132	; 0x84
 8005ab0:	2100      	movs	r1, #0
 8005ab2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	0018      	movs	r0, r3
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	b004      	add	sp, #16
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	46c0      	nop			; (mov r8, r8)
 8005ac0:	dfffffff 	.word	0xdfffffff

08005ac4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2284      	movs	r2, #132	; 0x84
 8005ad2:	5c9b      	ldrb	r3, [r3, r2]
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d101      	bne.n	8005adc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005ad8:	2302      	movs	r3, #2
 8005ada:	e02e      	b.n	8005b3a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2284      	movs	r2, #132	; 0x84
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2288      	movs	r2, #136	; 0x88
 8005ae8:	2124      	movs	r1, #36	; 0x24
 8005aea:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2101      	movs	r1, #1
 8005b00:	438a      	bics	r2, r1
 8005b02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	00db      	lsls	r3, r3, #3
 8005b0c:	08d9      	lsrs	r1, r3, #3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	683a      	ldr	r2, [r7, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	0018      	movs	r0, r3
 8005b1c:	f000 f854 	bl	8005bc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2288      	movs	r2, #136	; 0x88
 8005b2c:	2120      	movs	r1, #32
 8005b2e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2284      	movs	r2, #132	; 0x84
 8005b34:	2100      	movs	r1, #0
 8005b36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b38:	2300      	movs	r3, #0
}
 8005b3a:	0018      	movs	r0, r3
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	b004      	add	sp, #16
 8005b40:	bd80      	pop	{r7, pc}
	...

08005b44 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2284      	movs	r2, #132	; 0x84
 8005b52:	5c9b      	ldrb	r3, [r3, r2]
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d101      	bne.n	8005b5c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005b58:	2302      	movs	r3, #2
 8005b5a:	e02f      	b.n	8005bbc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2284      	movs	r2, #132	; 0x84
 8005b60:	2101      	movs	r1, #1
 8005b62:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2288      	movs	r2, #136	; 0x88
 8005b68:	2124      	movs	r1, #36	; 0x24
 8005b6a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	2101      	movs	r1, #1
 8005b80:	438a      	bics	r2, r1
 8005b82:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	4a0e      	ldr	r2, [pc, #56]	; (8005bc4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	0019      	movs	r1, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	683a      	ldr	r2, [r7, #0]
 8005b96:	430a      	orrs	r2, r1
 8005b98:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	0018      	movs	r0, r3
 8005b9e:	f000 f813 	bl	8005bc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2288      	movs	r2, #136	; 0x88
 8005bae:	2120      	movs	r1, #32
 8005bb0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2284      	movs	r2, #132	; 0x84
 8005bb6:	2100      	movs	r1, #0
 8005bb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	0018      	movs	r0, r3
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	b004      	add	sp, #16
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	f1ffffff 	.word	0xf1ffffff

08005bc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d108      	bne.n	8005bea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	226a      	movs	r2, #106	; 0x6a
 8005bdc:	2101      	movs	r1, #1
 8005bde:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2268      	movs	r2, #104	; 0x68
 8005be4:	2101      	movs	r1, #1
 8005be6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005be8:	e043      	b.n	8005c72 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005bea:	260f      	movs	r6, #15
 8005bec:	19bb      	adds	r3, r7, r6
 8005bee:	2208      	movs	r2, #8
 8005bf0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005bf2:	200e      	movs	r0, #14
 8005bf4:	183b      	adds	r3, r7, r0
 8005bf6:	2208      	movs	r2, #8
 8005bf8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	0e5b      	lsrs	r3, r3, #25
 8005c02:	b2da      	uxtb	r2, r3
 8005c04:	240d      	movs	r4, #13
 8005c06:	193b      	adds	r3, r7, r4
 8005c08:	2107      	movs	r1, #7
 8005c0a:	400a      	ands	r2, r1
 8005c0c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	0f5b      	lsrs	r3, r3, #29
 8005c16:	b2da      	uxtb	r2, r3
 8005c18:	250c      	movs	r5, #12
 8005c1a:	197b      	adds	r3, r7, r5
 8005c1c:	2107      	movs	r1, #7
 8005c1e:	400a      	ands	r2, r1
 8005c20:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c22:	183b      	adds	r3, r7, r0
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	197a      	adds	r2, r7, r5
 8005c28:	7812      	ldrb	r2, [r2, #0]
 8005c2a:	4914      	ldr	r1, [pc, #80]	; (8005c7c <UARTEx_SetNbDataToProcess+0xb4>)
 8005c2c:	5c8a      	ldrb	r2, [r1, r2]
 8005c2e:	435a      	muls	r2, r3
 8005c30:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005c32:	197b      	adds	r3, r7, r5
 8005c34:	781b      	ldrb	r3, [r3, #0]
 8005c36:	4a12      	ldr	r2, [pc, #72]	; (8005c80 <UARTEx_SetNbDataToProcess+0xb8>)
 8005c38:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c3a:	0019      	movs	r1, r3
 8005c3c:	f7fa fafe 	bl	800023c <__divsi3>
 8005c40:	0003      	movs	r3, r0
 8005c42:	b299      	uxth	r1, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	226a      	movs	r2, #106	; 0x6a
 8005c48:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c4a:	19bb      	adds	r3, r7, r6
 8005c4c:	781b      	ldrb	r3, [r3, #0]
 8005c4e:	193a      	adds	r2, r7, r4
 8005c50:	7812      	ldrb	r2, [r2, #0]
 8005c52:	490a      	ldr	r1, [pc, #40]	; (8005c7c <UARTEx_SetNbDataToProcess+0xb4>)
 8005c54:	5c8a      	ldrb	r2, [r1, r2]
 8005c56:	435a      	muls	r2, r3
 8005c58:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005c5a:	193b      	adds	r3, r7, r4
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	4a08      	ldr	r2, [pc, #32]	; (8005c80 <UARTEx_SetNbDataToProcess+0xb8>)
 8005c60:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c62:	0019      	movs	r1, r3
 8005c64:	f7fa faea 	bl	800023c <__divsi3>
 8005c68:	0003      	movs	r3, r0
 8005c6a:	b299      	uxth	r1, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2268      	movs	r2, #104	; 0x68
 8005c70:	5299      	strh	r1, [r3, r2]
}
 8005c72:	46c0      	nop			; (mov r8, r8)
 8005c74:	46bd      	mov	sp, r7
 8005c76:	b005      	add	sp, #20
 8005c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c7a:	46c0      	nop			; (mov r8, r8)
 8005c7c:	08007f40 	.word	0x08007f40
 8005c80:	08007f48 	.word	0x08007f48

08005c84 <sniprintf>:
 8005c84:	b40c      	push	{r2, r3}
 8005c86:	b530      	push	{r4, r5, lr}
 8005c88:	4b17      	ldr	r3, [pc, #92]	; (8005ce8 <sniprintf+0x64>)
 8005c8a:	000c      	movs	r4, r1
 8005c8c:	681d      	ldr	r5, [r3, #0]
 8005c8e:	b09d      	sub	sp, #116	; 0x74
 8005c90:	2900      	cmp	r1, #0
 8005c92:	da08      	bge.n	8005ca6 <sniprintf+0x22>
 8005c94:	238b      	movs	r3, #139	; 0x8b
 8005c96:	2001      	movs	r0, #1
 8005c98:	602b      	str	r3, [r5, #0]
 8005c9a:	4240      	negs	r0, r0
 8005c9c:	b01d      	add	sp, #116	; 0x74
 8005c9e:	bc30      	pop	{r4, r5}
 8005ca0:	bc08      	pop	{r3}
 8005ca2:	b002      	add	sp, #8
 8005ca4:	4718      	bx	r3
 8005ca6:	2382      	movs	r3, #130	; 0x82
 8005ca8:	466a      	mov	r2, sp
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	8293      	strh	r3, [r2, #20]
 8005cae:	2300      	movs	r3, #0
 8005cb0:	9002      	str	r0, [sp, #8]
 8005cb2:	9006      	str	r0, [sp, #24]
 8005cb4:	4299      	cmp	r1, r3
 8005cb6:	d000      	beq.n	8005cba <sniprintf+0x36>
 8005cb8:	1e4b      	subs	r3, r1, #1
 8005cba:	9304      	str	r3, [sp, #16]
 8005cbc:	9307      	str	r3, [sp, #28]
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	466a      	mov	r2, sp
 8005cc2:	425b      	negs	r3, r3
 8005cc4:	82d3      	strh	r3, [r2, #22]
 8005cc6:	0028      	movs	r0, r5
 8005cc8:	ab21      	add	r3, sp, #132	; 0x84
 8005cca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005ccc:	a902      	add	r1, sp, #8
 8005cce:	9301      	str	r3, [sp, #4]
 8005cd0:	f000 f9ca 	bl	8006068 <_svfiprintf_r>
 8005cd4:	1c43      	adds	r3, r0, #1
 8005cd6:	da01      	bge.n	8005cdc <sniprintf+0x58>
 8005cd8:	238b      	movs	r3, #139	; 0x8b
 8005cda:	602b      	str	r3, [r5, #0]
 8005cdc:	2c00      	cmp	r4, #0
 8005cde:	d0dd      	beq.n	8005c9c <sniprintf+0x18>
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	9b02      	ldr	r3, [sp, #8]
 8005ce4:	701a      	strb	r2, [r3, #0]
 8005ce6:	e7d9      	b.n	8005c9c <sniprintf+0x18>
 8005ce8:	20000058 	.word	0x20000058

08005cec <siprintf>:
 8005cec:	b40e      	push	{r1, r2, r3}
 8005cee:	b500      	push	{lr}
 8005cf0:	490b      	ldr	r1, [pc, #44]	; (8005d20 <siprintf+0x34>)
 8005cf2:	b09c      	sub	sp, #112	; 0x70
 8005cf4:	ab1d      	add	r3, sp, #116	; 0x74
 8005cf6:	9002      	str	r0, [sp, #8]
 8005cf8:	9006      	str	r0, [sp, #24]
 8005cfa:	9107      	str	r1, [sp, #28]
 8005cfc:	9104      	str	r1, [sp, #16]
 8005cfe:	4809      	ldr	r0, [pc, #36]	; (8005d24 <siprintf+0x38>)
 8005d00:	4909      	ldr	r1, [pc, #36]	; (8005d28 <siprintf+0x3c>)
 8005d02:	cb04      	ldmia	r3!, {r2}
 8005d04:	9105      	str	r1, [sp, #20]
 8005d06:	6800      	ldr	r0, [r0, #0]
 8005d08:	a902      	add	r1, sp, #8
 8005d0a:	9301      	str	r3, [sp, #4]
 8005d0c:	f000 f9ac 	bl	8006068 <_svfiprintf_r>
 8005d10:	2200      	movs	r2, #0
 8005d12:	9b02      	ldr	r3, [sp, #8]
 8005d14:	701a      	strb	r2, [r3, #0]
 8005d16:	b01c      	add	sp, #112	; 0x70
 8005d18:	bc08      	pop	{r3}
 8005d1a:	b003      	add	sp, #12
 8005d1c:	4718      	bx	r3
 8005d1e:	46c0      	nop			; (mov r8, r8)
 8005d20:	7fffffff 	.word	0x7fffffff
 8005d24:	20000058 	.word	0x20000058
 8005d28:	ffff0208 	.word	0xffff0208

08005d2c <memset>:
 8005d2c:	0003      	movs	r3, r0
 8005d2e:	1882      	adds	r2, r0, r2
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d100      	bne.n	8005d36 <memset+0xa>
 8005d34:	4770      	bx	lr
 8005d36:	7019      	strb	r1, [r3, #0]
 8005d38:	3301      	adds	r3, #1
 8005d3a:	e7f9      	b.n	8005d30 <memset+0x4>

08005d3c <__errno>:
 8005d3c:	4b01      	ldr	r3, [pc, #4]	; (8005d44 <__errno+0x8>)
 8005d3e:	6818      	ldr	r0, [r3, #0]
 8005d40:	4770      	bx	lr
 8005d42:	46c0      	nop			; (mov r8, r8)
 8005d44:	20000058 	.word	0x20000058

08005d48 <__libc_init_array>:
 8005d48:	b570      	push	{r4, r5, r6, lr}
 8005d4a:	2600      	movs	r6, #0
 8005d4c:	4c0c      	ldr	r4, [pc, #48]	; (8005d80 <__libc_init_array+0x38>)
 8005d4e:	4d0d      	ldr	r5, [pc, #52]	; (8005d84 <__libc_init_array+0x3c>)
 8005d50:	1b64      	subs	r4, r4, r5
 8005d52:	10a4      	asrs	r4, r4, #2
 8005d54:	42a6      	cmp	r6, r4
 8005d56:	d109      	bne.n	8005d6c <__libc_init_array+0x24>
 8005d58:	2600      	movs	r6, #0
 8005d5a:	f000 fc6d 	bl	8006638 <_init>
 8005d5e:	4c0a      	ldr	r4, [pc, #40]	; (8005d88 <__libc_init_array+0x40>)
 8005d60:	4d0a      	ldr	r5, [pc, #40]	; (8005d8c <__libc_init_array+0x44>)
 8005d62:	1b64      	subs	r4, r4, r5
 8005d64:	10a4      	asrs	r4, r4, #2
 8005d66:	42a6      	cmp	r6, r4
 8005d68:	d105      	bne.n	8005d76 <__libc_init_array+0x2e>
 8005d6a:	bd70      	pop	{r4, r5, r6, pc}
 8005d6c:	00b3      	lsls	r3, r6, #2
 8005d6e:	58eb      	ldr	r3, [r5, r3]
 8005d70:	4798      	blx	r3
 8005d72:	3601      	adds	r6, #1
 8005d74:	e7ee      	b.n	8005d54 <__libc_init_array+0xc>
 8005d76:	00b3      	lsls	r3, r6, #2
 8005d78:	58eb      	ldr	r3, [r5, r3]
 8005d7a:	4798      	blx	r3
 8005d7c:	3601      	adds	r6, #1
 8005d7e:	e7f2      	b.n	8005d66 <__libc_init_array+0x1e>
 8005d80:	08007f8c 	.word	0x08007f8c
 8005d84:	08007f8c 	.word	0x08007f8c
 8005d88:	08007f90 	.word	0x08007f90
 8005d8c:	08007f8c 	.word	0x08007f8c

08005d90 <__retarget_lock_acquire_recursive>:
 8005d90:	4770      	bx	lr

08005d92 <__retarget_lock_release_recursive>:
 8005d92:	4770      	bx	lr

08005d94 <memcpy>:
 8005d94:	2300      	movs	r3, #0
 8005d96:	b510      	push	{r4, lr}
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d100      	bne.n	8005d9e <memcpy+0xa>
 8005d9c:	bd10      	pop	{r4, pc}
 8005d9e:	5ccc      	ldrb	r4, [r1, r3]
 8005da0:	54c4      	strb	r4, [r0, r3]
 8005da2:	3301      	adds	r3, #1
 8005da4:	e7f8      	b.n	8005d98 <memcpy+0x4>
	...

08005da8 <_free_r>:
 8005da8:	b570      	push	{r4, r5, r6, lr}
 8005daa:	0005      	movs	r5, r0
 8005dac:	2900      	cmp	r1, #0
 8005dae:	d010      	beq.n	8005dd2 <_free_r+0x2a>
 8005db0:	1f0c      	subs	r4, r1, #4
 8005db2:	6823      	ldr	r3, [r4, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	da00      	bge.n	8005dba <_free_r+0x12>
 8005db8:	18e4      	adds	r4, r4, r3
 8005dba:	0028      	movs	r0, r5
 8005dbc:	f000 f8e2 	bl	8005f84 <__malloc_lock>
 8005dc0:	4a1d      	ldr	r2, [pc, #116]	; (8005e38 <_free_r+0x90>)
 8005dc2:	6813      	ldr	r3, [r2, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d105      	bne.n	8005dd4 <_free_r+0x2c>
 8005dc8:	6063      	str	r3, [r4, #4]
 8005dca:	6014      	str	r4, [r2, #0]
 8005dcc:	0028      	movs	r0, r5
 8005dce:	f000 f8e1 	bl	8005f94 <__malloc_unlock>
 8005dd2:	bd70      	pop	{r4, r5, r6, pc}
 8005dd4:	42a3      	cmp	r3, r4
 8005dd6:	d908      	bls.n	8005dea <_free_r+0x42>
 8005dd8:	6820      	ldr	r0, [r4, #0]
 8005dda:	1821      	adds	r1, r4, r0
 8005ddc:	428b      	cmp	r3, r1
 8005dde:	d1f3      	bne.n	8005dc8 <_free_r+0x20>
 8005de0:	6819      	ldr	r1, [r3, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	1809      	adds	r1, r1, r0
 8005de6:	6021      	str	r1, [r4, #0]
 8005de8:	e7ee      	b.n	8005dc8 <_free_r+0x20>
 8005dea:	001a      	movs	r2, r3
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <_free_r+0x4e>
 8005df2:	42a3      	cmp	r3, r4
 8005df4:	d9f9      	bls.n	8005dea <_free_r+0x42>
 8005df6:	6811      	ldr	r1, [r2, #0]
 8005df8:	1850      	adds	r0, r2, r1
 8005dfa:	42a0      	cmp	r0, r4
 8005dfc:	d10b      	bne.n	8005e16 <_free_r+0x6e>
 8005dfe:	6820      	ldr	r0, [r4, #0]
 8005e00:	1809      	adds	r1, r1, r0
 8005e02:	1850      	adds	r0, r2, r1
 8005e04:	6011      	str	r1, [r2, #0]
 8005e06:	4283      	cmp	r3, r0
 8005e08:	d1e0      	bne.n	8005dcc <_free_r+0x24>
 8005e0a:	6818      	ldr	r0, [r3, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	1841      	adds	r1, r0, r1
 8005e10:	6011      	str	r1, [r2, #0]
 8005e12:	6053      	str	r3, [r2, #4]
 8005e14:	e7da      	b.n	8005dcc <_free_r+0x24>
 8005e16:	42a0      	cmp	r0, r4
 8005e18:	d902      	bls.n	8005e20 <_free_r+0x78>
 8005e1a:	230c      	movs	r3, #12
 8005e1c:	602b      	str	r3, [r5, #0]
 8005e1e:	e7d5      	b.n	8005dcc <_free_r+0x24>
 8005e20:	6820      	ldr	r0, [r4, #0]
 8005e22:	1821      	adds	r1, r4, r0
 8005e24:	428b      	cmp	r3, r1
 8005e26:	d103      	bne.n	8005e30 <_free_r+0x88>
 8005e28:	6819      	ldr	r1, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	1809      	adds	r1, r1, r0
 8005e2e:	6021      	str	r1, [r4, #0]
 8005e30:	6063      	str	r3, [r4, #4]
 8005e32:	6054      	str	r4, [r2, #4]
 8005e34:	e7ca      	b.n	8005dcc <_free_r+0x24>
 8005e36:	46c0      	nop			; (mov r8, r8)
 8005e38:	2000045c 	.word	0x2000045c

08005e3c <sbrk_aligned>:
 8005e3c:	b570      	push	{r4, r5, r6, lr}
 8005e3e:	4e0f      	ldr	r6, [pc, #60]	; (8005e7c <sbrk_aligned+0x40>)
 8005e40:	000d      	movs	r5, r1
 8005e42:	6831      	ldr	r1, [r6, #0]
 8005e44:	0004      	movs	r4, r0
 8005e46:	2900      	cmp	r1, #0
 8005e48:	d102      	bne.n	8005e50 <sbrk_aligned+0x14>
 8005e4a:	f000 fba1 	bl	8006590 <_sbrk_r>
 8005e4e:	6030      	str	r0, [r6, #0]
 8005e50:	0029      	movs	r1, r5
 8005e52:	0020      	movs	r0, r4
 8005e54:	f000 fb9c 	bl	8006590 <_sbrk_r>
 8005e58:	1c43      	adds	r3, r0, #1
 8005e5a:	d00a      	beq.n	8005e72 <sbrk_aligned+0x36>
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	1cc5      	adds	r5, r0, #3
 8005e60:	439d      	bics	r5, r3
 8005e62:	42a8      	cmp	r0, r5
 8005e64:	d007      	beq.n	8005e76 <sbrk_aligned+0x3a>
 8005e66:	1a29      	subs	r1, r5, r0
 8005e68:	0020      	movs	r0, r4
 8005e6a:	f000 fb91 	bl	8006590 <_sbrk_r>
 8005e6e:	3001      	adds	r0, #1
 8005e70:	d101      	bne.n	8005e76 <sbrk_aligned+0x3a>
 8005e72:	2501      	movs	r5, #1
 8005e74:	426d      	negs	r5, r5
 8005e76:	0028      	movs	r0, r5
 8005e78:	bd70      	pop	{r4, r5, r6, pc}
 8005e7a:	46c0      	nop			; (mov r8, r8)
 8005e7c:	20000460 	.word	0x20000460

08005e80 <_malloc_r>:
 8005e80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e82:	2203      	movs	r2, #3
 8005e84:	1ccb      	adds	r3, r1, #3
 8005e86:	4393      	bics	r3, r2
 8005e88:	3308      	adds	r3, #8
 8005e8a:	0006      	movs	r6, r0
 8005e8c:	001f      	movs	r7, r3
 8005e8e:	2b0c      	cmp	r3, #12
 8005e90:	d238      	bcs.n	8005f04 <_malloc_r+0x84>
 8005e92:	270c      	movs	r7, #12
 8005e94:	42b9      	cmp	r1, r7
 8005e96:	d837      	bhi.n	8005f08 <_malloc_r+0x88>
 8005e98:	0030      	movs	r0, r6
 8005e9a:	f000 f873 	bl	8005f84 <__malloc_lock>
 8005e9e:	4b38      	ldr	r3, [pc, #224]	; (8005f80 <_malloc_r+0x100>)
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	001c      	movs	r4, r3
 8005ea6:	2c00      	cmp	r4, #0
 8005ea8:	d133      	bne.n	8005f12 <_malloc_r+0x92>
 8005eaa:	0039      	movs	r1, r7
 8005eac:	0030      	movs	r0, r6
 8005eae:	f7ff ffc5 	bl	8005e3c <sbrk_aligned>
 8005eb2:	0004      	movs	r4, r0
 8005eb4:	1c43      	adds	r3, r0, #1
 8005eb6:	d15e      	bne.n	8005f76 <_malloc_r+0xf6>
 8005eb8:	9b00      	ldr	r3, [sp, #0]
 8005eba:	681c      	ldr	r4, [r3, #0]
 8005ebc:	0025      	movs	r5, r4
 8005ebe:	2d00      	cmp	r5, #0
 8005ec0:	d14e      	bne.n	8005f60 <_malloc_r+0xe0>
 8005ec2:	2c00      	cmp	r4, #0
 8005ec4:	d051      	beq.n	8005f6a <_malloc_r+0xea>
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	0029      	movs	r1, r5
 8005eca:	18e3      	adds	r3, r4, r3
 8005ecc:	0030      	movs	r0, r6
 8005ece:	9301      	str	r3, [sp, #4]
 8005ed0:	f000 fb5e 	bl	8006590 <_sbrk_r>
 8005ed4:	9b01      	ldr	r3, [sp, #4]
 8005ed6:	4283      	cmp	r3, r0
 8005ed8:	d147      	bne.n	8005f6a <_malloc_r+0xea>
 8005eda:	6823      	ldr	r3, [r4, #0]
 8005edc:	0030      	movs	r0, r6
 8005ede:	1aff      	subs	r7, r7, r3
 8005ee0:	0039      	movs	r1, r7
 8005ee2:	f7ff ffab 	bl	8005e3c <sbrk_aligned>
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	d03f      	beq.n	8005f6a <_malloc_r+0xea>
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	19db      	adds	r3, r3, r7
 8005eee:	6023      	str	r3, [r4, #0]
 8005ef0:	9b00      	ldr	r3, [sp, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d040      	beq.n	8005f7a <_malloc_r+0xfa>
 8005ef8:	685a      	ldr	r2, [r3, #4]
 8005efa:	42a2      	cmp	r2, r4
 8005efc:	d133      	bne.n	8005f66 <_malloc_r+0xe6>
 8005efe:	2200      	movs	r2, #0
 8005f00:	605a      	str	r2, [r3, #4]
 8005f02:	e014      	b.n	8005f2e <_malloc_r+0xae>
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	dac5      	bge.n	8005e94 <_malloc_r+0x14>
 8005f08:	230c      	movs	r3, #12
 8005f0a:	2500      	movs	r5, #0
 8005f0c:	6033      	str	r3, [r6, #0]
 8005f0e:	0028      	movs	r0, r5
 8005f10:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f12:	6821      	ldr	r1, [r4, #0]
 8005f14:	1bc9      	subs	r1, r1, r7
 8005f16:	d420      	bmi.n	8005f5a <_malloc_r+0xda>
 8005f18:	290b      	cmp	r1, #11
 8005f1a:	d918      	bls.n	8005f4e <_malloc_r+0xce>
 8005f1c:	19e2      	adds	r2, r4, r7
 8005f1e:	6027      	str	r7, [r4, #0]
 8005f20:	42a3      	cmp	r3, r4
 8005f22:	d112      	bne.n	8005f4a <_malloc_r+0xca>
 8005f24:	9b00      	ldr	r3, [sp, #0]
 8005f26:	601a      	str	r2, [r3, #0]
 8005f28:	6863      	ldr	r3, [r4, #4]
 8005f2a:	6011      	str	r1, [r2, #0]
 8005f2c:	6053      	str	r3, [r2, #4]
 8005f2e:	0030      	movs	r0, r6
 8005f30:	0025      	movs	r5, r4
 8005f32:	f000 f82f 	bl	8005f94 <__malloc_unlock>
 8005f36:	2207      	movs	r2, #7
 8005f38:	350b      	adds	r5, #11
 8005f3a:	1d23      	adds	r3, r4, #4
 8005f3c:	4395      	bics	r5, r2
 8005f3e:	1aea      	subs	r2, r5, r3
 8005f40:	429d      	cmp	r5, r3
 8005f42:	d0e4      	beq.n	8005f0e <_malloc_r+0x8e>
 8005f44:	1b5b      	subs	r3, r3, r5
 8005f46:	50a3      	str	r3, [r4, r2]
 8005f48:	e7e1      	b.n	8005f0e <_malloc_r+0x8e>
 8005f4a:	605a      	str	r2, [r3, #4]
 8005f4c:	e7ec      	b.n	8005f28 <_malloc_r+0xa8>
 8005f4e:	6862      	ldr	r2, [r4, #4]
 8005f50:	42a3      	cmp	r3, r4
 8005f52:	d1d5      	bne.n	8005f00 <_malloc_r+0x80>
 8005f54:	9b00      	ldr	r3, [sp, #0]
 8005f56:	601a      	str	r2, [r3, #0]
 8005f58:	e7e9      	b.n	8005f2e <_malloc_r+0xae>
 8005f5a:	0023      	movs	r3, r4
 8005f5c:	6864      	ldr	r4, [r4, #4]
 8005f5e:	e7a2      	b.n	8005ea6 <_malloc_r+0x26>
 8005f60:	002c      	movs	r4, r5
 8005f62:	686d      	ldr	r5, [r5, #4]
 8005f64:	e7ab      	b.n	8005ebe <_malloc_r+0x3e>
 8005f66:	0013      	movs	r3, r2
 8005f68:	e7c4      	b.n	8005ef4 <_malloc_r+0x74>
 8005f6a:	230c      	movs	r3, #12
 8005f6c:	0030      	movs	r0, r6
 8005f6e:	6033      	str	r3, [r6, #0]
 8005f70:	f000 f810 	bl	8005f94 <__malloc_unlock>
 8005f74:	e7cb      	b.n	8005f0e <_malloc_r+0x8e>
 8005f76:	6027      	str	r7, [r4, #0]
 8005f78:	e7d9      	b.n	8005f2e <_malloc_r+0xae>
 8005f7a:	605b      	str	r3, [r3, #4]
 8005f7c:	deff      	udf	#255	; 0xff
 8005f7e:	46c0      	nop			; (mov r8, r8)
 8005f80:	2000045c 	.word	0x2000045c

08005f84 <__malloc_lock>:
 8005f84:	b510      	push	{r4, lr}
 8005f86:	4802      	ldr	r0, [pc, #8]	; (8005f90 <__malloc_lock+0xc>)
 8005f88:	f7ff ff02 	bl	8005d90 <__retarget_lock_acquire_recursive>
 8005f8c:	bd10      	pop	{r4, pc}
 8005f8e:	46c0      	nop			; (mov r8, r8)
 8005f90:	20000458 	.word	0x20000458

08005f94 <__malloc_unlock>:
 8005f94:	b510      	push	{r4, lr}
 8005f96:	4802      	ldr	r0, [pc, #8]	; (8005fa0 <__malloc_unlock+0xc>)
 8005f98:	f7ff fefb 	bl	8005d92 <__retarget_lock_release_recursive>
 8005f9c:	bd10      	pop	{r4, pc}
 8005f9e:	46c0      	nop			; (mov r8, r8)
 8005fa0:	20000458 	.word	0x20000458

08005fa4 <__ssputs_r>:
 8005fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	9301      	str	r3, [sp, #4]
 8005faa:	9203      	str	r2, [sp, #12]
 8005fac:	688e      	ldr	r6, [r1, #8]
 8005fae:	9a01      	ldr	r2, [sp, #4]
 8005fb0:	0007      	movs	r7, r0
 8005fb2:	000c      	movs	r4, r1
 8005fb4:	680b      	ldr	r3, [r1, #0]
 8005fb6:	4296      	cmp	r6, r2
 8005fb8:	d831      	bhi.n	800601e <__ssputs_r+0x7a>
 8005fba:	898a      	ldrh	r2, [r1, #12]
 8005fbc:	2190      	movs	r1, #144	; 0x90
 8005fbe:	00c9      	lsls	r1, r1, #3
 8005fc0:	420a      	tst	r2, r1
 8005fc2:	d029      	beq.n	8006018 <__ssputs_r+0x74>
 8005fc4:	2003      	movs	r0, #3
 8005fc6:	6921      	ldr	r1, [r4, #16]
 8005fc8:	1a5b      	subs	r3, r3, r1
 8005fca:	9302      	str	r3, [sp, #8]
 8005fcc:	6963      	ldr	r3, [r4, #20]
 8005fce:	4343      	muls	r3, r0
 8005fd0:	0fdd      	lsrs	r5, r3, #31
 8005fd2:	18ed      	adds	r5, r5, r3
 8005fd4:	9b01      	ldr	r3, [sp, #4]
 8005fd6:	9802      	ldr	r0, [sp, #8]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	181b      	adds	r3, r3, r0
 8005fdc:	106d      	asrs	r5, r5, #1
 8005fde:	42ab      	cmp	r3, r5
 8005fe0:	d900      	bls.n	8005fe4 <__ssputs_r+0x40>
 8005fe2:	001d      	movs	r5, r3
 8005fe4:	0552      	lsls	r2, r2, #21
 8005fe6:	d529      	bpl.n	800603c <__ssputs_r+0x98>
 8005fe8:	0029      	movs	r1, r5
 8005fea:	0038      	movs	r0, r7
 8005fec:	f7ff ff48 	bl	8005e80 <_malloc_r>
 8005ff0:	1e06      	subs	r6, r0, #0
 8005ff2:	d02d      	beq.n	8006050 <__ssputs_r+0xac>
 8005ff4:	9a02      	ldr	r2, [sp, #8]
 8005ff6:	6921      	ldr	r1, [r4, #16]
 8005ff8:	f7ff fecc 	bl	8005d94 <memcpy>
 8005ffc:	89a2      	ldrh	r2, [r4, #12]
 8005ffe:	4b19      	ldr	r3, [pc, #100]	; (8006064 <__ssputs_r+0xc0>)
 8006000:	401a      	ands	r2, r3
 8006002:	2380      	movs	r3, #128	; 0x80
 8006004:	4313      	orrs	r3, r2
 8006006:	81a3      	strh	r3, [r4, #12]
 8006008:	9b02      	ldr	r3, [sp, #8]
 800600a:	6126      	str	r6, [r4, #16]
 800600c:	18f6      	adds	r6, r6, r3
 800600e:	6026      	str	r6, [r4, #0]
 8006010:	6165      	str	r5, [r4, #20]
 8006012:	9e01      	ldr	r6, [sp, #4]
 8006014:	1aed      	subs	r5, r5, r3
 8006016:	60a5      	str	r5, [r4, #8]
 8006018:	9b01      	ldr	r3, [sp, #4]
 800601a:	429e      	cmp	r6, r3
 800601c:	d900      	bls.n	8006020 <__ssputs_r+0x7c>
 800601e:	9e01      	ldr	r6, [sp, #4]
 8006020:	0032      	movs	r2, r6
 8006022:	9903      	ldr	r1, [sp, #12]
 8006024:	6820      	ldr	r0, [r4, #0]
 8006026:	f000 fa9f 	bl	8006568 <memmove>
 800602a:	2000      	movs	r0, #0
 800602c:	68a3      	ldr	r3, [r4, #8]
 800602e:	1b9b      	subs	r3, r3, r6
 8006030:	60a3      	str	r3, [r4, #8]
 8006032:	6823      	ldr	r3, [r4, #0]
 8006034:	199b      	adds	r3, r3, r6
 8006036:	6023      	str	r3, [r4, #0]
 8006038:	b005      	add	sp, #20
 800603a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800603c:	002a      	movs	r2, r5
 800603e:	0038      	movs	r0, r7
 8006040:	f000 fac3 	bl	80065ca <_realloc_r>
 8006044:	1e06      	subs	r6, r0, #0
 8006046:	d1df      	bne.n	8006008 <__ssputs_r+0x64>
 8006048:	0038      	movs	r0, r7
 800604a:	6921      	ldr	r1, [r4, #16]
 800604c:	f7ff feac 	bl	8005da8 <_free_r>
 8006050:	230c      	movs	r3, #12
 8006052:	2001      	movs	r0, #1
 8006054:	603b      	str	r3, [r7, #0]
 8006056:	89a2      	ldrh	r2, [r4, #12]
 8006058:	3334      	adds	r3, #52	; 0x34
 800605a:	4313      	orrs	r3, r2
 800605c:	81a3      	strh	r3, [r4, #12]
 800605e:	4240      	negs	r0, r0
 8006060:	e7ea      	b.n	8006038 <__ssputs_r+0x94>
 8006062:	46c0      	nop			; (mov r8, r8)
 8006064:	fffffb7f 	.word	0xfffffb7f

08006068 <_svfiprintf_r>:
 8006068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800606a:	b0a1      	sub	sp, #132	; 0x84
 800606c:	9003      	str	r0, [sp, #12]
 800606e:	001d      	movs	r5, r3
 8006070:	898b      	ldrh	r3, [r1, #12]
 8006072:	000f      	movs	r7, r1
 8006074:	0016      	movs	r6, r2
 8006076:	061b      	lsls	r3, r3, #24
 8006078:	d511      	bpl.n	800609e <_svfiprintf_r+0x36>
 800607a:	690b      	ldr	r3, [r1, #16]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d10e      	bne.n	800609e <_svfiprintf_r+0x36>
 8006080:	2140      	movs	r1, #64	; 0x40
 8006082:	f7ff fefd 	bl	8005e80 <_malloc_r>
 8006086:	6038      	str	r0, [r7, #0]
 8006088:	6138      	str	r0, [r7, #16]
 800608a:	2800      	cmp	r0, #0
 800608c:	d105      	bne.n	800609a <_svfiprintf_r+0x32>
 800608e:	230c      	movs	r3, #12
 8006090:	9a03      	ldr	r2, [sp, #12]
 8006092:	3801      	subs	r0, #1
 8006094:	6013      	str	r3, [r2, #0]
 8006096:	b021      	add	sp, #132	; 0x84
 8006098:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800609a:	2340      	movs	r3, #64	; 0x40
 800609c:	617b      	str	r3, [r7, #20]
 800609e:	2300      	movs	r3, #0
 80060a0:	ac08      	add	r4, sp, #32
 80060a2:	6163      	str	r3, [r4, #20]
 80060a4:	3320      	adds	r3, #32
 80060a6:	7663      	strb	r3, [r4, #25]
 80060a8:	3310      	adds	r3, #16
 80060aa:	76a3      	strb	r3, [r4, #26]
 80060ac:	9507      	str	r5, [sp, #28]
 80060ae:	0035      	movs	r5, r6
 80060b0:	782b      	ldrb	r3, [r5, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d001      	beq.n	80060ba <_svfiprintf_r+0x52>
 80060b6:	2b25      	cmp	r3, #37	; 0x25
 80060b8:	d148      	bne.n	800614c <_svfiprintf_r+0xe4>
 80060ba:	1bab      	subs	r3, r5, r6
 80060bc:	9305      	str	r3, [sp, #20]
 80060be:	42b5      	cmp	r5, r6
 80060c0:	d00b      	beq.n	80060da <_svfiprintf_r+0x72>
 80060c2:	0032      	movs	r2, r6
 80060c4:	0039      	movs	r1, r7
 80060c6:	9803      	ldr	r0, [sp, #12]
 80060c8:	f7ff ff6c 	bl	8005fa4 <__ssputs_r>
 80060cc:	3001      	adds	r0, #1
 80060ce:	d100      	bne.n	80060d2 <_svfiprintf_r+0x6a>
 80060d0:	e0af      	b.n	8006232 <_svfiprintf_r+0x1ca>
 80060d2:	6963      	ldr	r3, [r4, #20]
 80060d4:	9a05      	ldr	r2, [sp, #20]
 80060d6:	189b      	adds	r3, r3, r2
 80060d8:	6163      	str	r3, [r4, #20]
 80060da:	782b      	ldrb	r3, [r5, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d100      	bne.n	80060e2 <_svfiprintf_r+0x7a>
 80060e0:	e0a7      	b.n	8006232 <_svfiprintf_r+0x1ca>
 80060e2:	2201      	movs	r2, #1
 80060e4:	2300      	movs	r3, #0
 80060e6:	4252      	negs	r2, r2
 80060e8:	6062      	str	r2, [r4, #4]
 80060ea:	a904      	add	r1, sp, #16
 80060ec:	3254      	adds	r2, #84	; 0x54
 80060ee:	1852      	adds	r2, r2, r1
 80060f0:	1c6e      	adds	r6, r5, #1
 80060f2:	6023      	str	r3, [r4, #0]
 80060f4:	60e3      	str	r3, [r4, #12]
 80060f6:	60a3      	str	r3, [r4, #8]
 80060f8:	7013      	strb	r3, [r2, #0]
 80060fa:	65a3      	str	r3, [r4, #88]	; 0x58
 80060fc:	4b55      	ldr	r3, [pc, #340]	; (8006254 <_svfiprintf_r+0x1ec>)
 80060fe:	2205      	movs	r2, #5
 8006100:	0018      	movs	r0, r3
 8006102:	7831      	ldrb	r1, [r6, #0]
 8006104:	9305      	str	r3, [sp, #20]
 8006106:	f000 fa55 	bl	80065b4 <memchr>
 800610a:	1c75      	adds	r5, r6, #1
 800610c:	2800      	cmp	r0, #0
 800610e:	d11f      	bne.n	8006150 <_svfiprintf_r+0xe8>
 8006110:	6822      	ldr	r2, [r4, #0]
 8006112:	06d3      	lsls	r3, r2, #27
 8006114:	d504      	bpl.n	8006120 <_svfiprintf_r+0xb8>
 8006116:	2353      	movs	r3, #83	; 0x53
 8006118:	a904      	add	r1, sp, #16
 800611a:	185b      	adds	r3, r3, r1
 800611c:	2120      	movs	r1, #32
 800611e:	7019      	strb	r1, [r3, #0]
 8006120:	0713      	lsls	r3, r2, #28
 8006122:	d504      	bpl.n	800612e <_svfiprintf_r+0xc6>
 8006124:	2353      	movs	r3, #83	; 0x53
 8006126:	a904      	add	r1, sp, #16
 8006128:	185b      	adds	r3, r3, r1
 800612a:	212b      	movs	r1, #43	; 0x2b
 800612c:	7019      	strb	r1, [r3, #0]
 800612e:	7833      	ldrb	r3, [r6, #0]
 8006130:	2b2a      	cmp	r3, #42	; 0x2a
 8006132:	d016      	beq.n	8006162 <_svfiprintf_r+0xfa>
 8006134:	0035      	movs	r5, r6
 8006136:	2100      	movs	r1, #0
 8006138:	200a      	movs	r0, #10
 800613a:	68e3      	ldr	r3, [r4, #12]
 800613c:	782a      	ldrb	r2, [r5, #0]
 800613e:	1c6e      	adds	r6, r5, #1
 8006140:	3a30      	subs	r2, #48	; 0x30
 8006142:	2a09      	cmp	r2, #9
 8006144:	d94e      	bls.n	80061e4 <_svfiprintf_r+0x17c>
 8006146:	2900      	cmp	r1, #0
 8006148:	d111      	bne.n	800616e <_svfiprintf_r+0x106>
 800614a:	e017      	b.n	800617c <_svfiprintf_r+0x114>
 800614c:	3501      	adds	r5, #1
 800614e:	e7af      	b.n	80060b0 <_svfiprintf_r+0x48>
 8006150:	9b05      	ldr	r3, [sp, #20]
 8006152:	6822      	ldr	r2, [r4, #0]
 8006154:	1ac0      	subs	r0, r0, r3
 8006156:	2301      	movs	r3, #1
 8006158:	4083      	lsls	r3, r0
 800615a:	4313      	orrs	r3, r2
 800615c:	002e      	movs	r6, r5
 800615e:	6023      	str	r3, [r4, #0]
 8006160:	e7cc      	b.n	80060fc <_svfiprintf_r+0x94>
 8006162:	9b07      	ldr	r3, [sp, #28]
 8006164:	1d19      	adds	r1, r3, #4
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	9107      	str	r1, [sp, #28]
 800616a:	2b00      	cmp	r3, #0
 800616c:	db01      	blt.n	8006172 <_svfiprintf_r+0x10a>
 800616e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006170:	e004      	b.n	800617c <_svfiprintf_r+0x114>
 8006172:	425b      	negs	r3, r3
 8006174:	60e3      	str	r3, [r4, #12]
 8006176:	2302      	movs	r3, #2
 8006178:	4313      	orrs	r3, r2
 800617a:	6023      	str	r3, [r4, #0]
 800617c:	782b      	ldrb	r3, [r5, #0]
 800617e:	2b2e      	cmp	r3, #46	; 0x2e
 8006180:	d10a      	bne.n	8006198 <_svfiprintf_r+0x130>
 8006182:	786b      	ldrb	r3, [r5, #1]
 8006184:	2b2a      	cmp	r3, #42	; 0x2a
 8006186:	d135      	bne.n	80061f4 <_svfiprintf_r+0x18c>
 8006188:	9b07      	ldr	r3, [sp, #28]
 800618a:	3502      	adds	r5, #2
 800618c:	1d1a      	adds	r2, r3, #4
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	9207      	str	r2, [sp, #28]
 8006192:	2b00      	cmp	r3, #0
 8006194:	db2b      	blt.n	80061ee <_svfiprintf_r+0x186>
 8006196:	9309      	str	r3, [sp, #36]	; 0x24
 8006198:	4e2f      	ldr	r6, [pc, #188]	; (8006258 <_svfiprintf_r+0x1f0>)
 800619a:	2203      	movs	r2, #3
 800619c:	0030      	movs	r0, r6
 800619e:	7829      	ldrb	r1, [r5, #0]
 80061a0:	f000 fa08 	bl	80065b4 <memchr>
 80061a4:	2800      	cmp	r0, #0
 80061a6:	d006      	beq.n	80061b6 <_svfiprintf_r+0x14e>
 80061a8:	2340      	movs	r3, #64	; 0x40
 80061aa:	1b80      	subs	r0, r0, r6
 80061ac:	4083      	lsls	r3, r0
 80061ae:	6822      	ldr	r2, [r4, #0]
 80061b0:	3501      	adds	r5, #1
 80061b2:	4313      	orrs	r3, r2
 80061b4:	6023      	str	r3, [r4, #0]
 80061b6:	7829      	ldrb	r1, [r5, #0]
 80061b8:	2206      	movs	r2, #6
 80061ba:	4828      	ldr	r0, [pc, #160]	; (800625c <_svfiprintf_r+0x1f4>)
 80061bc:	1c6e      	adds	r6, r5, #1
 80061be:	7621      	strb	r1, [r4, #24]
 80061c0:	f000 f9f8 	bl	80065b4 <memchr>
 80061c4:	2800      	cmp	r0, #0
 80061c6:	d03c      	beq.n	8006242 <_svfiprintf_r+0x1da>
 80061c8:	4b25      	ldr	r3, [pc, #148]	; (8006260 <_svfiprintf_r+0x1f8>)
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d125      	bne.n	800621a <_svfiprintf_r+0x1b2>
 80061ce:	2207      	movs	r2, #7
 80061d0:	9b07      	ldr	r3, [sp, #28]
 80061d2:	3307      	adds	r3, #7
 80061d4:	4393      	bics	r3, r2
 80061d6:	3308      	adds	r3, #8
 80061d8:	9307      	str	r3, [sp, #28]
 80061da:	6963      	ldr	r3, [r4, #20]
 80061dc:	9a04      	ldr	r2, [sp, #16]
 80061de:	189b      	adds	r3, r3, r2
 80061e0:	6163      	str	r3, [r4, #20]
 80061e2:	e764      	b.n	80060ae <_svfiprintf_r+0x46>
 80061e4:	4343      	muls	r3, r0
 80061e6:	0035      	movs	r5, r6
 80061e8:	2101      	movs	r1, #1
 80061ea:	189b      	adds	r3, r3, r2
 80061ec:	e7a6      	b.n	800613c <_svfiprintf_r+0xd4>
 80061ee:	2301      	movs	r3, #1
 80061f0:	425b      	negs	r3, r3
 80061f2:	e7d0      	b.n	8006196 <_svfiprintf_r+0x12e>
 80061f4:	2300      	movs	r3, #0
 80061f6:	200a      	movs	r0, #10
 80061f8:	001a      	movs	r2, r3
 80061fa:	3501      	adds	r5, #1
 80061fc:	6063      	str	r3, [r4, #4]
 80061fe:	7829      	ldrb	r1, [r5, #0]
 8006200:	1c6e      	adds	r6, r5, #1
 8006202:	3930      	subs	r1, #48	; 0x30
 8006204:	2909      	cmp	r1, #9
 8006206:	d903      	bls.n	8006210 <_svfiprintf_r+0x1a8>
 8006208:	2b00      	cmp	r3, #0
 800620a:	d0c5      	beq.n	8006198 <_svfiprintf_r+0x130>
 800620c:	9209      	str	r2, [sp, #36]	; 0x24
 800620e:	e7c3      	b.n	8006198 <_svfiprintf_r+0x130>
 8006210:	4342      	muls	r2, r0
 8006212:	0035      	movs	r5, r6
 8006214:	2301      	movs	r3, #1
 8006216:	1852      	adds	r2, r2, r1
 8006218:	e7f1      	b.n	80061fe <_svfiprintf_r+0x196>
 800621a:	aa07      	add	r2, sp, #28
 800621c:	9200      	str	r2, [sp, #0]
 800621e:	0021      	movs	r1, r4
 8006220:	003a      	movs	r2, r7
 8006222:	4b10      	ldr	r3, [pc, #64]	; (8006264 <_svfiprintf_r+0x1fc>)
 8006224:	9803      	ldr	r0, [sp, #12]
 8006226:	e000      	b.n	800622a <_svfiprintf_r+0x1c2>
 8006228:	bf00      	nop
 800622a:	9004      	str	r0, [sp, #16]
 800622c:	9b04      	ldr	r3, [sp, #16]
 800622e:	3301      	adds	r3, #1
 8006230:	d1d3      	bne.n	80061da <_svfiprintf_r+0x172>
 8006232:	89bb      	ldrh	r3, [r7, #12]
 8006234:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006236:	065b      	lsls	r3, r3, #25
 8006238:	d400      	bmi.n	800623c <_svfiprintf_r+0x1d4>
 800623a:	e72c      	b.n	8006096 <_svfiprintf_r+0x2e>
 800623c:	2001      	movs	r0, #1
 800623e:	4240      	negs	r0, r0
 8006240:	e729      	b.n	8006096 <_svfiprintf_r+0x2e>
 8006242:	aa07      	add	r2, sp, #28
 8006244:	9200      	str	r2, [sp, #0]
 8006246:	0021      	movs	r1, r4
 8006248:	003a      	movs	r2, r7
 800624a:	4b06      	ldr	r3, [pc, #24]	; (8006264 <_svfiprintf_r+0x1fc>)
 800624c:	9803      	ldr	r0, [sp, #12]
 800624e:	f000 f87b 	bl	8006348 <_printf_i>
 8006252:	e7ea      	b.n	800622a <_svfiprintf_r+0x1c2>
 8006254:	08007f50 	.word	0x08007f50
 8006258:	08007f56 	.word	0x08007f56
 800625c:	08007f5a 	.word	0x08007f5a
 8006260:	00000000 	.word	0x00000000
 8006264:	08005fa5 	.word	0x08005fa5

08006268 <_printf_common>:
 8006268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800626a:	0016      	movs	r6, r2
 800626c:	9301      	str	r3, [sp, #4]
 800626e:	688a      	ldr	r2, [r1, #8]
 8006270:	690b      	ldr	r3, [r1, #16]
 8006272:	000c      	movs	r4, r1
 8006274:	9000      	str	r0, [sp, #0]
 8006276:	4293      	cmp	r3, r2
 8006278:	da00      	bge.n	800627c <_printf_common+0x14>
 800627a:	0013      	movs	r3, r2
 800627c:	0022      	movs	r2, r4
 800627e:	6033      	str	r3, [r6, #0]
 8006280:	3243      	adds	r2, #67	; 0x43
 8006282:	7812      	ldrb	r2, [r2, #0]
 8006284:	2a00      	cmp	r2, #0
 8006286:	d001      	beq.n	800628c <_printf_common+0x24>
 8006288:	3301      	adds	r3, #1
 800628a:	6033      	str	r3, [r6, #0]
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	069b      	lsls	r3, r3, #26
 8006290:	d502      	bpl.n	8006298 <_printf_common+0x30>
 8006292:	6833      	ldr	r3, [r6, #0]
 8006294:	3302      	adds	r3, #2
 8006296:	6033      	str	r3, [r6, #0]
 8006298:	6822      	ldr	r2, [r4, #0]
 800629a:	2306      	movs	r3, #6
 800629c:	0015      	movs	r5, r2
 800629e:	401d      	ands	r5, r3
 80062a0:	421a      	tst	r2, r3
 80062a2:	d027      	beq.n	80062f4 <_printf_common+0x8c>
 80062a4:	0023      	movs	r3, r4
 80062a6:	3343      	adds	r3, #67	; 0x43
 80062a8:	781b      	ldrb	r3, [r3, #0]
 80062aa:	1e5a      	subs	r2, r3, #1
 80062ac:	4193      	sbcs	r3, r2
 80062ae:	6822      	ldr	r2, [r4, #0]
 80062b0:	0692      	lsls	r2, r2, #26
 80062b2:	d430      	bmi.n	8006316 <_printf_common+0xae>
 80062b4:	0022      	movs	r2, r4
 80062b6:	9901      	ldr	r1, [sp, #4]
 80062b8:	9800      	ldr	r0, [sp, #0]
 80062ba:	9d08      	ldr	r5, [sp, #32]
 80062bc:	3243      	adds	r2, #67	; 0x43
 80062be:	47a8      	blx	r5
 80062c0:	3001      	adds	r0, #1
 80062c2:	d025      	beq.n	8006310 <_printf_common+0xa8>
 80062c4:	2206      	movs	r2, #6
 80062c6:	6823      	ldr	r3, [r4, #0]
 80062c8:	2500      	movs	r5, #0
 80062ca:	4013      	ands	r3, r2
 80062cc:	2b04      	cmp	r3, #4
 80062ce:	d105      	bne.n	80062dc <_printf_common+0x74>
 80062d0:	6833      	ldr	r3, [r6, #0]
 80062d2:	68e5      	ldr	r5, [r4, #12]
 80062d4:	1aed      	subs	r5, r5, r3
 80062d6:	43eb      	mvns	r3, r5
 80062d8:	17db      	asrs	r3, r3, #31
 80062da:	401d      	ands	r5, r3
 80062dc:	68a3      	ldr	r3, [r4, #8]
 80062de:	6922      	ldr	r2, [r4, #16]
 80062e0:	4293      	cmp	r3, r2
 80062e2:	dd01      	ble.n	80062e8 <_printf_common+0x80>
 80062e4:	1a9b      	subs	r3, r3, r2
 80062e6:	18ed      	adds	r5, r5, r3
 80062e8:	2600      	movs	r6, #0
 80062ea:	42b5      	cmp	r5, r6
 80062ec:	d120      	bne.n	8006330 <_printf_common+0xc8>
 80062ee:	2000      	movs	r0, #0
 80062f0:	e010      	b.n	8006314 <_printf_common+0xac>
 80062f2:	3501      	adds	r5, #1
 80062f4:	68e3      	ldr	r3, [r4, #12]
 80062f6:	6832      	ldr	r2, [r6, #0]
 80062f8:	1a9b      	subs	r3, r3, r2
 80062fa:	42ab      	cmp	r3, r5
 80062fc:	ddd2      	ble.n	80062a4 <_printf_common+0x3c>
 80062fe:	0022      	movs	r2, r4
 8006300:	2301      	movs	r3, #1
 8006302:	9901      	ldr	r1, [sp, #4]
 8006304:	9800      	ldr	r0, [sp, #0]
 8006306:	9f08      	ldr	r7, [sp, #32]
 8006308:	3219      	adds	r2, #25
 800630a:	47b8      	blx	r7
 800630c:	3001      	adds	r0, #1
 800630e:	d1f0      	bne.n	80062f2 <_printf_common+0x8a>
 8006310:	2001      	movs	r0, #1
 8006312:	4240      	negs	r0, r0
 8006314:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006316:	2030      	movs	r0, #48	; 0x30
 8006318:	18e1      	adds	r1, r4, r3
 800631a:	3143      	adds	r1, #67	; 0x43
 800631c:	7008      	strb	r0, [r1, #0]
 800631e:	0021      	movs	r1, r4
 8006320:	1c5a      	adds	r2, r3, #1
 8006322:	3145      	adds	r1, #69	; 0x45
 8006324:	7809      	ldrb	r1, [r1, #0]
 8006326:	18a2      	adds	r2, r4, r2
 8006328:	3243      	adds	r2, #67	; 0x43
 800632a:	3302      	adds	r3, #2
 800632c:	7011      	strb	r1, [r2, #0]
 800632e:	e7c1      	b.n	80062b4 <_printf_common+0x4c>
 8006330:	0022      	movs	r2, r4
 8006332:	2301      	movs	r3, #1
 8006334:	9901      	ldr	r1, [sp, #4]
 8006336:	9800      	ldr	r0, [sp, #0]
 8006338:	9f08      	ldr	r7, [sp, #32]
 800633a:	321a      	adds	r2, #26
 800633c:	47b8      	blx	r7
 800633e:	3001      	adds	r0, #1
 8006340:	d0e6      	beq.n	8006310 <_printf_common+0xa8>
 8006342:	3601      	adds	r6, #1
 8006344:	e7d1      	b.n	80062ea <_printf_common+0x82>
	...

08006348 <_printf_i>:
 8006348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800634a:	b08b      	sub	sp, #44	; 0x2c
 800634c:	9206      	str	r2, [sp, #24]
 800634e:	000a      	movs	r2, r1
 8006350:	3243      	adds	r2, #67	; 0x43
 8006352:	9307      	str	r3, [sp, #28]
 8006354:	9005      	str	r0, [sp, #20]
 8006356:	9204      	str	r2, [sp, #16]
 8006358:	7e0a      	ldrb	r2, [r1, #24]
 800635a:	000c      	movs	r4, r1
 800635c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800635e:	2a78      	cmp	r2, #120	; 0x78
 8006360:	d809      	bhi.n	8006376 <_printf_i+0x2e>
 8006362:	2a62      	cmp	r2, #98	; 0x62
 8006364:	d80b      	bhi.n	800637e <_printf_i+0x36>
 8006366:	2a00      	cmp	r2, #0
 8006368:	d100      	bne.n	800636c <_printf_i+0x24>
 800636a:	e0be      	b.n	80064ea <_printf_i+0x1a2>
 800636c:	497c      	ldr	r1, [pc, #496]	; (8006560 <_printf_i+0x218>)
 800636e:	9103      	str	r1, [sp, #12]
 8006370:	2a58      	cmp	r2, #88	; 0x58
 8006372:	d100      	bne.n	8006376 <_printf_i+0x2e>
 8006374:	e093      	b.n	800649e <_printf_i+0x156>
 8006376:	0026      	movs	r6, r4
 8006378:	3642      	adds	r6, #66	; 0x42
 800637a:	7032      	strb	r2, [r6, #0]
 800637c:	e022      	b.n	80063c4 <_printf_i+0x7c>
 800637e:	0010      	movs	r0, r2
 8006380:	3863      	subs	r0, #99	; 0x63
 8006382:	2815      	cmp	r0, #21
 8006384:	d8f7      	bhi.n	8006376 <_printf_i+0x2e>
 8006386:	f7f9 fec5 	bl	8000114 <__gnu_thumb1_case_shi>
 800638a:	0016      	.short	0x0016
 800638c:	fff6001f 	.word	0xfff6001f
 8006390:	fff6fff6 	.word	0xfff6fff6
 8006394:	001ffff6 	.word	0x001ffff6
 8006398:	fff6fff6 	.word	0xfff6fff6
 800639c:	fff6fff6 	.word	0xfff6fff6
 80063a0:	003600a3 	.word	0x003600a3
 80063a4:	fff60083 	.word	0xfff60083
 80063a8:	00b4fff6 	.word	0x00b4fff6
 80063ac:	0036fff6 	.word	0x0036fff6
 80063b0:	fff6fff6 	.word	0xfff6fff6
 80063b4:	0087      	.short	0x0087
 80063b6:	0026      	movs	r6, r4
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	3642      	adds	r6, #66	; 0x42
 80063bc:	1d11      	adds	r1, r2, #4
 80063be:	6019      	str	r1, [r3, #0]
 80063c0:	6813      	ldr	r3, [r2, #0]
 80063c2:	7033      	strb	r3, [r6, #0]
 80063c4:	2301      	movs	r3, #1
 80063c6:	e0a2      	b.n	800650e <_printf_i+0x1c6>
 80063c8:	6818      	ldr	r0, [r3, #0]
 80063ca:	6809      	ldr	r1, [r1, #0]
 80063cc:	1d02      	adds	r2, r0, #4
 80063ce:	060d      	lsls	r5, r1, #24
 80063d0:	d50b      	bpl.n	80063ea <_printf_i+0xa2>
 80063d2:	6805      	ldr	r5, [r0, #0]
 80063d4:	601a      	str	r2, [r3, #0]
 80063d6:	2d00      	cmp	r5, #0
 80063d8:	da03      	bge.n	80063e2 <_printf_i+0x9a>
 80063da:	232d      	movs	r3, #45	; 0x2d
 80063dc:	9a04      	ldr	r2, [sp, #16]
 80063de:	426d      	negs	r5, r5
 80063e0:	7013      	strb	r3, [r2, #0]
 80063e2:	4b5f      	ldr	r3, [pc, #380]	; (8006560 <_printf_i+0x218>)
 80063e4:	270a      	movs	r7, #10
 80063e6:	9303      	str	r3, [sp, #12]
 80063e8:	e01b      	b.n	8006422 <_printf_i+0xda>
 80063ea:	6805      	ldr	r5, [r0, #0]
 80063ec:	601a      	str	r2, [r3, #0]
 80063ee:	0649      	lsls	r1, r1, #25
 80063f0:	d5f1      	bpl.n	80063d6 <_printf_i+0x8e>
 80063f2:	b22d      	sxth	r5, r5
 80063f4:	e7ef      	b.n	80063d6 <_printf_i+0x8e>
 80063f6:	680d      	ldr	r5, [r1, #0]
 80063f8:	6819      	ldr	r1, [r3, #0]
 80063fa:	1d08      	adds	r0, r1, #4
 80063fc:	6018      	str	r0, [r3, #0]
 80063fe:	062e      	lsls	r6, r5, #24
 8006400:	d501      	bpl.n	8006406 <_printf_i+0xbe>
 8006402:	680d      	ldr	r5, [r1, #0]
 8006404:	e003      	b.n	800640e <_printf_i+0xc6>
 8006406:	066d      	lsls	r5, r5, #25
 8006408:	d5fb      	bpl.n	8006402 <_printf_i+0xba>
 800640a:	680d      	ldr	r5, [r1, #0]
 800640c:	b2ad      	uxth	r5, r5
 800640e:	4b54      	ldr	r3, [pc, #336]	; (8006560 <_printf_i+0x218>)
 8006410:	2708      	movs	r7, #8
 8006412:	9303      	str	r3, [sp, #12]
 8006414:	2a6f      	cmp	r2, #111	; 0x6f
 8006416:	d000      	beq.n	800641a <_printf_i+0xd2>
 8006418:	3702      	adds	r7, #2
 800641a:	0023      	movs	r3, r4
 800641c:	2200      	movs	r2, #0
 800641e:	3343      	adds	r3, #67	; 0x43
 8006420:	701a      	strb	r2, [r3, #0]
 8006422:	6863      	ldr	r3, [r4, #4]
 8006424:	60a3      	str	r3, [r4, #8]
 8006426:	2b00      	cmp	r3, #0
 8006428:	db03      	blt.n	8006432 <_printf_i+0xea>
 800642a:	2104      	movs	r1, #4
 800642c:	6822      	ldr	r2, [r4, #0]
 800642e:	438a      	bics	r2, r1
 8006430:	6022      	str	r2, [r4, #0]
 8006432:	2d00      	cmp	r5, #0
 8006434:	d102      	bne.n	800643c <_printf_i+0xf4>
 8006436:	9e04      	ldr	r6, [sp, #16]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00c      	beq.n	8006456 <_printf_i+0x10e>
 800643c:	9e04      	ldr	r6, [sp, #16]
 800643e:	0028      	movs	r0, r5
 8006440:	0039      	movs	r1, r7
 8006442:	f7f9 fef7 	bl	8000234 <__aeabi_uidivmod>
 8006446:	9b03      	ldr	r3, [sp, #12]
 8006448:	3e01      	subs	r6, #1
 800644a:	5c5b      	ldrb	r3, [r3, r1]
 800644c:	7033      	strb	r3, [r6, #0]
 800644e:	002b      	movs	r3, r5
 8006450:	0005      	movs	r5, r0
 8006452:	429f      	cmp	r7, r3
 8006454:	d9f3      	bls.n	800643e <_printf_i+0xf6>
 8006456:	2f08      	cmp	r7, #8
 8006458:	d109      	bne.n	800646e <_printf_i+0x126>
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	07db      	lsls	r3, r3, #31
 800645e:	d506      	bpl.n	800646e <_printf_i+0x126>
 8006460:	6862      	ldr	r2, [r4, #4]
 8006462:	6923      	ldr	r3, [r4, #16]
 8006464:	429a      	cmp	r2, r3
 8006466:	dc02      	bgt.n	800646e <_printf_i+0x126>
 8006468:	2330      	movs	r3, #48	; 0x30
 800646a:	3e01      	subs	r6, #1
 800646c:	7033      	strb	r3, [r6, #0]
 800646e:	9b04      	ldr	r3, [sp, #16]
 8006470:	1b9b      	subs	r3, r3, r6
 8006472:	6123      	str	r3, [r4, #16]
 8006474:	9b07      	ldr	r3, [sp, #28]
 8006476:	0021      	movs	r1, r4
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	9805      	ldr	r0, [sp, #20]
 800647c:	9b06      	ldr	r3, [sp, #24]
 800647e:	aa09      	add	r2, sp, #36	; 0x24
 8006480:	f7ff fef2 	bl	8006268 <_printf_common>
 8006484:	3001      	adds	r0, #1
 8006486:	d147      	bne.n	8006518 <_printf_i+0x1d0>
 8006488:	2001      	movs	r0, #1
 800648a:	4240      	negs	r0, r0
 800648c:	b00b      	add	sp, #44	; 0x2c
 800648e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006490:	2220      	movs	r2, #32
 8006492:	6809      	ldr	r1, [r1, #0]
 8006494:	430a      	orrs	r2, r1
 8006496:	6022      	str	r2, [r4, #0]
 8006498:	2278      	movs	r2, #120	; 0x78
 800649a:	4932      	ldr	r1, [pc, #200]	; (8006564 <_printf_i+0x21c>)
 800649c:	9103      	str	r1, [sp, #12]
 800649e:	0021      	movs	r1, r4
 80064a0:	3145      	adds	r1, #69	; 0x45
 80064a2:	700a      	strb	r2, [r1, #0]
 80064a4:	6819      	ldr	r1, [r3, #0]
 80064a6:	6822      	ldr	r2, [r4, #0]
 80064a8:	c920      	ldmia	r1!, {r5}
 80064aa:	0610      	lsls	r0, r2, #24
 80064ac:	d402      	bmi.n	80064b4 <_printf_i+0x16c>
 80064ae:	0650      	lsls	r0, r2, #25
 80064b0:	d500      	bpl.n	80064b4 <_printf_i+0x16c>
 80064b2:	b2ad      	uxth	r5, r5
 80064b4:	6019      	str	r1, [r3, #0]
 80064b6:	07d3      	lsls	r3, r2, #31
 80064b8:	d502      	bpl.n	80064c0 <_printf_i+0x178>
 80064ba:	2320      	movs	r3, #32
 80064bc:	4313      	orrs	r3, r2
 80064be:	6023      	str	r3, [r4, #0]
 80064c0:	2710      	movs	r7, #16
 80064c2:	2d00      	cmp	r5, #0
 80064c4:	d1a9      	bne.n	800641a <_printf_i+0xd2>
 80064c6:	2220      	movs	r2, #32
 80064c8:	6823      	ldr	r3, [r4, #0]
 80064ca:	4393      	bics	r3, r2
 80064cc:	6023      	str	r3, [r4, #0]
 80064ce:	e7a4      	b.n	800641a <_printf_i+0xd2>
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	680d      	ldr	r5, [r1, #0]
 80064d4:	1d10      	adds	r0, r2, #4
 80064d6:	6949      	ldr	r1, [r1, #20]
 80064d8:	6018      	str	r0, [r3, #0]
 80064da:	6813      	ldr	r3, [r2, #0]
 80064dc:	062e      	lsls	r6, r5, #24
 80064de:	d501      	bpl.n	80064e4 <_printf_i+0x19c>
 80064e0:	6019      	str	r1, [r3, #0]
 80064e2:	e002      	b.n	80064ea <_printf_i+0x1a2>
 80064e4:	066d      	lsls	r5, r5, #25
 80064e6:	d5fb      	bpl.n	80064e0 <_printf_i+0x198>
 80064e8:	8019      	strh	r1, [r3, #0]
 80064ea:	2300      	movs	r3, #0
 80064ec:	9e04      	ldr	r6, [sp, #16]
 80064ee:	6123      	str	r3, [r4, #16]
 80064f0:	e7c0      	b.n	8006474 <_printf_i+0x12c>
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	1d11      	adds	r1, r2, #4
 80064f6:	6019      	str	r1, [r3, #0]
 80064f8:	6816      	ldr	r6, [r2, #0]
 80064fa:	2100      	movs	r1, #0
 80064fc:	0030      	movs	r0, r6
 80064fe:	6862      	ldr	r2, [r4, #4]
 8006500:	f000 f858 	bl	80065b4 <memchr>
 8006504:	2800      	cmp	r0, #0
 8006506:	d001      	beq.n	800650c <_printf_i+0x1c4>
 8006508:	1b80      	subs	r0, r0, r6
 800650a:	6060      	str	r0, [r4, #4]
 800650c:	6863      	ldr	r3, [r4, #4]
 800650e:	6123      	str	r3, [r4, #16]
 8006510:	2300      	movs	r3, #0
 8006512:	9a04      	ldr	r2, [sp, #16]
 8006514:	7013      	strb	r3, [r2, #0]
 8006516:	e7ad      	b.n	8006474 <_printf_i+0x12c>
 8006518:	0032      	movs	r2, r6
 800651a:	6923      	ldr	r3, [r4, #16]
 800651c:	9906      	ldr	r1, [sp, #24]
 800651e:	9805      	ldr	r0, [sp, #20]
 8006520:	9d07      	ldr	r5, [sp, #28]
 8006522:	47a8      	blx	r5
 8006524:	3001      	adds	r0, #1
 8006526:	d0af      	beq.n	8006488 <_printf_i+0x140>
 8006528:	6823      	ldr	r3, [r4, #0]
 800652a:	079b      	lsls	r3, r3, #30
 800652c:	d415      	bmi.n	800655a <_printf_i+0x212>
 800652e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006530:	68e0      	ldr	r0, [r4, #12]
 8006532:	4298      	cmp	r0, r3
 8006534:	daaa      	bge.n	800648c <_printf_i+0x144>
 8006536:	0018      	movs	r0, r3
 8006538:	e7a8      	b.n	800648c <_printf_i+0x144>
 800653a:	0022      	movs	r2, r4
 800653c:	2301      	movs	r3, #1
 800653e:	9906      	ldr	r1, [sp, #24]
 8006540:	9805      	ldr	r0, [sp, #20]
 8006542:	9e07      	ldr	r6, [sp, #28]
 8006544:	3219      	adds	r2, #25
 8006546:	47b0      	blx	r6
 8006548:	3001      	adds	r0, #1
 800654a:	d09d      	beq.n	8006488 <_printf_i+0x140>
 800654c:	3501      	adds	r5, #1
 800654e:	68e3      	ldr	r3, [r4, #12]
 8006550:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006552:	1a9b      	subs	r3, r3, r2
 8006554:	42ab      	cmp	r3, r5
 8006556:	dcf0      	bgt.n	800653a <_printf_i+0x1f2>
 8006558:	e7e9      	b.n	800652e <_printf_i+0x1e6>
 800655a:	2500      	movs	r5, #0
 800655c:	e7f7      	b.n	800654e <_printf_i+0x206>
 800655e:	46c0      	nop			; (mov r8, r8)
 8006560:	08007f61 	.word	0x08007f61
 8006564:	08007f72 	.word	0x08007f72

08006568 <memmove>:
 8006568:	b510      	push	{r4, lr}
 800656a:	4288      	cmp	r0, r1
 800656c:	d902      	bls.n	8006574 <memmove+0xc>
 800656e:	188b      	adds	r3, r1, r2
 8006570:	4298      	cmp	r0, r3
 8006572:	d303      	bcc.n	800657c <memmove+0x14>
 8006574:	2300      	movs	r3, #0
 8006576:	e007      	b.n	8006588 <memmove+0x20>
 8006578:	5c8b      	ldrb	r3, [r1, r2]
 800657a:	5483      	strb	r3, [r0, r2]
 800657c:	3a01      	subs	r2, #1
 800657e:	d2fb      	bcs.n	8006578 <memmove+0x10>
 8006580:	bd10      	pop	{r4, pc}
 8006582:	5ccc      	ldrb	r4, [r1, r3]
 8006584:	54c4      	strb	r4, [r0, r3]
 8006586:	3301      	adds	r3, #1
 8006588:	429a      	cmp	r2, r3
 800658a:	d1fa      	bne.n	8006582 <memmove+0x1a>
 800658c:	e7f8      	b.n	8006580 <memmove+0x18>
	...

08006590 <_sbrk_r>:
 8006590:	2300      	movs	r3, #0
 8006592:	b570      	push	{r4, r5, r6, lr}
 8006594:	4d06      	ldr	r5, [pc, #24]	; (80065b0 <_sbrk_r+0x20>)
 8006596:	0004      	movs	r4, r0
 8006598:	0008      	movs	r0, r1
 800659a:	602b      	str	r3, [r5, #0]
 800659c:	f7fc f876 	bl	800268c <_sbrk>
 80065a0:	1c43      	adds	r3, r0, #1
 80065a2:	d103      	bne.n	80065ac <_sbrk_r+0x1c>
 80065a4:	682b      	ldr	r3, [r5, #0]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d000      	beq.n	80065ac <_sbrk_r+0x1c>
 80065aa:	6023      	str	r3, [r4, #0]
 80065ac:	bd70      	pop	{r4, r5, r6, pc}
 80065ae:	46c0      	nop			; (mov r8, r8)
 80065b0:	20000454 	.word	0x20000454

080065b4 <memchr>:
 80065b4:	b2c9      	uxtb	r1, r1
 80065b6:	1882      	adds	r2, r0, r2
 80065b8:	4290      	cmp	r0, r2
 80065ba:	d101      	bne.n	80065c0 <memchr+0xc>
 80065bc:	2000      	movs	r0, #0
 80065be:	4770      	bx	lr
 80065c0:	7803      	ldrb	r3, [r0, #0]
 80065c2:	428b      	cmp	r3, r1
 80065c4:	d0fb      	beq.n	80065be <memchr+0xa>
 80065c6:	3001      	adds	r0, #1
 80065c8:	e7f6      	b.n	80065b8 <memchr+0x4>

080065ca <_realloc_r>:
 80065ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065cc:	0007      	movs	r7, r0
 80065ce:	000e      	movs	r6, r1
 80065d0:	0014      	movs	r4, r2
 80065d2:	2900      	cmp	r1, #0
 80065d4:	d105      	bne.n	80065e2 <_realloc_r+0x18>
 80065d6:	0011      	movs	r1, r2
 80065d8:	f7ff fc52 	bl	8005e80 <_malloc_r>
 80065dc:	0005      	movs	r5, r0
 80065de:	0028      	movs	r0, r5
 80065e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80065e2:	2a00      	cmp	r2, #0
 80065e4:	d103      	bne.n	80065ee <_realloc_r+0x24>
 80065e6:	f7ff fbdf 	bl	8005da8 <_free_r>
 80065ea:	0025      	movs	r5, r4
 80065ec:	e7f7      	b.n	80065de <_realloc_r+0x14>
 80065ee:	f000 f81b 	bl	8006628 <_malloc_usable_size_r>
 80065f2:	9001      	str	r0, [sp, #4]
 80065f4:	4284      	cmp	r4, r0
 80065f6:	d803      	bhi.n	8006600 <_realloc_r+0x36>
 80065f8:	0035      	movs	r5, r6
 80065fa:	0843      	lsrs	r3, r0, #1
 80065fc:	42a3      	cmp	r3, r4
 80065fe:	d3ee      	bcc.n	80065de <_realloc_r+0x14>
 8006600:	0021      	movs	r1, r4
 8006602:	0038      	movs	r0, r7
 8006604:	f7ff fc3c 	bl	8005e80 <_malloc_r>
 8006608:	1e05      	subs	r5, r0, #0
 800660a:	d0e8      	beq.n	80065de <_realloc_r+0x14>
 800660c:	9b01      	ldr	r3, [sp, #4]
 800660e:	0022      	movs	r2, r4
 8006610:	429c      	cmp	r4, r3
 8006612:	d900      	bls.n	8006616 <_realloc_r+0x4c>
 8006614:	001a      	movs	r2, r3
 8006616:	0031      	movs	r1, r6
 8006618:	0028      	movs	r0, r5
 800661a:	f7ff fbbb 	bl	8005d94 <memcpy>
 800661e:	0031      	movs	r1, r6
 8006620:	0038      	movs	r0, r7
 8006622:	f7ff fbc1 	bl	8005da8 <_free_r>
 8006626:	e7da      	b.n	80065de <_realloc_r+0x14>

08006628 <_malloc_usable_size_r>:
 8006628:	1f0b      	subs	r3, r1, #4
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	1f18      	subs	r0, r3, #4
 800662e:	2b00      	cmp	r3, #0
 8006630:	da01      	bge.n	8006636 <_malloc_usable_size_r+0xe>
 8006632:	580b      	ldr	r3, [r1, r0]
 8006634:	18c0      	adds	r0, r0, r3
 8006636:	4770      	bx	lr

08006638 <_init>:
 8006638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663a:	46c0      	nop			; (mov r8, r8)
 800663c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800663e:	bc08      	pop	{r3}
 8006640:	469e      	mov	lr, r3
 8006642:	4770      	bx	lr

08006644 <_fini>:
 8006644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006646:	46c0      	nop			; (mov r8, r8)
 8006648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800664a:	bc08      	pop	{r3}
 800664c:	469e      	mov	lr, r3
 800664e:	4770      	bx	lr
