 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:29:58 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.15       0.15 f
  U509/Y (NBUFFX4_RVT)                     0.10       0.25 f
  U721/Y (XOR2X1_RVT)                      0.15       0.40 r
  U728/Y (NAND2X0_RVT)                     0.05       0.46 f
  U730/Y (OAI21X1_RVT)                     0.13       0.59 r
  U731/Y (AOI21X1_RVT)                     0.07       0.66 f
  U473/Y (OAI21X1_RVT)                     0.11       0.77 r
  U776/Y (AOI21X1_RVT)                     0.09       0.86 f
  U468/Y (OAI21X1_RVT)                     0.12       0.98 r
  U1384/Y (AOI21X1_RVT)                    0.10       1.08 f
  U1455/Y (OAI21X1_RVT)                    0.11       1.19 r
  U1473/Y (AOI21X1_RVT)                    0.10       1.29 f
  U1482/Y (OAI21X1_RVT)                    0.11       1.40 r
  U515/Y (XNOR2X1_RVT)                     0.09       1.50 f
  U1485/Y (NAND2X0_RVT)                    0.04       1.54 r
  U1489/Y (NAND4X0_RVT)                    0.05       1.59 f
  Delay3_out1_reg[58]/D (DFFX1_RVT)        0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                    1.65       1.65
  clock network delay (ideal)              0.00       1.65
  Delay3_out1_reg[58]/CLK (DFFX1_RVT)      0.00       1.65 r
  library setup time                      -0.06       1.59
  data required time                                  1.59
  -----------------------------------------------------------
  data required time                                  1.59
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
