# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:2.1-18.10"
attribute \cells_not_processed 1
module \simple_always_ff
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:4.18-4.23"
  wire input 2 \rst_n
  attribute \src "dut.sv:5.18-5.22"
  wire input 3 \mode
  attribute \src "dut.sv:6.24-6.33"
  wire width 8 input 4 \extra_sum
  attribute \src "dut.sv:7.24-7.36"
  wire width 8 output 5 \extra_result
  attribute \src "dut.sv:10.5-16.8"
  wire width 8 $0\extra_result[7:0]
  attribute \src "dut.sv:11.13-11.19"
  wire $logic_not$dut.sv:11$2_Y
  attribute \src "dut.sv:11.13-11.19"
  cell $logic_not $logic_not$dut.sv:11$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_n
    connect \Y $logic_not$dut.sv:11$2_Y
  end
  attribute \src "dut.sv:10.5-16.8"
  attribute \always_ff 1
  process $proc$dut.sv:10$1
    assign $0\extra_result[7:0] \extra_result
    attribute \src "dut.sv:11.9-15.12"
    switch $logic_not$dut.sv:11$2_Y
    attribute \src "dut.sv:11.13-11.19"
      case 1'1
        assign $0\extra_result[7:0] 8'00000000
    attribute \src "dut.sv:13.13-13.17"
      case 
        attribute \src "dut.sv:13.18-15.12"
        switch \mode
        attribute \src "dut.sv:13.22-13.26"
          case 1'1
            assign $0\extra_result[7:0] \extra_sum
          case 
        end
    end
    sync posedge \clk
      update \extra_result $0\extra_result[7:0]
    sync negedge \rst_n
      update \extra_result $0\extra_result[7:0]
  end
end
