Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ohike\Studying\Verilog\DotMatrix\Divider.v" into library work
Parsing module <Divider>.
Analyzing Verilog file "C:\Users\ohike\Studying\Verilog\DotMatrix\Matrix.v" into library work
Parsing module <Matrix>.
Analyzing Verilog file "C:\Users\ohike\Studying\Verilog\DotMatrix\Main.v" into library work
Parsing module <Main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <Matrix>.

Elaborating module <Divider>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "C:\Users\ohike\Studying\Verilog\DotMatrix\Main.v".
    Found 5-bit register for signal <column_id>.
    Found 5-bit adder for signal <column_id[4]_GND_1_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <Main> synthesized.

Synthesizing Unit <Matrix>.
    Related source file is "C:\Users\ohike\Studying\Verilog\DotMatrix\Matrix.v".
    Found 128-bit register for signal <n0086[127:0]>.
    Found 128-bit register for signal <n0087[127:0]>.
    Found 128-bit register for signal <n0088[127:0]>.
    Found 128-bit register for signal <n0085[127:0]>.
    Found 1-bit register for signal <status>.
    Found 16-bit register for signal <drawing_column_pattern>.
    Found 4-bit register for signal <column_seg>.
    Found 5-bit register for signal <drawing_column_id>.
    Found 5-bit adder for signal <drawing_column_id[4]_GND_2_o_add_75_OUT> created at line 163.
    Found 8x3-bit Read Only RAM for signal <_n0219>
    Found 16-bit 8-to-1 multiplexer for signal <drawing_column_id[2]_pattern1[7][15]_wide_mux_55_OUT> created at line 143.
    Found 16-bit 8-to-1 multiplexer for signal <drawing_column_id[2]_pattern2[7][15]_wide_mux_58_OUT> created at line 145.
    Found 16-bit 8-to-1 multiplexer for signal <drawing_column_id[2]_pattern3[7][15]_wide_mux_61_OUT> created at line 147.
    Found 16-bit 8-to-1 multiplexer for signal <drawing_column_id[2]_pattern4[7][15]_wide_mux_63_OUT> created at line 149.
    Found 5-bit comparator greater for signal <drawing_column_id[4]_GND_2_o_LessThan_54_o> created at line 142
    Found 5-bit comparator greater for signal <drawing_column_id[4]_PWR_2_o_LessThan_57_o> created at line 144
    Found 5-bit comparator greater for signal <drawing_column_id[4]_PWR_2_o_LessThan_60_o> created at line 146
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 538 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  41 Multiplexer(s).
Unit <Matrix> synthesized.

Synthesizing Unit <Divider>.
    Related source file is "C:\Users\ohike\Studying\Verilog\DotMatrix\Divider.v".
    Found 1-bit register for signal <CLK_OUT>.
    Found 15-bit register for signal <Q>.
    Found 15-bit adder for signal <Q[14]_GND_3_o_add_2_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <Divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 1
 5-bit adder                                           : 2
# Registers                                            : 11
 1-bit register                                        : 2
 128-bit register                                      : 4
 15-bit register                                       : 1
 16-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 2
# Comparators                                          : 3
 5-bit comparator greater                              : 3
# Multiplexers                                         : 41
 16-bit 2-to-1 multiplexer                             : 35
 16-bit 8-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divider>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <Divider> synthesized (advanced).

Synthesizing (advanced) Unit <Main>.
The following registers are absorbed into counter <column_id>: 1 register on signal <column_id>.
Unit <Main> synthesized (advanced).

Synthesizing (advanced) Unit <Matrix>.
The following registers are absorbed into counter <drawing_column_id>: 1 register on signal <drawing_column_id>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0219> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <drawing_column_id<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Matrix> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 15-bit up counter                                     : 1
 5-bit up counter                                      : 2
# Registers                                            : 534
 Flip-Flops                                            : 534
# Comparators                                          : 3
 5-bit comparator greater                              : 3
# Multiplexers                                         : 581
 1-bit 2-to-1 multiplexer                              : 512
 1-bit 8-to-1 multiplexer                              : 64
 16-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Optimizing unit <Matrix> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 18.
FlipFlop column_id_3 has been replicated 2 time(s)
FlipFlop column_id_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 562
 Flip-Flops                                            : 562

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 798
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 14
#      LUT2                        : 3
#      LUT3                        : 5
#      LUT4                        : 2
#      LUT5                        : 7
#      LUT6                        : 663
#      MUXCY                       : 14
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 562
#      FD                          : 10
#      FD_1                        : 4
#      FDCE                        : 292
#      FDE                         : 5
#      FDPE                        : 220
#      FDR                         : 15
#      FDR_1                       : 16
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 40
#      IBUF                        : 18
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             562  out of  11440     4%  
 Number of Slice LUTs:                  703  out of   5720    12%  
    Number used as Logic:               703  out of   5720    12%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    704
   Number with an unused Flip Flop:     142  out of    704    20%  
   Number with an unused LUT:             1  out of    704     0%  
   Number of fully used LUT-FF pairs:   561  out of    704    79%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    102    41%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LOAD                               | BUFGP                  | 520   |
matrix/divider/CLK_OUT             | BUFG                   | 26    |
CLK                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.202ns (Maximum Frequency: 121.914MHz)
   Minimum input arrival time before clock: 4.246ns
   Maximum output required time after clock: 4.475ns
   Maximum combinational path delay: 7.635ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'LOAD'
  Clock period: 8.202ns (frequency: 121.914MHz)
  Total number of paths / destination ports: 3100 / 1032
-------------------------------------------------------------------------
Delay:               4.101ns (Levels of Logic = 1)
  Source:            column_id_4_1 (FF)
  Destination:       matrix/pattern1_7_127 (FF)
  Source Clock:      LOAD falling
  Destination Clock: LOAD rising

  Data Path: column_id_4_1 to matrix/pattern1_7_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  column_id_4_1 (column_id_4_1)
     INV:I->O            128   0.255   2.294  matrix/GND_2_o_GND_2_o_equal_2_o<4>1_cepot_INV_0 (matrix/GND_2_o_GND_2_o_equal_2_o<4>1_cepot)
     FDCE:CE                   0.302          matrix/pattern1_7_0
    ----------------------------------------
    Total                      4.101ns (1.082ns logic, 3.019ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'matrix/divider/CLK_OUT'
  Clock period: 6.970ns (frequency: 143.472MHz)
  Total number of paths / destination ports: 1069 / 47
-------------------------------------------------------------------------
Delay:               3.485ns (Levels of Logic = 1)
  Source:            matrix/status (FF)
  Destination:       matrix/drawing_column_pattern_15 (FF)
  Source Clock:      matrix/divider/CLK_OUT rising
  Destination Clock: matrix/divider/CLK_OUT falling

  Data Path: matrix/status to matrix/drawing_column_pattern_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.525   1.038  matrix/status (matrix/status)
     INV:I->O             17   0.255   1.208  matrix/status_inv1_INV_0 (matrix/status_inv)
     FDR_1:R                   0.459          matrix/drawing_column_pattern_0
    ----------------------------------------
    Total                      3.485ns (1.239ns logic, 2.246ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.983ns (frequency: 200.682MHz)
  Total number of paths / destination ports: 361 / 31
-------------------------------------------------------------------------
Delay:               4.983ns (Levels of Logic = 2)
  Source:            matrix/divider/Q_6 (FF)
  Destination:       matrix/divider/Q_14 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: matrix/divider/Q_6 to matrix/divider/Q_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   1.181  matrix/divider/Q_6 (matrix/divider/Q_6)
     LUT6:I0->O            2   0.254   1.156  matrix/divider/GND_3_o_GND_3_o_equal_2_o<14>1 (matrix/divider/GND_3_o_GND_3_o_equal_2_o<14>)
     LUT5:I0->O           15   0.254   1.154  matrix/divider/GND_3_o_GND_3_o_equal_2_o<14>3 (matrix/divider/GND_3_o_GND_3_o_equal_2_o)
     FDR:R                     0.459          matrix/divider/Q_0
    ----------------------------------------
    Total                      4.983ns (1.492ns logic, 3.491ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LOAD'
  Total number of paths / destination ports: 1024 / 1024
-------------------------------------------------------------------------
Offset:              4.246ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       matrix/pattern1_7_127 (FF)
  Destination Clock: LOAD rising

  Data Path: RESET to matrix/pattern1_7_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           513   1.328   2.459  RESET_IBUF (RESET_IBUF)
     FDCE:CLR                  0.459          matrix/pattern2_7_0
    ----------------------------------------
    Total                      4.246ns (1.787ns logic, 2.459ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'matrix/divider/CLK_OUT'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.475ns (Levels of Logic = 1)
  Source:            matrix/status (FF)
  Destination:       COLUMN_CLK (PAD)
  Source Clock:      matrix/divider/CLK_OUT rising

  Data Path: matrix/status to COLUMN_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.525   1.038  matrix/status (matrix/status)
     OBUF:I->O                 2.912          COLUMN_CLK_OBUF (COLUMN_CLK)
    ----------------------------------------
    Total                      4.475ns (3.437ns logic, 1.038ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               7.635ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       OUT_CLR (PAD)

  Data Path: RESET to OUT_CLR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           513   1.328   2.460  RESET_IBUF (RESET_IBUF)
     LUT2:I1->O            1   0.254   0.681  matrix/OUT_CLR1 (OUT_CLR_OBUF)
     OBUF:I->O                 2.912          OUT_CLR_OBUF (OUT_CLR)
    ----------------------------------------
    Total                      7.635ns (4.494ns logic, 3.141ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LOAD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LOAD           |    2.009|    4.101|    3.995|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock matrix/divider/CLK_OUT
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
LOAD                  |         |         |    3.421|         |
matrix/divider/CLK_OUT|    3.100|         |    6.513|         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.49 secs
 
--> 

Total memory usage is 4502080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

