`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 21 2020 13:30:55 KST (Dec 21 2020 04:30:55 UTC)

module avg_pool_Eqi48s8_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  NOR2X2 g38(.A (n_6), .B (n_7), .Y (out1));
  NAND2X2 g39(.A (n_3), .B (n_5), .Y (n_7));
  NAND2X2 g40(.A (n_4), .B (n_2), .Y (n_6));
  NOR2X6 g43(.A (n_1), .B (n_0), .Y (n_5));
  NOR2X4 g41(.A (in1[3]), .B (in1[2]), .Y (n_4));
  NOR2X2 g44(.A (in1[7]), .B (in1[6]), .Y (n_3));
  NOR2X4 g42(.A (in1[1]), .B (in1[0]), .Y (n_2));
  CLKINVX12 g45(.A (in1[5]), .Y (n_1));
  CLKINVX4 g46(.A (in1[4]), .Y (n_0));
endmodule


