

================================================================
== Vivado HLS Report for 'deltaPhiHLS_float_s'
================================================================
* Date:           Fri Jun 14 19:06:33 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_LR
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.12|     2.655|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   28|   28|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     143|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      8|      827|     674|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      36|    -|
|Register             |        0|      -|     1060|      34|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      8|     1887|     887|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                   Instance                   |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |LR_top_fcmp_32ns_32ns_1_3_1_U1151             |LR_top_fcmp_32ns_32ns_1_3_1             |        0|      0|   66|   72|    0|
    |LR_top_fcmp_32ns_32ns_1_3_1_U1152             |LR_top_fcmp_32ns_32ns_1_3_1             |        0|      0|   66|   72|    0|
    |LR_top_fmul_32ns_32ns_32_6_max_dsp_1_U1149    |LR_top_fmul_32ns_32ns_32_6_max_dsp_1    |        0|      3|  165|  146|    0|
    |LR_top_fmul_32ns_32ns_32_6_max_dsp_1_U1150    |LR_top_fmul_32ns_32ns_32_6_max_dsp_1    |        0|      3|  165|  146|    0|
    |LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1148  |LR_top_fsub_32ns_32ns_32_10_full_dsp_1  |        0|      2|  365|  238|    0|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                         |                                        |        0|      8|  827|  674|    0|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |and_ln32_fu_105_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln40_fu_160_p2           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_336             |    and   |      0|  0|   2|           1|           1|
    |icmp_ln32_1_fu_93_p2         |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln32_fu_87_p2           |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_1_fu_150_p2        |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln40_fu_144_p2          |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln32_fu_99_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln40_fu_156_p2            |    or    |      0|  0|   2|           1|           1|
    |select_ln32_fu_120_p3        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_110_p2           |    xor   |      0|  0|  33|          32|          33|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 143|         103|          80|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_p_0_i_phi_fu_39_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter8_p_0_i_reg_36  |   9|          2|   32|         64|
    |guard_variable_for_f_o             |   9|          2|    1|          2|
    |n_o                                |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  36|          8|   97|        194|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |and_ln40_reg_218                    |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_0_i_reg_36   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_p_0_i_reg_36  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_0_i_reg_36   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_p_0_i_reg_36   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_p_0_i_reg_36   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_p_0_i_reg_36   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_p_0_i_reg_36   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_p_0_i_reg_36   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_p_0_i_reg_36   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_p_0_i_reg_36   |  32|   0|   32|          0|
    |guard_variable_for_f_1_reg_222      |   1|   0|    1|          0|
    |icmp_ln40_1_reg_213                 |   1|   0|    1|          0|
    |icmp_ln40_1_reg_213_pp0_iter5_reg   |   1|   0|    1|          0|
    |icmp_ln40_reg_208                   |   1|   0|    1|          0|
    |icmp_ln40_reg_208_pp0_iter5_reg     |   1|   0|    1|          0|
    |phi1_read_reg_187                   |  32|   0|   32|          0|
    |select_ln32_reg_202                 |  32|   0|   32|          0|
    |tmp_1_reg_197                       |   1|   0|    1|          0|
    |tmp_3_i_reg_231                     |  32|   0|   32|          0|
    |tmp_4_i_reg_236                     |  32|   0|   32|          0|
    |and_ln40_reg_218                    |   0|   1|    1|          0|
    |guard_variable_for_f_1_reg_222      |   0|   1|    1|          0|
    |phi1_read_reg_187                   |   0|  32|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1060|  34| 1094|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  deltaPhiHLS<float>  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  deltaPhiHLS<float>  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  deltaPhiHLS<float>  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  deltaPhiHLS<float>  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  deltaPhiHLS<float>  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  deltaPhiHLS<float>  | return value |
|ap_ce                          |  in |    1| ap_ctrl_hs |  deltaPhiHLS<float>  | return value |
|ap_return                      | out |   32| ap_ctrl_hs |  deltaPhiHLS<float>  | return value |
|phi1                           |  in |   32|   ap_none  |         phi1         |    scalar    |
|guard_variable_for_f_i         |  in |    1|   ap_ovld  | guard_variable_for_f |    pointer   |
|guard_variable_for_f_o         | out |    1|   ap_ovld  | guard_variable_for_f |    pointer   |
|guard_variable_for_f_o_ap_vld  | out |    1|   ap_ovld  | guard_variable_for_f |    pointer   |
|n_i                            |  in |   32|   ap_ovld  |           n          |    pointer   |
|n_o                            | out |   32|   ap_ovld  |           n          |    pointer   |
|n_o_ap_vld                     | out |    1|   ap_ovld  |           n          |    pointer   |
+-------------------------------+-----+-----+------------+----------------------+--------------+

