{
  "design": {
    "design_info": {
      "boundary_crc": "0x3CB6257CBD064472",
      "device": "xc7s50csga324-1",
      "gen_directory": "../../../../Pmod-I2S2-Arty-S7-50.gen/sources_1/bd/reciever",
      "name": "reciever",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "axis_i2s2_0": "",
      "clk_wiz_0": "",
      "dds_compiler_0": "",
      "axis_dwidth_converter_0": "",
      "xlconstant_2": "",
      "xlconstant_3": "",
      "phase_provider_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "reciever_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "tx_mclk": {
        "direction": "O"
      },
      "tx_lrck": {
        "direction": "O"
      },
      "tx_sclk": {
        "direction": "O"
      },
      "tx_data": {
        "direction": "O"
      },
      "rx_mclk": {
        "direction": "O"
      },
      "rx_lrck": {
        "direction": "O"
      },
      "rx_sclk": {
        "direction": "O"
      },
      "rx_data": {
        "direction": "I"
      },
      "btn": {
        "direction": "I",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "axis_i2s2_0": {
        "vlnv": "xilinx.com:module_ref:axis_i2s2:1.0",
        "ip_revision": "1",
        "xci_name": "reciever_axis_i2s2_0_0",
        "xci_path": "ip/reciever_axis_i2s2_0_0/reciever_axis_i2s2_0_0.xci",
        "inst_hier_path": "axis_i2s2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_i2s2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "axis_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "axis_resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "24573991",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "axis_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "tx_axis_s_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "tx_axis_s_valid": {
            "direction": "I"
          },
          "tx_axis_s_ready": {
            "direction": "O"
          },
          "tx_axis_s_last": {
            "direction": "I"
          },
          "rx_axis_m_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rx_axis_m_valid": {
            "direction": "O"
          },
          "rx_axis_m_ready": {
            "direction": "I"
          },
          "rx_axis_m_last": {
            "direction": "O"
          },
          "tx_mclk": {
            "direction": "O"
          },
          "tx_lrck": {
            "direction": "O"
          },
          "tx_sclk": {
            "direction": "O"
          },
          "tx_sdout": {
            "direction": "O"
          },
          "rx_mclk": {
            "direction": "O"
          },
          "rx_lrck": {
            "direction": "O"
          },
          "rx_sclk": {
            "direction": "O"
          },
          "rx_sdin": {
            "direction": "I"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "reciever_clk_wiz_0_0",
        "xci_path": "ip/reciever_clk_wiz_0_0/reciever_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "448.322"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "335.207"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "24.576"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "34.250"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "27.875"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "23",
        "xci_name": "reciever_dds_compiler_0_0",
        "xci_path": "ip/reciever_dds_compiler_0_0/reciever_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "24.576"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Has_TREADY": {
            "value": "false"
          },
          "Latency": {
            "value": "3"
          },
          "Latency_Configuration": {
            "value": "Configurable"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "24"
          },
          "PINC1": {
            "value": "0"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "26"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "135"
          }
        }
      },
      "axis_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "ip_revision": "28",
        "xci_name": "reciever_axis_dwidth_converter_0_0",
        "xci_path": "ip/reciever_axis_dwidth_converter_0_0/reciever_axis_dwidth_converter_0_0.xci",
        "inst_hier_path": "axis_dwidth_converter_0",
        "parameters": {
          "HAS_TLAST": {
            "value": "1"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "3"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "6"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "reciever_xlconstant_1_1",
        "xci_path": "ip/reciever_xlconstant_1_1/reciever_xlconstant_1_1.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "reciever_xlconstant_1_2",
        "xci_path": "ip/reciever_xlconstant_1_2/reciever_xlconstant_1_2.xci",
        "inst_hier_path": "xlconstant_3",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "phase_provider_0": {
        "vlnv": "xilinx.com:module_ref:phase_provider:1.0",
        "ip_revision": "1",
        "xci_name": "reciever_phase_provider_0_0",
        "xci_path": "ip/reciever_phase_provider_0_0/reciever_phase_provider_0_0.xci",
        "inst_hier_path": "phase_provider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "phase_provider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "btn": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "axis_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "24573991",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "phase": {
            "direction": "O",
            "left": "25",
            "right": "0"
          },
          "valid": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "xlconstant_3/dout",
          "axis_dwidth_converter_0/aresetn",
          "axis_i2s2_0/axis_resetn"
        ]
      },
      "axis_dwidth_converter_0_m_axis_tdata": {
        "ports": [
          "axis_dwidth_converter_0/m_axis_tdata",
          "axis_i2s2_0/tx_axis_s_data"
        ]
      },
      "axis_dwidth_converter_0_m_axis_tlast": {
        "ports": [
          "axis_dwidth_converter_0/m_axis_tlast",
          "axis_i2s2_0/tx_axis_s_last"
        ]
      },
      "axis_dwidth_converter_0_m_axis_tvalid": {
        "ports": [
          "axis_dwidth_converter_0/m_axis_tvalid",
          "axis_i2s2_0/tx_axis_s_valid"
        ]
      },
      "axis_i2s2_0_rx_lrck": {
        "ports": [
          "axis_i2s2_0/rx_lrck",
          "rx_lrck"
        ]
      },
      "axis_i2s2_0_rx_mclk": {
        "ports": [
          "axis_i2s2_0/rx_mclk",
          "rx_mclk"
        ]
      },
      "axis_i2s2_0_rx_sclk": {
        "ports": [
          "axis_i2s2_0/rx_sclk",
          "rx_sclk"
        ]
      },
      "axis_i2s2_0_tx_axis_s_ready": {
        "ports": [
          "axis_i2s2_0/tx_axis_s_ready",
          "axis_dwidth_converter_0/m_axis_tready"
        ]
      },
      "axis_i2s2_0_tx_lrck": {
        "ports": [
          "axis_i2s2_0/tx_lrck",
          "tx_lrck"
        ]
      },
      "axis_i2s2_0_tx_mclk": {
        "ports": [
          "axis_i2s2_0/tx_mclk",
          "tx_mclk"
        ]
      },
      "axis_i2s2_0_tx_sclk": {
        "ports": [
          "axis_i2s2_0/tx_sclk",
          "tx_sclk"
        ]
      },
      "axis_i2s2_0_tx_sdout": {
        "ports": [
          "axis_i2s2_0/tx_sdout",
          "tx_data"
        ]
      },
      "btn_0_1": {
        "ports": [
          "btn",
          "phase_provider_0/btn"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axis_i2s2_0/axis_clk",
          "dds_compiler_0/aclk",
          "axis_dwidth_converter_0/aclk",
          "phase_provider_0/axis_clk"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "axis_dwidth_converter_0/s_axis_tdata"
        ]
      },
      "dds_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_data_tvalid",
          "axis_dwidth_converter_0/s_axis_tvalid"
        ]
      },
      "phase_provider_0_phase": {
        "ports": [
          "phase_provider_0/phase",
          "dds_compiler_0/s_axis_phase_tdata"
        ]
      },
      "phase_provider_0_valid": {
        "ports": [
          "phase_provider_0/valid",
          "dds_compiler_0/s_axis_phase_tvalid"
        ]
      },
      "rx_sdin_0_1": {
        "ports": [
          "rx_data",
          "axis_i2s2_0/rx_sdin"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "axis_dwidth_converter_0/s_axis_tlast"
        ]
      }
    }
  }
}