V 000037 56 312 1265381612806 ND3V15
(_unit ND3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381612811 INRBHV15
(_unit INRBHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 315 1265381612822 OA21V15
(_unit OA21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265381612827 AO2222V15
(_unit AO2222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000038 56 315 1265381612838 AO21V15
(_unit AO21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 312 1265381612854 OR3V15
(_unit OR3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 241 1265381612863 ND2I1V15
(_unit ND2I1V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
	)
)
V 000039 56 458 1265381612869 XNOR2V15
(_unit XNOR2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 B)
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 457 1265381612878 XOR2V15
(_unit XOR2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 B)
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265381612885 NR2I1HV15
(_unit NR2I1HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port AN in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381612900 NR2HV15
(_unit NR2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381612905 SBNX16V15
(_unit SBNX16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381612931 SBNX8V15
(_unit SBNX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265381612936 SBN6X16V15
(_unit SBN6X16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381613138 INRBLV15
(_unit INRBLV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265381613166 MUX21SV15
(_unit MUX21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381613171 AND3V15
(_unit AND3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265381613181 SD211V15
(_unit SD211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265381613186 MUX21HV15
(_unit MUX21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 1272 1265381613191 XNOR3HV15
(_unit XNOR3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265381613197 OAI21V15
(_unit OAI21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265381613202 NR2V15
(_unit NR2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265381613207 ND2FX3V15
(_unit ND2FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265381613212 ND2V15
(_unit ND2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 241 1265381613217 NR2I1V15
(_unit NR2I1V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port AN in )
			(_port Z out )
		)
	)
)
V 000042 56 2165 1265381613229 FC3S3ANV15
(_unit FC3S3ANV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 62
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 63
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 64
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 65
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 66
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 67
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 68
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000037 56 164 1265381613234 SBNV15
(_unit SBNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 2711 1265381613239 FC3S3EQV15
(_unit FC3S3EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 73
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 74
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 75
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000038 56 165 1265381613244 SBNLV15
(_unit SBNLV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 1853 1265381613249 FC3S3AQPV15
(_unit FC3S3AQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 62
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 63
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 64
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000040 56 393 1265381613254 OAI2D2V15
(_unit OAI2D2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265381613260 SD212V15
(_unit SD212V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265381613265 OA22LV15
(_unit OA22LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265381613270 MUX21IV15
(_unit MUX21IV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265381613275 ND4V15
(_unit ND4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381613280 NR2FV15
(_unit NR2FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265381613291 AOI21FV15
(_unit AOI21FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265381613296 SD211SV15
(_unit SD211SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265381613301 OAI21LV15
(_unit OAI21LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000042 56 3205 1265381613306 FC3S3BNV15
(_unit FC3S3BNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 75
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 77
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 78
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  15 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  16 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  17 CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 82
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000040 56 1391 1265381613311 MUX41V15
(_unit MUX41V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
	)
)
V 000040 56 1271 1265381613316 XNOR3V15
(_unit XNOR3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265381613321 SBNSV15
(_unit SBNSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265381613326 OR2V15
(_unit OR2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265381613331 MUX21IHV15
(_unit MUX21IHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265381613336 INRBV15
(_unit INRBV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265381613341 ND2FX5V15
(_unit ND2FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265381613354 ND4FV15
(_unit ND4FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265381613359 OAI21FV15
(_unit OAI21FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 1270 1265381613364 XOR3V15
(_unit XOR3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*A*AN*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*A*AN*NT*B)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 NT*B*AN*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*B*AN*NT*C)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*A*AN*C)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*A*AN*NT*C)
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381613369 INRBX6V15
(_unit INRBX6V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 2712 1265381613374 FC3S3EQPV15
(_unit FC3S3EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 73
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 74
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 75
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000038 56 239 1265381613379 AND2V15
(_unit AND2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 3217 1265381613384 FC3S3ENV15
(_unit FC3S3ENV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 73
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 74
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 76
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 77
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 78
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 79
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 80
			(_code  15 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 81
			(_code  16 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 82
			(_code  17 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 83
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000038 56 239 1265381613389 ND2FV15
(_unit ND2FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 389 1265381613394 ND4FX3V15
(_unit ND4FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265381613399 SD213V15
(_unit SD213V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265381613404 OA211LV15
(_unit OA211LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265381613409 ND2FX8V15
(_unit ND2FX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265381613414 OAI211HV15
(_unit OAI211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381613419 OR2LV15
(_unit OR2LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265381613424 AOI22LV15
(_unit AOI22LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000043 56 3693 1265381613429 FC3S3KQPV15
(_unit FC3S3KQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 47
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 48
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 52
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (posedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 57
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 59
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port PDN (posedge))
			(_port CK (posedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port CDN (posedge))
			(_port CK (posedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 65
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 66
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port CK (posedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port CK (posedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 71
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 82
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 83
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 84
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 85
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 86
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 87
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 88
			(_code  20 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 89
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 90
			(_code  21 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 91
			(_code  22 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000039 56 391 1265381613434 AOI31V15
(_unit AOI31V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265381613439 AO22LV15
(_unit AO22LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265381613444 AND5V15
(_unit AND5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port E in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381613449 AND2LV15
(_unit AND2LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265381613462 NR2FX3V15
(_unit NR2FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381613467 AND2SV15
(_unit AND2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265381613472 NR2FX5V15
(_unit NR2FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 3458 1265381613477 XOR4V15
(_unit XOR4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  5 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_code  6 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  7 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 39
			(_code  8 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 41
			(_code  9 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  10 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 45
			(_code  11 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  12 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  13 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 51
			(_code  14 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 53
			(_code  15 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 55
			(_code  16 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 57
			(_code  17 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 59
			(_code  18 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 61
			(_code  19 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 63
			(_code  20 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 65
			(_code  21 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 67
			(_code  22 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 69
			(_code  23 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 71
			(_code  24 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265381613482 AO222SV15
(_unit AO222SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381613487 AND2HV15
(_unit AND2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265381613492 SD213HV15
(_unit SD213HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265381613497 MUX21V15
(_unit MUX21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265381613502 AOI21V15
(_unit AOI21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381613507 INRBSV15
(_unit INRBSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265381613512 XMUX21V15
(_unit XMUX21V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 388 1265381613517 AND4LV15
(_unit AND4LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 481 1265381613522 SD210V15
(_unit SD210V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265381613527 OAI211V15
(_unit OAI211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265381613532 OAI22V15
(_unit OAI22V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381613537 ND2HV15
(_unit ND2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381613542 OAI221V15
(_unit OAI221V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265381613547 NR3FX5V15
(_unit NR3FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381613552 SBN3X8V15
(_unit SBN3X8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 458 1265381613557 XOR2SV15
(_unit XOR2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_code  2 A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  4 B)
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 312 1265381613562 NR3V15
(_unit NR3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265381613567 ND2FX7V15
(_unit ND2FX7V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265381613572 ND3FSV15
(_unit ND3FSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000036 56 68 1265381613577 BLRAMS
(_unit BLRAMS
	(_specify
		(_specparam NOAUTOROUTE$ integer 1)
	)
)
V 000039 56 467 1265381613582 OAI32V15
(_unit OAI32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000043 56 3218 1265381613587 FC3S3ENHV15
(_unit FC3S3ENHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 73
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 74
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 76
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 77
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 78
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 79
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 80
			(_code  15 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 81
			(_code  16 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 82
			(_code  17 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 83
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000040 56 393 1265381613592 AOI2R2V15
(_unit AOI2R2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381613597 INRBX8V15
(_unit INRBX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 459 1265381613602 XNOR2HV15
(_unit XNOR2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 B)
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 465 1265381613607 AO41V15
(_unit AO41V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000043 56 2702 1265381613612 FC3S3BQPV15
(_unit FC3S3BQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000041 56 483 1265381613617 XMUX21SV15
(_unit XMUX21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381613622 OR2HV15
(_unit OR2HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381613627 ND3FV15
(_unit ND3FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265381613632 OA21LV15
(_unit OA21LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265381613637 SBIHV15
(_unit SBIHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265381613642 ND3FX3V15
(_unit ND3FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381613647 ND3LV15
(_unit ND3LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381613652 ND2X3V15
(_unit ND2X3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265381613657 SD212SV15
(_unit SD212SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381613662 NR3LV15
(_unit NR3LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 3459 1265381613667 XNOR4V15
(_unit XNOR4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_code  1 A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  3 NT*A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 NT*A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  5 A*AN*NT*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  6 NT*A*AN*B*AN*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 37
			(_code  7 A*AN*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  8 NT*A*AN*NT*B*AN*NT*D)
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  9 B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 43
			(_code  10 B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  11 NT*B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 47
			(_code  12 NT*B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 49
			(_code  13 B*AN*NT*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 51
			(_code  14 NT*B*AN*C*AN*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 53
			(_code  15 B*AN*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel negative 0 55
			(_code  16 NT*B*AN*NT*C*AN*NT*D)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 57
			(_code  17 A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 59
			(_code  18 A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 61
			(_code  19 NT*A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 63
			(_code  20 NT*A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 65
			(_code  21 A*AN*NT*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 67
			(_code  22 NT*A*AN*C*AN*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 69
			(_code  23 A*AN*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 71
			(_code  24 NT*A*AN*NT*C*AN*NT*D)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 73
			(_code  25 A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 75
			(_code  26 A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 77
			(_code  27 NT*A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 79
			(_code  28 NT*A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 81
			(_code  29 A*AN*NT*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 83
			(_code  30 NT*A*AN*B*AN*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 85
			(_code  31 A*AN*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 87
			(_code  32 NT*A*AN*NT*B*AN*NT*C)
			(_port D in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381613672 NR2LV15
(_unit NR2LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265381613677 AND3LV15
(_unit AND3LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265381613682 OAI31V15
(_unit OAI31V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265381613687 OR4V15
(_unit OR4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265381613692 AO222HV15
(_unit AO222HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381613697 INRBX3V15
(_unit INRBX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265381613702 AOI21LV15
(_unit AOI21LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265381613707 AOI211V15
(_unit AOI211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265381613712 OAI222V15
(_unit OAI222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265381613717 OAI211BV15
(_unit OAI211BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265381613722 AOI32V15
(_unit AOI32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381613727 ND2LV15
(_unit ND2LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265381613732 MUX21ISV15
(_unit MUX21ISV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 388 1265381613737 AND4HV15
(_unit AND4HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 459 1265381613742 XNOR2SV15
(_unit XNOR2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_code  1 NT*A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_code  2 A)
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  3 NT*B)
			(_port A in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  4 B)
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265381613747 AO32LV15
(_unit AO32LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265381613752 NR4LV15
(_unit NR4LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 1852 1265381613757 FC3S3AQV15
(_unit FC3S3AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 62
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 63
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 64
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000038 56 313 1265381613762 OR3LV15
(_unit OR3LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265381613767 ND4LV15
(_unit ND4LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 466 1265381613772 AO32V15
(_unit AO32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000038 56 390 1265381613777 OA31V15
(_unit OA31V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265381613782 NR4V15
(_unit NR4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265381613787 ND3FX5V15
(_unit ND3FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265381613792 AO21LV15
(_unit AO21LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381613797 ND2SV15
(_unit ND2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381613802 NR2X3V15
(_unit NR2X3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381613807 ND2FSV15
(_unit ND2FSV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265381613812 SBNHV15
(_unit SBNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381613817 AO221HV15
(_unit AO221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 391 1265381613822 OA31LV15
(_unit OA31LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265381613827 SD211HV15
(_unit SD211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265381613832 AO21HV15
(_unit AO21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 466 1265381613837 OAI311V15
(_unit OAI311V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 483 1265381613842 XMUX21HV15
(_unit XMUX21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000041 56 542 1265381613847 AO2211LV15
(_unit AO2211LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 314 1265381613852 AND3HV15
(_unit AND3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381613857 AO221LV15
(_unit AO221LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265381613862 INRBX12V15
(_unit INRBX12V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381613867 SBNX3V15
(_unit SBNX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 316 1265381613872 OA21HV15
(_unit OA21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265381613877 ND2FX11V15
(_unit ND2FX11V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265381613882 NR2FX7V15
(_unit NR2FX7V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381613887 OR2SV15
(_unit OR2SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 2701 1265381613892 FC3S3BQV15
(_unit FC3S3BQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000041 56 618 1265381613897 AO2221HV15
(_unit AO2221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000038 56 461 1265381613902 ND5HV15
(_unit ND5HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port E in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 465 1265381613907 AO2111V15
(_unit AO2111V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265381613912 OAI22LV15
(_unit OAI22LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265381613917 ND2I1HV15
(_unit ND2I1HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
	)
)
V 000039 56 388 1265381613922 AND4SV15
(_unit AND4SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265381613927 AND4V15
(_unit AND4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265381613932 AOI22V15
(_unit AOI22V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265381613937 AOI21BV15
(_unit AOI21BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 389 1265381613942 NR4FX5V15
(_unit NR4FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265381613947 OAI21SV15
(_unit OAI21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 315 1265381613952 NR3FX3V15
(_unit NR3FX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265381613957 SBN4X10V15
(_unit SBN4X10V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265381613962 OAI2221BV15
(_unit OAI2221BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265381613967 AO22HV15
(_unit AO22HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381613972 OR2X3V15
(_unit OR2X3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265381613979 AOI222V15
(_unit AOI222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265381613984 AO222LV15
(_unit AO222LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265381613989 AO222V15
(_unit AO222V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port C2 in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381613994 OR3HV15
(_unit OR3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265381613999 AO2222LV15
(_unit AO2222LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000042 56 1445 1265381614004 FD1S3ENV15
(_unit FD1S3ENV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 44
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 57
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 58
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_code  9 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_code  10 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_code  11 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000042 56 2295 1265381614009 FD1S3KNV15
(_unit FD1S3KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port PDN (posedge))
			(_port CK (posedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CDN (posedge))
			(_port CK (posedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (posedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CK (posedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 54
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 65
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 66
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 67
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 68
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 69
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 70
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 71
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 72
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 73
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000039 56 166 1265381614056 DELC2V15
(_unit DELC2V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 468 1265381614072 OAI221SV15
(_unit OAI221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265381614077 OAI321V15
(_unit OAI321V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000041 56 694 1265381614082 OA2222LV15
(_unit OA2222LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 28
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 34
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 35
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381614087 NR3BV15
(_unit NR3BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265381614092 ND2I1SV15
(_unit ND2I1SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port AN in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381614097 SBIX12V15
(_unit SBIX12V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 541 1265381614103 AO33V15
(_unit AO33V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265381614108 AO33HV15
(_unit AO33HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265381614113 CBN54M4V15
(_unit CBN54M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265381614118 CBN53M4V15
(_unit CBN53M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000043 56 1128 1265381614134 FD1S3EQPV15
(_unit FD1S3EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000040 56 467 1265381614182 OA221LV15
(_unit OA221LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381614187 SBIX3V15
(_unit SBIX3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265381614200 CBN52M4V15
(_unit CBN52M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 168 1265381614213 CBN51M4V15
(_unit CBN51M4V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381614310 SBIX16V15
(_unit SBIX16V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381614321 SBNX24V15
(_unit SBNX24V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265381614403 AOI22FV15
(_unit AOI22FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381614416 SBN2X5V15
(_unit SBN2X5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381614425 SBNX12V15
(_unit SBNX12V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265381614430 AOI22HV15
(_unit AOI22HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000043 56 2166 1265381614513 FC3S3ANHV15
(_unit FC3S3ANHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 62
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 63
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 64
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 65
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 66
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 67
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 68
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000038 56 313 1265381614524 NR3FV15
(_unit NR3FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 465 1265381614529 OA311V15
(_unit OA311V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381614534 AOI41BV15
(_unit AOI41BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 391 1265381614557 AO22V15
(_unit AO22V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381614562 SBNX6V15
(_unit SBNX6V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381614567 SBNX32V15
(_unit SBNX32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381614576 ND3HV15
(_unit ND3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265381614581 OAI21HV15
(_unit OAI21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000041 56 392 1265381614586 AOI211HV15
(_unit AOI211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 393 1265381614591 OAI22FV15
(_unit OAI22FV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000044 56 2713 1265381614596 FC3S3EQHPV15
(_unit FC3S3EQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 73
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 74
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 75
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000040 56 541 1265381614601 AO2211V15
(_unit AO2211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port D in )
			(_port Z out )
		)
	)
)
V 000039 56 692 1265381614606 OA44LV15
(_unit OA44LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port B4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265381614611 OR4LV15
(_unit OR4LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265381614616 NR4BV15
(_unit NR4BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 695 1265381614625 AOI2222BV15
(_unit AOI2222BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 28
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381614630 SBIX8V15
(_unit SBIX8V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 390 1265381614635 AO211V15
(_unit AO211V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265381614640 AO211LV15
(_unit AO211LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381614645 NR3HV15
(_unit NR3HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265381614650 ND2FX15V15
(_unit ND2FX15V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 1127 1265381614659 FD1S3EQV15
(_unit FD1S3EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000039 56 391 1265381614696 AO31LV15
(_unit AO31LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265381614713 OAI31BV15
(_unit OAI31BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265381614718 AO322LV15
(_unit AO322LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381614723 ND3BV15
(_unit ND3BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000044 56 2713 1265381614728 FCS3S3EQHV15
(_unit FCS3S3EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  5 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port CDN (posedge))
			(_port CK (posedge) (_code  9 D*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port CDN (posedge) (_code  12 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 72
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 73
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 74
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 75
			(_code  14 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_code  15 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 77
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000038 56 313 1265381614733 NR3SV15
(_unit NR3SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265381614738 SBISV15
(_unit SBISV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 619 1265381614811 AOI2221BV15
(_unit AOI2221BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265381614821 AO2221LV15
(_unit AO2221LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000040 56 242 1265381614826 NR2I1SV15
(_unit NR2I1SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port AN in )
			(_port Z out )
		)
	)
)
V 000040 56 241 1265381614831 AND2X3V15
(_unit AND2X3V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265381614869 NR4HV15
(_unit NR4HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 387 1265381614874 NR4SV15
(_unit NR4SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381614879 AOI221V15
(_unit AOI221V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265381614884 AOI21SV15
(_unit AOI21SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265381614897 AO42LV15
(_unit AO42LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265381614902 AO2111LV15
(_unit AO2111LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000043 56 1649 1265381614911 FL1S3EQPV15
(_unit FL1S3EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 39
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 40
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port CK (posedge))
			(_port D0 (posedge) (_code  4 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port CK (posedge))
			(_port D0 (negedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D1 (posedge) (_code  6 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D1 (negedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port SD (posedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port SD (negedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port CDN (posedge))
			(_port CK (posedge) (_code  10 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port CDN (posedge) (_code  11 SYNC_D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 62
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 63
			(_code  12 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 64
			(_code  13 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000040 56 618 1265381614916 OA322LV15
(_unit OA322LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000040 56 618 1265381614921 OAI322V15
(_unit OAI322V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000042 56 1435 1265381614926 FD1S3BNV15
(_unit FD1S3BNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port PD (posedge) (_code  3 CHK_PD_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 43
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 44
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 55
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 56
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 57
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 58
			(_code  9 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 59
			(_code  10 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 60
			(_code  11 CK)
			(_port PD in )
			(_port QN out )
		)
	)
)
V 000041 56 468 1265381614931 AOI221SV15
(_unit AOI221SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265381614940 AO41LV15
(_unit AO41LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381614945 DELC6V15
(_unit DELC6V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381614950 DELC7V15
(_unit DELC7V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 2295 1265381614955 FD1S2KNV15
(_unit FD1S2KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 42
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (negedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (negedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 50
			(_port PDN (posedge))
			(_port CK (negedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CDN (posedge))
			(_port CK (negedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CK (negedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 53
			(_port CK (negedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 54
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 65
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 66
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 67
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 68
			(_code  12 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 69
			(_code  13 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 70
			(_code  14 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 71
			(_code  15 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 72
			(_code  16 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 73
			(_code  17 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  18 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000040 56 389 1265381614972 ND4FX5V15
(_unit ND4FX5V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 465 1265381614977 OA41V15
(_unit OA41V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 466 1265381614982 OA32V15
(_unit OA32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381615182 OAI41HV15
(_unit OAI41HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 465 1265381615197 AO311V15
(_unit AO311V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 468 1265381615202 AOI32HV15
(_unit AOI32HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265381615207 AOI43V15
(_unit AOI43V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265381615212 AO42HV15
(_unit AO42HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000043 56 1794 1265381615217 FD1S3KQPV15
(_unit FD1S3KQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 45
			(_port CK (posedge))
			(_port D (posedge) (_code  5 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (negedge) (_code  6 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port PDN (posedge))
			(_port CK (posedge) (_code  7 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 49
			(_port CDN (posedge))
			(_port CK (posedge) (_code  8 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 50
			(_port CK (posedge))
			(_port PDN (posedge) (_code  9 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 51
			(_port CK (posedge))
			(_port CDN (posedge) (_code  10 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 52
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 63
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 64
			(_code  11 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 65
			(_code  12 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 66
			(_code  13 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 67
			(_code  14 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000043 56 1121 1265381615222 FD1S2BQPV15
(_unit FD1S2BQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (negedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000038 56 541 1265381615227 OA33V15
(_unit OA33V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000039 56 542 1265381615232 AOI33V15
(_unit AOI33V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000044 56 1854 1265381615243 FC3S3AQHPV15
(_unit FC3S3AQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 36
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 37
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_tchk setuphold 0 43
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 44
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 46
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 47
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  5 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 48
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk hold 0 49
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  6 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 60
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 61
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 62
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 63
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 64
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
	)
)
V 000042 56 1003 1265381615248 FD1S1EQV15
(_unit FD1S1EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (negedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000040 56 617 1265381615253 AO2221V15
(_unit AO2221V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000040 56 693 1265381615258 OAI332V15
(_unit OAI332V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 32
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 34
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381615290 AOI41HV15
(_unit AOI41HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 466 1265381615295 AO41SV15
(_unit AO41SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B in )
			(_port Z out )
		)
	)
)
V 000038 56 390 1265381615307 AO31V15
(_unit AO31V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 541 1265381615322 OA321V15
(_unit OA321V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265381615327 AOI321V15
(_unit AOI321V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 541 1265381615337 AO321V15
(_unit AO321V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 542 1265381615342 AO321LV15
(_unit AO321LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 392 1265381615353 AOI31HV15
(_unit AOI31HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000043 56 1004 1265381615358 FD1S1EQHV15
(_unit FD1S1EQHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CDN (negedge) (_code  2 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (negedge))
			(_port D (posedge) (_code  3 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (negedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port CDN (posedge))
			(_port CK (negedge) (_code  5 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (negedge))
			(_port CDN (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 53
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 54
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000040 56 392 1265381615363 AOI31SV15
(_unit AOI31SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
	)
)
V 000039 56 617 1265381615368 AO322V15
(_unit AO322V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000040 56 317 1265381615384 AOI21HV15
(_unit AOI21HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
	)
)
V 000043 56 3206 1265381615415 FC3S3BNHV15
(_unit FC3S3BNHV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 41
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 72
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 73
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 75
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 76
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 77
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 78
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 79
			(_code  15 NT*CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 80
			(_code  16 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 81
			(_code  17 CK)
			(_port PD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 82
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000039 56 692 1265381615420 AO44HV15
(_unit AO44HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port B4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000043 56 1128 1265381615425 FD1S2EQPV15
(_unit FD1S2EQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (negedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (negedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000041 56 1392 1265381615446 MUX41IV15
(_unit MUX41IV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD1*AN*NT*SD2)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD1*AN*NT*SD2)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*SD1*AN*SD2)
			(_port D2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 SD1*AN*SD2)
			(_port D3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 35
			(_code  5 NT*D0*AN*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 37
			(_code  6 D0*AN*NT*D2*AN*NT*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 39
			(_code  7 NT*D1*AN*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 41
			(_code  8 D1*AN*NT*D3*AN*SD1)
			(_port SD2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 43
			(_code  9 NT*D0*AN*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 45
			(_code  10 D0*AN*NT*D1*AN*NT*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 47
			(_code  11 NT*D2*AN*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 49
			(_code  12 D2*AN*NT*D3*AN*SD2)
			(_port SD1 in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381615451 SBIX32V15
(_unit SBIX32V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 4392 1265381615456 FC3S3KNV15
(_unit FC3S3KNV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 48
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 49
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 50
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 51
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 52
			(_port PDN (negedge) (_code  5 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 53
			(_port CDN (negedge) (_code  6 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 55
			(_port CK (posedge))
			(_port D (posedge) (_code  7 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 56
			(_port CK (posedge))
			(_port D (negedge) (_code  8 CHK_D_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 57
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 58
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 60
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 61
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  9 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 62
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 63
			(_port PDN (posedge))
			(_port CK (posedge) (_code  10 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 64
			(_port CDN (posedge))
			(_port CK (posedge) (_code  11 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 65
			(_port PDN (negedge))
			(_port SCK2 (negedge) (_code  12 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 66
			(_port CDN (negedge))
			(_port SCK2 (negedge) (_code  13 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 67
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  14 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 68
			(_port CK (posedge))
			(_port PDN (posedge) (_code  15 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 69
			(_port CK (posedge))
			(_port CDN (posedge) (_code  16 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 70
			(_port SCK2 (negedge))
			(_port PDN (negedge) (_code  17 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 71
			(_port SCK2 (negedge))
			(_port CDN (negedge) (_code  18 SDON*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 72
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 83
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 84
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 85
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 86
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel positive 0 87
			(_port SDI in )
			(_port QN out )
		)
		(_modpath parallel negative 0 88
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 89
			(_port SCK1 in posedge)
			(_port QN out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 90
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 91
			(_code  19 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 92
			(_code  20 NT*CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 93
			(_code  21 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 94
			(_code  22 CK)
			(_port PDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 95
			(_port PDN in )
			(_port SDON out )
		)
		(_modpath parallel positive 0 96
			(_code  23 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 97
			(_code  24 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 98
			(_code  25 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 99
			(_code  26 CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 100
			(_port CDN in )
			(_port SDON out )
		)
	)
)
V 000041 56 567 1265381615462 FD1S1AQV15
(_unit FD1S1AQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000044 56 2703 1265381615494 FC3S3BQHPV15
(_unit FC3S3BQHPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 40
			(_port CK (negedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 41
			(_port CK (posedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 42
			(_port SCK1 (posedge) (_code  3 CHK_SCK1_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 43
			(_port SCK2 (posedge) (_code  4 CHK_SCK2_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 44
			(_port PD (posedge) (_code  5 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 46
			(_port CK (posedge))
			(_port D (posedge) (_code  6 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 47
			(_port CK (posedge))
			(_port D (negedge) (_code  7 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 48
			(_port SCK1 (negedge))
			(_port SDI (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port SCK1 (negedge))
			(_port SDI (negedge))
			(_register (VT))
		)
		(_tchk recovery 0 51
			(_port CK (negedge))
			(_port SCK1 (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 52
			(_port CK (posedge))
			(_port SCK2 (negedge) (_code  8 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 53
			(_port SCK1 (negedge))
			(_port CK (posedge))
			(_register (VT))
		)
		(_tchk recovery 0 54
			(_port PD (negedge))
			(_port CK (posedge) (_code  9 D*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 55
			(_port PD (posedge))
			(_port SCK2 (negedge) (_code  10 SDON*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 56
			(_port SCK2 (negedge))
			(_port CK (posedge) (_code  11 CHK_CK_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 57
			(_port CK (posedge))
			(_port PD (negedge) (_code  12 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port SCK2 (negedge))
			(_port PD (posedge) (_code  13 SDON*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 69
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 70
			(_port CK in posedge)
			(_port SDON out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 71
			(_port SDI in )
			(_port Q out )
		)
		(_modpath parallel negative 0 72
			(_port SCK1 in posedge)
			(_port Q out posedge)
			(_datain SDI in posedge)
		)
		(_modpath parallel positive 0 73
			(_port SCK2 in posedge)
			(_port SDON out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 74
			(_code  14 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  15 CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 76
			(_port PD in )
			(_port SDON out )
		)
	)
)
V 000041 56 466 1265381615499 OA2111LV15
(_unit OA2111LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000043 56 1121 1265381615504 FD1S3BQPV15
(_unit FD1S3BQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 33
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 34
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port PD (posedge) (_code  3 Q*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D (posedge) (_code  4 PD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D (negedge) (_code  5 PD*EQ*0))
			(_register (VT))
		)
		(_tchk recovery 0 40
			(_port PD (negedge))
			(_port CK (posedge) (_code  6 D*EQ*0))
			(_register (VT))
		)
		(_tchk hold 0 41
			(_port CK (posedge))
			(_port PD (negedge) (_code  7 D*EQ*0))
			(_register (VT))
		)
		(_modpath parallel positive 0 52
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 53
			(_code  8 NT*CK)
			(_port PD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 54
			(_code  9 CK)
			(_port PD in )
			(_port Q out )
		)
	)
)
V 000040 56 466 1265381615509 AOI311V15
(_unit AOI311V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port C in )
			(_port Z out )
		)
	)
)
V 000040 56 391 1265381615514 OA211HV15
(_unit OA211HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 616 1265381615519 OA331V15
(_unit OA331V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000040 56 467 1265381615524 OA221HV15
(_unit OA221HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port C in )
			(_port Z out )
		)
	)
)
V 000039 56 467 1265381615529 AO32HV15
(_unit AO32HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 618 1265381615534 OA2221LV15
(_unit OA2221LV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 27
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port C1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 30
			(_port B2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 32
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_port A1 in )
			(_port Z out )
		)
	)
)
V 000040 56 543 1265381615539 OAI42BV15
(_unit OAI42BV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port A3 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port A4 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 30
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000041 56 466 1265381615544 OA2111HV15
(_unit OA2111HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000042 56 467 1265381615549 OAI2111HV15
(_unit OAI2111HV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 26
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 27
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 28
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_port D in )
			(_port Z out )
		)
	)
)
V 000043 56 2295 1265381615570 FL1S3KQPV15
(_unit FL1S3KQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 44
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 45
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 46
			(_port PDN (negedge) (_code  3 CHK_PDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 47
			(_port CDN (negedge) (_code  4 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 49
			(_port CK (posedge))
			(_port D0 (posedge) (_code  5 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 50
			(_port CK (posedge))
			(_port D0 (negedge) (_code  6 CHK_D0_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 51
			(_port CK (posedge))
			(_port D1 (posedge) (_code  7 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 52
			(_port CK (posedge))
			(_port D1 (negedge) (_code  8 CHK_D1_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 53
			(_port CK (posedge))
			(_port SD (posedge) (_code  9 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 54
			(_port CK (posedge))
			(_port SD (negedge) (_code  10 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 56
			(_port PDN (posedge))
			(_port CK (posedge) (_code  11 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 57
			(_port CDN (posedge))
			(_port CK (posedge) (_code  12 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 58
			(_port CK (posedge))
			(_port PDN (posedge) (_code  13 CHK_PDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 59
			(_port CK (posedge))
			(_port CDN (posedge) (_code  14 CHK_CDN_REC*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 60
			(_port CDN (posedge))
			(_port PDN (posedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 71
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
		(_modpath parallel positive 0 72
			(_code  15 NT*CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 73
			(_code  16 CK)
			(_port PDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 74
			(_code  17 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 75
			(_code  18 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000039 56 314 1265381615575 AND3SV15
(_unit AND3SV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 242 1265381615595 NR2FX11V15
(_unit NR2FX11V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 703 1265381615600 FD1S3ANV15
(_unit FD1S3ANV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000042 56 1127 1265381615605 FD1S2EQV15
(_unit FD1S2EQV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 34
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 35
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 36
			(_port CDN (negedge) (_code  3 Q*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (negedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (negedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 41
			(_port CDN (posedge))
			(_port CK (negedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 42
			(_port CK (negedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 53
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 54
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 55
			(_code  9 CK)
			(_port CDN in )
			(_port Q out )
		)
	)
)
V 000042 56 588 1265381615610 FD1S2AQPV15
(_unit FD1S2AQPV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 30
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 31
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 34
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 45
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
	)
)
V 000039 56 166 1265381615615 DELC1V15
(_unit DELC1V15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 239 1265381615624 AND2V33
(_unit AND2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381615629 TRANDV15
(_unit TRANDV15
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 313 1265381615634 AND3V33
(_unit AND3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 703 1265381615639 FD1S3ANV33
(_unit FD1S3ANV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 47
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 48
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000039 56 166 1265381615644 SBNX8V33
(_unit SBNX8V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 392 1265381615649 AO22LV33
(_unit AO22LV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 26
			(_port A1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 27
			(_port A2 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 28
			(_port B1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_port B2 in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381615654 INRBHV33
(_unit INRBHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000041 56 567 1265381615659 FD1S1AQV33
(_unit FD1S1AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 29
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 31
			(_port CK (negedge))
			(_port D (posedge))
			(_register (VT))
		)
		(_tchk setuphold 0 32
			(_port CK (negedge))
			(_port D (negedge))
			(_register (VT))
		)
		(_modpath parallel positive 0 43
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 44
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
	)
)
V 000039 56 481 1265381615681 SD211V33
(_unit SD211V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel positive 0 31
			(_code  3 D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel negative 0 33
			(_code  4 NT*D1*AN*NT*D0)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000037 56 238 1265381615696 NR2V33
(_unit NR2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 482 1265381615712 MUX21IV33
(_unit MUX21IV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 27
			(_code  1 NT*SD)
			(_port D0 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 29
			(_code  2 SD)
			(_port D1 in )
			(_port Z out )
		)
		(_modpath parallel negative 0 31
			(_code  3 NT*D0*AN*D1)
			(_port SD in )
			(_port Z out )
		)
		(_modpath parallel positive 0 33
			(_code  4 D0*AN*NT*D1)
			(_port SD in )
			(_port Z out )
		)
	)
)
V 000039 56 241 1265381615717 NR2I1V33
(_unit NR2I1V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port AN in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265381615730 SBNSV33
(_unit SBNSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381615759 TRANUV33
(_unit TRANUV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381615764 SBNX16V33
(_unit SBNX16V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381615774 DELC3V33
(_unit DELC3V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381615779 SBNX32V33
(_unit SBNX32V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381615784 SBIX16V33
(_unit SBIX16V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000042 56 1106 1265381615799 FL1S3AQV33
(_unit FL1S3AQV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 32
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 33
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 35
			(_port CK (posedge))
			(_port D0 (posedge) (_code  3 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 36
			(_port CK (posedge))
			(_port D0 (negedge) (_code  4 SD*EQ*0))
			(_register (VT))
		)
		(_tchk setuphold 0 37
			(_port CK (posedge))
			(_port D1 (posedge) (_code  5 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 38
			(_port CK (posedge))
			(_port D1 (negedge) (_code  6 SD*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 39
			(_port CK (posedge))
			(_port SD (posedge) (_code  7 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 40
			(_port CK (posedge))
			(_port SD (negedge) (_code  8 CHK_SD_SH*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 51
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain SYNC_D in posedge)
		)
	)
)
V 000042 56 1445 1265381615810 FD1S3ENV33
(_unit FD1S3ENV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_tchk width 0 37
			(_port CK (posedge) (_code  1 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 38
			(_port CK (negedge) (_code  2 CHK_CK_PW*EQ*1))
			(_register (VT))
		)
		(_tchk width 0 39
			(_port CDN (negedge) (_code  3 CHK_CDN_PW*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 41
			(_port CK (posedge))
			(_port D (posedge) (_code  4 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk setuphold 0 42
			(_port CK (posedge))
			(_port D (negedge) (_code  5 CDN*EQ*1))
			(_register (VT))
		)
		(_tchk recovery 0 44
			(_port CDN (posedge))
			(_port CK (posedge) (_code  6 D*EQ*1))
			(_register (VT))
		)
		(_tchk hold 0 45
			(_port CK (posedge))
			(_port CDN (posedge) (_code  7 D*EQ*1))
			(_register (VT))
		)
		(_modpath parallel positive 0 56
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 57
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 58
			(_code  8 NT*CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 59
			(_code  9 NT*CK)
			(_port CDN in )
			(_port QN out )
		)
		(_modpath parallel positive 0 60
			(_code  10 CK)
			(_port CDN in )
			(_port Q out )
		)
		(_modpath parallel positive 0 61
			(_code  11 CK)
			(_port CDN in )
			(_port QN out )
		)
	)
)
V 000037 56 238 1265381615826 OR2V33
(_unit OR2V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000037 56 386 1265381615831 OR4V33
(_unit OR4V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 23
			(_port D in )
			(_port Z out )
		)
		(_modpath parallel positive 0 24
			(_port C in )
			(_port Z out )
		)
		(_modpath parallel positive 0 25
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel positive 0 26
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 165 1265381615857 SBNHV33
(_unit SBNHV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 166 1265381615862 DELC1V33
(_unit DELC1V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel positive 0 62
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 240 1265381615869 NR2FSV33
(_unit NR2FSV33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 23
			(_port B in )
			(_port Z out )
		)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000040 56 167 1265381615874 INRBX6V33
(_unit INRBX6V33
	(_specify
		(_specparam rdly real 0.01)
		(_specparam fdly real 0.01)
		(_modpath parallel negative 0 24
			(_port A in )
			(_port Z out )
		)
	)
)
V 000038 56 173 1265381615975 PWDMV15
(_unit PWDMV15
	(_specify
		(_tchk width 0 30
			(_port A (posedge) (_code  1 CHK_PWH*EQ*1))
		)
		(_tchk width 0 31
			(_port A (negedge) (_code  2 CHK_PWL*EQ*1))
		)
	)
)
V 000038 56 262 1265381615984 PEFFV15
(_unit PEFFV15
	(_specify
		(_modpath parallel positive 0 24
			(_port CK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel negative 0 25
			(_port CK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
	)
)
V 000038 56 262 1265381615993 NEFFV15
(_unit NEFFV15
	(_specify
		(_modpath parallel positive 0 24
			(_port CK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 25
			(_port CK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
	)
)
V 000038 56 427 1265381616010 SHDMV15
(_unit SHDMV15
	(_specify
		(_tchk setuphold 0 30
			(_port CK (posedge))
			(_port A (posedge) (_code  1 CHK_PSH*EQ*1))
		)
		(_tchk setuphold 0 31
			(_port CK (posedge))
			(_port A (negedge) (_code  2 CHK_PSH*EQ*1))
		)
		(_tchk setuphold 0 32
			(_port CK (negedge))
			(_port A (posedge) (_code  3 CHK_NSH*EQ*1))
		)
		(_tchk setuphold 0 33
			(_port CK (negedge))
			(_port A (negedge) (_code  4 CHK_NSH*EQ*1))
		)
	)
)
V 000040 56 107 1265381616031 PDELAYV15
(_unit PDELAYV15
	(_specify
		(_modpath parallel positive 0 19
			(_port A in )
			(_port Z out )
		)
	)
)
V 000039 56 106 1265381616068 PODRVV15
(_unit PODRVV15
	(_specify
		(_modpath parallel positive 0 20
			(_port D in )
			(_port Q out )
		)
	)
)
