#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Downloads\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Downloads\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Downloads\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Downloads\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Downloads\iverilog\lib\ivl\va_math.vpi";
S_000001d8073ab390 .scope module, "tb" "tb" 2 24;
 .timescale -9 -12;
P_000001d807380e00 .param/l "period" 1 2 25, +C4<00000000000000000000001111101000>;
v000001d80740de30_0 .var "clk", 0 0;
v000001d80740edd0_0 .var "instAddr", 4 0;
v000001d80740e470_0 .var "regWrite", 0 0;
v000001d80740d890_0 .var "rst", 0 0;
S_000001d8073ab520 .scope module, "driver2" "driver" 2 34, 3 27 0, S_000001d8073ab390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "instAddr";
v000001d80740d390_0 .net "ALUOp", 0 1, v000001d807384250_0;  1 drivers
v000001d80740e010_0 .net "ALUSrc", 0 0, v000001d807383d50_0;  1 drivers
v000001d80740ea10_0 .net "Branch", 0 0, v000001d8073842f0_0;  1 drivers
v000001d80740d430_0 .net "MemRead", 0 0, v000001d8073849d0_0;  1 drivers
v000001d80740dbb0_0 .net "MemWrite", 0 0, v000001d807384610_0;  1 drivers
v000001d80740d4d0_0 .net "MemtoReg", 0 0, v000001d8073847f0_0;  1 drivers
v000001d80740e6f0_0 .net "clk", 0 0, v000001d80740de30_0;  1 drivers
v000001d80740d610_0 .net "inst", 31 0, L_000001d8073ae580;  1 drivers
v000001d80740d570_0 .net "instAddr", 4 0, v000001d80740edd0_0;  1 drivers
RS_000001d8073b8d18 .resolv tri, v000001d807384b10_0, v000001d80740e470_0;
v000001d80740e790_0 .net8 "regWrite", 0 0, RS_000001d8073b8d18;  2 drivers
v000001d80740ec90_0 .net "res", 31 0, v000001d807384570_0;  1 drivers
v000001d80740e830_0 .net "rs1", 31 0, v000001d80740d250_0;  1 drivers
v000001d80740e510_0 .net "rs2", 31 0, v000001d80740e650_0;  1 drivers
v000001d80740e290_0 .net "rst", 0 0, v000001d80740d890_0;  1 drivers
v000001d80740ed30_0 .net "zf", 0 0, v000001d807384070_0;  1 drivers
L_000001d80740eab0 .part L_000001d8073ae580, 2, 5;
L_000001d80740e8d0 .part L_000001d8073ae580, 15, 5;
L_000001d80740ef10 .part L_000001d8073ae580, 20, 5;
L_000001d80740d070 .part L_000001d8073ae580, 7, 5;
S_000001d80739ba30 .scope module, "alu1" "ALU" 3 56, 4 23 0, S_000001d8073ab520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rs1";
    .port_info 2 /INPUT 32 "rs2";
    .port_info 3 /INPUT 32 "inst";
    .port_info 4 /OUTPUT 32 "res";
    .port_info 5 /OUTPUT 1 "zf";
P_000001d807381380 .param/l "n" 0 4 23, +C4<00000000000000000000000000100000>;
v000001d807384930_0 .net "clk", 0 0, v000001d80740de30_0;  alias, 1 drivers
v000001d807383fd0_0 .net "func3", 2 0, L_000001d80740d750;  1 drivers
v000001d807383f30_0 .var "func7", 6 0;
v000001d807384bb0_0 .var "imm", 11 0;
v000001d807384430_0 .net "inst", 31 0, L_000001d8073ae580;  alias, 1 drivers
v000001d807384750_0 .net "opcode", 6 0, L_000001d80740dc50;  1 drivers
v000001d807384570_0 .var "res", 31 0;
v000001d8073846b0_0 .net "rs1", 31 0, v000001d80740d250_0;  alias, 1 drivers
v000001d807384c50_0 .net "rs2", 31 0, v000001d80740e650_0;  alias, 1 drivers
v000001d807384070_0 .var "zf", 0 0;
E_000001d807382000 .event posedge, v000001d807384930_0;
L_000001d80740dc50 .part L_000001d8073ae580, 0, 7;
L_000001d80740d750 .part L_000001d8073ae580, 12, 3;
S_000001d80739bbc0 .scope module, "cu" "ControlUnit" 3 44, 5 1 0, S_000001d8073ab520;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v000001d807384250_0 .var "ALUOp", 1 0;
v000001d807383d50_0 .var "ALUSrc", 0 0;
v000001d8073842f0_0 .var "Branch", 0 0;
v000001d8073849d0_0 .var "MemRead", 0 0;
v000001d807384610_0 .var "MemWrite", 0 0;
v000001d8073847f0_0 .var "MemtoReg", 0 0;
v000001d807384b10_0 .var "RegWrite", 0 0;
v000001d807383e90_0 .net "opcode", 6 2, L_000001d80740eab0;  1 drivers
E_000001d8073829c0 .event anyedge, v000001d807383e90_0;
S_000001d8073a24a0 .scope module, "insts" "instMem" 3 54, 6 23 0, S_000001d8073ab520;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addr";
    .port_info 1 /OUTPUT 32 "inst";
L_000001d8073ae580 .functor BUFZ 32, L_000001d80740ee70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d8073844d0_0 .net *"_ivl_0", 31 0, L_000001d80740ee70;  1 drivers
v000001d807383df0_0 .net *"_ivl_2", 6 0, L_000001d80740d6b0;  1 drivers
L_000001d807440088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d807384a70_0 .net *"_ivl_5", 1 0, L_000001d807440088;  1 drivers
v000001d807384390_0 .net "addr", 4 0, v000001d80740edd0_0;  alias, 1 drivers
v000001d807384110_0 .net "inst", 31 0, L_000001d8073ae580;  alias, 1 drivers
v000001d8073841b0 .array "mem", 0 31, 31 0;
L_000001d80740ee70 .array/port v000001d8073841b0, L_000001d80740d6b0;
L_000001d80740d6b0 .concat [ 5 2 0 0], v000001d80740edd0_0, L_000001d807440088;
S_000001d8073a2630 .scope module, "reg1" "regFile" 3 55, 7 23 0, S_000001d8073ab520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readAddr1";
    .port_info 4 /INPUT 5 "readAddr2";
    .port_info 5 /INPUT 5 "writeAddr";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1";
    .port_info 8 /OUTPUT 32 "rs2";
P_000001d807382180 .param/l "n" 0 7 23, +C4<00000000000000000000000000100000>;
v000001d80740d7f0_0 .net "clk", 0 0, v000001d80740de30_0;  alias, 1 drivers
v000001d80740d930_0 .var/i "i", 31 0;
v000001d80740e330_0 .net "readAddr1", 4 0, L_000001d80740e8d0;  1 drivers
v000001d80740db10_0 .net "readAddr2", 4 0, L_000001d80740ef10;  1 drivers
v000001d80740da70 .array "regFileArr", 0 31, 31 0;
v000001d80740e5b0_0 .net8 "regWrite", 0 0, RS_000001d8073b8d18;  alias, 2 drivers
v000001d80740d250_0 .var "rs1", 31 0;
v000001d80740e650_0 .var "rs2", 31 0;
v000001d80740e3d0_0 .net "rst", 0 0, v000001d80740d890_0;  alias, 1 drivers
v000001d80740ebf0_0 .net "writeAddr", 4 0, L_000001d80740d070;  1 drivers
v000001d80740d2f0_0 .net "writeData", 31 0, v000001d807384570_0;  alias, 1 drivers
E_000001d807382600 .event posedge, v000001d80740e3d0_0, v000001d807384930_0;
    .scope S_000001d80739bbc0;
T_0 ;
    %wait E_000001d8073829c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8073842f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8073849d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8073847f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d807384610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d807383d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d807384b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d807384250_0, 0, 2;
    %load/vec4 v000001d807383e90_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d807384b10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d807384250_0, 0, 2;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8073849d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8073847f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d807383d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d807384b10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d807384250_0, 0, 2;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d807384610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d807383d50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d807384250_0, 0, 2;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d8073842f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d807384250_0, 0, 2;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d8073a24a0;
T_1 ;
    %pushi/vec4 1074888883, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 2195763, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 1184179, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 6464051, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 5448371, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 8635187, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 1299379, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 16016435, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 10810547, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 2426131, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 32875923, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 10995219, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 11003539, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %pushi/vec4 11007763, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d8073841b0, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001d8073a2630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d80740d930_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d80740d930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d80740d930_0;
    %store/vec4a v000001d80740da70, 4, 0;
    %load/vec4 v000001d80740d930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d80740d930_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000001d8073a2630;
T_3 ;
    %wait E_000001d807382600;
    %load/vec4 v000001d80740e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d80740d250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d80740e650_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d80740e330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d80740da70, 4;
    %assign/vec4 v000001d80740d250_0, 0;
    %load/vec4 v000001d80740db10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d80740da70, 4;
    %assign/vec4 v000001d80740e650_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d8073a2630;
T_4 ;
    %wait E_000001d807382600;
    %load/vec4 v000001d80740e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d80740d930_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d80740d930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v000001d80740d930_0;
    %ix/getv/s 3, v000001d80740d930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d80740da70, 0, 4;
    %load/vec4 v000001d80740d930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d80740d930_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d80740d2f0_0;
    %load/vec4 v000001d80740ebf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d80740da70, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d80739ba30;
T_5 ;
    %wait E_000001d807382000;
    %load/vec4 v000001d807384750_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001d807384430_0;
    %parti/s 7, 25, 6;
    %store/vec4 v000001d807383f30_0, 0, 7;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001d807383f30_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384c50_0;
    %add;
    %store/vec4 v000001d807384570_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001d807383f30_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384c50_0;
    %sub;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.6 ;
T_5.5 ;
T_5.2 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v000001d8073846b0_0;
    %ix/getv 4, v000001d807384c50_0;
    %shiftl 4;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.8 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384c50_0;
    %cmp/u;
    %jmp/0xz  T_5.12, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d807384570_0, 0, 32;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.13 ;
T_5.10 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v000001d8073846b0_0;
    %nor/r;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v000001d807384c50_0;
    %nor/r;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_5.16, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d807384570_0, 0, 32;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.17 ;
T_5.14 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384c50_0;
    %xor;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.18 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.20, 4;
    %load/vec4 v000001d807383f30_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v000001d8073846b0_0;
    %ix/getv 4, v000001d807384c50_0;
    %shiftr 4;
    %store/vec4 v000001d807384570_0, 0, 32;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v000001d807383f30_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.24, 4;
    %load/vec4 v000001d8073846b0_0;
    %ix/getv 4, v000001d807384c50_0;
    %shiftr 4;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.24 ;
T_5.23 ;
T_5.20 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.26, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384c50_0;
    %or;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.26 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.28, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384c50_0;
    %and;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.28 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d807384750_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.30, 4;
    %load/vec4 v000001d807384430_0;
    %parti/s 12, 20, 6;
    %store/vec4 v000001d807384bb0_0, 0, 12;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.32, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384bb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.32 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.34, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384bb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.36, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d807384570_0, 0, 32;
    %jmp T_5.37;
T_5.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.37 ;
T_5.34 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.38, 4;
    %load/vec4 v000001d8073846b0_0;
    %nor/r;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v000001d807384bb0_0;
    %nor/r;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_5.40, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d807384570_0, 0, 32;
    %jmp T_5.41;
T_5.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.41 ;
T_5.38 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_5.42, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384bb0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.42 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.44, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384bb0_0;
    %pad/u 32;
    %or;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.44 ;
    %load/vec4 v000001d807383fd0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.46, 4;
    %load/vec4 v000001d8073846b0_0;
    %load/vec4 v000001d807384bb0_0;
    %pad/u 32;
    %and;
    %store/vec4 v000001d807384570_0, 0, 32;
T_5.46 ;
T_5.30 ;
T_5.1 ;
    %load/vec4 v000001d807384570_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.48, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.49, 8;
T_5.48 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.49, 8;
 ; End of false expr.
    %blend;
T_5.49;
    %pad/s 1;
    %store/vec4 v000001d807384070_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d8073ab390;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d80740de30_0, 0, 1;
T_6.0 ;
    %delay 50000, 0;
    %load/vec4 v000001d80740de30_0;
    %inv;
    %store/vec4 v000001d80740de30_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001d8073ab390;
T_7 ;
    %vpi_call 2 37 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d8073ab390 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d80740d890_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d80740d890_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %delay 1000000, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001d80740edd0_0, 0, 5;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb.v";
    "./../src/driver.v";
    "./../src/ALU.v";
    "./../src/cu.v";
    "./../src/instMem.v";
    "./../src/regFile.v";
