Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/BaudRate.v" into library work
Parsing module <BaudRate>.
Analyzing Verilog file "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <BaudRate>.
WARNING:HDLCompiler:413 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/BaudRate.v" Line 61: Result of 22-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/BaudRate.v" Line 69: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/BaudRate.v" Line 79: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/BaudRate.v" Line 88: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/BaudRate.v" Line 97: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top.v" Line 20: Assignment to bclk_8 ignored, since the identifier is never used

Elaborating module <uart_rx>.
WARNING:HDLCompiler:413 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/rx.v" Line 32: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <uart_tx>.
WARNING:HDLCompiler:413 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/tx.v" Line 39: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top.v" Line 40: Assignment to tx_busy ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top.v".
INFO:Xst:3210 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top.v" line 17: Output port <bclk_8> of the instance <baud_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/top.v" line 34: Output port <busy> of the instance <uart_transmitter> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <BaudRate>.
    Related source file is "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/BaudRate.v".
        B1 = 325
        B2 = 651
        B3 = 1302
        B4 = 3906
    Found 5-bit register for signal <counter2>.
    Found 21-bit register for signal <counter>.
    Found 1-bit register for signal <bclk_8>.
    Found 1-bit register for signal <bclk>.
    Found 21-bit adder for signal <counter[20]_GND_2_o_add_3_OUT> created at line 61.
    Found 5-bit adder for signal <counter2[4]_GND_2_o_add_17_OUT> created at line 97.
    Found 1-bit 4-to-1 multiplexer for signal <b_sel[1]_bclk_8_Mux_20_o> created at line 63.
    Found 21-bit 4-to-1 multiplexer for signal <b_sel[1]_counter[20]_wide_mux_21_OUT> created at line 63.
    Found 5-bit 4-to-1 multiplexer for signal <b_sel[1]_counter2[4]_wide_mux_22_OUT> created at line 63.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <BaudRate> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/rx.v".
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <bit_index>.
    Found 1-bit register for signal <rx_shift<7>>.
    Found 1-bit register for signal <rx_shift<6>>.
    Found 1-bit register for signal <rx_shift<5>>.
    Found 1-bit register for signal <rx_shift<4>>.
    Found 1-bit register for signal <rx_shift<3>>.
    Found 1-bit register for signal <rx_shift<2>>.
    Found 1-bit register for signal <rx_shift<1>>.
    Found 1-bit register for signal <rx_shift<0>>.
    Found 1-bit register for signal <valid>.
    Found 8-bit register for signal <data>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bit_index[3]_GND_3_o_add_4_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "/home/abdullah/Documents/GitHub/matrix-multiplication-fpga/tx.v".
    Found 1-bit register for signal <tx>.
    Found 10-bit register for signal <tx_shift>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <bit_index>.
    Found 1-bit register for signal <busy>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bit_index[3]_GND_4_o_add_4_OUT> created at line 39.
    Found 1-bit 10-to-1 multiplexer for signal <bit_index[3]_X_4_o_Mux_3_o> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 21-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 13
 10-bit register                                       : 1
 21-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 21
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 5
 5-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <tx_shift_8> in Unit <uart_transmitter> is equivalent to the following FF/Latch, which will be removed : <tx_shift_9> 
WARNING:Xst:1293 - FF/Latch <tx_shift_8> has a constant value of 0 in block <uart_transmitter>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <bit_index>: 1 register on signal <bit_index>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <bit_index>: 1 register on signal <bit_index>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 21-bit adder                                          : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 57
 Flip-Flops                                            : 57
# Multiplexers                                         : 19
 1-bit 10-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 5
 5-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <tx_shift_8> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tx_shift_9> has a constant value of 0 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_receiver/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart_transmitter/FSM_1> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <top> ...

Optimizing unit <BaudRate> ...

Optimizing unit <uart_rx> ...

Optimizing unit <uart_tx> ...
WARNING:Xst:2677 - Node <baud_gen/bclk_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uart_transmitter/busy> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <baud_gen/counter2_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 139
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 20
#      LUT2                        : 27
#      LUT3                        : 14
#      LUT4                        : 5
#      LUT5                        : 8
#      LUT6                        : 20
#      MUXCY                       : 20
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 64
#      FD                          : 26
#      FDC                         : 13
#      FDCE                        : 16
#      FDE                         : 8
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 4
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of  18224     0%  
 Number of Slice LUTs:                   95  out of   9112     1%  
    Number used as Logic:                95  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    108
   Number with an unused Flip Flop:      44  out of    108    40%  
   Number with an unused LUT:            13  out of    108    12%  
   Number of fully used LUT-FF pairs:    51  out of    108    47%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    232     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 26    |
baud_gen/bclk                      | BUFG                   | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.627ns (Maximum Frequency: 216.118MHz)
   Minimum input arrival time before clock: 5.390ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.627ns (frequency: 216.118MHz)
  Total number of paths / destination ports: 1221 / 26
-------------------------------------------------------------------------
Delay:               4.627ns (Levels of Logic = 4)
  Source:            baud_gen/counter_8 (FF)
  Destination:       baud_gen/counter_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: baud_gen/counter_8 to baud_gen/counter_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  baud_gen/counter_8 (baud_gen/counter_8)
     LUT6:I1->O            1   0.203   0.684  baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o116 (baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o116)
     LUT6:I4->O            2   0.203   0.617  baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o117 (baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o117)
     LUT6:I5->O           13   0.205   0.933  baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o119 (baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o11)
     LUT4:I3->O            1   0.205   0.000  baud_gen/Mmux_b_sel[1]_counter2[4]_wide_mux_22_OUT31 (baud_gen/b_sel[1]_counter2[4]_wide_mux_22_OUT<2>)
     FD:D                      0.102          baud_gen/counter2_2
    ----------------------------------------
    Total                      4.627ns (1.365ns logic, 3.262ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'baud_gen/bclk'
  Clock period: 3.157ns (frequency: 316.792MHz)
  Total number of paths / destination ports: 200 / 62
-------------------------------------------------------------------------
Delay:               3.157ns (Levels of Logic = 2)
  Source:            uart_receiver/state_FSM_FFd2 (FF)
  Destination:       uart_receiver/rx_shift_7 (FF)
  Source Clock:      baud_gen/bclk rising
  Destination Clock: baud_gen/bclk rising

  Data Path: uart_receiver/state_FSM_FFd2 to uart_receiver/rx_shift_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.447   1.392  uart_receiver/state_FSM_FFd2 (uart_receiver/state_FSM_FFd2)
     LUT6:I0->O            1   0.203   0.808  uart_receiver/_n0096_inv1 (uart_receiver/_n0096_inv)
     LUT3:I0->O            1   0.205   0.000  uart_receiver/rx_shift_7_rstpot (uart_receiver/rx_shift_7_rstpot)
     FDC:D                     0.102          uart_receiver/rx_shift_7
    ----------------------------------------
    Total                      3.157ns (0.957ns logic, 2.200ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 125 / 25
-------------------------------------------------------------------------
Offset:              5.390ns (Levels of Logic = 5)
  Source:            b_sel<1> (PAD)
  Destination:       baud_gen/counter_18 (FF)
  Destination Clock: clk rising

  Data Path: b_sel<1> to baud_gen/counter_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  b_sel_1_IBUF (b_sel_1_IBUF)
     LUT6:I0->O            1   0.203   0.684  baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o116 (baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o116)
     LUT6:I4->O            2   0.203   0.617  baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o117 (baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o117)
     LUT6:I5->O           13   0.205   0.933  baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o119 (baud_gen/Mmux_b_sel[1]_bclk_8_Mux_20_o11)
     LUT4:I3->O            1   0.205   0.000  baud_gen/Mmux_b_sel[1]_counter2[4]_wide_mux_22_OUT31 (baud_gen/b_sel[1]_counter2[4]_wide_mux_22_OUT<2>)
     FD:D                      0.102          baud_gen/counter2_2
    ----------------------------------------
    Total                      5.390ns (2.140ns logic, 3.250ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'baud_gen/bclk'
  Total number of paths / destination ports: 60 / 52
-------------------------------------------------------------------------
Offset:              4.074ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       uart_receiver/data_7 (FF)
  Destination Clock: baud_gen/bclk rising

  Data Path: rst to uart_receiver/data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.222   1.525  rst_IBUF (rst_IBUF)
     LUT4:I0->O            8   0.203   0.802  uart_receiver/_n0143_inv1 (uart_receiver/_n0143_inv)
     FDE:CE                    0.322          uart_receiver/data_0
    ----------------------------------------
    Total                      4.074ns (1.747ns logic, 2.327ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'baud_gen/bclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            uart_transmitter/tx (FF)
  Destination:       tx (PAD)
  Source Clock:      baud_gen/bclk rising

  Data Path: uart_transmitter/tx to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  uart_transmitter/tx (uart_transmitter/tx)
     OBUF:I->O                 2.571          tx_OBUF (tx)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock baud_gen/bclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
baud_gen/bclk  |    3.157|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.627|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.05 secs
 
--> 


Total memory usage is 385496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    3 (   0 filtered)

