library ieee;
use ieee.std_logic_1164.all;

entity transmissor_uc is
	port (
		clock : in std_logic;
		reset : in std_logic;
	);
end entity;

architecture behave of transmissor_uc is
	begin

end architecture;