#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 25 14:40:09 2023
# Process ID: 9152
# Current directory: C:/Users/Curse/Desktop/GPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7220 C:\Users\Curse\Desktop\GPU\GPU.xpr
# Log file: C:/Users/Curse/Desktop/GPU/vivado.log
# Journal file: C:/Users/Curse/Desktop/GPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Curse/Desktop/GPU/GPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.633 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 25 14:47:42 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 25 14:47:42 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
ERROR: [VRFC 10-4982] syntax error near 'MEM' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:57]
ERROR: [VRFC 10-2865] module 'GPU' ignored due to previous errors [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.633 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.633 ; gain = 0.000
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:173]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Scalar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scalar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/Thread.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Thread
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
"xelab -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 589fca98fd244aa6b3da700aace0bbf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'busy' [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:169]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:170]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:171]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/GPU.sv:172]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:91]
WARNING: [VRFC 10-3823] variable 'S_REG_FILE' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:108]
WARNING: [VRFC 10-3823] variable 'MEM' might have multiple concurrent drivers [C:/Users/Curse/Desktop/GPU/GPU.srcs/sources_1/new/CU.sv:110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_CU_sv
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Scalar
Compiling module xil_defaultlib.Thread
Compiling module xil_defaultlib.CU_default
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Curse/Desktop/GPU/GPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/Curse/Desktop/GPU/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "C:/Users/Curse/Desktop/GPU/GPU.srcs/sim_1/new/sim.sv" Line 14
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.633 ; gain = 0.000
save_wave_config {C:/Users/Curse/Desktop/GPU/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 25 17:47:46 2023...
