digraph "0_linux_0c17d1d2c61936401f4702e1846e2c19b200f958@pointer" {
"1000222" [label="(Call,dst_reg->smin_value += smin_val)"];
"1000199" [label="(Call,signed_add_overflows(dst_reg->smin_value, smin_val))"];
"1000161" [label="(Call,smin_val = src_reg.smin_value)"];
"1000128" [label="(MethodParameterIn,struct bpf_reg_state src_reg)"];
"1000166" [label="(Call,smax_val = src_reg.smax_value)"];
"1000374" [label="(Call,smin_val < 0)"];
"1000198" [label="(Call,signed_add_overflows(dst_reg->smin_value, smin_val) ||\n\t\t    signed_add_overflows(dst_reg->smax_value, smax_val))"];
"1000129" [label="(Block,)"];
"1000128" [label="(MethodParameterIn,struct bpf_reg_state src_reg)"];
"1000352" [label="(Call,tnum_sub(dst_reg->var_off, src_reg.var_off))"];
"1000163" [label="(Call,src_reg.smin_value)"];
"1000161" [label="(Call,smin_val = src_reg.smin_value)"];
"1000599" [label="(Call,smin_val < 0)"];
"1000365" [label="(Call,tnum_mul(dst_reg->var_off, src_reg.var_off))"];
"1000162" [label="(Identifier,smin_val)"];
"1000176" [label="(Call,umax_val = src_reg.umax_value)"];
"1000199" [label="(Call,signed_add_overflows(dst_reg->smin_value, smin_val))"];
"1000203" [label="(Identifier,smin_val)"];
"1000229" [label="(Identifier,dst_reg)"];
"1000291" [label="(Call,signed_sub_overflows(dst_reg->smax_value, smin_val))"];
"1000275" [label="(Call,tnum_add(dst_reg->var_off, src_reg.var_off))"];
"1000200" [label="(Call,dst_reg->smin_value)"];
"1000314" [label="(Call,dst_reg->smax_value -= smin_val)"];
"1000167" [label="(Identifier,smax_val)"];
"1000472" [label="(Call,tnum_and(dst_reg->var_off, src_reg.var_off))"];
"1000206" [label="(Identifier,dst_reg)"];
"1000504" [label="(Call,smin_val < 0)"];
"1000222" [label="(Call,dst_reg->smin_value += smin_val)"];
"1000769" [label="(MethodReturn,static int)"];
"1000183" [label="(Call,tnum_is_const(src_reg.var_off))"];
"1000223" [label="(Call,dst_reg->smin_value)"];
"1000561" [label="(Call,tnum_or(dst_reg->var_off, src_reg.var_off))"];
"1000221" [label="(Block,)"];
"1000226" [label="(Identifier,smin_val)"];
"1000171" [label="(Call,umin_val = src_reg.umin_value)"];
"1000222" -> "1000221"  [label="AST: "];
"1000222" -> "1000226"  [label="CFG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000226" -> "1000222"  [label="AST: "];
"1000229" -> "1000222"  [label="CFG: "];
"1000222" -> "1000769"  [label="DDG: dst_reg->smin_value"];
"1000222" -> "1000769"  [label="DDG: smin_val"];
"1000199" -> "1000222"  [label="DDG: smin_val"];
"1000199" -> "1000222"  [label="DDG: dst_reg->smin_value"];
"1000199" -> "1000198"  [label="AST: "];
"1000199" -> "1000203"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000203" -> "1000199"  [label="AST: "];
"1000206" -> "1000199"  [label="CFG: "];
"1000198" -> "1000199"  [label="CFG: "];
"1000199" -> "1000769"  [label="DDG: smin_val"];
"1000199" -> "1000198"  [label="DDG: dst_reg->smin_value"];
"1000199" -> "1000198"  [label="DDG: smin_val"];
"1000161" -> "1000199"  [label="DDG: smin_val"];
"1000161" -> "1000129"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000167" -> "1000161"  [label="CFG: "];
"1000161" -> "1000769"  [label="DDG: src_reg.smin_value"];
"1000161" -> "1000769"  [label="DDG: smin_val"];
"1000128" -> "1000161"  [label="DDG: src_reg"];
"1000161" -> "1000291"  [label="DDG: smin_val"];
"1000161" -> "1000314"  [label="DDG: smin_val"];
"1000161" -> "1000374"  [label="DDG: smin_val"];
"1000161" -> "1000504"  [label="DDG: smin_val"];
"1000161" -> "1000599"  [label="DDG: smin_val"];
"1000128" -> "1000124"  [label="AST: "];
"1000128" -> "1000769"  [label="DDG: src_reg"];
"1000128" -> "1000166"  [label="DDG: src_reg"];
"1000128" -> "1000171"  [label="DDG: src_reg"];
"1000128" -> "1000176"  [label="DDG: src_reg"];
"1000128" -> "1000183"  [label="DDG: src_reg"];
"1000128" -> "1000275"  [label="DDG: src_reg"];
"1000128" -> "1000352"  [label="DDG: src_reg"];
"1000128" -> "1000365"  [label="DDG: src_reg"];
"1000128" -> "1000472"  [label="DDG: src_reg"];
"1000128" -> "1000561"  [label="DDG: src_reg"];
}
