Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan  8 12:16:24 2019
| Host         : justin-pev running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.001        0.000                      0                 1601        0.044        0.000                      0                 1601        4.020        0.000                       0                   710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.001        0.000                      0                 1601        0.044        0.000                      0                 1601        4.020        0.000                       0                   710  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 7.018ns (80.003%)  route 1.754ns (19.997%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.373    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.696 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1/O[1]
                         net (fo=1, routed)           0.777    11.473    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1_n_6
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.334    11.807 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[25]_i_1/O
                         net (fo=1, routed)           0.000    11.807    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[25]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.479    12.658    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[25]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.075    12.808    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[25]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 7.128ns (81.337%)  route 1.636ns (18.663%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.373    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.490    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.805 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__2/O[3]
                         net (fo=1, routed)           0.658    11.463    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__2_n_4
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.335    11.798 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[31]_i_2/O
                         net (fo=1, routed)           0.000    11.798    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[31]_i_2_n_0
    SLICE_X37Y97         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.480    12.659    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[31]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.075    12.809    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[31]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 6.992ns (81.759%)  route 1.560ns (18.241%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.373    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.490    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.709 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__2/O[0]
                         net (fo=1, routed)           0.583    11.291    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__2_n_7
    SLICE_X39Y98         LUT3 (Prop_lut3_I0_O)        0.295    11.586 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[28]_i_1/O
                         net (fo=1, routed)           0.000    11.586    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[28]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.480    12.659    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[28]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    12.765    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[28]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 7.012ns (81.964%)  route 1.543ns (18.036%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.373    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.688 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1/O[3]
                         net (fo=1, routed)           0.566    11.253    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1_n_4
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.336    11.589 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[27]_i_1/O
                         net (fo=1, routed)           0.000    11.589    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[27]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.479    12.658    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[27]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.075    12.808    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[27]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 7.018ns (82.600%)  route 1.478ns (17.400%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.373    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.490    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.729 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__2/O[2]
                         net (fo=1, routed)           0.501    11.230    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__2_n_5
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.301    11.531 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[30]_i_1/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[30]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.480    12.659    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[30]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.031    12.765    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[30]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 7.103ns (83.599%)  route 1.394ns (16.401%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.373    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.490    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.813 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__2/O[1]
                         net (fo=1, routed)           0.416    11.229    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__2_n_6
    SLICE_X39Y98         LUT3 (Prop_lut3_I0_O)        0.302    11.531 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[29]_i_1/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[29]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.480    12.659    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X39Y98         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[29]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.075    12.809    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[29]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 6.901ns (81.964%)  route 1.519ns (18.036%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.373    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.612 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1/O[2]
                         net (fo=1, routed)           0.541    11.153    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1_n_5
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.301    11.454 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[26]_i_1/O
                         net (fo=1, routed)           0.000    11.454    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[26]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.479    12.658    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[26]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.031    12.764    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[26]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 6.892ns (81.560%)  route 1.558ns (18.440%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.571 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/O[3]
                         net (fo=1, routed)           0.581    11.152    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_4
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.333    11.485 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[23]_i_1/O
                         net (fo=1, routed)           0.000    11.485    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[23]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.479    12.658    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[23]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.075    12.808    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[23]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 6.758ns (81.297%)  route 1.555ns (18.703%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.475 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/O[0]
                         net (fo=1, routed)           0.578    11.052    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_7
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.295    11.347 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[20]_i_1/O
                         net (fo=1, routed)           0.000    11.347    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[20]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.479    12.658    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[20]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.032    12.765    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[20]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 6.875ns (83.286%)  route 1.380ns (16.714%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.741     3.035    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.241 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.243    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.761 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1/P[0]
                         net (fo=2, routed)           0.975     9.736    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0__1_n_105
    SLICE_X36Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.256 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.256    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.373    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__0_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.592 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1/O[0]
                         net (fo=1, routed)           0.403    10.994    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans0_carry__1_n_7
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.295    11.289 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[24]_i_1/O
                         net (fo=1, routed)           0.000    11.289    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans[24]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.479    12.658    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[24]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.031    12.764    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[24]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  1.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.119     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.557     0.893    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.113     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.558     0.894    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.056     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.120     1.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.075    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.385%)  route 0.170ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.892    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.170     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.414%)  route 0.169ns (54.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.557     0.893    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.169     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.054     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.045     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.121     1.029    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.555     0.891    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/mux_operation_inst/ans_reg[6]/Q
                         net (fo=1, routed)           0.054     1.086    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/ans[6]
    SLICE_X36Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.131 r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.131    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X36Y92         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.823     1.189    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y92         FDRE                                         r  design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.121     1.025    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.078%)  route 0.201ns (51.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.201     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y99    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y99    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y99    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    design_1_i/mux_operation_0/inst/mux_operation_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



