<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/cpu/x86/assembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_ASSEMBLER_X86_HPP
  26 #define CPU_X86_ASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/register.hpp&quot;
  29 #include &quot;runtime/vm_version.hpp&quot;
  30 #include &quot;utilities/powerOfTwo.hpp&quot;
  31 
  32 class BiasedLockingCounters;
  33 
  34 // Contains all the definitions needed for x86 assembly code generation.
  35 
  36 // Calling convention
  37 class Argument {
  38  public:
  39   enum {
  40 #ifdef _LP64
  41 #ifdef _WIN64
  42     n_int_register_parameters_c   = 4, // rcx, rdx, r8, r9 (c_rarg0, c_rarg1, ...)
  43     n_float_register_parameters_c = 4,  // xmm0 - xmm3 (c_farg0, c_farg1, ... )
  44     n_int_register_returns_c = 1, // rax
  45     n_float_register_returns_c = 1, // xmm0
  46 #else
  47     n_int_register_parameters_c   = 6, // rdi, rsi, rdx, rcx, r8, r9 (c_rarg0, c_rarg1, ...)
  48     n_float_register_parameters_c = 8,  // xmm0 - xmm7 (c_farg0, c_farg1, ... )
  49     n_int_register_returns_c = 2, // rax, rdx
  50     n_float_register_returns_c = 2, // xmm0, xmm1
  51 #endif // _WIN64
  52     n_int_register_parameters_j   = 6, // j_rarg0, j_rarg1, ...
  53     n_float_register_parameters_j = 8  // j_farg0, j_farg1, ...
  54 #else
  55     n_register_parameters = 0   // 0 registers used to pass arguments
  56 #endif // _LP64
  57   };
  58 };
  59 
  60 
  61 #ifdef _LP64
  62 // Symbolically name the register arguments used by the c calling convention.
  63 // Windows is different from linux/solaris. So much for standards...
  64 
  65 #ifdef _WIN64
  66 
  67 REGISTER_DECLARATION(Register, c_rarg0, rcx);
  68 REGISTER_DECLARATION(Register, c_rarg1, rdx);
  69 REGISTER_DECLARATION(Register, c_rarg2, r8);
  70 REGISTER_DECLARATION(Register, c_rarg3, r9);
  71 
  72 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  73 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  74 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  75 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  76 
  77 #else
  78 
  79 REGISTER_DECLARATION(Register, c_rarg0, rdi);
  80 REGISTER_DECLARATION(Register, c_rarg1, rsi);
  81 REGISTER_DECLARATION(Register, c_rarg2, rdx);
  82 REGISTER_DECLARATION(Register, c_rarg3, rcx);
  83 REGISTER_DECLARATION(Register, c_rarg4, r8);
  84 REGISTER_DECLARATION(Register, c_rarg5, r9);
  85 
  86 REGISTER_DECLARATION(XMMRegister, c_farg0, xmm0);
  87 REGISTER_DECLARATION(XMMRegister, c_farg1, xmm1);
  88 REGISTER_DECLARATION(XMMRegister, c_farg2, xmm2);
  89 REGISTER_DECLARATION(XMMRegister, c_farg3, xmm3);
  90 REGISTER_DECLARATION(XMMRegister, c_farg4, xmm4);
  91 REGISTER_DECLARATION(XMMRegister, c_farg5, xmm5);
  92 REGISTER_DECLARATION(XMMRegister, c_farg6, xmm6);
  93 REGISTER_DECLARATION(XMMRegister, c_farg7, xmm7);
  94 
  95 #endif // _WIN64
  96 
  97 // Symbolically name the register arguments used by the Java calling convention.
  98 // We have control over the convention for java so we can do what we please.
  99 // What pleases us is to offset the java calling convention so that when
 100 // we call a suitable jni method the arguments are lined up and we don&#39;t
 101 // have to do little shuffling. A suitable jni method is non-static and a
 102 // small number of arguments (two fewer args on windows)
 103 //
 104 //        |-------------------------------------------------------|
 105 //        | c_rarg0   c_rarg1  c_rarg2 c_rarg3 c_rarg4 c_rarg5    |
 106 //        |-------------------------------------------------------|
 107 //        | rcx       rdx      r8      r9      rdi*    rsi*       | windows (* not a c_rarg)
 108 //        | rdi       rsi      rdx     rcx     r8      r9         | solaris/linux
 109 //        |-------------------------------------------------------|
 110 //        | j_rarg5   j_rarg0  j_rarg1 j_rarg2 j_rarg3 j_rarg4    |
 111 //        |-------------------------------------------------------|
 112 
 113 REGISTER_DECLARATION(Register, j_rarg0, c_rarg1);
 114 REGISTER_DECLARATION(Register, j_rarg1, c_rarg2);
 115 REGISTER_DECLARATION(Register, j_rarg2, c_rarg3);
 116 // Windows runs out of register args here
 117 #ifdef _WIN64
 118 REGISTER_DECLARATION(Register, j_rarg3, rdi);
 119 REGISTER_DECLARATION(Register, j_rarg4, rsi);
 120 #else
 121 REGISTER_DECLARATION(Register, j_rarg3, c_rarg4);
 122 REGISTER_DECLARATION(Register, j_rarg4, c_rarg5);
 123 #endif /* _WIN64 */
 124 REGISTER_DECLARATION(Register, j_rarg5, c_rarg0);
 125 
 126 REGISTER_DECLARATION(XMMRegister, j_farg0, xmm0);
 127 REGISTER_DECLARATION(XMMRegister, j_farg1, xmm1);
 128 REGISTER_DECLARATION(XMMRegister, j_farg2, xmm2);
 129 REGISTER_DECLARATION(XMMRegister, j_farg3, xmm3);
 130 REGISTER_DECLARATION(XMMRegister, j_farg4, xmm4);
 131 REGISTER_DECLARATION(XMMRegister, j_farg5, xmm5);
 132 REGISTER_DECLARATION(XMMRegister, j_farg6, xmm6);
 133 REGISTER_DECLARATION(XMMRegister, j_farg7, xmm7);
 134 
 135 REGISTER_DECLARATION(Register, rscratch1, r10);  // volatile
 136 REGISTER_DECLARATION(Register, rscratch2, r11);  // volatile
 137 
 138 REGISTER_DECLARATION(Register, r12_heapbase, r12); // callee-saved
 139 REGISTER_DECLARATION(Register, r15_thread, r15); // callee-saved
 140 
 141 #else
 142 // rscratch1 will apear in 32bit code that is dead but of course must compile
 143 // Using noreg ensures if the dead code is incorrectly live and executed it
 144 // will cause an assertion failure
 145 #define rscratch1 noreg
 146 #define rscratch2 noreg
 147 
 148 #endif // _LP64
 149 
 150 // JSR 292
 151 // On x86, the SP does not have to be saved when invoking method handle intrinsics
 152 // or compiled lambda forms. We indicate that by setting rbp_mh_SP_save to noreg.
 153 REGISTER_DECLARATION(Register, rbp_mh_SP_save, noreg);
 154 
 155 // Address is an abstraction used to represent a memory location
 156 // using any of the amd64 addressing modes with one object.
 157 //
 158 // Note: A register location is represented via a Register, not
 159 //       via an address for efficiency &amp; simplicity reasons.
 160 
 161 class ArrayAddress;
 162 
 163 class Address {
 164  public:
 165   enum ScaleFactor {
 166     no_scale = -1,
 167     times_1  =  0,
 168     times_2  =  1,
 169     times_4  =  2,
 170     times_8  =  3,
 171     times_ptr = LP64_ONLY(times_8) NOT_LP64(times_4)
 172   };
 173   static ScaleFactor times(int size) {
 174     assert(size &gt;= 1 &amp;&amp; size &lt;= 8 &amp;&amp; is_power_of_2(size), &quot;bad scale size&quot;);
 175     if (size == 8)  return times_8;
 176     if (size == 4)  return times_4;
 177     if (size == 2)  return times_2;
 178     return times_1;
 179   }
 180   static int scale_size(ScaleFactor scale) {
 181     assert(scale != no_scale, &quot;&quot;);
 182     assert(((1 &lt;&lt; (int)times_1) == 1 &amp;&amp;
 183             (1 &lt;&lt; (int)times_2) == 2 &amp;&amp;
 184             (1 &lt;&lt; (int)times_4) == 4 &amp;&amp;
 185             (1 &lt;&lt; (int)times_8) == 8), &quot;&quot;);
 186     return (1 &lt;&lt; (int)scale);
 187   }
 188 
 189  private:
 190   Register         _base;
 191   Register         _index;
 192   XMMRegister      _xmmindex;
 193   ScaleFactor      _scale;
 194   int              _disp;
 195   bool             _isxmmindex;
 196   RelocationHolder _rspec;
 197 
 198   // Easily misused constructors make them private
 199   // %%% can we make these go away?
 200   NOT_LP64(Address(address loc, RelocationHolder spec);)
 201   Address(int disp, address loc, relocInfo::relocType rtype);
 202   Address(int disp, address loc, RelocationHolder spec);
 203 
 204  public:
 205 
 206  int disp() { return _disp; }
 207   // creation
 208   Address()
 209     : _base(noreg),
 210       _index(noreg),
 211       _xmmindex(xnoreg),
 212       _scale(no_scale),
 213       _disp(0),
 214       _isxmmindex(false){
 215   }
 216 
 217   // No default displacement otherwise Register can be implicitly
 218   // converted to 0(Register) which is quite a different animal.
 219 
 220   Address(Register base, int disp)
 221     : _base(base),
 222       _index(noreg),
 223       _xmmindex(xnoreg),
 224       _scale(no_scale),
 225       _disp(disp),
 226       _isxmmindex(false){
 227   }
 228 
 229   Address(Register base, Register index, ScaleFactor scale, int disp = 0)
 230     : _base (base),
 231       _index(index),
 232       _xmmindex(xnoreg),
 233       _scale(scale),
 234       _disp (disp),
 235       _isxmmindex(false) {
 236     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 237            &quot;inconsistent address&quot;);
 238   }
 239 
 240   Address(Register base, RegisterOrConstant index, ScaleFactor scale = times_1, int disp = 0)
 241     : _base (base),
 242       _index(index.register_or_noreg()),
 243       _xmmindex(xnoreg),
 244       _scale(scale),
 245       _disp (disp + (index.constant_or_zero() * scale_size(scale))),
 246       _isxmmindex(false){
 247     if (!index.is_register())  scale = Address::no_scale;
 248     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 249            &quot;inconsistent address&quot;);
 250   }
 251 
 252   Address(Register base, XMMRegister index, ScaleFactor scale, int disp = 0)
 253     : _base (base),
 254       _index(noreg),
 255       _xmmindex(index),
 256       _scale(scale),
 257       _disp(disp),
 258       _isxmmindex(true) {
 259       assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 260              &quot;inconsistent address&quot;);
 261   }
 262 
 263   Address plus_disp(int disp) const {
 264     Address a = (*this);
 265     a._disp += disp;
 266     return a;
 267   }
 268   Address plus_disp(RegisterOrConstant disp, ScaleFactor scale = times_1) const {
 269     Address a = (*this);
 270     a._disp += disp.constant_or_zero() * scale_size(scale);
 271     if (disp.is_register()) {
 272       assert(!a.index()-&gt;is_valid(), &quot;competing indexes&quot;);
 273       a._index = disp.as_register();
 274       a._scale = scale;
 275     }
 276     return a;
 277   }
 278   bool is_same_address(Address a) const {
 279     // disregard _rspec
 280     return _base == a._base &amp;&amp; _disp == a._disp &amp;&amp; _index == a._index &amp;&amp; _scale == a._scale;
 281   }
 282 
 283   // The following two overloads are used in connection with the
 284   // ByteSize type (see sizes.hpp).  They simplify the use of
 285   // ByteSize&#39;d arguments in assembly code. Note that their equivalent
 286   // for the optimized build are the member functions with int disp
 287   // argument since ByteSize is mapped to an int type in that case.
 288   //
 289   // Note: DO NOT introduce similar overloaded functions for WordSize
 290   // arguments as in the optimized mode, both ByteSize and WordSize
 291   // are mapped to the same type and thus the compiler cannot make a
 292   // distinction anymore (=&gt; compiler errors).
 293 
 294 #ifdef ASSERT
 295   Address(Register base, ByteSize disp)
 296     : _base(base),
 297       _index(noreg),
 298       _xmmindex(xnoreg),
 299       _scale(no_scale),
 300       _disp(in_bytes(disp)),
 301       _isxmmindex(false){
 302   }
 303 
 304   Address(Register base, Register index, ScaleFactor scale, ByteSize disp)
 305     : _base(base),
 306       _index(index),
 307       _xmmindex(xnoreg),
 308       _scale(scale),
 309       _disp(in_bytes(disp)),
 310       _isxmmindex(false){
 311     assert(!index-&gt;is_valid() == (scale == Address::no_scale),
 312            &quot;inconsistent address&quot;);
 313   }
 314   Address(Register base, RegisterOrConstant index, ScaleFactor scale, ByteSize disp)
 315     : _base (base),
 316       _index(index.register_or_noreg()),
 317       _xmmindex(xnoreg),
 318       _scale(scale),
 319       _disp (in_bytes(disp) + (index.constant_or_zero() * scale_size(scale))),
 320       _isxmmindex(false) {
 321     if (!index.is_register())  scale = Address::no_scale;
 322     assert(!_index-&gt;is_valid() == (scale == Address::no_scale),
 323            &quot;inconsistent address&quot;);
 324   }
 325 
 326 #endif // ASSERT
 327 
 328   // accessors
 329   bool        uses(Register reg) const { return _base == reg || _index == reg; }
 330   Register    base()             const { return _base;  }
 331   Register    index()            const { return _index; }
 332   XMMRegister xmmindex()         const { return _xmmindex; }
 333   ScaleFactor scale()            const { return _scale; }
 334   int         disp()             const { return _disp;  }
 335   bool        isxmmindex()       const { return _isxmmindex; }
 336 
 337   // Convert the raw encoding form into the form expected by the constructor for
 338   // Address.  An index of 4 (rsp) corresponds to having no index, so convert
 339   // that to noreg for the Address constructor.
 340   static Address make_raw(int base, int index, int scale, int disp, relocInfo::relocType disp_reloc);
 341 
 342   static Address make_array(ArrayAddress);
 343 
 344  private:
 345   bool base_needs_rex() const {
 346     return _base != noreg &amp;&amp; _base-&gt;encoding() &gt;= 8;
 347   }
 348 
 349   bool index_needs_rex() const {
 350     return _index != noreg &amp;&amp;_index-&gt;encoding() &gt;= 8;
 351   }
 352 
 353   bool xmmindex_needs_rex() const {
 354     return _xmmindex != xnoreg &amp;&amp; _xmmindex-&gt;encoding() &gt;= 8;
 355   }
 356 
 357   relocInfo::relocType reloc() const { return _rspec.type(); }
 358 
 359   friend class Assembler;
 360   friend class MacroAssembler;
 361   friend class LIR_Assembler; // base/index/scale/disp
 362 };
 363 
 364 //
 365 // AddressLiteral has been split out from Address because operands of this type
 366 // need to be treated specially on 32bit vs. 64bit platforms. By splitting it out
 367 // the few instructions that need to deal with address literals are unique and the
 368 // MacroAssembler does not have to implement every instruction in the Assembler
 369 // in order to search for address literals that may need special handling depending
 370 // on the instruction and the platform. As small step on the way to merging i486/amd64
 371 // directories.
 372 //
 373 class AddressLiteral {
 374   friend class ArrayAddress;
 375   RelocationHolder _rspec;
 376   // Typically we use AddressLiterals we want to use their rval
 377   // However in some situations we want the lval (effect address) of the item.
 378   // We provide a special factory for making those lvals.
 379   bool _is_lval;
 380 
 381   // If the target is far we&#39;ll need to load the ea of this to
 382   // a register to reach it. Otherwise if near we can do rip
 383   // relative addressing.
 384 
 385   address          _target;
 386 
 387  protected:
 388   // creation
 389   AddressLiteral()
 390     : _is_lval(false),
 391       _target(NULL)
 392   {}
 393 
 394   public:
 395 
 396 
 397   AddressLiteral(address target, relocInfo::relocType rtype);
 398 
 399   AddressLiteral(address target, RelocationHolder const&amp; rspec)
 400     : _rspec(rspec),
 401       _is_lval(false),
 402       _target(target)
 403   {}
 404 
 405   AddressLiteral addr() {
 406     AddressLiteral ret = *this;
 407     ret._is_lval = true;
 408     return ret;
 409   }
 410 
 411 
 412  private:
 413 
 414   address target() { return _target; }
 415   bool is_lval() { return _is_lval; }
 416 
 417   relocInfo::relocType reloc() const { return _rspec.type(); }
 418   const RelocationHolder&amp; rspec() const { return _rspec; }
 419 
 420   friend class Assembler;
 421   friend class MacroAssembler;
 422   friend class Address;
 423   friend class LIR_Assembler;
 424 };
 425 
 426 // Convience classes
 427 class RuntimeAddress: public AddressLiteral {
 428 
 429   public:
 430 
 431   RuntimeAddress(address target) : AddressLiteral(target, relocInfo::runtime_call_type) {}
 432 
 433 };
 434 
 435 class ExternalAddress: public AddressLiteral {
 436  private:
 437   static relocInfo::relocType reloc_for_target(address target) {
 438     // Sometimes ExternalAddress is used for values which aren&#39;t
 439     // exactly addresses, like the card table base.
 440     // external_word_type can&#39;t be used for values in the first page
 441     // so just skip the reloc in that case.
 442     return external_word_Relocation::can_be_relocated(target) ? relocInfo::external_word_type : relocInfo::none;
 443   }
 444 
 445  public:
 446 
 447   ExternalAddress(address target) : AddressLiteral(target, reloc_for_target(target)) {}
 448 
 449 };
 450 
 451 class InternalAddress: public AddressLiteral {
 452 
 453   public:
 454 
 455   InternalAddress(address target) : AddressLiteral(target, relocInfo::internal_word_type) {}
 456 
 457 };
 458 
 459 // x86 can do array addressing as a single operation since disp can be an absolute
 460 // address amd64 can&#39;t. We create a class that expresses the concept but does extra
 461 // magic on amd64 to get the final result
 462 
 463 class ArrayAddress {
 464   private:
 465 
 466   AddressLiteral _base;
 467   Address        _index;
 468 
 469   public:
 470 
 471   ArrayAddress() {};
 472   ArrayAddress(AddressLiteral base, Address index): _base(base), _index(index) {};
 473   AddressLiteral base() { return _base; }
 474   Address index() { return _index; }
 475 
 476 };
 477 
 478 class InstructionAttr;
 479 
 480 // 64-bit refect the fxsave size which is 512 bytes and the new xsave area on EVEX which is another 2176 bytes
 481 // See fxsave and xsave(EVEX enabled) documentation for layout
 482 const int FPUStateSizeInWords = NOT_LP64(27) LP64_ONLY(2688 / wordSize);
 483 
 484 // The Intel x86/Amd64 Assembler: Pure assembler doing NO optimizations on the instruction
 485 // level (e.g. mov rax, 0 is not translated into xor rax, rax!); i.e., what you write
 486 // is what you get. The Assembler is generating code into a CodeBuffer.
 487 
 488 class Assembler : public AbstractAssembler  {
 489   friend class AbstractAssembler; // for the non-virtual hack
 490   friend class LIR_Assembler; // as_Address()
 491   friend class StubGenerator;
 492 
 493  public:
 494   enum Condition {                     // The x86 condition codes used for conditional jumps/moves.
 495     zero          = 0x4,
 496     notZero       = 0x5,
 497     equal         = 0x4,
 498     notEqual      = 0x5,
 499     less          = 0xc,
 500     lessEqual     = 0xe,
 501     greater       = 0xf,
 502     greaterEqual  = 0xd,
 503     below         = 0x2,
 504     belowEqual    = 0x6,
 505     above         = 0x7,
 506     aboveEqual    = 0x3,
 507     overflow      = 0x0,
 508     noOverflow    = 0x1,
 509     carrySet      = 0x2,
 510     carryClear    = 0x3,
 511     negative      = 0x8,
 512     positive      = 0x9,
 513     parity        = 0xa,
 514     noParity      = 0xb
 515   };
 516 
 517   enum Prefix {
 518     // segment overrides
 519     CS_segment = 0x2e,
 520     SS_segment = 0x36,
 521     DS_segment = 0x3e,
 522     ES_segment = 0x26,
 523     FS_segment = 0x64,
 524     GS_segment = 0x65,
 525 
 526     REX        = 0x40,
 527 
 528     REX_B      = 0x41,
 529     REX_X      = 0x42,
 530     REX_XB     = 0x43,
 531     REX_R      = 0x44,
 532     REX_RB     = 0x45,
 533     REX_RX     = 0x46,
 534     REX_RXB    = 0x47,
 535 
 536     REX_W      = 0x48,
 537 
 538     REX_WB     = 0x49,
 539     REX_WX     = 0x4A,
 540     REX_WXB    = 0x4B,
 541     REX_WR     = 0x4C,
 542     REX_WRB    = 0x4D,
 543     REX_WRX    = 0x4E,
 544     REX_WRXB   = 0x4F,
 545 
 546     VEX_3bytes = 0xC4,
 547     VEX_2bytes = 0xC5,
 548     EVEX_4bytes = 0x62,
 549     Prefix_EMPTY = 0x0
 550   };
 551 
 552   enum VexPrefix {
 553     VEX_B = 0x20,
 554     VEX_X = 0x40,
 555     VEX_R = 0x80,
 556     VEX_W = 0x80
 557   };
 558 
 559   enum ExexPrefix {
 560     EVEX_F  = 0x04,
 561     EVEX_V  = 0x08,
 562     EVEX_Rb = 0x10,
 563     EVEX_X  = 0x40,
 564     EVEX_Z  = 0x80
 565   };
 566 
 567   enum VexSimdPrefix {
 568     VEX_SIMD_NONE = 0x0,
 569     VEX_SIMD_66   = 0x1,
 570     VEX_SIMD_F3   = 0x2,
 571     VEX_SIMD_F2   = 0x3
 572   };
 573 
 574   enum VexOpcode {
 575     VEX_OPCODE_NONE  = 0x0,
 576     VEX_OPCODE_0F    = 0x1,
 577     VEX_OPCODE_0F_38 = 0x2,
 578     VEX_OPCODE_0F_3A = 0x3,
 579     VEX_OPCODE_MASK  = 0x1F
 580   };
 581 
 582   enum AvxVectorLen {
 583     AVX_128bit = 0x0,
 584     AVX_256bit = 0x1,
 585     AVX_512bit = 0x2,
 586     AVX_NoVec  = 0x4
 587   };
 588 
 589   enum EvexTupleType {
 590     EVEX_FV   = 0,
 591     EVEX_HV   = 4,
 592     EVEX_FVM  = 6,
 593     EVEX_T1S  = 7,
 594     EVEX_T1F  = 11,
 595     EVEX_T2   = 13,
 596     EVEX_T4   = 15,
 597     EVEX_T8   = 17,
 598     EVEX_HVM  = 18,
 599     EVEX_QVM  = 19,
 600     EVEX_OVM  = 20,
 601     EVEX_M128 = 21,
 602     EVEX_DUP  = 22,
 603     EVEX_ETUP = 23
 604   };
 605 
 606   enum EvexInputSizeInBits {
 607     EVEX_8bit  = 0,
 608     EVEX_16bit = 1,
 609     EVEX_32bit = 2,
 610     EVEX_64bit = 3,
 611     EVEX_NObit = 4
 612   };
 613 
 614   enum WhichOperand {
 615     // input to locate_operand, and format code for relocations
 616     imm_operand  = 0,            // embedded 32-bit|64-bit immediate operand
 617     disp32_operand = 1,          // embedded 32-bit displacement or address
 618     call32_operand = 2,          // embedded 32-bit self-relative displacement
 619 #ifndef _LP64
 620     _WhichOperand_limit = 3
 621 #else
 622      narrow_oop_operand = 3,     // embedded 32-bit immediate narrow oop
 623     _WhichOperand_limit = 4
 624 #endif
 625   };
 626 
 627   enum ComparisonPredicate {
 628     eq = 0,
 629     lt = 1,
 630     le = 2,
 631     _false = 3,
 632     neq = 4,
 633     nlt = 5,
 634     nle = 6,
 635     _true = 7
 636   };
 637 
 638   //---&lt;  calculate length of instruction  &gt;---
 639   // As instruction size can&#39;t be found out easily on x86/x64,
 640   // we just use &#39;4&#39; for len and maxlen.
 641   // instruction must start at passed address
 642   static unsigned int instr_len(unsigned char *instr) { return 4; }
 643 
 644   //---&lt;  longest instructions  &gt;---
 645   // Max instruction length is not specified in architecture documentation.
 646   // We could use a &quot;safe enough&quot; estimate (15), but just default to
 647   // instruction length guess from above.
 648   static unsigned int instr_maxlen() { return 4; }
 649 
 650   // NOTE: The general philopsophy of the declarations here is that 64bit versions
 651   // of instructions are freely declared without the need for wrapping them an ifdef.
 652   // (Some dangerous instructions are ifdef&#39;s out of inappropriate jvm&#39;s.)
 653   // In the .cpp file the implementations are wrapped so that they are dropped out
 654   // of the resulting jvm. This is done mostly to keep the footprint of MINIMAL
 655   // to the size it was prior to merging up the 32bit and 64bit assemblers.
 656   //
 657   // This does mean you&#39;ll get a linker/runtime error if you use a 64bit only instruction
 658   // in a 32bit vm. This is somewhat unfortunate but keeps the ifdef noise down.
 659 
 660 private:
 661 
 662   bool _legacy_mode_bw;
 663   bool _legacy_mode_dq;
 664   bool _legacy_mode_vl;
 665   bool _legacy_mode_vlbw;
 666   bool _is_managed;
 667   bool _vector_masking;    // For stub code use only
 668 
 669   class InstructionAttr *_attributes;
 670 
 671   // 64bit prefixes
 672   int prefix_and_encode(int reg_enc, bool byteinst = false);
 673   int prefixq_and_encode(int reg_enc);
 674 
 675   int prefix_and_encode(int dst_enc, int src_enc) {
 676     return prefix_and_encode(dst_enc, false, src_enc, false);
 677   }
 678   int prefix_and_encode(int dst_enc, bool dst_is_byte, int src_enc, bool src_is_byte);
 679   int prefixq_and_encode(int dst_enc, int src_enc);
 680 
 681   void prefix(Register reg);
 682   void prefix(Register dst, Register src, Prefix p);
 683   void prefix(Register dst, Address adr, Prefix p);
 684   void prefix(Address adr);
 685   void prefixq(Address adr);
 686 
 687   void prefix(Address adr, Register reg,  bool byteinst = false);
 688   void prefix(Address adr, XMMRegister reg);
 689   void prefixq(Address adr, Register reg);
 690   void prefixq(Address adr, XMMRegister reg);
 691 
 692   void prefetch_prefix(Address src);
 693 
 694   void rex_prefix(Address adr, XMMRegister xreg,
 695                   VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 696   int  rex_prefix_and_encode(int dst_enc, int src_enc,
 697                              VexSimdPrefix pre, VexOpcode opc, bool rex_w);
 698 
 699   void vex_prefix(bool vex_r, bool vex_b, bool vex_x, int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 700 
 701   void evex_prefix(bool vex_r, bool vex_b, bool vex_x, bool evex_r, bool evex_v,
 702                    int nds_enc, VexSimdPrefix pre, VexOpcode opc);
 703 
 704   void vex_prefix(Address adr, int nds_enc, int xreg_enc,
 705                   VexSimdPrefix pre, VexOpcode opc,
 706                   InstructionAttr *attributes);
 707 
 708   int  vex_prefix_and_encode(int dst_enc, int nds_enc, int src_enc,
 709                              VexSimdPrefix pre, VexOpcode opc,
 710                              InstructionAttr *attributes);
 711 
 712   void simd_prefix(XMMRegister xreg, XMMRegister nds, Address adr, VexSimdPrefix pre,
 713                    VexOpcode opc, InstructionAttr *attributes);
 714 
 715   int simd_prefix_and_encode(XMMRegister dst, XMMRegister nds, XMMRegister src, VexSimdPrefix pre,
 716                              VexOpcode opc, InstructionAttr *attributes);
 717 
 718   // Helper functions for groups of instructions
 719   void emit_arith_b(int op1, int op2, Register dst, int imm8);
 720 
 721   void emit_arith(int op1, int op2, Register dst, int32_t imm32);
 722   // Force generation of a 4 byte immediate value even if it fits into 8bit
 723   void emit_arith_imm32(int op1, int op2, Register dst, int32_t imm32);
 724   void emit_arith(int op1, int op2, Register dst, Register src);
 725 
 726   bool emit_compressed_disp_byte(int &amp;disp);
 727 
 728   void emit_operand(Register reg,
 729                     Register base, Register index, Address::ScaleFactor scale,
 730                     int disp,
 731                     RelocationHolder const&amp; rspec,
 732                     int rip_relative_correction = 0);
 733 
 734   void emit_operand(XMMRegister reg, Register base, XMMRegister index,
 735                     Address::ScaleFactor scale,
 736                     int disp, RelocationHolder const&amp; rspec);
 737 
 738   void emit_operand(Register reg, Address adr, int rip_relative_correction = 0);
 739 
 740   // operands that only take the original 32bit registers
 741   void emit_operand32(Register reg, Address adr);
 742 
 743   void emit_operand(XMMRegister reg,
 744                     Register base, Register index, Address::ScaleFactor scale,
 745                     int disp,
 746                     RelocationHolder const&amp; rspec);
 747 
 748   void emit_operand(XMMRegister reg, Address adr);
 749 
 750   void emit_operand(MMXRegister reg, Address adr);
 751 
 752   // workaround gcc (3.2.1-7) bug
 753   void emit_operand(Address adr, MMXRegister reg);
 754 
 755 
 756   // Immediate-to-memory forms
 757   void emit_arith_operand(int op1, Register rm, Address adr, int32_t imm32);
 758 
 759   void emit_farith(int b1, int b2, int i);
 760 
 761 
 762  protected:
 763   #ifdef ASSERT
 764   void check_relocation(RelocationHolder const&amp; rspec, int format);
 765   #endif
 766 
 767   void emit_data(jint data, relocInfo::relocType    rtype, int format);
 768   void emit_data(jint data, RelocationHolder const&amp; rspec, int format);
 769   void emit_data64(jlong data, relocInfo::relocType rtype, int format = 0);
 770   void emit_data64(jlong data, RelocationHolder const&amp; rspec, int format = 0);
 771 
 772   bool reachable(AddressLiteral adr) NOT_LP64({ return true;});
 773 
 774   // These are all easily abused and hence protected
 775 
 776   // 32BIT ONLY SECTION
 777 #ifndef _LP64
 778   // Make these disappear in 64bit mode since they would never be correct
 779   void cmp_literal32(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);   // 32BIT ONLY
 780   void cmp_literal32(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 781 
 782   void mov_literal32(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);    // 32BIT ONLY
 783   void mov_literal32(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);     // 32BIT ONLY
 784 
 785   void push_literal32(int32_t imm32, RelocationHolder const&amp; rspec);                 // 32BIT ONLY
 786 #else
 787   // 64BIT ONLY SECTION
 788   void mov_literal64(Register dst, intptr_t imm64, RelocationHolder const&amp; rspec);   // 64BIT ONLY
 789 
 790   void cmp_narrow_oop(Register src1, int32_t imm32, RelocationHolder const&amp; rspec);
 791   void cmp_narrow_oop(Address src1, int32_t imm32, RelocationHolder const&amp; rspec);
 792 
 793   void mov_narrow_oop(Register dst, int32_t imm32, RelocationHolder const&amp; rspec);
 794   void mov_narrow_oop(Address dst, int32_t imm32, RelocationHolder const&amp; rspec);
 795 #endif // _LP64
 796 
 797   // These are unique in that we are ensured by the caller that the 32bit
 798   // relative in these instructions will always be able to reach the potentially
 799   // 64bit address described by entry. Since they can take a 64bit address they
 800   // don&#39;t have the 32 suffix like the other instructions in this class.
 801 
 802   void call_literal(address entry, RelocationHolder const&amp; rspec);
 803   void jmp_literal(address entry, RelocationHolder const&amp; rspec);
 804 
 805   // Avoid using directly section
 806   // Instructions in this section are actually usable by anyone without danger
 807   // of failure but have performance issues that are addressed my enhanced
 808   // instructions which will do the proper thing base on the particular cpu.
 809   // We protect them because we don&#39;t trust you...
 810 
 811   // Don&#39;t use next inc() and dec() methods directly. INC &amp; DEC instructions
 812   // could cause a partial flag stall since they don&#39;t set CF flag.
 813   // Use MacroAssembler::decrement() &amp; MacroAssembler::increment() methods
 814   // which call inc() &amp; dec() or add() &amp; sub() in accordance with
 815   // the product flag UseIncDec value.
 816 
 817   void decl(Register dst);
 818   void decl(Address dst);
 819   void decq(Register dst);
 820   void decq(Address dst);
 821 
 822   void incl(Register dst);
 823   void incl(Address dst);
 824   void incq(Register dst);
 825   void incq(Address dst);
 826 
 827   // New cpus require use of movsd and movss to avoid partial register stall
 828   // when loading from memory. But for old Opteron use movlpd instead of movsd.
 829   // The selection is done in MacroAssembler::movdbl() and movflt().
 830 
 831   // Move Scalar Single-Precision Floating-Point Values
 832   void movss(XMMRegister dst, Address src);
 833   void movss(XMMRegister dst, XMMRegister src);
 834   void movss(Address dst, XMMRegister src);
 835 
 836   // Move Scalar Double-Precision Floating-Point Values
 837   void movsd(XMMRegister dst, Address src);
 838   void movsd(XMMRegister dst, XMMRegister src);
 839   void movsd(Address dst, XMMRegister src);
 840   void movlpd(XMMRegister dst, Address src);
 841 
 842   // New cpus require use of movaps and movapd to avoid partial register stall
 843   // when moving between registers.
 844   void movaps(XMMRegister dst, XMMRegister src);
 845   void movapd(XMMRegister dst, XMMRegister src);
 846 
 847   // End avoid using directly
 848 
 849 
 850   // Instruction prefixes
 851   void prefix(Prefix p);
 852 
 853   public:
 854 
 855   // Creation
 856   Assembler(CodeBuffer* code) : AbstractAssembler(code) {
 857     init_attributes();
 858   }
 859 
 860   // Decoding
 861   static address locate_operand(address inst, WhichOperand which);
 862   static address locate_next_instruction(address inst);
 863 
 864   // Utilities
 865   static bool is_polling_page_far() NOT_LP64({ return false;});
 866   static bool query_compressed_disp_byte(int disp, bool is_evex_inst, int vector_len,
 867                                          int cur_tuple_type, int in_size_in_bits, int cur_encoding);
 868 
 869   // Generic instructions
 870   // Does 32bit or 64bit as needed for the platform. In some sense these
 871   // belong in macro assembler but there is no need for both varieties to exist
 872 
 873   void init_attributes(void) {
 874     _legacy_mode_bw = (VM_Version::supports_avx512bw() == false);
 875     _legacy_mode_dq = (VM_Version::supports_avx512dq() == false);
 876     _legacy_mode_vl = (VM_Version::supports_avx512vl() == false);
 877     _legacy_mode_vlbw = (VM_Version::supports_avx512vlbw() == false);
 878     _is_managed = false;
 879     _vector_masking = false;
 880     _attributes = NULL;
 881   }
 882 
 883   void set_attributes(InstructionAttr *attributes) { _attributes = attributes; }
 884   void clear_attributes(void) { _attributes = NULL; }
 885 
 886   void set_managed(void) { _is_managed = true; }
 887   void clear_managed(void) { _is_managed = false; }
 888   bool is_managed(void) { return _is_managed; }
 889 
 890   void lea(Register dst, Address src);
 891 
 892   void mov(Register dst, Register src);
 893 
 894   void pusha();
 895   void popa();
 896 
 897   void pushf();
 898   void popf();
 899 
 900   void push(int32_t imm32);
 901 
 902   void push(Register src);
 903 
 904   void pop(Register dst);
 905 
 906   // These are dummies to prevent surprise implicit conversions to Register
 907   void push(void* v);
 908   void pop(void* v);
 909 
 910   // These do register sized moves/scans
 911   void rep_mov();
 912   void rep_stos();
 913   void rep_stosb();
 914   void repne_scan();
 915 #ifdef _LP64
 916   void repne_scanl();
 917 #endif
 918 
 919   // Vanilla instructions in lexical order
 920 
 921   void adcl(Address dst, int32_t imm32);
 922   void adcl(Address dst, Register src);
 923   void adcl(Register dst, int32_t imm32);
 924   void adcl(Register dst, Address src);
 925   void adcl(Register dst, Register src);
 926 
 927   void adcq(Register dst, int32_t imm32);
 928   void adcq(Register dst, Address src);
 929   void adcq(Register dst, Register src);
 930 
 931   void addb(Address dst, int imm8);
 932   void addw(Address dst, int imm16);
 933 
 934   void addl(Address dst, int32_t imm32);
 935   void addl(Address dst, Register src);
 936   void addl(Register dst, int32_t imm32);
 937   void addl(Register dst, Address src);
 938   void addl(Register dst, Register src);
 939 
 940   void addq(Address dst, int32_t imm32);
 941   void addq(Address dst, Register src);
 942   void addq(Register dst, int32_t imm32);
 943   void addq(Register dst, Address src);
 944   void addq(Register dst, Register src);
 945 
 946 #ifdef _LP64
 947  //Add Unsigned Integers with Carry Flag
 948   void adcxq(Register dst, Register src);
 949 
 950  //Add Unsigned Integers with Overflow Flag
 951   void adoxq(Register dst, Register src);
 952 #endif
 953 
 954   void addr_nop_4();
 955   void addr_nop_5();
 956   void addr_nop_7();
 957   void addr_nop_8();
 958 
 959   // Add Scalar Double-Precision Floating-Point Values
 960   void addsd(XMMRegister dst, Address src);
 961   void addsd(XMMRegister dst, XMMRegister src);
 962 
 963   // Add Scalar Single-Precision Floating-Point Values
 964   void addss(XMMRegister dst, Address src);
 965   void addss(XMMRegister dst, XMMRegister src);
 966 
 967   // AES instructions
 968   void aesdec(XMMRegister dst, Address src);
 969   void aesdec(XMMRegister dst, XMMRegister src);
 970   void aesdeclast(XMMRegister dst, Address src);
 971   void aesdeclast(XMMRegister dst, XMMRegister src);
 972   void aesenc(XMMRegister dst, Address src);
 973   void aesenc(XMMRegister dst, XMMRegister src);
 974   void aesenclast(XMMRegister dst, Address src);
 975   void aesenclast(XMMRegister dst, XMMRegister src);
 976   // Vector AES instructions
 977   void vaesenc(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 978   void vaesenclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 979   void vaesdec(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 980   void vaesdeclast(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
 981 
 982   void andl(Address  dst, int32_t imm32);
 983   void andl(Register dst, int32_t imm32);
 984   void andl(Register dst, Address src);
 985   void andl(Register dst, Register src);
 986 
 987   void andq(Address  dst, int32_t imm32);
 988   void andq(Register dst, int32_t imm32);
 989   void andq(Register dst, Address src);
 990   void andq(Register dst, Register src);
 991 
 992   // BMI instructions
 993   void andnl(Register dst, Register src1, Register src2);
 994   void andnl(Register dst, Register src1, Address src2);
 995   void andnq(Register dst, Register src1, Register src2);
 996   void andnq(Register dst, Register src1, Address src2);
 997 
 998   void blsil(Register dst, Register src);
 999   void blsil(Register dst, Address src);
1000   void blsiq(Register dst, Register src);
1001   void blsiq(Register dst, Address src);
1002 
1003   void blsmskl(Register dst, Register src);
1004   void blsmskl(Register dst, Address src);
1005   void blsmskq(Register dst, Register src);
1006   void blsmskq(Register dst, Address src);
1007 
1008   void blsrl(Register dst, Register src);
1009   void blsrl(Register dst, Address src);
1010   void blsrq(Register dst, Register src);
1011   void blsrq(Register dst, Address src);
1012 
1013   void bsfl(Register dst, Register src);
1014   void bsrl(Register dst, Register src);
1015 
1016 #ifdef _LP64
1017   void bsfq(Register dst, Register src);
1018   void bsrq(Register dst, Register src);
1019 #endif
1020 
1021   void bswapl(Register reg);
1022 
1023   void bswapq(Register reg);
1024 
1025   void call(Label&amp; L, relocInfo::relocType rtype);
1026   void call(Register reg);  // push pc; pc &lt;- reg
1027   void call(Address adr);   // push pc; pc &lt;- adr
1028 
1029   void cdql();
1030 
1031   void cdqq();
1032 
1033   void cld();
1034 
1035   void clflush(Address adr);
1036   void clflushopt(Address adr);
1037   void clwb(Address adr);
1038 
1039   void cmovl(Condition cc, Register dst, Register src);
1040   void cmovl(Condition cc, Register dst, Address src);
1041 
1042   void cmovq(Condition cc, Register dst, Register src);
1043   void cmovq(Condition cc, Register dst, Address src);
1044 
1045 
1046   void cmpb(Address dst, int imm8);
1047 
1048   void cmpl(Address dst, int32_t imm32);
1049 
1050   void cmpl(Register dst, int32_t imm32);
1051   void cmpl(Register dst, Register src);
1052   void cmpl(Register dst, Address src);
1053 
1054   void cmpq(Address dst, int32_t imm32);
1055   void cmpq(Address dst, Register src);
1056 
1057   void cmpq(Register dst, int32_t imm32);
1058   void cmpq(Register dst, Register src);
1059   void cmpq(Register dst, Address src);
1060 
1061   // these are dummies used to catch attempting to convert NULL to Register
1062   void cmpl(Register dst, void* junk); // dummy
1063   void cmpq(Register dst, void* junk); // dummy
1064 
1065   void cmpw(Address dst, int imm16);
1066 
1067   void cmpxchg8 (Address adr);
1068 
1069   void cmpxchgb(Register reg, Address adr);
1070   void cmpxchgl(Register reg, Address adr);
1071 
1072   void cmpxchgq(Register reg, Address adr);
1073 
1074   // Ordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1075   void comisd(XMMRegister dst, Address src);
1076   void comisd(XMMRegister dst, XMMRegister src);
1077 
1078   // Ordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1079   void comiss(XMMRegister dst, Address src);
1080   void comiss(XMMRegister dst, XMMRegister src);
1081 
1082   // Identify processor type and features
1083   void cpuid();
1084 
1085   // CRC32C
1086   void crc32(Register crc, Register v, int8_t sizeInBytes);
1087   void crc32(Register crc, Address adr, int8_t sizeInBytes);
1088 
1089   // Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
1090   void cvtsd2ss(XMMRegister dst, XMMRegister src);
1091   void cvtsd2ss(XMMRegister dst, Address src);
1092 
1093   // Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
1094   void cvtsi2sdl(XMMRegister dst, Register src);
1095   void cvtsi2sdl(XMMRegister dst, Address src);
1096   void cvtsi2sdq(XMMRegister dst, Register src);
1097   void cvtsi2sdq(XMMRegister dst, Address src);
1098 
1099   // Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
1100   void cvtsi2ssl(XMMRegister dst, Register src);
1101   void cvtsi2ssl(XMMRegister dst, Address src);
1102   void cvtsi2ssq(XMMRegister dst, Register src);
1103   void cvtsi2ssq(XMMRegister dst, Address src);
1104 
1105   // Convert Packed Signed Doubleword Integers to Packed Double-Precision Floating-Point Value
1106   void cvtdq2pd(XMMRegister dst, XMMRegister src);
1107 
1108   // Convert Packed Signed Doubleword Integers to Packed Single-Precision Floating-Point Value
1109   void cvtdq2ps(XMMRegister dst, XMMRegister src);
1110 
1111   // Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
1112   void cvtss2sd(XMMRegister dst, XMMRegister src);
1113   void cvtss2sd(XMMRegister dst, Address src);
1114 
1115   // Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer
1116   void cvttsd2sil(Register dst, Address src);
1117   void cvttsd2sil(Register dst, XMMRegister src);
1118   void cvttsd2siq(Register dst, Address src);
1119   void cvttsd2siq(Register dst, XMMRegister src);
1120 
1121   // Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer
1122   void cvttss2sil(Register dst, XMMRegister src);
1123   void cvttss2siq(Register dst, XMMRegister src);
1124 
1125   void cvttpd2dq(XMMRegister dst, XMMRegister src);
1126 
1127   //Abs of packed Integer values
1128   void pabsb(XMMRegister dst, XMMRegister src);
1129   void pabsw(XMMRegister dst, XMMRegister src);
1130   void pabsd(XMMRegister dst, XMMRegister src);
1131   void vpabsb(XMMRegister dst, XMMRegister src, int vector_len);
1132   void vpabsw(XMMRegister dst, XMMRegister src, int vector_len);
1133   void vpabsd(XMMRegister dst, XMMRegister src, int vector_len);
1134   void evpabsq(XMMRegister dst, XMMRegister src, int vector_len);
1135 
1136   // Divide Scalar Double-Precision Floating-Point Values
1137   void divsd(XMMRegister dst, Address src);
1138   void divsd(XMMRegister dst, XMMRegister src);
1139 
1140   // Divide Scalar Single-Precision Floating-Point Values
1141   void divss(XMMRegister dst, Address src);
1142   void divss(XMMRegister dst, XMMRegister src);
1143 
1144   void emms();
1145 
1146 #ifndef _LP64
1147   void fabs();
1148 
1149   void fadd(int i);
1150 
1151   void fadd_d(Address src);
1152   void fadd_s(Address src);
1153 
1154   // &quot;Alternate&quot; versions of x87 instructions place result down in FPU
1155   // stack instead of on TOS
1156 
1157   void fadda(int i); // &quot;alternate&quot; fadd
1158   void faddp(int i = 1);
1159 
1160   void fchs();
1161 
1162   void fcom(int i);
1163 
1164   void fcomp(int i = 1);
1165   void fcomp_d(Address src);
1166   void fcomp_s(Address src);
1167 
1168   void fcompp();
1169 
1170   void fcos();
1171 
1172   void fdecstp();
1173 
1174   void fdiv(int i);
1175   void fdiv_d(Address src);
1176   void fdivr_s(Address src);
1177   void fdiva(int i);  // &quot;alternate&quot; fdiv
1178   void fdivp(int i = 1);
1179 
1180   void fdivr(int i);
1181   void fdivr_d(Address src);
1182   void fdiv_s(Address src);
1183 
1184   void fdivra(int i); // &quot;alternate&quot; reversed fdiv
1185 
1186   void fdivrp(int i = 1);
1187 
1188   void ffree(int i = 0);
1189 
1190   void fild_d(Address adr);
1191   void fild_s(Address adr);
1192 
1193   void fincstp();
1194 
1195   void finit();
1196 
1197   void fist_s (Address adr);
1198   void fistp_d(Address adr);
1199   void fistp_s(Address adr);
1200 
1201   void fld1();
1202 
1203   void fld_d(Address adr);
1204   void fld_s(Address adr);
1205   void fld_s(int index);
1206 
1207   void fldcw(Address src);
1208 
1209   void fldenv(Address src);
1210 
1211   void fldlg2();
1212 
1213   void fldln2();
1214 
1215   void fldz();
1216 
1217   void flog();
1218   void flog10();
1219 
1220   void fmul(int i);
1221 
1222   void fmul_d(Address src);
1223   void fmul_s(Address src);
1224 
1225   void fmula(int i);  // &quot;alternate&quot; fmul
1226 
1227   void fmulp(int i = 1);
1228 
1229   void fnsave(Address dst);
1230 
1231   void fnstcw(Address src);
1232 
1233   void fnstsw_ax();
1234 
1235   void fprem();
1236   void fprem1();
1237 
1238   void frstor(Address src);
1239 
1240   void fsin();
1241 
1242   void fsqrt();
1243 
1244   void fst_d(Address adr);
1245   void fst_s(Address adr);
1246 
1247   void fstp_d(Address adr);
1248   void fstp_d(int index);
1249   void fstp_s(Address adr);
1250 
1251   void fsub(int i);
1252   void fsub_d(Address src);
1253   void fsub_s(Address src);
1254 
1255   void fsuba(int i);  // &quot;alternate&quot; fsub
1256 
1257   void fsubp(int i = 1);
1258 
1259   void fsubr(int i);
1260   void fsubr_d(Address src);
1261   void fsubr_s(Address src);
1262 
1263   void fsubra(int i); // &quot;alternate&quot; reversed fsub
1264 
1265   void fsubrp(int i = 1);
1266 
1267   void ftan();
1268 
1269   void ftst();
1270 
1271   void fucomi(int i = 1);
1272   void fucomip(int i = 1);
1273 
1274   void fwait();
1275 
1276   void fxch(int i = 1);
1277 
1278   void fyl2x();
1279   void frndint();
1280   void f2xm1();
1281   void fldl2e();
1282 #endif // !_LP64
1283 
1284   void fld_x(Address adr);  // extended-precision (80-bit) format
1285   void fstp_x(Address adr); // extended-precision (80-bit) format
1286   void fxrstor(Address src);
1287   void xrstor(Address src);
1288 
1289   void fxsave(Address dst);
1290   void xsave(Address dst);
1291 
1292   void hlt();
1293 
1294   void idivl(Register src);
1295   void divl(Register src); // Unsigned division
1296 
1297 #ifdef _LP64
1298   void idivq(Register src);
1299 #endif
1300 
1301   void imull(Register src);
1302   void imull(Register dst, Register src);
1303   void imull(Register dst, Register src, int value);
1304   void imull(Register dst, Address src);
1305 
1306 #ifdef _LP64
1307   void imulq(Register dst, Register src);
1308   void imulq(Register dst, Register src, int value);
1309   void imulq(Register dst, Address src);
1310 #endif
1311 
1312   // jcc is the generic conditional branch generator to run-
1313   // time routines, jcc is used for branches to labels. jcc
1314   // takes a branch opcode (cc) and a label (L) and generates
1315   // either a backward branch or a forward branch and links it
1316   // to the label fixup chain. Usage:
1317   //
1318   // Label L;      // unbound label
1319   // jcc(cc, L);   // forward branch to unbound label
1320   // bind(L);      // bind label to the current pc
1321   // jcc(cc, L);   // backward branch to bound label
1322   // bind(L);      // illegal: a label may be bound only once
1323   //
1324   // Note: The same Label can be used for forward and backward branches
1325   // but it may be bound only once.
1326 
1327   void jcc(Condition cc, Label&amp; L, bool maybe_short = true);
1328 
1329   // Conditional jump to a 8-bit offset to L.
1330   // WARNING: be very careful using this for forward jumps.  If the label is
1331   // not bound within an 8-bit offset of this instruction, a run-time error
1332   // will occur.
1333 
1334   // Use macro to record file and line number.
1335   #define jccb(cc, L) jccb_0(cc, L, __FILE__, __LINE__)
1336 
1337   void jccb_0(Condition cc, Label&amp; L, const char* file, int line);
1338 
1339   void jmp(Address entry);    // pc &lt;- entry
1340 
1341   // Label operations &amp; relative jumps (PPUM Appendix D)
1342   void jmp(Label&amp; L, bool maybe_short = true);   // unconditional jump to L
1343 
1344   void jmp(Register entry); // pc &lt;- entry
1345 
1346   // Unconditional 8-bit offset jump to L.
1347   // WARNING: be very careful using this for forward jumps.  If the label is
1348   // not bound within an 8-bit offset of this instruction, a run-time error
1349   // will occur.
1350 
1351   // Use macro to record file and line number.
1352   #define jmpb(L) jmpb_0(L, __FILE__, __LINE__)
1353 
1354   void jmpb_0(Label&amp; L, const char* file, int line);
1355 
1356   void ldmxcsr( Address src );
1357 
1358   void leal(Register dst, Address src);
1359 
1360   void leaq(Register dst, Address src);
1361 
1362   void lfence();
1363 
1364   void lock();
1365 
1366   void lzcntl(Register dst, Register src);
1367 
1368 #ifdef _LP64
1369   void lzcntq(Register dst, Register src);
1370 #endif
1371 
1372   enum Membar_mask_bits {
1373     StoreStore = 1 &lt;&lt; 3,
1374     LoadStore  = 1 &lt;&lt; 2,
1375     StoreLoad  = 1 &lt;&lt; 1,
1376     LoadLoad   = 1 &lt;&lt; 0
1377   };
1378 
1379   // Serializes memory and blows flags
1380   void membar(Membar_mask_bits order_constraint) {
1381     // We only have to handle StoreLoad
1382     if (order_constraint &amp; StoreLoad) {
1383       // All usable chips support &quot;locked&quot; instructions which suffice
1384       // as barriers, and are much faster than the alternative of
1385       // using cpuid instruction. We use here a locked add [esp-C],0.
1386       // This is conveniently otherwise a no-op except for blowing
1387       // flags, and introducing a false dependency on target memory
1388       // location. We can&#39;t do anything with flags, but we can avoid
1389       // memory dependencies in the current method by locked-adding
1390       // somewhere else on the stack. Doing [esp+C] will collide with
1391       // something on stack in current method, hence we go for [esp-C].
1392       // It is convenient since it is almost always in data cache, for
1393       // any small C.  We need to step back from SP to avoid data
1394       // dependencies with other things on below SP (callee-saves, for
1395       // example). Without a clear way to figure out the minimal safe
1396       // distance from SP, it makes sense to step back the complete
1397       // cache line, as this will also avoid possible second-order effects
1398       // with locked ops against the cache line. Our choice of offset
1399       // is bounded by x86 operand encoding, which should stay within
1400       // [-128; +127] to have the 8-byte displacement encoding.
1401       //
1402       // Any change to this code may need to revisit other places in
1403       // the code where this idiom is used, in particular the
1404       // orderAccess code.
1405 
1406       int offset = -VM_Version::L1_line_size();
1407       if (offset &lt; -128) {
1408         offset = -128;
1409       }
1410 
1411       lock();
1412       addl(Address(rsp, offset), 0);// Assert the lock# signal here
1413     }
1414   }
1415 
1416   void mfence();
1417   void sfence();
1418 
1419   // Moves
1420 
1421   void mov64(Register dst, int64_t imm64);
1422 
1423   void movb(Address dst, Register src);
1424   void movb(Address dst, int imm8);
1425   void movb(Register dst, Address src);
1426 
1427   void movddup(XMMRegister dst, XMMRegister src);
1428 
1429   void kmovbl(KRegister dst, Register src);
1430   void kmovbl(Register dst, KRegister src);
1431   void kmovwl(KRegister dst, Register src);
1432   void kmovwl(KRegister dst, Address src);
1433   void kmovwl(Register dst, KRegister src);
1434   void kmovdl(KRegister dst, Register src);
1435   void kmovdl(Register dst, KRegister src);
1436   void kmovql(KRegister dst, KRegister src);
1437   void kmovql(Address dst, KRegister src);
1438   void kmovql(KRegister dst, Address src);
1439   void kmovql(KRegister dst, Register src);
1440   void kmovql(Register dst, KRegister src);
1441 
1442   void knotwl(KRegister dst, KRegister src);
1443 
1444   void kortestbl(KRegister dst, KRegister src);
1445   void kortestwl(KRegister dst, KRegister src);
1446   void kortestdl(KRegister dst, KRegister src);
1447   void kortestql(KRegister dst, KRegister src);
1448 
1449   void ktestq(KRegister src1, KRegister src2);
1450   void ktestd(KRegister src1, KRegister src2);
1451 
1452   void ktestql(KRegister dst, KRegister src);
1453 
1454   void movdl(XMMRegister dst, Register src);
1455   void movdl(Register dst, XMMRegister src);
1456   void movdl(XMMRegister dst, Address src);
1457   void movdl(Address dst, XMMRegister src);
1458 
1459   // Move Double Quadword
1460   void movdq(XMMRegister dst, Register src);
1461   void movdq(Register dst, XMMRegister src);
1462 
1463   // Move Aligned Double Quadword
1464   void movdqa(XMMRegister dst, XMMRegister src);
1465   void movdqa(XMMRegister dst, Address src);
1466 
1467   // Move Unaligned Double Quadword
1468   void movdqu(Address     dst, XMMRegister src);
1469   void movdqu(XMMRegister dst, Address src);
1470   void movdqu(XMMRegister dst, XMMRegister src);
1471 
1472   // Move Unaligned 256bit Vector
1473   void vmovdqu(Address dst, XMMRegister src);
1474   void vmovdqu(XMMRegister dst, Address src);
1475   void vmovdqu(XMMRegister dst, XMMRegister src);
1476 
1477    // Move Unaligned 512bit Vector
1478   void evmovdqub(Address dst, XMMRegister src, int vector_len);
1479   void evmovdqub(XMMRegister dst, Address src, int vector_len);
1480   void evmovdqub(XMMRegister dst, XMMRegister src, int vector_len);
1481   void evmovdqub(XMMRegister dst, KRegister mask, Address src, int vector_len);
1482   void evmovdquw(Address dst, XMMRegister src, int vector_len);
1483   void evmovdquw(Address dst, KRegister mask, XMMRegister src, int vector_len);
1484   void evmovdquw(XMMRegister dst, Address src, int vector_len);
1485   void evmovdquw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1486   void evmovdqul(Address dst, XMMRegister src, int vector_len);
1487   void evmovdqul(XMMRegister dst, Address src, int vector_len);
1488   void evmovdqul(XMMRegister dst, XMMRegister src, int vector_len);
1489   void evmovdquq(Address dst, XMMRegister src, int vector_len);
1490   void evmovdquq(XMMRegister dst, Address src, int vector_len);
1491   void evmovdquq(XMMRegister dst, XMMRegister src, int vector_len);
1492 
1493   // Move lower 64bit to high 64bit in 128bit register
1494   void movlhps(XMMRegister dst, XMMRegister src);
1495 
1496   void movl(Register dst, int32_t imm32);
1497   void movl(Address dst, int32_t imm32);
1498   void movl(Register dst, Register src);
1499   void movl(Register dst, Address src);
1500   void movl(Address dst, Register src);
1501 
1502   // These dummies prevent using movl from converting a zero (like NULL) into Register
1503   // by giving the compiler two choices it can&#39;t resolve
1504 
1505   void movl(Address  dst, void* junk);
1506   void movl(Register dst, void* junk);
1507 
1508 #ifdef _LP64
1509   void movq(Register dst, Register src);
1510   void movq(Register dst, Address src);
1511   void movq(Address  dst, Register src);
1512 #endif
1513 
1514   void movq(Address     dst, MMXRegister src );
1515   void movq(MMXRegister dst, Address src );
1516 
1517 #ifdef _LP64
1518   // These dummies prevent using movq from converting a zero (like NULL) into Register
1519   // by giving the compiler two choices it can&#39;t resolve
1520 
1521   void movq(Address  dst, void* dummy);
1522   void movq(Register dst, void* dummy);
1523 #endif
1524 
1525   // Move Quadword
1526   void movq(Address     dst, XMMRegister src);
1527   void movq(XMMRegister dst, Address src);
1528 
1529   void movsbl(Register dst, Address src);
1530   void movsbl(Register dst, Register src);
1531 
1532 #ifdef _LP64
1533   void movsbq(Register dst, Address src);
1534   void movsbq(Register dst, Register src);
1535 
1536   // Move signed 32bit immediate to 64bit extending sign
1537   void movslq(Address  dst, int32_t imm64);
1538   void movslq(Register dst, int32_t imm64);
1539 
1540   void movslq(Register dst, Address src);
1541   void movslq(Register dst, Register src);
1542   void movslq(Register dst, void* src); // Dummy declaration to cause NULL to be ambiguous
1543 #endif
1544 
1545   void movswl(Register dst, Address src);
1546   void movswl(Register dst, Register src);
1547 
1548 #ifdef _LP64
1549   void movswq(Register dst, Address src);
1550   void movswq(Register dst, Register src);
1551 #endif
1552 
1553   void movw(Address dst, int imm16);
1554   void movw(Register dst, Address src);
1555   void movw(Address dst, Register src);
1556 
1557   void movzbl(Register dst, Address src);
1558   void movzbl(Register dst, Register src);
1559 
1560 #ifdef _LP64
1561   void movzbq(Register dst, Address src);
1562   void movzbq(Register dst, Register src);
1563 #endif
1564 
1565   void movzwl(Register dst, Address src);
1566   void movzwl(Register dst, Register src);
1567 
1568 #ifdef _LP64
1569   void movzwq(Register dst, Address src);
1570   void movzwq(Register dst, Register src);
1571 #endif
1572 
1573   // Unsigned multiply with RAX destination register
1574   void mull(Address src);
1575   void mull(Register src);
1576 
1577 #ifdef _LP64
1578   void mulq(Address src);
1579   void mulq(Register src);
1580   void mulxq(Register dst1, Register dst2, Register src);
1581 #endif
1582 
1583   // Multiply Scalar Double-Precision Floating-Point Values
1584   void mulsd(XMMRegister dst, Address src);
1585   void mulsd(XMMRegister dst, XMMRegister src);
1586 
1587   // Multiply Scalar Single-Precision Floating-Point Values
1588   void mulss(XMMRegister dst, Address src);
1589   void mulss(XMMRegister dst, XMMRegister src);
1590 
1591   void negl(Register dst);
1592 
1593 #ifdef _LP64
1594   void negq(Register dst);
1595 #endif
1596 
1597   void nop(int i = 1);
1598 
1599   void notl(Register dst);
1600 
1601 #ifdef _LP64
1602   void notq(Register dst);
1603 
1604   void btsq(Address dst, int imm8);
1605   void btrq(Address dst, int imm8);
1606 #endif
1607 
1608   void orl(Address dst, int32_t imm32);
1609   void orl(Register dst, int32_t imm32);
1610   void orl(Register dst, Address src);
1611   void orl(Register dst, Register src);
1612   void orl(Address dst, Register src);
1613 
1614   void orb(Address dst, int imm8);
1615 
1616   void orq(Address dst, int32_t imm32);
1617   void orq(Register dst, int32_t imm32);
1618   void orq(Register dst, Address src);
1619   void orq(Register dst, Register src);
1620 
1621   // Pack with unsigned saturation
1622   void packuswb(XMMRegister dst, XMMRegister src);
1623   void packuswb(XMMRegister dst, Address src);
1624   void vpackuswb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1625 
1626   // Pemutation of 64bit words
1627   void vpermq(XMMRegister dst, XMMRegister src, int imm8, int vector_len);
1628   void vpermq(XMMRegister dst, XMMRegister src, int imm8);
1629   void vpermq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1630   void vperm2i128(XMMRegister dst,  XMMRegister nds, XMMRegister src, int imm8);
1631   void vperm2f128(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8);
1632   void evpermi2q(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1633 
1634   void pause();
1635 
1636   // Undefined Instruction
1637   void ud2();
1638 
1639   // SSE4.2 string instructions
1640   void pcmpestri(XMMRegister xmm1, XMMRegister xmm2, int imm8);
1641   void pcmpestri(XMMRegister xmm1, Address src, int imm8);
1642 
1643   void pcmpeqb(XMMRegister dst, XMMRegister src);
1644   void vpcmpeqb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1645   void evpcmpeqb(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1646   void evpcmpeqb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1647   void evpcmpeqb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1648 
1649   void evpcmpgtb(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1650   void evpcmpgtb(KRegister kdst, KRegister mask, XMMRegister nds, Address src, int vector_len);
1651 
1652   void evpcmpuw(KRegister kdst, XMMRegister nds, XMMRegister src, ComparisonPredicate vcc, int vector_len);
1653   void evpcmpuw(KRegister kdst, KRegister mask, XMMRegister nds, XMMRegister src, ComparisonPredicate of, int vector_len);
1654   void evpcmpuw(KRegister kdst, XMMRegister nds, Address src, ComparisonPredicate vcc, int vector_len);
1655 
1656   void pcmpeqw(XMMRegister dst, XMMRegister src);
1657   void vpcmpeqw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1658   void evpcmpeqw(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1659   void evpcmpeqw(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1660 
1661   void pcmpeqd(XMMRegister dst, XMMRegister src);
1662   void vpcmpeqd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1663   void evpcmpeqd(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1664   void evpcmpeqd(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1665 
1666   void pcmpeqq(XMMRegister dst, XMMRegister src);
1667   void vpcmpeqq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1668   void evpcmpeqq(KRegister kdst, XMMRegister nds, XMMRegister src, int vector_len);
1669   void evpcmpeqq(KRegister kdst, XMMRegister nds, Address src, int vector_len);
1670 
1671   void pmovmskb(Register dst, XMMRegister src);
1672   void vpmovmskb(Register dst, XMMRegister src);
1673 
1674   // SSE 4.1 extract
1675   void pextrd(Register dst, XMMRegister src, int imm8);
1676   void pextrq(Register dst, XMMRegister src, int imm8);
1677   void pextrd(Address dst, XMMRegister src, int imm8);
1678   void pextrq(Address dst, XMMRegister src, int imm8);
1679   void pextrb(Address dst, XMMRegister src, int imm8);
1680   // SSE 2 extract
1681   void pextrw(Register dst, XMMRegister src, int imm8);
1682   void pextrw(Address dst, XMMRegister src, int imm8);
1683 
1684   // SSE 4.1 insert
1685   void pinsrd(XMMRegister dst, Register src, int imm8);
1686   void pinsrq(XMMRegister dst, Register src, int imm8);
1687   void pinsrd(XMMRegister dst, Address src, int imm8);
1688   void pinsrq(XMMRegister dst, Address src, int imm8);
1689   void pinsrb(XMMRegister dst, Address src, int imm8);
1690   // SSE 2 insert
1691   void pinsrw(XMMRegister dst, Register src, int imm8);
1692   void pinsrw(XMMRegister dst, Address src, int imm8);
1693 
1694   // SSE4.1 packed move
1695   void pmovzxbw(XMMRegister dst, XMMRegister src);
1696   void pmovzxbw(XMMRegister dst, Address src);
1697 
1698   void vpmovzxbw( XMMRegister dst, Address src, int vector_len);
1699   void vpmovzxbw(XMMRegister dst, XMMRegister src, int vector_len);
1700   void evpmovzxbw(XMMRegister dst, KRegister mask, Address src, int vector_len);
1701 
1702   void evpmovwb(Address dst, XMMRegister src, int vector_len);
1703   void evpmovwb(Address dst, KRegister mask, XMMRegister src, int vector_len);
1704 
1705   void vpmovzxwd(XMMRegister dst, XMMRegister src, int vector_len);
1706 
1707   void evpmovdb(Address dst, XMMRegister src, int vector_len);
1708 
1709   // Sign extend moves
1710   void pmovsxbw(XMMRegister dst, XMMRegister src);
1711   void vpmovsxbw(XMMRegister dst, XMMRegister src, int vector_len);
1712 
1713   // Multiply add
1714   void pmaddwd(XMMRegister dst, XMMRegister src);
1715   void vpmaddwd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1716   // Multiply add accumulate
1717   void evpdpwssd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1718 
1719 #ifndef _LP64 // no 32bit push/pop on amd64
1720   void popl(Address dst);
1721 #endif
1722 
1723 #ifdef _LP64
1724   void popq(Address dst);
1725 #endif
1726 
1727   void popcntl(Register dst, Address src);
1728   void popcntl(Register dst, Register src);
1729 
1730   void vpopcntd(XMMRegister dst, XMMRegister src, int vector_len);
1731 
1732 #ifdef _LP64
1733   void popcntq(Register dst, Address src);
1734   void popcntq(Register dst, Register src);
1735 #endif
1736 
1737   // Prefetches (SSE, SSE2, 3DNOW only)
1738 
1739   void prefetchnta(Address src);
1740   void prefetchr(Address src);
1741   void prefetcht0(Address src);
1742   void prefetcht1(Address src);
1743   void prefetcht2(Address src);
1744   void prefetchw(Address src);
1745 
1746   // Shuffle Bytes
1747   void pshufb(XMMRegister dst, XMMRegister src);
1748   void pshufb(XMMRegister dst, Address src);
1749   void vpshufb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1750 
1751   // Shuffle Packed Doublewords
1752   void pshufd(XMMRegister dst, XMMRegister src, int mode);
1753   void pshufd(XMMRegister dst, Address src,     int mode);
1754   void vpshufd(XMMRegister dst, XMMRegister src, int mode, int vector_len);
1755 
1756   // Shuffle Packed Low Words
1757   void pshuflw(XMMRegister dst, XMMRegister src, int mode);
1758   void pshuflw(XMMRegister dst, Address src,     int mode);
1759 
1760   // Shuffle packed values at 128 bit granularity
1761   void evshufi64x2(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
1762 
1763   // Shift Right by bytes Logical DoubleQuadword Immediate
1764   void psrldq(XMMRegister dst, int shift);
1765   // Shift Left by bytes Logical DoubleQuadword Immediate
1766   void pslldq(XMMRegister dst, int shift);
1767 
1768   // Logical Compare 128bit
1769   void ptest(XMMRegister dst, XMMRegister src);
1770   void ptest(XMMRegister dst, Address src);
1771   // Logical Compare 256bit
1772   void vptest(XMMRegister dst, XMMRegister src);
1773   void vptest(XMMRegister dst, Address src);
1774 
1775   // Interleave Low Bytes
1776   void punpcklbw(XMMRegister dst, XMMRegister src);
1777   void punpcklbw(XMMRegister dst, Address src);
1778 
1779   // Interleave Low Doublewords
1780   void punpckldq(XMMRegister dst, XMMRegister src);
1781   void punpckldq(XMMRegister dst, Address src);
1782 
1783   // Interleave Low Quadwords
1784   void punpcklqdq(XMMRegister dst, XMMRegister src);
1785 
1786 #ifndef _LP64 // no 32bit push/pop on amd64
1787   void pushl(Address src);
1788 #endif
1789 
1790   void pushq(Address src);
1791 
1792   void rcll(Register dst, int imm8);
1793 
1794   void rclq(Register dst, int imm8);
1795 
1796   void rcrq(Register dst, int imm8);
1797 
1798   void rcpps(XMMRegister dst, XMMRegister src);
1799 
1800   void rcpss(XMMRegister dst, XMMRegister src);
1801 
1802   void rdtsc();
1803 
1804   void ret(int imm16);
1805 
1806 #ifdef _LP64
1807   void rorq(Register dst, int imm8);
1808   void rorxq(Register dst, Register src, int imm8);
1809   void rorxd(Register dst, Register src, int imm8);
1810 #endif
1811 
1812   void sahf();
1813 
1814   void sarl(Register dst, int imm8);
1815   void sarl(Register dst);
1816 
1817   void sarq(Register dst, int imm8);
1818   void sarq(Register dst);
1819 
1820   void sbbl(Address dst, int32_t imm32);
1821   void sbbl(Register dst, int32_t imm32);
1822   void sbbl(Register dst, Address src);
1823   void sbbl(Register dst, Register src);
1824 
1825   void sbbq(Address dst, int32_t imm32);
1826   void sbbq(Register dst, int32_t imm32);
1827   void sbbq(Register dst, Address src);
1828   void sbbq(Register dst, Register src);
1829 
1830   void setb(Condition cc, Register dst);
1831 
1832   void palignr(XMMRegister dst, XMMRegister src, int imm8);
1833   void vpalignr(XMMRegister dst, XMMRegister src1, XMMRegister src2, int imm8, int vector_len);
1834   void evalignq(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
1835 
1836   void pblendw(XMMRegister dst, XMMRegister src, int imm8);
1837 
1838   void sha1rnds4(XMMRegister dst, XMMRegister src, int imm8);
1839   void sha1nexte(XMMRegister dst, XMMRegister src);
1840   void sha1msg1(XMMRegister dst, XMMRegister src);
1841   void sha1msg2(XMMRegister dst, XMMRegister src);
1842   // xmm0 is implicit additional source to the following instruction.
1843   void sha256rnds2(XMMRegister dst, XMMRegister src);
1844   void sha256msg1(XMMRegister dst, XMMRegister src);
1845   void sha256msg2(XMMRegister dst, XMMRegister src);
1846 
1847   void shldl(Register dst, Register src);
1848   void shldl(Register dst, Register src, int8_t imm8);
1849   void shrdl(Register dst, Register src);
1850   void shrdl(Register dst, Register src, int8_t imm8);
1851 
1852   void shll(Register dst, int imm8);
1853   void shll(Register dst);
1854 
1855   void shlq(Register dst, int imm8);
1856   void shlq(Register dst);
1857 
1858   void shrl(Register dst, int imm8);
1859   void shrl(Register dst);
1860 
1861   void shrq(Register dst, int imm8);
1862   void shrq(Register dst);
1863 
1864   void smovl(); // QQQ generic?
1865 
1866   // Compute Square Root of Scalar Double-Precision Floating-Point Value
1867   void sqrtsd(XMMRegister dst, Address src);
1868   void sqrtsd(XMMRegister dst, XMMRegister src);
1869 
1870   void roundsd(XMMRegister dst, Address src, int32_t rmode);
1871   void roundsd(XMMRegister dst, XMMRegister src, int32_t rmode);
1872 
1873   // Compute Square Root of Scalar Single-Precision Floating-Point Value
1874   void sqrtss(XMMRegister dst, Address src);
1875   void sqrtss(XMMRegister dst, XMMRegister src);
1876 
1877   void std();
1878 
1879   void stmxcsr( Address dst );
1880 
1881   void subl(Address dst, int32_t imm32);
1882   void subl(Address dst, Register src);
1883   void subl(Register dst, int32_t imm32);
1884   void subl(Register dst, Address src);
1885   void subl(Register dst, Register src);
1886 
1887   void subq(Address dst, int32_t imm32);
1888   void subq(Address dst, Register src);
1889   void subq(Register dst, int32_t imm32);
1890   void subq(Register dst, Address src);
1891   void subq(Register dst, Register src);
1892 
1893   // Force generation of a 4 byte immediate value even if it fits into 8bit
1894   void subl_imm32(Register dst, int32_t imm32);
1895   void subq_imm32(Register dst, int32_t imm32);
1896 
1897   // Subtract Scalar Double-Precision Floating-Point Values
1898   void subsd(XMMRegister dst, Address src);
1899   void subsd(XMMRegister dst, XMMRegister src);
1900 
1901   // Subtract Scalar Single-Precision Floating-Point Values
1902   void subss(XMMRegister dst, Address src);
1903   void subss(XMMRegister dst, XMMRegister src);
1904 
1905   void testb(Register dst, int imm8);
1906   void testb(Address dst, int imm8);
1907 
1908   void testl(Register dst, int32_t imm32);
1909   void testl(Register dst, Register src);
1910   void testl(Register dst, Address src);
1911 
1912   void testq(Register dst, int32_t imm32);
1913   void testq(Register dst, Register src);
1914   void testq(Register dst, Address src);
1915 
1916   // BMI - count trailing zeros
1917   void tzcntl(Register dst, Register src);
1918   void tzcntq(Register dst, Register src);
1919 
1920   // Unordered Compare Scalar Double-Precision Floating-Point Values and set EFLAGS
1921   void ucomisd(XMMRegister dst, Address src);
1922   void ucomisd(XMMRegister dst, XMMRegister src);
1923 
1924   // Unordered Compare Scalar Single-Precision Floating-Point Values and set EFLAGS
1925   void ucomiss(XMMRegister dst, Address src);
1926   void ucomiss(XMMRegister dst, XMMRegister src);
1927 
1928   void xabort(int8_t imm8);
1929 
1930   void xaddb(Address dst, Register src);
1931   void xaddw(Address dst, Register src);
1932   void xaddl(Address dst, Register src);
1933   void xaddq(Address dst, Register src);
1934 
1935   void xbegin(Label&amp; abort, relocInfo::relocType rtype = relocInfo::none);
1936 
1937   void xchgb(Register reg, Address adr);
1938   void xchgw(Register reg, Address adr);
1939   void xchgl(Register reg, Address adr);
1940   void xchgl(Register dst, Register src);
1941 
1942   void xchgq(Register reg, Address adr);
1943   void xchgq(Register dst, Register src);
1944 
1945   void xend();
1946 
1947   // Get Value of Extended Control Register
1948   void xgetbv();
1949 
1950   void xorl(Register dst, int32_t imm32);
1951   void xorl(Register dst, Address src);
1952   void xorl(Register dst, Register src);
1953 
1954   void xorb(Register dst, Address src);
1955 
1956   void xorq(Register dst, Address src);
1957   void xorq(Register dst, Register src);
1958 
1959   void set_byte_if_not_zero(Register dst); // sets reg to 1 if not zero, otherwise 0
1960 
1961   // AVX 3-operands scalar instructions (encoded with VEX prefix)
1962 
1963   void vaddsd(XMMRegister dst, XMMRegister nds, Address src);
1964   void vaddsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1965   void vaddss(XMMRegister dst, XMMRegister nds, Address src);
1966   void vaddss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1967   void vdivsd(XMMRegister dst, XMMRegister nds, Address src);
1968   void vdivsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1969   void vdivss(XMMRegister dst, XMMRegister nds, Address src);
1970   void vdivss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1971   void vfmadd231sd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1972   void vfmadd231ss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1973   void vmulsd(XMMRegister dst, XMMRegister nds, Address src);
1974   void vmulsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1975   void vmulss(XMMRegister dst, XMMRegister nds, Address src);
1976   void vmulss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1977   void vsubsd(XMMRegister dst, XMMRegister nds, Address src);
1978   void vsubsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1979   void vsubss(XMMRegister dst, XMMRegister nds, Address src);
1980   void vsubss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1981 
1982   void vmaxss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1983   void vmaxsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1984   void vminss(XMMRegister dst, XMMRegister nds, XMMRegister src);
1985   void vminsd(XMMRegister dst, XMMRegister nds, XMMRegister src);
1986 
1987   void shlxl(Register dst, Register src1, Register src2);
1988   void shlxq(Register dst, Register src1, Register src2);
1989 
1990   //====================VECTOR ARITHMETIC=====================================
1991 
1992   // Add Packed Floating-Point Values
1993   void addpd(XMMRegister dst, XMMRegister src);
1994   void addpd(XMMRegister dst, Address src);
1995   void addps(XMMRegister dst, XMMRegister src);
1996   void vaddpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1997   void vaddps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
1998   void vaddpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
1999   void vaddps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2000 
2001   // Subtract Packed Floating-Point Values
2002   void subpd(XMMRegister dst, XMMRegister src);
2003   void subps(XMMRegister dst, XMMRegister src);
2004   void vsubpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2005   void vsubps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2006   void vsubpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2007   void vsubps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2008 
2009   // Multiply Packed Floating-Point Values
2010   void mulpd(XMMRegister dst, XMMRegister src);
2011   void mulpd(XMMRegister dst, Address src);
2012   void mulps(XMMRegister dst, XMMRegister src);
2013   void vmulpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2014   void vmulps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2015   void vmulpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2016   void vmulps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2017 
2018   void vfmadd231pd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2019   void vfmadd231ps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2020   void vfmadd231pd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2021   void vfmadd231ps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2022 
2023   // Divide Packed Floating-Point Values
2024   void divpd(XMMRegister dst, XMMRegister src);
2025   void divps(XMMRegister dst, XMMRegister src);
2026   void vdivpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2027   void vdivps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2028   void vdivpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2029   void vdivps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2030 
2031   // Sqrt Packed Floating-Point Values
2032   void vsqrtpd(XMMRegister dst, XMMRegister src, int vector_len);
2033   void vsqrtpd(XMMRegister dst, Address src, int vector_len);
2034   void vsqrtps(XMMRegister dst, XMMRegister src, int vector_len);
2035   void vsqrtps(XMMRegister dst, Address src, int vector_len);
2036 
2037   // Round Packed Double precision value.
2038   void vroundpd(XMMRegister dst, XMMRegister src, int32_t rmode, int vector_len);
2039   void vroundpd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2040   void vrndscalepd(XMMRegister dst,  XMMRegister src,  int32_t rmode, int vector_len);
2041   void vrndscalepd(XMMRegister dst, Address src, int32_t rmode, int vector_len);
2042 
2043   // Bitwise Logical AND of Packed Floating-Point Values
2044   void andpd(XMMRegister dst, XMMRegister src);
2045   void andps(XMMRegister dst, XMMRegister src);
2046   void vandpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2047   void vandps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2048   void vandpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2049   void vandps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2050 
2051   void unpckhpd(XMMRegister dst, XMMRegister src);
2052   void unpcklpd(XMMRegister dst, XMMRegister src);
2053 
2054   // Bitwise Logical XOR of Packed Floating-Point Values
2055   void xorpd(XMMRegister dst, XMMRegister src);
2056   void xorps(XMMRegister dst, XMMRegister src);
2057   void vxorpd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2058   void vxorps(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2059   void vxorpd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2060   void vxorps(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2061 
2062   // Add horizontal packed integers
2063   void vphaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2064   void vphaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2065   void phaddw(XMMRegister dst, XMMRegister src);
2066   void phaddd(XMMRegister dst, XMMRegister src);
2067 
2068   // Add packed integers
2069   void paddb(XMMRegister dst, XMMRegister src);
2070   void paddw(XMMRegister dst, XMMRegister src);
2071   void paddd(XMMRegister dst, XMMRegister src);
2072   void paddd(XMMRegister dst, Address src);
2073   void paddq(XMMRegister dst, XMMRegister src);
2074   void vpaddb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2075   void vpaddw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2076   void vpaddd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2077   void vpaddq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2078   void vpaddb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2079   void vpaddw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2080   void vpaddd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2081   void vpaddq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2082 
2083   // Sub packed integers
2084   void psubb(XMMRegister dst, XMMRegister src);
2085   void psubw(XMMRegister dst, XMMRegister src);
2086   void psubd(XMMRegister dst, XMMRegister src);
2087   void psubq(XMMRegister dst, XMMRegister src);
2088   void vpsubb(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2089   void vpsubw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2090   void vpsubd(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2091   void vpsubq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2092   void vpsubb(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2093   void vpsubw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2094   void vpsubd(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2095   void vpsubq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2096 
2097   // Multiply packed integers (only shorts and ints)
2098   void pmullw(XMMRegister dst, XMMRegister src);
2099   void pmulld(XMMRegister dst, XMMRegister src);
2100   void vpmullw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2101   void vpmulld(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2102   void vpmullq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2103   void vpmullw(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2104   void vpmulld(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2105   void vpmullq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2106 
2107   // Shift left packed integers
2108   void psllw(XMMRegister dst, int shift);
2109   void pslld(XMMRegister dst, int shift);
2110   void psllq(XMMRegister dst, int shift);
2111   void psllw(XMMRegister dst, XMMRegister shift);
2112   void pslld(XMMRegister dst, XMMRegister shift);
2113   void psllq(XMMRegister dst, XMMRegister shift);
2114   void vpsllw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2115   void vpslld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2116   void vpsllq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2117   void vpsllw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2118   void vpslld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2119   void vpsllq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2120   void vpslldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2121 
2122   // Logical shift right packed integers
2123   void psrlw(XMMRegister dst, int shift);
2124   void psrld(XMMRegister dst, int shift);
2125   void psrlq(XMMRegister dst, int shift);
2126   void psrlw(XMMRegister dst, XMMRegister shift);
2127   void psrld(XMMRegister dst, XMMRegister shift);
2128   void psrlq(XMMRegister dst, XMMRegister shift);
2129   void vpsrlw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2130   void vpsrld(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2131   void vpsrlq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2132   void vpsrlw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2133   void vpsrld(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2134   void vpsrlq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2135   void vpsrldq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2136   void evpsrlvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2137   void evpsllvw(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2138 
2139   // Arithmetic shift right packed integers (only shorts and ints, no instructions for longs)
2140   void psraw(XMMRegister dst, int shift);
2141   void psrad(XMMRegister dst, int shift);
2142   void psraw(XMMRegister dst, XMMRegister shift);
2143   void psrad(XMMRegister dst, XMMRegister shift);
2144   void vpsraw(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2145   void vpsrad(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2146   void vpsraw(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2147   void vpsrad(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2148   void evpsraq(XMMRegister dst, XMMRegister src, int shift, int vector_len);
2149   void evpsraq(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2150 
2151   void vpshldvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2152   void vpshrdvd(XMMRegister dst, XMMRegister src, XMMRegister shift, int vector_len);
2153 
2154   // And packed integers
2155   void pand(XMMRegister dst, XMMRegister src);
2156   void vpand(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2157   void vpand(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2158   void vpandq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2159 
2160   // Andn packed integers
2161   void pandn(XMMRegister dst, XMMRegister src);
2162   void vpandn(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2163 
2164   // Or packed integers
2165   void por(XMMRegister dst, XMMRegister src);
2166   void vpor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2167   void vpor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2168   void vporq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2169 
2170   // Xor packed integers
2171   void pxor(XMMRegister dst, XMMRegister src);
2172   void vpxor(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2173   void vpxor(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2174   void evpxorq(XMMRegister dst, XMMRegister nds, XMMRegister src, int vector_len);
2175   void evpxorq(XMMRegister dst, XMMRegister nds, Address src, int vector_len);
2176 
2177 
2178   // vinserti forms
2179   void vinserti128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2180   void vinserti128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2181   void vinserti32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2182   void vinserti32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2183   void vinserti64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2184 
2185   // vinsertf forms
2186   void vinsertf128(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2187   void vinsertf128(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2188   void vinsertf32x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2189   void vinsertf32x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2190   void vinsertf64x4(XMMRegister dst, XMMRegister nds, XMMRegister src, uint8_t imm8);
2191   void vinsertf64x4(XMMRegister dst, XMMRegister nds, Address src, uint8_t imm8);
2192 
2193   // vextracti forms
2194   void vextracti128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2195   void vextracti128(Address dst, XMMRegister src, uint8_t imm8);
2196   void vextracti32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2197   void vextracti32x4(Address dst, XMMRegister src, uint8_t imm8);
2198   void vextracti64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2199   void vextracti64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2200   void vextracti64x4(Address dst, XMMRegister src, uint8_t imm8);
2201 
2202   // vextractf forms
2203   void vextractf128(XMMRegister dst, XMMRegister src, uint8_t imm8);
2204   void vextractf128(Address dst, XMMRegister src, uint8_t imm8);
2205   void vextractf32x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2206   void vextractf32x4(Address dst, XMMRegister src, uint8_t imm8);
2207   void vextractf64x2(XMMRegister dst, XMMRegister src, uint8_t imm8);
2208   void vextractf64x4(XMMRegister dst, XMMRegister src, uint8_t imm8);
2209   void vextractf64x4(Address dst, XMMRegister src, uint8_t imm8);
2210 
2211   // xmm/mem sourced byte/word/dword/qword replicate
2212   void vpbroadcastb(XMMRegister dst, XMMRegister src, int vector_len);
2213   void vpbroadcastb(XMMRegister dst, Address src, int vector_len);
2214   void vpbroadcastw(XMMRegister dst, XMMRegister src, int vector_len);
2215   void vpbroadcastw(XMMRegister dst, Address src, int vector_len);
2216   void vpbroadcastd(XMMRegister dst, XMMRegister src, int vector_len);
2217   void vpbroadcastd(XMMRegister dst, Address src, int vector_len);
2218   void vpbroadcastq(XMMRegister dst, XMMRegister src, int vector_len);
2219   void vpbroadcastq(XMMRegister dst, Address src, int vector_len);
2220 
2221   void evbroadcasti64x2(XMMRegister dst, XMMRegister src, int vector_len);
2222   void evbroadcasti64x2(XMMRegister dst, Address src, int vector_len);
2223 
2224   // scalar single/double precision replicate
2225   void vbroadcastss(XMMRegister dst, XMMRegister src, int vector_len);
2226   void vbroadcastss(XMMRegister dst, Address src, int vector_len);
2227   void vbroadcastsd(XMMRegister dst, XMMRegister src, int vector_len);
2228   void vbroadcastsd(XMMRegister dst, Address src, int vector_len);
2229 
2230   // gpr sourced byte/word/dword/qword replicate
2231   void evpbroadcastb(XMMRegister dst, Register src, int vector_len);
2232   void evpbroadcastw(XMMRegister dst, Register src, int vector_len);
2233   void evpbroadcastd(XMMRegister dst, Register src, int vector_len);
2234   void evpbroadcastq(XMMRegister dst, Register src, int vector_len);
2235 
2236   void evpgatherdd(XMMRegister dst, KRegister k1, Address src, int vector_len);
2237 
2238   // Carry-Less Multiplication Quadword
2239   void pclmulqdq(XMMRegister dst, XMMRegister src, int mask);
2240   void vpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask);
2241   void evpclmulqdq(XMMRegister dst, XMMRegister nds, XMMRegister src, int mask, int vector_len);
2242   // AVX instruction which is used to clear upper 128 bits of YMM registers and
2243   // to avoid transaction penalty between AVX and SSE states. There is no
2244   // penalty if legacy SSE instructions are encoded using VEX prefix because
2245   // they always clear upper 128 bits. It should be used before calling
2246   // runtime code and native libraries.
2247   void vzeroupper();
2248 
2249   // AVX support for vectorized conditional move (float/double). The following two instructions used only coupled.
2250   void cmppd(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2251   void blendvpd(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2252   void cmpps(XMMRegister dst, XMMRegister nds, XMMRegister src, int cop, int vector_len);
2253   void blendvps(XMMRegister dst, XMMRegister nds, XMMRegister src1, XMMRegister src2, int vector_len);
2254   void vpblendd(XMMRegister dst, XMMRegister nds, XMMRegister src, int imm8, int vector_len);
2255 
2256  protected:
2257   // Next instructions require address alignment 16 bytes SSE mode.
2258   // They should be called only from corresponding MacroAssembler instructions.
2259   void andpd(XMMRegister dst, Address src);
2260   void andps(XMMRegister dst, Address src);
2261   void xorpd(XMMRegister dst, Address src);
2262   void xorps(XMMRegister dst, Address src);
2263 
2264 };
2265 
2266 // The Intel x86/Amd64 Assembler attributes: All fields enclosed here are to guide encoding level decisions.
2267 // Specific set functions are for specialized use, else defaults or whatever was supplied to object construction
2268 // are applied.
2269 class InstructionAttr {
2270 public:
2271   InstructionAttr(
2272     int vector_len,     // The length of vector to be applied in encoding - for both AVX and EVEX
2273     bool rex_vex_w,     // Width of data: if 32-bits or less, false, else if 64-bit or specially defined, true
2274     bool legacy_mode,   // Details if either this instruction is conditionally encoded to AVX or earlier if true else possibly EVEX
2275     bool no_reg_mask,   // when true, k0 is used when EVEX encoding is chosen, else embedded_opmask_register_specifier is used
2276     bool uses_vl)       // This instruction may have legacy constraints based on vector length for EVEX
2277     :
2278       _avx_vector_len(vector_len),
2279       _rex_vex_w(rex_vex_w),
2280       _rex_vex_w_reverted(false),
2281       _legacy_mode(legacy_mode),
2282       _no_reg_mask(no_reg_mask),
2283       _uses_vl(uses_vl),
2284       _tuple_type(Assembler::EVEX_ETUP),
2285       _input_size_in_bits(Assembler::EVEX_NObit),
2286       _is_evex_instruction(false),
2287       _evex_encoding(0),
2288       _is_clear_context(true),
2289       _is_extended_context(false),
2290       _embedded_opmask_register_specifier(0), // hard code k0
2291       _current_assembler(NULL) {
2292     if (UseAVX &lt; 3) _legacy_mode = true;
2293   }
2294 
2295   ~InstructionAttr() {
2296     if (_current_assembler != NULL) {
2297       _current_assembler-&gt;clear_attributes();
2298     }
2299     _current_assembler = NULL;
2300   }
2301 
2302 private:
2303   int  _avx_vector_len;
2304   bool _rex_vex_w;
2305   bool _rex_vex_w_reverted;
2306   bool _legacy_mode;
2307   bool _no_reg_mask;
2308   bool _uses_vl;
2309   int  _tuple_type;
2310   int  _input_size_in_bits;
2311   bool _is_evex_instruction;
2312   int  _evex_encoding;
2313   bool _is_clear_context;
2314   bool _is_extended_context;
2315   int _embedded_opmask_register_specifier;
2316 
2317   Assembler *_current_assembler;
2318 
2319 public:
2320   // query functions for field accessors
2321   int  get_vector_len(void) const { return _avx_vector_len; }
2322   bool is_rex_vex_w(void) const { return _rex_vex_w; }
2323   bool is_rex_vex_w_reverted(void) { return _rex_vex_w_reverted; }
2324   bool is_legacy_mode(void) const { return _legacy_mode; }
2325   bool is_no_reg_mask(void) const { return _no_reg_mask; }
2326   bool uses_vl(void) const { return _uses_vl; }
2327   int  get_tuple_type(void) const { return _tuple_type; }
2328   int  get_input_size(void) const { return _input_size_in_bits; }
2329   int  is_evex_instruction(void) const { return _is_evex_instruction; }
2330   int  get_evex_encoding(void) const { return _evex_encoding; }
2331   bool is_clear_context(void) const { return _is_clear_context; }
2332   bool is_extended_context(void) const { return _is_extended_context; }
2333   int get_embedded_opmask_register_specifier(void) const { return _embedded_opmask_register_specifier; }
2334 
2335   // Set the vector len manually
2336   void set_vector_len(int vector_len) { _avx_vector_len = vector_len; }
2337 
2338   // Set revert rex_vex_w for avx encoding
2339   void set_rex_vex_w_reverted(void) { _rex_vex_w_reverted = true; }
2340 
2341   // Set rex_vex_w based on state
2342   void set_rex_vex_w(bool state) { _rex_vex_w = state; }
2343 
2344   // Set the instruction to be encoded in AVX mode
2345   void set_is_legacy_mode(void) { _legacy_mode = true; }
2346 
2347   // Set the current instuction to be encoded as an EVEX instuction
2348   void set_is_evex_instruction(void) { _is_evex_instruction = true; }
2349 
2350   // Internal encoding data used in compressed immediate offset programming
2351   void set_evex_encoding(int value) { _evex_encoding = value; }
2352 
2353   // Set the Evex.Z field to be used to clear all non directed XMM/YMM/ZMM components
2354   void reset_is_clear_context(void) { _is_clear_context = false; }
2355 
2356   // Map back to current asembler so that we can manage object level assocation
2357   void set_current_assembler(Assembler *current_assembler) { _current_assembler = current_assembler; }
2358 
2359   // Address modifiers used for compressed displacement calculation
2360   void set_address_attributes(int tuple_type, int input_size_in_bits) {
2361     if (VM_Version::supports_evex()) {
2362       _tuple_type = tuple_type;
2363       _input_size_in_bits = input_size_in_bits;
2364     }
2365   }
2366 
2367   // Set embedded opmask register specifier.
2368   void set_embedded_opmask_register_specifier(KRegister mask) {
2369     _embedded_opmask_register_specifier = (*mask).encoding() &amp; 0x7;
2370   }
2371 
2372 };
2373 
2374 #endif // CPU_X86_ASSEMBLER_X86_HPP
    </pre>
  </body>
</html>