

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Feb 20 13:44:33 2025

Microchip MPLAB XC8 C Compiler v2.50 (Pro license) build 20240725155939 Og9s 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	plic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12                           	psect	pa_nodes0,global,class=CODE,space=0,delta=1
    13   000000                     
    14                           ; Generated 17/10/2023 GMT
    15                           ; 
    16                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F62                     SPPDATA         equ	3938	;# 
    90   000F63                     SPPCFG          equ	3939	;# 
    91   000F64                     SPPEPS          equ	3940	;# 
    92   000F65                     SPPCON          equ	3941	;# 
    93   000F66                     UFRM            equ	3942	;# 
    94   000F66                     UFRML           equ	3942	;# 
    95   000F67                     UFRMH           equ	3943	;# 
    96   000F68                     UIR             equ	3944	;# 
    97   000F69                     UIE             equ	3945	;# 
    98   000F6A                     UEIR            equ	3946	;# 
    99   000F6B                     UEIE            equ	3947	;# 
   100   000F6C                     USTAT           equ	3948	;# 
   101   000F6D                     UCON            equ	3949	;# 
   102   000F6E                     UADDR           equ	3950	;# 
   103   000F6F                     UCFG            equ	3951	;# 
   104   000F70                     UEP0            equ	3952	;# 
   105   000F71                     UEP1            equ	3953	;# 
   106   000F72                     UEP2            equ	3954	;# 
   107   000F73                     UEP3            equ	3955	;# 
   108   000F74                     UEP4            equ	3956	;# 
   109   000F75                     UEP5            equ	3957	;# 
   110   000F76                     UEP6            equ	3958	;# 
   111   000F77                     UEP7            equ	3959	;# 
   112   000F78                     UEP8            equ	3960	;# 
   113   000F79                     UEP9            equ	3961	;# 
   114   000F7A                     UEP10           equ	3962	;# 
   115   000F7B                     UEP11           equ	3963	;# 
   116   000F7C                     UEP12           equ	3964	;# 
   117   000F7D                     UEP13           equ	3965	;# 
   118   000F7E                     UEP14           equ	3966	;# 
   119   000F7F                     UEP15           equ	3967	;# 
   120   000F80                     PORTA           equ	3968	;# 
   121   000F81                     PORTB           equ	3969	;# 
   122   000F82                     PORTC           equ	3970	;# 
   123   000F83                     PORTD           equ	3971	;# 
   124   000F84                     PORTE           equ	3972	;# 
   125   000F89                     LATA            equ	3977	;# 
   126   000F8A                     LATB            equ	3978	;# 
   127   000F8B                     LATC            equ	3979	;# 
   128   000F8C                     LATD            equ	3980	;# 
   129   000F8D                     LATE            equ	3981	;# 
   130   000F92                     TRISA           equ	3986	;# 
   131   000F92                     DDRA            equ	3986	;# 
   132   000F93                     TRISB           equ	3987	;# 
   133   000F93                     DDRB            equ	3987	;# 
   134   000F94                     TRISC           equ	3988	;# 
   135   000F94                     DDRC            equ	3988	;# 
   136   000F95                     TRISD           equ	3989	;# 
   137   000F95                     DDRD            equ	3989	;# 
   138   000F96                     TRISE           equ	3990	;# 
   139   000F96                     DDRE            equ	3990	;# 
   140   000F9B                     OSCTUNE         equ	3995	;# 
   141   000F9D                     PIE1            equ	3997	;# 
   142   000F9E                     PIR1            equ	3998	;# 
   143   000F9F                     IPR1            equ	3999	;# 
   144   000FA0                     PIE2            equ	4000	;# 
   145   000FA1                     PIR2            equ	4001	;# 
   146   000FA2                     IPR2            equ	4002	;# 
   147   000FA6                     EECON1          equ	4006	;# 
   148   000FA7                     EECON2          equ	4007	;# 
   149   000FA8                     EEDATA          equ	4008	;# 
   150   000FA9                     EEADR           equ	4009	;# 
   151   000FAB                     RCSTA           equ	4011	;# 
   152   000FAB                     RCSTA1          equ	4011	;# 
   153   000FAC                     TXSTA           equ	4012	;# 
   154   000FAC                     TXSTA1          equ	4012	;# 
   155   000FAD                     TXREG           equ	4013	;# 
   156   000FAD                     TXREG1          equ	4013	;# 
   157   000FAE                     RCREG           equ	4014	;# 
   158   000FAE                     RCREG1          equ	4014	;# 
   159   000FAF                     SPBRG           equ	4015	;# 
   160   000FAF                     SPBRG1          equ	4015	;# 
   161   000FB0                     SPBRGH          equ	4016	;# 
   162   000FB1                     T3CON           equ	4017	;# 
   163   000FB2                     TMR3            equ	4018	;# 
   164   000FB2                     TMR3L           equ	4018	;# 
   165   000FB3                     TMR3H           equ	4019	;# 
   166   000FB4                     CMCON           equ	4020	;# 
   167   000FB5                     CVRCON          equ	4021	;# 
   168   000FB6                     ECCP1AS         equ	4022	;# 
   169   000FB6                     CCP1AS          equ	4022	;# 
   170   000FB7                     ECCP1DEL        equ	4023	;# 
   171   000FB7                     CCP1DEL         equ	4023	;# 
   172   000FB8                     BAUDCON         equ	4024	;# 
   173   000FB8                     BAUDCTL         equ	4024	;# 
   174   000FBA                     CCP2CON         equ	4026	;# 
   175   000FBB                     CCPR2           equ	4027	;# 
   176   000FBB                     CCPR2L          equ	4027	;# 
   177   000FBC                     CCPR2H          equ	4028	;# 
   178   000FBD                     CCP1CON         equ	4029	;# 
   179   000FBD                     ECCP1CON        equ	4029	;# 
   180   000FBE                     CCPR1           equ	4030	;# 
   181   000FBE                     CCPR1L          equ	4030	;# 
   182   000FBF                     CCPR1H          equ	4031	;# 
   183   000FC0                     ADCON2          equ	4032	;# 
   184   000FC1                     ADCON1          equ	4033	;# 
   185   000FC2                     ADCON0          equ	4034	;# 
   186   000FC3                     ADRES           equ	4035	;# 
   187   000FC3                     ADRESL          equ	4035	;# 
   188   000FC4                     ADRESH          equ	4036	;# 
   189   000FC5                     SSPCON2         equ	4037	;# 
   190   000FC6                     SSPCON1         equ	4038	;# 
   191   000FC7                     SSPSTAT         equ	4039	;# 
   192   000FC8                     SSPADD          equ	4040	;# 
   193   000FC9                     SSPBUF          equ	4041	;# 
   194   000FCA                     T2CON           equ	4042	;# 
   195   000FCB                     PR2             equ	4043	;# 
   196   000FCB                     MEMCON          equ	4043	;# 
   197   000FCC                     TMR2            equ	4044	;# 
   198   000FCD                     T1CON           equ	4045	;# 
   199   000FCE                     TMR1            equ	4046	;# 
   200   000FCE                     TMR1L           equ	4046	;# 
   201   000FCF                     TMR1H           equ	4047	;# 
   202   000FD0                     RCON            equ	4048	;# 
   203   000FD1                     WDTCON          equ	4049	;# 
   204   000FD2                     HLVDCON         equ	4050	;# 
   205   000FD2                     LVDCON          equ	4050	;# 
   206   000FD3                     OSCCON          equ	4051	;# 
   207   000FD5                     T0CON           equ	4053	;# 
   208   000FD6                     TMR0            equ	4054	;# 
   209   000FD6                     TMR0L           equ	4054	;# 
   210   000FD7                     TMR0H           equ	4055	;# 
   211   000FD8                     STATUS          equ	4056	;# 
   212   000FD9                     FSR2            equ	4057	;# 
   213   000FD9                     FSR2L           equ	4057	;# 
   214   000FDA                     FSR2H           equ	4058	;# 
   215   000FDB                     PLUSW2          equ	4059	;# 
   216   000FDC                     PREINC2         equ	4060	;# 
   217   000FDD                     POSTDEC2        equ	4061	;# 
   218   000FDE                     POSTINC2        equ	4062	;# 
   219   000FDF                     INDF2           equ	4063	;# 
   220   000FE0                     BSR             equ	4064	;# 
   221   000FE1                     FSR1            equ	4065	;# 
   222   000FE1                     FSR1L           equ	4065	;# 
   223   000FE2                     FSR1H           equ	4066	;# 
   224   000FE3                     PLUSW1          equ	4067	;# 
   225   000FE4                     PREINC1         equ	4068	;# 
   226   000FE5                     POSTDEC1        equ	4069	;# 
   227   000FE6                     POSTINC1        equ	4070	;# 
   228   000FE7                     INDF1           equ	4071	;# 
   229   000FE8                     WREG            equ	4072	;# 
   230   000FE9                     FSR0            equ	4073	;# 
   231   000FE9                     FSR0L           equ	4073	;# 
   232   000FEA                     FSR0H           equ	4074	;# 
   233   000FEB                     PLUSW0          equ	4075	;# 
   234   000FEC                     PREINC0         equ	4076	;# 
   235   000FED                     POSTDEC0        equ	4077	;# 
   236   000FEE                     POSTINC0        equ	4078	;# 
   237   000FEF                     INDF0           equ	4079	;# 
   238   000FF0                     INTCON3         equ	4080	;# 
   239   000FF1                     INTCON2         equ	4081	;# 
   240   000FF2                     INTCON          equ	4082	;# 
   241   000FF3                     PROD            equ	4083	;# 
   242   000FF3                     PRODL           equ	4083	;# 
   243   000FF4                     PRODH           equ	4084	;# 
   244   000FF5                     TABLAT          equ	4085	;# 
   245   000FF6                     TBLPTR          equ	4086	;# 
   246   000FF6                     TBLPTRL         equ	4086	;# 
   247   000FF7                     TBLPTRH         equ	4087	;# 
   248   000FF8                     TBLPTRU         equ	4088	;# 
   249   000FF9                     PCLAT           equ	4089	;# 
   250   000FF9                     PC              equ	4089	;# 
   251   000FF9                     PCL             equ	4089	;# 
   252   000FFA                     PCLATH          equ	4090	;# 
   253   000FFB                     PCLATU          equ	4091	;# 
   254   000FFC                     STKPTR          equ	4092	;# 
   255   000FFD                     TOS             equ	4093	;# 
   256   000FFD                     TOSL            equ	4093	;# 
   257   000FFE                     TOSH            equ	4094	;# 
   258   000FFF                     TOSU            equ	4095	;# 
   259   000F8A                     _LATBbits       set	3978
   260   000F81                     _PORTB          set	3969
   261   000F8A                     _LATB           set	3978
   262   000F93                     _TRISB          set	3987
   263                           
   264                           ; #config settings
   265                           
   266                           	psect	cinit
   267   001008                     __pcinit:
   268                           	callstack 0
   269   001008                     start_initialization:
   270                           	callstack 0
   271   001008                     __initialization:
   272                           	callstack 0
   273   001008                     end_of_initialization:
   274                           	callstack 0
   275   001008                     __end_of__initialization:
   276                           	callstack 0
   277   001008  0100               	movlb	0
   278   00100A  EFE4  F03F         	goto	_main	;jump to C main() function
   279                           
   280                           	psect	cstackCOMRAM
   281   000001                     __pcstackCOMRAM:
   282                           	callstack 0
   283   000001                     ??_main:
   284                           
   285                           ; 1 bytes @ 0x0
   286   000001                     	ds	2
   287                           
   288 ;;
   289 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   290 ;;
   291 ;; *************** function _main *****************
   292 ;; Defined at:
   293 ;;		line 56 in file "main.c"
   294 ;; Parameters:    Size  Location     Type
   295 ;;		None
   296 ;; Auto vars:     Size  Location     Type
   297 ;;		None
   298 ;; Return value:  Size  Location     Type
   299 ;;                  1    wreg      void 
   300 ;; Registers used:
   301 ;;		wreg
   302 ;; Tracked objects:
   303 ;;		On entry : 0/0
   304 ;;		On exit  : 0/0
   305 ;;		Unchanged: 0/0
   306 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   307 ;;      Params:         0       0       0       0       0       0       0       0       0
   308 ;;      Locals:         0       0       0       0       0       0       0       0       0
   309 ;;      Temps:          2       0       0       0       0       0       0       0       0
   310 ;;      Totals:         2       0       0       0       0       0       0       0       0
   311 ;;Total ram usage:        2 bytes
   312 ;; This function calls:
   313 ;;		Nothing
   314 ;; This function is called by:
   315 ;;		Startup code after reset
   316 ;; This function uses a non-reentrant model
   317 ;;
   318                           
   319                           	psect	text0
   320   007FC8                     __ptext0:
   321                           	callstack 0
   322   007FC8                     _main:
   323                           	callstack 31
   324                           
   325                           ;main.c: 57: TRISB = 0;
   326                           
   327                           ;incstack = 0
   328   007FC8  6A93               	clrf	147,c	;volatile
   329                           
   330                           ;main.c: 58: LATB = 0;
   331   007FCA  6A8A               	clrf	138,c	;volatile
   332                           
   333                           ;main.c: 59: PORTB = 0;
   334   007FCC  6A81               	clrf	129,c	;volatile
   335   007FCE                     l15:
   336                           
   337                           ;main.c: 62: LATBbits.LB0 = 1;
   338   007FCE  808A               	bsf	138,0,c	;volatile
   339                           
   340                           ;main.c: 63: _delay((unsigned long)((2000)*(48000000/4000.0)));
   341   007FD0  0E7A               	movlw	122
   342   007FD2  6E02               	movwf	(??_main+1)^0,c
   343   007FD4  0EC1               	movlw	193
   344   007FD6  6E01               	movwf	??_main^0,c
   345   007FD8  0E82               	movlw	130
   346   007FDA                     u17:
   347   007FDA  2EE8               	decfsz	wreg,f,c
   348   007FDC  D7FE               	bra	u17
   349   007FDE  2E01               	decfsz	??_main^0,f,c
   350   007FE0  D7FC               	bra	u17
   351   007FE2  2E02               	decfsz	(??_main+1)^0,f,c
   352   007FE4  D7FA               	bra	u17
   353                           
   354                           ;main.c: 64: LATBbits.LB0 = 0;
   355   007FE6  908A               	bcf	138,0,c	;volatile
   356                           
   357                           ;main.c: 65: _delay((unsigned long)((2000)*(48000000/4000.0)));
   358   007FE8  0E7A               	movlw	122
   359   007FEA  6E02               	movwf	(??_main+1)^0,c
   360   007FEC  0EC1               	movlw	193
   361   007FEE  6E01               	movwf	??_main^0,c
   362   007FF0  0E82               	movlw	130
   363   007FF2                     u27:
   364   007FF2  2EE8               	decfsz	wreg,f,c
   365   007FF4  D7FE               	bra	u27
   366   007FF6  2E01               	decfsz	??_main^0,f,c
   367   007FF8  D7FC               	bra	u27
   368   007FFA  2E02               	decfsz	(??_main+1)^0,f,c
   369   007FFC  D7FA               	bra	u27
   370   007FFE  D7E7               	goto	l15
   371   008000                     __end_of_main:
   372                           	callstack 0
   373                           
   374                           	psect	smallconst
   375   001004                     __psmallconst:
   376                           	callstack 0
   377   001004  00                 	db	0
   378   001005  00                 	db	0	; dummy byte at the end
   379   000000                     __activetblptr  equ	0
   380                           
   381                           	psect	rparam
   382   000001                     ___rparam_used  equ	1
   383   000000                     ___param_bank   equ	0
   384   000000                     __Lparam        equ	__Lrparam
   385   000000                     __Hparam        equ	__Hrparam
   386                           
   387                           	psect	config
   388                           
   389                           ;Config register CONFIG1L @ 0x300000
   390                           ;	PLL Prescaler Selection bits
   391                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   392                           ;	System Clock Postscaler Selection bits
   393                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   394                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   395                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   396   300000                     	org	3145728
   397   300000  21                 	db	33
   398                           
   399                           ;Config register CONFIG1H @ 0x300001
   400                           ;	Oscillator Selection bits
   401                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   402                           ;	Fail-Safe Clock Monitor Enable bit
   403                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   404                           ;	Internal/External Oscillator Switchover bit
   405                           ;	IESO = OFF, Oscillator Switchover mode disabled
   406   300001                     	org	3145729
   407   300001  0E                 	db	14
   408                           
   409                           ;Config register CONFIG2L @ 0x300002
   410                           ;	Power-up Timer Enable bit
   411                           ;	PWRT = OFF, PWRT disabled
   412                           ;	Brown-out Reset Enable bits
   413                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   414                           ;	Brown-out Reset Voltage bits
   415                           ;	BORV = 3, Minimum setting 2.05V
   416                           ;	USB Voltage Regulator Enable bit
   417                           ;	VREGEN = ON, USB voltage regulator enabled
   418   300002                     	org	3145730
   419   300002  3F                 	db	63
   420                           
   421                           ;Config register CONFIG2H @ 0x300003
   422                           ;	Watchdog Timer Enable bit
   423                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   424                           ;	Watchdog Timer Postscale Select bits
   425                           ;	WDTPS = 32768, 1:32768
   426   300003                     	org	3145731
   427   300003  1E                 	db	30
   428                           
   429                           ; Padding undefined space
   430   300004                     	org	3145732
   431   300004  FF                 	db	255
   432                           
   433                           ;Config register CONFIG3H @ 0x300005
   434                           ;	CCP2 MUX bit
   435                           ;	CCP2MX = 0x1, unprogrammed default
   436                           ;	PORTB A/D Enable bit
   437                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   438                           ;	Low-Power Timer 1 Oscillator Enable bit
   439                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   440                           ;	MCLR Pin Enable bit
   441                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   442   300005                     	org	3145733
   443   300005  81                 	db	129
   444                           
   445                           ;Config register CONFIG4L @ 0x300006
   446                           ;	Stack Full/Underflow Reset Enable bit
   447                           ;	STVREN = ON, Stack full/underflow will cause Reset
   448                           ;	Single-Supply ICSP Enable bit
   449                           ;	LVP = OFF, Single-Supply ICSP disabled
   450                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   451                           ;	ICPRT = 0x0, unprogrammed default
   452                           ;	Extended Instruction Set Enable bit
   453                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   454                           ;	Background Debugger Enable bit
   455                           ;	DEBUG = 0x1, unprogrammed default
   456   300006                     	org	3145734
   457   300006  81                 	db	129
   458                           
   459                           ; Padding undefined space
   460   300007                     	org	3145735
   461   300007  FF                 	db	255
   462                           
   463                           ;Config register CONFIG5L @ 0x300008
   464                           ;	Code Protection bit
   465                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   466                           ;	Code Protection bit
   467                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   468                           ;	Code Protection bit
   469                           ;	CP2 = 0x1, unprogrammed default
   470                           ;	Code Protection bit
   471                           ;	CP3 = 0x1, unprogrammed default
   472   300008                     	org	3145736
   473   300008  0F                 	db	15
   474                           
   475                           ;Config register CONFIG5H @ 0x300009
   476                           ;	Boot Block Code Protection bit
   477                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   478                           ;	Data EEPROM Code Protection bit
   479                           ;	CPD = 0x1, unprogrammed default
   480   300009                     	org	3145737
   481   300009  C0                 	db	192
   482                           
   483                           ;Config register CONFIG6L @ 0x30000A
   484                           ;	Write Protection bit
   485                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   486                           ;	Write Protection bit
   487                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   488                           ;	Write Protection bit
   489                           ;	WRT2 = 0x1, unprogrammed default
   490                           ;	Write Protection bit
   491                           ;	WRT3 = 0x1, unprogrammed default
   492   30000A                     	org	3145738
   493   30000A  0F                 	db	15
   494                           
   495                           ;Config register CONFIG6H @ 0x30000B
   496                           ;	Configuration Register Write Protection bit
   497                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   498                           ;	Boot Block Write Protection bit
   499                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   500                           ;	Data EEPROM Write Protection bit
   501                           ;	WRTD = 0x1, unprogrammed default
   502   30000B                     	org	3145739
   503   30000B  E0                 	db	224
   504                           
   505                           ;Config register CONFIG7L @ 0x30000C
   506                           ;	Table Read Protection bit
   507                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   508                           ;	Table Read Protection bit
   509                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   510                           ;	Table Read Protection bit
   511                           ;	EBTR2 = 0x1, unprogrammed default
   512                           ;	Table Read Protection bit
   513                           ;	EBTR3 = 0x1, unprogrammed default
   514   30000C                     	org	3145740
   515   30000C  0F                 	db	15
   516                           
   517                           ;Config register CONFIG7H @ 0x30000D
   518                           ;	Boot Block Table Read Protection bit
   519                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   520   30000D                     	org	3145741
   521   30000D  40                 	db	64
   522                           tosu	equ	0xFFF
   523                           tosh	equ	0xFFE
   524                           tosl	equ	0xFFD
   525                           stkptr	equ	0xFFC
   526                           pclatu	equ	0xFFB
   527                           pclath	equ	0xFFA
   528                           pcl	equ	0xFF9
   529                           tblptru	equ	0xFF8
   530                           tblptrh	equ	0xFF7
   531                           tblptrl	equ	0xFF6
   532                           tablat	equ	0xFF5
   533                           prodh	equ	0xFF4
   534                           prodl	equ	0xFF3
   535                           indf0	equ	0xFEF
   536                           postinc0	equ	0xFEE
   537                           postdec0	equ	0xFED
   538                           preinc0	equ	0xFEC
   539                           plusw0	equ	0xFEB
   540                           fsr0h	equ	0xFEA
   541                           fsr0l	equ	0xFE9
   542                           wreg	equ	0xFE8
   543                           indf1	equ	0xFE7
   544                           postinc1	equ	0xFE6
   545                           postdec1	equ	0xFE5
   546                           preinc1	equ	0xFE4
   547                           plusw1	equ	0xFE3
   548                           fsr1h	equ	0xFE2
   549                           fsr1l	equ	0xFE1
   550                           bsr	equ	0xFE0
   551                           indf2	equ	0xFDF
   552                           postinc2	equ	0xFDE
   553                           postdec2	equ	0xFDD
   554                           preinc2	equ	0xFDC
   555                           plusw2	equ	0xFDB
   556                           fsr2h	equ	0xFDA
   557                           fsr2l	equ	0xFD9
   558                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         126      0       0      0.0%
BITBIGSFRl          33      0       0      0.0%
COMRAM              95      2       2      2.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Feb 20 13:44:33 2025

                     l15 7FCE                       u17 7FDA                       u27 7FF2  
                    wreg 0FE8                     _LATB 0F8A                     _main 7FC8  
                   start 1000             ___param_bank 0000                    ?_main 0001  
                  _PORTB 0F81                    _TRISB 0F93          __initialization 1008  
           __end_of_main 8000                   ??_main 0001            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 1008            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 1004  
                __pcinit 1008                  __ramtop 0800                  __ptext0 7FC8  
   end_of_initialization 1008      start_initialization 1008              __smallconst 1004  
               _LATBbits 0F8A                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
