Source Block: hdl/library/axi_dmac/src_axi_mm.v@97:107@HdlIdDef

`include "inc_id.vh"

reg [ID_WIDTH-1:0] id = 'h00;

wire address_enabled;
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;


Diff Content:
- 102 wire address_enabled;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/src_axi_mm.v@99:109

reg [ID_WIDTH-1:0] id = 'h00;

wire address_enabled;
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;
assign response_id = id;

Clone Blocks 2:
hdl/library/axi_dmac/src_axi_mm.v@95:105
  input  [ 1:0]                    m_axi_rresp
);

`include "inc_id.vh"

reg [ID_WIDTH-1:0] id = 'h00;

wire address_enabled;
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;

Clone Blocks 3:
hdl/library/axi_dmac/src_axi_mm.v@100:110
reg [ID_WIDTH-1:0] id = 'h00;

wire address_enabled;
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;
assign response_id = id;


Clone Blocks 4:
hdl/library/axi_dmac/src_axi_mm.v@98:108
`include "inc_id.vh"

reg [ID_WIDTH-1:0] id = 'h00;

wire address_enabled;
wire req_ready_ag;
wire req_valid_ag;
wire bl_ready_ag;
wire bl_valid_ag;

assign data_id = id;

