   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_SetPendingIRQ,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_SetPendingIRQ:
  25              	.LFB98:
  26              		.file 1 "App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h"
   1:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @version  V2.10
   5:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @date     19. July 2011
   6:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
   7:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @note
   8:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  10:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  11:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  15:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  16:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  22:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  23:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  24:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
  26:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  27:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  28:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  29:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
  30:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  31:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  34:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  35:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  37:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   It consists of:
  39:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  40:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M Core Register Definitions
  41:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M functions
  42:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M instructions
  43:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M SIMD instructions
  44:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  45:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   access to the Cortex-M Core
  47:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  48:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  49:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   
  52:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  55:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    
  58:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  61:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  62:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  63:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  64:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  65:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  66:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  67:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - CMSIS version number
  70:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core
  71:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core Revision Number
  72:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
  73:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  74:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  75:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  76:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  80:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  82:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  83:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  84:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  87:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  88:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  91:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  92:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  95:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  96:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  99:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 100:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 101:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 103:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 106:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 107:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 109:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 110:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 111:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 112:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 113:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 114:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 115:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 116:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 119:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 122:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 123:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 125:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 126:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 131:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 134:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 135:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 137:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 138:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 139:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 141:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 142:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 143:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 148:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 150:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 152:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 155:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 156:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 158:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 159:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 161:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 162:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 163:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 164:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 166:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 167:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 168:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 169:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 171:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 172:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 176:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 177:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 181:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 182:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 183:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 185:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 187:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 189:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 192:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 194:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 195:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 196:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 197:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 198:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 199:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 201:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register
 202:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 203:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 204:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 205:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 206:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 207:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 208:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** */
 209:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 210:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 214:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 215:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 216:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 218:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 219:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 220:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 221:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 222:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 225:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 229:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 237:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 238:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 239:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 241:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 242:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 243:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 244:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 245:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 250:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 251:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 252:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 254:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 255:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 256:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 257:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 258:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 262:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 266:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 276:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 277:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 278:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 280:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 281:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 282:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 283:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 284:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 291:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 292:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 294:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 295:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 299:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 300:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 301:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 303:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 304:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 305:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 307:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 309:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 311:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 313:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 315:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 317:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 319:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 320:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 324:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 326:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 327:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 331:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 332:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 333:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 335:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 336:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 337:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 357:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 359:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 360:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 361:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 364:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 367:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 370:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 373:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 376:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 380:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 383:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 386:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 389:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 392:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 395:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 398:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 401:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 404:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 407:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 411:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 415:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 418:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 421:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 424:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 427:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 430:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 433:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 434:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 437:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 440:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 443:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 447:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 450:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 453:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 456:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 459:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 462:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 466:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 469:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 472:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 475:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 478:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 481:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 484:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 487:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 490:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 493:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 496:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 499:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 502:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 505:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 509:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 512:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 515:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 519:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 522:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 525:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 529:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 532:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 535:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 538:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 541:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 543:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 544:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 548:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 549:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 550:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 552:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 553:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 554:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 555:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 558:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 559:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 563:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 567:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 570:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 573:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 576:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 579:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 581:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 582:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 586:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 587:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 588:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 590:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 591:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 592:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 597:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 598:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 602:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 605:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 608:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 611:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 612:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 615:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 616:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 619:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 623:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 626:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 629:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 631:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 632:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 636:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 637:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 638:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 640:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 641:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 642:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  union
 643:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 644:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 649:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 651:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 653:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 655:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 656:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 660:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 664:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 667:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 670:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 673:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 676:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 679:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 682:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 685:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 688:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 690:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 691:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 696:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 697:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 698:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 700:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 701:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 702:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
 714:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 715:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
 716:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 719:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 722:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 725:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
 726:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 729:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 732:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 735:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
 736:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 739:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
 740:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 743:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 746:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 749:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 753:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 756:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 759:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 762:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 764:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 765:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 766:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 771:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 772:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 773:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 775:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 776:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 777:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 778:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
 784:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 785:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
 786:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 789:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 792:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 795:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 798:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 801:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 804:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 807:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 810:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 813:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
 814:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 817:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 821:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 824:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 827:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 830:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
 831:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 834:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 837:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 840:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 843:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 846:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 849:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 852:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 855:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
 856:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 859:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 862:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 865:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 868:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 870:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 871:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 872:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 876:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 877:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 878:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 880:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 881:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 882:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
 887:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 888:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
 889:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 892:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 895:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 898:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 901:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 904:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 907:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 910:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 913:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 916:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 919:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 922:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 925:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
 926:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 929:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 932:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 936:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 939:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 942:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 945:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 948:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 951:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 954:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 957:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 960:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 963:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 966:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 969:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 972:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 974:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 975:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 977:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 978:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 979:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 987:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 994:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 998:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 999:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
1003:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1004:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} */
1005:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1006:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1007:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1008:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1009:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1010:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1011:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1013:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1014:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1015:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1016:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1017:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** */
1018:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1019:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1020:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1021:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
1025:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1026:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1027:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1028:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1029:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1032:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1033:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1035:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1037:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1039:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1040:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1042:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1049:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1050:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1051:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1052:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1053:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1056:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field
1057:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1058:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1060:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1062:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1063:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1064:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1065:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1066:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1068:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1069:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1071:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1073:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1075:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1076:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1077:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1078:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1079:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1080:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1082:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1083:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1085:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1087:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1088:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1089:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1090:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1091:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Pending Interrupt
1092:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1093:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     for the specified interrupt.
1095:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1096:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not pending
1098:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is pending
1099:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1100:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1102:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1104:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1105:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1106:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Pending Interrupt
1107:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1108:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1110:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1111:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
1112:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1113:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
  27              		.loc 1 1114 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 FB71     		strb	r3, [r7, #7]
1115:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
  44              		.loc 1 1115 0
  45 000a 094B     		ldr	r3, .L2
  46 000c 97F90720 		ldrsb	r2, [r7, #7]
  47 0010 5209     		lsrs	r2, r2, #5
  48 0012 F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  49 0014 01F01F01 		and	r1, r1, #31
  50 0018 0120     		movs	r0, #1
  51 001a 00FA01F1 		lsl	r1, r0, r1
  52 001e 4032     		adds	r2, r2, #64
  53 0020 43F82210 		str	r1, [r3, r2, lsl #2]
1116:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
  54              		.loc 1 1116 0
  55 0024 0C37     		adds	r7, r7, #12
  56 0026 BD46     		mov	sp, r7
  57              		@ sp needed
  58 0028 5DF8047B 		ldr	r7, [sp], #4
  59 002c 7047     		bx	lr
  60              	.L3:
  61 002e 00BF     		.align	2
  62              	.L2:
  63 0030 00E100E0 		.word	-536813312
  64              		.cfi_endproc
  65              	.LFE98:
  67              		.comm	xSemaphoreDMASPI,4,4
  68              		.comm	xSmphrUSART,4,4
  69              		.comm	motorHeartBeatHandle,4,4
  70              		.comm	motorHBHandle,4,4
  71              		.comm	QSpd_handle,4,4
  72              		.comm	QTCP_handle,4,4
  73              		.comm	socket_0,4,4
  74              		.comm	bufferTX,2000,4
  75              		.comm	bufferRX,2000,4
  76              		.comm	bufferRXidx,4,4
  77              		.comm	bufferTXidx,4,4
  78              		.comm	dat_lengthRX,4,4
  79              		.comm	dat_lengthTX,4,4
  80              		.comm	set_macTaskHandle,4,4
  81              		.section	.rodata
  82              		.align	2
  83              	.LC0:
  84 0000 6D6F746F 		.ascii	"motor\000"
  84      7200
  85 0006 0000     		.align	2
  86              	.LC1:
  87 0008 6D6F746F 		.ascii	"motor  [options]\302\240[parameters]\302\240- Type "
  87      7220205B 
  87      6F707469 
  87      6F6E735D 
  87      C2A05B70 
  88 002f 6D6F746F 		.ascii	"motor help for more help\015\012\012\000\000"
  88      72206865 
  88      6C702066 
  88      6F72206D 
  88      6F726520 
  89              		.section	.rodata.xMotorCommand,"a",%progbits
  90              		.align	2
  93              	xMotorCommand:
  94 0000 00000000 		.word	.LC0
  95 0004 08000000 		.word	.LC1
  96 0008 00000000 		.word	prvMotorCommand
  97 000c FF       		.byte	-1
  98 000d 000000   		.space	3
  99              		.section	.rodata
 100              		.align	2
 101              	.LC2:
 102 004c 7461736B 		.ascii	"task\000"
 102      00
 103 0051 000000   		.align	2
 104              	.LC3:
 105 0054 7461736B 		.ascii	"task - return tasks list\015\012\012\000\000"
 105      202D2072 
 105      65747572 
 105      6E207461 
 105      736B7320 
 106              		.section	.rodata.xTaskStatsCommand,"a",%progbits
 107              		.align	2
 110              	xTaskStatsCommand:
 111 0000 4C000000 		.word	.LC2
 112 0004 54000000 		.word	.LC3
 113 0008 00000000 		.word	prvTaskStatsCommand
 114 000c FF       		.byte	-1
 115 000d 000000   		.space	3
 116              		.section	.rodata.table_crc_hi,"a",%progbits
 117              		.align	2
 120              	table_crc_hi:
 121 0000 00       		.byte	0
 122 0001 C1       		.byte	-63
 123 0002 81       		.byte	-127
 124 0003 40       		.byte	64
 125 0004 01       		.byte	1
 126 0005 C0       		.byte	-64
 127 0006 80       		.byte	-128
 128 0007 41       		.byte	65
 129 0008 01       		.byte	1
 130 0009 C0       		.byte	-64
 131 000a 80       		.byte	-128
 132 000b 41       		.byte	65
 133 000c 00       		.byte	0
 134 000d C1       		.byte	-63
 135 000e 81       		.byte	-127
 136 000f 40       		.byte	64
 137 0010 01       		.byte	1
 138 0011 C0       		.byte	-64
 139 0012 80       		.byte	-128
 140 0013 41       		.byte	65
 141 0014 00       		.byte	0
 142 0015 C1       		.byte	-63
 143 0016 81       		.byte	-127
 144 0017 40       		.byte	64
 145 0018 00       		.byte	0
 146 0019 C1       		.byte	-63
 147 001a 81       		.byte	-127
 148 001b 40       		.byte	64
 149 001c 01       		.byte	1
 150 001d C0       		.byte	-64
 151 001e 80       		.byte	-128
 152 001f 41       		.byte	65
 153 0020 01       		.byte	1
 154 0021 C0       		.byte	-64
 155 0022 80       		.byte	-128
 156 0023 41       		.byte	65
 157 0024 00       		.byte	0
 158 0025 C1       		.byte	-63
 159 0026 81       		.byte	-127
 160 0027 40       		.byte	64
 161 0028 00       		.byte	0
 162 0029 C1       		.byte	-63
 163 002a 81       		.byte	-127
 164 002b 40       		.byte	64
 165 002c 01       		.byte	1
 166 002d C0       		.byte	-64
 167 002e 80       		.byte	-128
 168 002f 41       		.byte	65
 169 0030 00       		.byte	0
 170 0031 C1       		.byte	-63
 171 0032 81       		.byte	-127
 172 0033 40       		.byte	64
 173 0034 01       		.byte	1
 174 0035 C0       		.byte	-64
 175 0036 80       		.byte	-128
 176 0037 41       		.byte	65
 177 0038 01       		.byte	1
 178 0039 C0       		.byte	-64
 179 003a 80       		.byte	-128
 180 003b 41       		.byte	65
 181 003c 00       		.byte	0
 182 003d C1       		.byte	-63
 183 003e 81       		.byte	-127
 184 003f 40       		.byte	64
 185 0040 01       		.byte	1
 186 0041 C0       		.byte	-64
 187 0042 80       		.byte	-128
 188 0043 41       		.byte	65
 189 0044 00       		.byte	0
 190 0045 C1       		.byte	-63
 191 0046 81       		.byte	-127
 192 0047 40       		.byte	64
 193 0048 00       		.byte	0
 194 0049 C1       		.byte	-63
 195 004a 81       		.byte	-127
 196 004b 40       		.byte	64
 197 004c 01       		.byte	1
 198 004d C0       		.byte	-64
 199 004e 80       		.byte	-128
 200 004f 41       		.byte	65
 201 0050 00       		.byte	0
 202 0051 C1       		.byte	-63
 203 0052 81       		.byte	-127
 204 0053 40       		.byte	64
 205 0054 01       		.byte	1
 206 0055 C0       		.byte	-64
 207 0056 80       		.byte	-128
 208 0057 41       		.byte	65
 209 0058 01       		.byte	1
 210 0059 C0       		.byte	-64
 211 005a 80       		.byte	-128
 212 005b 41       		.byte	65
 213 005c 00       		.byte	0
 214 005d C1       		.byte	-63
 215 005e 81       		.byte	-127
 216 005f 40       		.byte	64
 217 0060 00       		.byte	0
 218 0061 C1       		.byte	-63
 219 0062 81       		.byte	-127
 220 0063 40       		.byte	64
 221 0064 01       		.byte	1
 222 0065 C0       		.byte	-64
 223 0066 80       		.byte	-128
 224 0067 41       		.byte	65
 225 0068 01       		.byte	1
 226 0069 C0       		.byte	-64
 227 006a 80       		.byte	-128
 228 006b 41       		.byte	65
 229 006c 00       		.byte	0
 230 006d C1       		.byte	-63
 231 006e 81       		.byte	-127
 232 006f 40       		.byte	64
 233 0070 01       		.byte	1
 234 0071 C0       		.byte	-64
 235 0072 80       		.byte	-128
 236 0073 41       		.byte	65
 237 0074 00       		.byte	0
 238 0075 C1       		.byte	-63
 239 0076 81       		.byte	-127
 240 0077 40       		.byte	64
 241 0078 00       		.byte	0
 242 0079 C1       		.byte	-63
 243 007a 81       		.byte	-127
 244 007b 40       		.byte	64
 245 007c 01       		.byte	1
 246 007d C0       		.byte	-64
 247 007e 80       		.byte	-128
 248 007f 41       		.byte	65
 249 0080 01       		.byte	1
 250 0081 C0       		.byte	-64
 251 0082 80       		.byte	-128
 252 0083 41       		.byte	65
 253 0084 00       		.byte	0
 254 0085 C1       		.byte	-63
 255 0086 81       		.byte	-127
 256 0087 40       		.byte	64
 257 0088 00       		.byte	0
 258 0089 C1       		.byte	-63
 259 008a 81       		.byte	-127
 260 008b 40       		.byte	64
 261 008c 01       		.byte	1
 262 008d C0       		.byte	-64
 263 008e 80       		.byte	-128
 264 008f 41       		.byte	65
 265 0090 00       		.byte	0
 266 0091 C1       		.byte	-63
 267 0092 81       		.byte	-127
 268 0093 40       		.byte	64
 269 0094 01       		.byte	1
 270 0095 C0       		.byte	-64
 271 0096 80       		.byte	-128
 272 0097 41       		.byte	65
 273 0098 01       		.byte	1
 274 0099 C0       		.byte	-64
 275 009a 80       		.byte	-128
 276 009b 41       		.byte	65
 277 009c 00       		.byte	0
 278 009d C1       		.byte	-63
 279 009e 81       		.byte	-127
 280 009f 40       		.byte	64
 281 00a0 00       		.byte	0
 282 00a1 C1       		.byte	-63
 283 00a2 81       		.byte	-127
 284 00a3 40       		.byte	64
 285 00a4 01       		.byte	1
 286 00a5 C0       		.byte	-64
 287 00a6 80       		.byte	-128
 288 00a7 41       		.byte	65
 289 00a8 01       		.byte	1
 290 00a9 C0       		.byte	-64
 291 00aa 80       		.byte	-128
 292 00ab 41       		.byte	65
 293 00ac 00       		.byte	0
 294 00ad C1       		.byte	-63
 295 00ae 81       		.byte	-127
 296 00af 40       		.byte	64
 297 00b0 01       		.byte	1
 298 00b1 C0       		.byte	-64
 299 00b2 80       		.byte	-128
 300 00b3 41       		.byte	65
 301 00b4 00       		.byte	0
 302 00b5 C1       		.byte	-63
 303 00b6 81       		.byte	-127
 304 00b7 40       		.byte	64
 305 00b8 00       		.byte	0
 306 00b9 C1       		.byte	-63
 307 00ba 81       		.byte	-127
 308 00bb 40       		.byte	64
 309 00bc 01       		.byte	1
 310 00bd C0       		.byte	-64
 311 00be 80       		.byte	-128
 312 00bf 41       		.byte	65
 313 00c0 00       		.byte	0
 314 00c1 C1       		.byte	-63
 315 00c2 81       		.byte	-127
 316 00c3 40       		.byte	64
 317 00c4 01       		.byte	1
 318 00c5 C0       		.byte	-64
 319 00c6 80       		.byte	-128
 320 00c7 41       		.byte	65
 321 00c8 01       		.byte	1
 322 00c9 C0       		.byte	-64
 323 00ca 80       		.byte	-128
 324 00cb 41       		.byte	65
 325 00cc 00       		.byte	0
 326 00cd C1       		.byte	-63
 327 00ce 81       		.byte	-127
 328 00cf 40       		.byte	64
 329 00d0 01       		.byte	1
 330 00d1 C0       		.byte	-64
 331 00d2 80       		.byte	-128
 332 00d3 41       		.byte	65
 333 00d4 00       		.byte	0
 334 00d5 C1       		.byte	-63
 335 00d6 81       		.byte	-127
 336 00d7 40       		.byte	64
 337 00d8 00       		.byte	0
 338 00d9 C1       		.byte	-63
 339 00da 81       		.byte	-127
 340 00db 40       		.byte	64
 341 00dc 01       		.byte	1
 342 00dd C0       		.byte	-64
 343 00de 80       		.byte	-128
 344 00df 41       		.byte	65
 345 00e0 01       		.byte	1
 346 00e1 C0       		.byte	-64
 347 00e2 80       		.byte	-128
 348 00e3 41       		.byte	65
 349 00e4 00       		.byte	0
 350 00e5 C1       		.byte	-63
 351 00e6 81       		.byte	-127
 352 00e7 40       		.byte	64
 353 00e8 00       		.byte	0
 354 00e9 C1       		.byte	-63
 355 00ea 81       		.byte	-127
 356 00eb 40       		.byte	64
 357 00ec 01       		.byte	1
 358 00ed C0       		.byte	-64
 359 00ee 80       		.byte	-128
 360 00ef 41       		.byte	65
 361 00f0 00       		.byte	0
 362 00f1 C1       		.byte	-63
 363 00f2 81       		.byte	-127
 364 00f3 40       		.byte	64
 365 00f4 01       		.byte	1
 366 00f5 C0       		.byte	-64
 367 00f6 80       		.byte	-128
 368 00f7 41       		.byte	65
 369 00f8 01       		.byte	1
 370 00f9 C0       		.byte	-64
 371 00fa 80       		.byte	-128
 372 00fb 41       		.byte	65
 373 00fc 00       		.byte	0
 374 00fd C1       		.byte	-63
 375 00fe 81       		.byte	-127
 376 00ff 40       		.byte	64
 377              		.section	.rodata.table_crc_lo,"a",%progbits
 378              		.align	2
 381              	table_crc_lo:
 382 0000 00       		.byte	0
 383 0001 C0       		.byte	-64
 384 0002 C1       		.byte	-63
 385 0003 01       		.byte	1
 386 0004 C3       		.byte	-61
 387 0005 03       		.byte	3
 388 0006 02       		.byte	2
 389 0007 C2       		.byte	-62
 390 0008 C6       		.byte	-58
 391 0009 06       		.byte	6
 392 000a 07       		.byte	7
 393 000b C7       		.byte	-57
 394 000c 05       		.byte	5
 395 000d C5       		.byte	-59
 396 000e C4       		.byte	-60
 397 000f 04       		.byte	4
 398 0010 CC       		.byte	-52
 399 0011 0C       		.byte	12
 400 0012 0D       		.byte	13
 401 0013 CD       		.byte	-51
 402 0014 0F       		.byte	15
 403 0015 CF       		.byte	-49
 404 0016 CE       		.byte	-50
 405 0017 0E       		.byte	14
 406 0018 0A       		.byte	10
 407 0019 CA       		.byte	-54
 408 001a CB       		.byte	-53
 409 001b 0B       		.byte	11
 410 001c C9       		.byte	-55
 411 001d 09       		.byte	9
 412 001e 08       		.byte	8
 413 001f C8       		.byte	-56
 414 0020 D8       		.byte	-40
 415 0021 18       		.byte	24
 416 0022 19       		.byte	25
 417 0023 D9       		.byte	-39
 418 0024 1B       		.byte	27
 419 0025 DB       		.byte	-37
 420 0026 DA       		.byte	-38
 421 0027 1A       		.byte	26
 422 0028 1E       		.byte	30
 423 0029 DE       		.byte	-34
 424 002a DF       		.byte	-33
 425 002b 1F       		.byte	31
 426 002c DD       		.byte	-35
 427 002d 1D       		.byte	29
 428 002e 1C       		.byte	28
 429 002f DC       		.byte	-36
 430 0030 14       		.byte	20
 431 0031 D4       		.byte	-44
 432 0032 D5       		.byte	-43
 433 0033 15       		.byte	21
 434 0034 D7       		.byte	-41
 435 0035 17       		.byte	23
 436 0036 16       		.byte	22
 437 0037 D6       		.byte	-42
 438 0038 D2       		.byte	-46
 439 0039 12       		.byte	18
 440 003a 13       		.byte	19
 441 003b D3       		.byte	-45
 442 003c 11       		.byte	17
 443 003d D1       		.byte	-47
 444 003e D0       		.byte	-48
 445 003f 10       		.byte	16
 446 0040 F0       		.byte	-16
 447 0041 30       		.byte	48
 448 0042 31       		.byte	49
 449 0043 F1       		.byte	-15
 450 0044 33       		.byte	51
 451 0045 F3       		.byte	-13
 452 0046 F2       		.byte	-14
 453 0047 32       		.byte	50
 454 0048 36       		.byte	54
 455 0049 F6       		.byte	-10
 456 004a F7       		.byte	-9
 457 004b 37       		.byte	55
 458 004c F5       		.byte	-11
 459 004d 35       		.byte	53
 460 004e 34       		.byte	52
 461 004f F4       		.byte	-12
 462 0050 3C       		.byte	60
 463 0051 FC       		.byte	-4
 464 0052 FD       		.byte	-3
 465 0053 3D       		.byte	61
 466 0054 FF       		.byte	-1
 467 0055 3F       		.byte	63
 468 0056 3E       		.byte	62
 469 0057 FE       		.byte	-2
 470 0058 FA       		.byte	-6
 471 0059 3A       		.byte	58
 472 005a 3B       		.byte	59
 473 005b FB       		.byte	-5
 474 005c 39       		.byte	57
 475 005d F9       		.byte	-7
 476 005e F8       		.byte	-8
 477 005f 38       		.byte	56
 478 0060 28       		.byte	40
 479 0061 E8       		.byte	-24
 480 0062 E9       		.byte	-23
 481 0063 29       		.byte	41
 482 0064 EB       		.byte	-21
 483 0065 2B       		.byte	43
 484 0066 2A       		.byte	42
 485 0067 EA       		.byte	-22
 486 0068 EE       		.byte	-18
 487 0069 2E       		.byte	46
 488 006a 2F       		.byte	47
 489 006b EF       		.byte	-17
 490 006c 2D       		.byte	45
 491 006d ED       		.byte	-19
 492 006e EC       		.byte	-20
 493 006f 2C       		.byte	44
 494 0070 E4       		.byte	-28
 495 0071 24       		.byte	36
 496 0072 25       		.byte	37
 497 0073 E5       		.byte	-27
 498 0074 27       		.byte	39
 499 0075 E7       		.byte	-25
 500 0076 E6       		.byte	-26
 501 0077 26       		.byte	38
 502 0078 22       		.byte	34
 503 0079 E2       		.byte	-30
 504 007a E3       		.byte	-29
 505 007b 23       		.byte	35
 506 007c E1       		.byte	-31
 507 007d 21       		.byte	33
 508 007e 20       		.byte	32
 509 007f E0       		.byte	-32
 510 0080 A0       		.byte	-96
 511 0081 60       		.byte	96
 512 0082 61       		.byte	97
 513 0083 A1       		.byte	-95
 514 0084 63       		.byte	99
 515 0085 A3       		.byte	-93
 516 0086 A2       		.byte	-94
 517 0087 62       		.byte	98
 518 0088 66       		.byte	102
 519 0089 A6       		.byte	-90
 520 008a A7       		.byte	-89
 521 008b 67       		.byte	103
 522 008c A5       		.byte	-91
 523 008d 65       		.byte	101
 524 008e 64       		.byte	100
 525 008f A4       		.byte	-92
 526 0090 6C       		.byte	108
 527 0091 AC       		.byte	-84
 528 0092 AD       		.byte	-83
 529 0093 6D       		.byte	109
 530 0094 AF       		.byte	-81
 531 0095 6F       		.byte	111
 532 0096 6E       		.byte	110
 533 0097 AE       		.byte	-82
 534 0098 AA       		.byte	-86
 535 0099 6A       		.byte	106
 536 009a 6B       		.byte	107
 537 009b AB       		.byte	-85
 538 009c 69       		.byte	105
 539 009d A9       		.byte	-87
 540 009e A8       		.byte	-88
 541 009f 68       		.byte	104
 542 00a0 78       		.byte	120
 543 00a1 B8       		.byte	-72
 544 00a2 B9       		.byte	-71
 545 00a3 79       		.byte	121
 546 00a4 BB       		.byte	-69
 547 00a5 7B       		.byte	123
 548 00a6 7A       		.byte	122
 549 00a7 BA       		.byte	-70
 550 00a8 BE       		.byte	-66
 551 00a9 7E       		.byte	126
 552 00aa 7F       		.byte	127
 553 00ab BF       		.byte	-65
 554 00ac 7D       		.byte	125
 555 00ad BD       		.byte	-67
 556 00ae BC       		.byte	-68
 557 00af 7C       		.byte	124
 558 00b0 B4       		.byte	-76
 559 00b1 74       		.byte	116
 560 00b2 75       		.byte	117
 561 00b3 B5       		.byte	-75
 562 00b4 77       		.byte	119
 563 00b5 B7       		.byte	-73
 564 00b6 B6       		.byte	-74
 565 00b7 76       		.byte	118
 566 00b8 72       		.byte	114
 567 00b9 B2       		.byte	-78
 568 00ba B3       		.byte	-77
 569 00bb 73       		.byte	115
 570 00bc B1       		.byte	-79
 571 00bd 71       		.byte	113
 572 00be 70       		.byte	112
 573 00bf B0       		.byte	-80
 574 00c0 50       		.byte	80
 575 00c1 90       		.byte	-112
 576 00c2 91       		.byte	-111
 577 00c3 51       		.byte	81
 578 00c4 93       		.byte	-109
 579 00c5 53       		.byte	83
 580 00c6 52       		.byte	82
 581 00c7 92       		.byte	-110
 582 00c8 96       		.byte	-106
 583 00c9 56       		.byte	86
 584 00ca 57       		.byte	87
 585 00cb 97       		.byte	-105
 586 00cc 55       		.byte	85
 587 00cd 95       		.byte	-107
 588 00ce 94       		.byte	-108
 589 00cf 54       		.byte	84
 590 00d0 9C       		.byte	-100
 591 00d1 5C       		.byte	92
 592 00d2 5D       		.byte	93
 593 00d3 9D       		.byte	-99
 594 00d4 5F       		.byte	95
 595 00d5 9F       		.byte	-97
 596 00d6 9E       		.byte	-98
 597 00d7 5E       		.byte	94
 598 00d8 5A       		.byte	90
 599 00d9 9A       		.byte	-102
 600 00da 9B       		.byte	-101
 601 00db 5B       		.byte	91
 602 00dc 99       		.byte	-103
 603 00dd 59       		.byte	89
 604 00de 58       		.byte	88
 605 00df 98       		.byte	-104
 606 00e0 88       		.byte	-120
 607 00e1 48       		.byte	72
 608 00e2 49       		.byte	73
 609 00e3 89       		.byte	-119
 610 00e4 4B       		.byte	75
 611 00e5 8B       		.byte	-117
 612 00e6 8A       		.byte	-118
 613 00e7 4A       		.byte	74
 614 00e8 4E       		.byte	78
 615 00e9 8E       		.byte	-114
 616 00ea 8F       		.byte	-113
 617 00eb 4F       		.byte	79
 618 00ec 8D       		.byte	-115
 619 00ed 4D       		.byte	77
 620 00ee 4C       		.byte	76
 621 00ef 8C       		.byte	-116
 622 00f0 44       		.byte	68
 623 00f1 84       		.byte	-124
 624 00f2 85       		.byte	-123
 625 00f3 45       		.byte	69
 626 00f4 87       		.byte	-121
 627 00f5 47       		.byte	71
 628 00f6 46       		.byte	70
 629 00f7 86       		.byte	-122
 630 00f8 82       		.byte	-126
 631 00f9 42       		.byte	66
 632 00fa 43       		.byte	67
 633 00fb 83       		.byte	-125
 634 00fc 41       		.byte	65
 635 00fd 81       		.byte	-127
 636 00fe 80       		.byte	-128
 637 00ff 40       		.byte	64
 638              		.comm	fd,4,4
 639              		.comm	received_string,513,4
 640              		.comm	rx_length,4,4
 641              		.comm	input_Register,20,4
 642              		.global	ulRegTest1LoopCounter
 643              		.section	.bss.ulRegTest1LoopCounter,"aw",%nobits
 644              		.align	2
 647              	ulRegTest1LoopCounter:
 648 0000 00000000 		.space	4
 649              		.global	ulRegTest2LoopCounter
 650              		.section	.bss.ulRegTest2LoopCounter,"aw",%nobits
 651              		.align	2
 654              	ulRegTest2LoopCounter:
 655 0000 00000000 		.space	4
 656              		.global	ulFPUInterruptNesting
 657              		.section	.bss.ulFPUInterruptNesting,"aw",%nobits
 658              		.align	2
 661              	ulFPUInterruptNesting:
 662 0000 00000000 		.space	4
 663              		.global	ulMaxFPUInterruptNesting
 664              		.section	.bss.ulMaxFPUInterruptNesting,"aw",%nobits
 665              		.align	2
 668              	ulMaxFPUInterruptNesting:
 669 0000 00000000 		.space	4
 670              		.section	.bss.xTestSemaphore,"aw",%nobits
 671              		.align	2
 674              	xTestSemaphore:
 675 0000 00000000 		.space	4
 676              		.section	.text.CoreSight_configure,"ax",%progbits
 677              		.align	2
 678              		.global	CoreSight_configure
 679              		.thumb
 680              		.thumb_func
 682              	CoreSight_configure:
 683              	.LFB110:
 684              		.file 2 "App/STM32F4-Discovery/main.c"
   1:App/STM32F4-Discovery/main.c **** /*
   2:App/STM32F4-Discovery/main.c ****     FreeRTOS V7.5.3 - Copyright (C) 2013 Real Time Engineers Ltd.
   3:App/STM32F4-Discovery/main.c ****     All rights reserved
   4:App/STM32F4-Discovery/main.c ****  */
   5:App/STM32F4-Discovery/main.c **** 
   6:App/STM32F4-Discovery/main.c **** /*!	\file main.c
   7:App/STM32F4-Discovery/main.c ****  * 	\brief Main file with main functions for MOTOR TCP CLI application 
   8:App/STM32F4-Discovery/main.c ****  */
   9:App/STM32F4-Discovery/main.c **** 
  10:App/STM32F4-Discovery/main.c **** 
  11:App/STM32F4-Discovery/main.c **** // includes 
  12:App/STM32F4-Discovery/main.c **** 
  13:App/STM32F4-Discovery/main.c **** #include "main.h"
  14:App/STM32F4-Discovery/main.c **** #include "spi.h"
  15:App/STM32F4-Discovery/main.c **** #include "W5200.h"
  16:App/STM32F4-Discovery/main.c **** #include "modbus_mk.h"
  17:App/STM32F4-Discovery/main.c **** #include "tcpCLI.h"
  18:App/STM32F4-Discovery/main.c **** 
  19:App/STM32F4-Discovery/main.c **** 
  20:App/STM32F4-Discovery/main.c **** #ifdef DEBUG
  21:App/STM32F4-Discovery/main.c **** #include "printf.h"
  22:App/STM32F4-Discovery/main.c **** #endif
  23:App/STM32F4-Discovery/main.c **** 
  24:App/STM32F4-Discovery/main.c **** 
  25:App/STM32F4-Discovery/main.c **** 
  26:App/STM32F4-Discovery/main.c **** ///* Priorities for the demo application tasks. */
  27:App/STM32F4-Discovery/main.c **** #define mainFLASH_TASK_PRIORITY				( tskIDLE_PRIORITY + 1UL )
  28:App/STM32F4-Discovery/main.c **** #define mainQUEUE_POLL_PRIORITY				( tskIDLE_PRIORITY + 2UL )
  29:App/STM32F4-Discovery/main.c **** #define mainSEM_TEST_PRIORITY				( tskIDLE_PRIORITY + 1UL )
  30:App/STM32F4-Discovery/main.c **** #define mainBLOCK_Q_PRIORITY				( tskIDLE_PRIORITY + 2UL )
  31:App/STM32F4-Discovery/main.c **** #define mainCREATOR_TASK_PRIORITY			( tskIDLE_PRIORITY + 3UL )
  32:App/STM32F4-Discovery/main.c **** #define mainFLOP_TASK_PRIORITY				( tskIDLE_PRIORITY )
  33:App/STM32F4-Discovery/main.c **** 
  34:App/STM32F4-Discovery/main.c **** 
  35:App/STM32F4-Discovery/main.c **** /* The period after which the check timer will expire, in ms, provided no errors
  36:App/STM32F4-Discovery/main.c **** have been reported by any of the standard demo tasks.  ms are converted to the
  37:App/STM32F4-Discovery/main.c **** equivalent in ticks using the portTICK_RATE_MS constant. */
  38:App/STM32F4-Discovery/main.c **** #define mainCHECK_TIMER_PERIOD_MS			( 3000UL / portTICK_RATE_MS )
  39:App/STM32F4-Discovery/main.c **** 
  40:App/STM32F4-Discovery/main.c **** /* The period at which the check timer will expire, in ms, if an error has been
  41:App/STM32F4-Discovery/main.c **** reported in one of the standard demo tasks.  ms are converted to the equivalent
  42:App/STM32F4-Discovery/main.c **** in ticks using the portTICK_RATE_MS constant. */
  43:App/STM32F4-Discovery/main.c **** #define mainERROR_CHECK_TIMER_PERIOD_MS 	( 200UL / portTICK_RATE_MS )
  44:App/STM32F4-Discovery/main.c **** 
  45:App/STM32F4-Discovery/main.c **** /* Set mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY to 1 to create a simple demo.
  46:App/STM32F4-Discovery/main.c **** Set mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY to 0 to create a much more
  47:App/STM32F4-Discovery/main.c **** comprehensive test application.  See the comments at the top of this file, and
  48:App/STM32F4-Discovery/main.c **** the documentation page on the http://www.FreeRTOS.org web site for more
  49:App/STM32F4-Discovery/main.c **** information. */
  50:App/STM32F4-Discovery/main.c **** #define mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY		0
  51:App/STM32F4-Discovery/main.c **** 
  52:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
  53:App/STM32F4-Discovery/main.c **** 
  54:App/STM32F4-Discovery/main.c **** /** setup hardware for system */ 
  55:App/STM32F4-Discovery/main.c **** static void prvSetupHardware( void );
  56:App/STM32F4-Discovery/main.c **** 
  57:App/STM32F4-Discovery/main.c **** /*
  58:App/STM32F4-Discovery/main.c ****  * The check timer callback function, as described at the top of this file.
  59:App/STM32F4-Discovery/main.c ****  */
  60:App/STM32F4-Discovery/main.c **** static void prvCheckTimerCallback( xTimerHandle xTimer );
  61:App/STM32F4-Discovery/main.c **** 
  62:App/STM32F4-Discovery/main.c **** /*
  63:App/STM32F4-Discovery/main.c ****  * Configure the interrupts used to test the interrupt nesting depth as
  64:App/STM32F4-Discovery/main.c ****  * described at the top of this file.
  65:App/STM32F4-Discovery/main.c ****  */
  66:App/STM32F4-Discovery/main.c **** static void prvSetupNestedFPUInterruptsTest( void );
  67:App/STM32F4-Discovery/main.c **** 
  68:App/STM32F4-Discovery/main.c **** /*
  69:App/STM32F4-Discovery/main.c ****  * Register check tasks, and the tasks used to write over and check the contents
  70:App/STM32F4-Discovery/main.c ****  * of the FPU registers, as described at the top of this file.  The nature of
  71:App/STM32F4-Discovery/main.c ****  * these files necessitates that they are written in an assembly file.
  72:App/STM32F4-Discovery/main.c ****  */
  73:App/STM32F4-Discovery/main.c **** extern void vRegTest1Task( void *pvParameters );
  74:App/STM32F4-Discovery/main.c **** extern void vRegTest2Task( void *pvParameters );
  75:App/STM32F4-Discovery/main.c **** extern void vRegTestClearFlopRegistersToParameterValue( unsigned long ulValue );
  76:App/STM32F4-Discovery/main.c **** extern unsigned long ulRegTestCheckFlopRegistersContainParameterValue( unsigned long ulValue );
  77:App/STM32F4-Discovery/main.c **** 
  78:App/STM32F4-Discovery/main.c **** /*
  79:App/STM32F4-Discovery/main.c ****  * The task that is synchronised with the button interrupt.  This is done just
  80:App/STM32F4-Discovery/main.c ****  * to demonstrate how to write interrupt service routines, and how to
  81:App/STM32F4-Discovery/main.c ****  * synchronise a task with an interrupt.
  82:App/STM32F4-Discovery/main.c ****  */
  83:App/STM32F4-Discovery/main.c **** static void prvButtonTestTask( void *pvParameters );
  84:App/STM32F4-Discovery/main.c **** static void main_task(void *pvParameters);
  85:App/STM32F4-Discovery/main.c **** 
  86:App/STM32F4-Discovery/main.c **** /*
  87:App/STM32F4-Discovery/main.c ****  * This file can be used to create either a simple LED flasher example, or a
  88:App/STM32F4-Discovery/main.c ****  * comprehensive test/demo application - depending on the setting of the
  89:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY constant defined above.  If
  90:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 1, then the following
  91:App/STM32F4-Discovery/main.c ****  * function will create a lot of additional tasks and a software timer.  If
  92:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 0, then the following
  93:App/STM32F4-Discovery/main.c ****  * function will do nothing.
  94:App/STM32F4-Discovery/main.c ****  */
  95:App/STM32F4-Discovery/main.c **** static void prvOptionallyCreateComprehensveTestApplication( void );
  96:App/STM32F4-Discovery/main.c **** 
  97:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
  98:App/STM32F4-Discovery/main.c **** 
  99:App/STM32F4-Discovery/main.c **** /* The following two variables are used to communicate the status of the
 100:App/STM32F4-Discovery/main.c **** register check tasks to the check software timer.  If the variables keep
 101:App/STM32F4-Discovery/main.c **** incrementing, then the register check tasks has not discovered any errors.  If
 102:App/STM32F4-Discovery/main.c **** a variable stops incrementing, then an error has been found. */
 103:App/STM32F4-Discovery/main.c **** volatile unsigned long ulRegTest1LoopCounter = 0UL, ulRegTest2LoopCounter = 0UL;
 104:App/STM32F4-Discovery/main.c **** 
 105:App/STM32F4-Discovery/main.c **** /* The following variables are used to verify that the interrupt nesting depth
 106:App/STM32F4-Discovery/main.c **** is as intended.  ulFPUInterruptNesting is incremented on entry to an interrupt
 107:App/STM32F4-Discovery/main.c **** that uses the FPU, and decremented on exit of the same interrupt.
 108:App/STM32F4-Discovery/main.c **** ulMaxFPUInterruptNesting latches the highest value reached by
 109:App/STM32F4-Discovery/main.c **** ulFPUInterruptNesting.  These variables have no other purpose. */
 110:App/STM32F4-Discovery/main.c **** volatile unsigned long ulFPUInterruptNesting = 0UL, ulMaxFPUInterruptNesting = 0UL;
 111:App/STM32F4-Discovery/main.c **** /* The semaphore used to demonstrate a task being synchronised with an
 112:App/STM32F4-Discovery/main.c **** interrupt. */
 113:App/STM32F4-Discovery/main.c **** static xSemaphoreHandle xTestSemaphore = NULL;
 114:App/STM32F4-Discovery/main.c **** 
 115:App/STM32F4-Discovery/main.c **** #ifdef DEBUG
 116:App/STM32F4-Discovery/main.c **** #define SWO_BAUD_RATE 230400
 117:App/STM32F4-Discovery/main.c **** 
 118:App/STM32F4-Discovery/main.c **** void CoreSight_configure(uint32_t SystemCoreClock)
 119:App/STM32F4-Discovery/main.c **** {
 685              		.loc 2 119 0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 16
 688              		@ frame_needed = 1, uses_anonymous_args = 0
 689              		@ link register save eliminated.
 690 0000 80B4     		push	{r7}
 691              	.LCFI3:
 692              		.cfi_def_cfa_offset 4
 693              		.cfi_offset 7, -4
 694 0002 85B0     		sub	sp, sp, #20
 695              	.LCFI4:
 696              		.cfi_def_cfa_offset 24
 697 0004 00AF     		add	r7, sp, #0
 698              	.LCFI5:
 699              		.cfi_def_cfa_register 7
 700 0006 7860     		str	r0, [r7, #4]
 120:App/STM32F4-Discovery/main.c **** 
 121:App/STM32F4-Discovery/main.c ****   uint32_t SWOPrescaler;
 122:App/STM32F4-Discovery/main.c **** 
 123:App/STM32F4-Discovery/main.c ****   SWOPrescaler = (SystemCoreClock / SWO_BAUD_RATE ) - 1;
 701              		.loc 2 123 0
 702 0008 7A68     		ldr	r2, [r7, #4]
 703 000a 154B     		ldr	r3, .L5
 704 000c A3FB0213 		umull	r1, r3, r3, r2
 705 0010 5B0C     		lsrs	r3, r3, #17
 706 0012 013B     		subs	r3, r3, #1
 707 0014 FB60     		str	r3, [r7, #12]
 124:App/STM32F4-Discovery/main.c **** 
 125:App/STM32F4-Discovery/main.c ****   CoreDebug->DEMCR = 1 << CoreDebug_DEMCR_TRCENA_Pos; /* Enable trace */
 708              		.loc 2 125 0
 709 0016 134B     		ldr	r3, .L5+4
 710 0018 4FF08072 		mov	r2, #16777216
 711 001c DA60     		str	r2, [r3, #12]
 126:App/STM32F4-Discovery/main.c ****   *((volatile unsigned *) 0xE0042004) = 0x00000020;   /* DBGMCU_CR */
 712              		.loc 2 126 0
 713 001e 124B     		ldr	r3, .L5+8
 714 0020 2022     		movs	r2, #32
 715 0022 1A60     		str	r2, [r3]
 127:App/STM32F4-Discovery/main.c ****   
 128:App/STM32F4-Discovery/main.c ****   
 129:App/STM32F4-Discovery/main.c ****   *((volatile unsigned *) 0xE0040004) = 0x00000001; /* port size -> 1 bit */
 716              		.loc 2 129 0
 717 0024 114B     		ldr	r3, .L5+12
 718 0026 0122     		movs	r2, #1
 719 0028 1A60     		str	r2, [r3]
 130:App/STM32F4-Discovery/main.c **** 
 131:App/STM32F4-Discovery/main.c ****   /* Set TPIU register->Selected pinprotocol = 10b: Serial Wire Output - NRZ */
 132:App/STM32F4-Discovery/main.c ****   *((volatile unsigned *) 0xE00400F0) = 0x00000002; /* "Selected PIN Protocol Register": Select whi
 720              		.loc 2 132 0
 721 002a 114B     		ldr	r3, .L5+16
 722 002c 0222     		movs	r2, #2
 723 002e 1A60     		str	r2, [r3]
 133:App/STM32F4-Discovery/main.c **** 
 134:App/STM32F4-Discovery/main.c ****   /* Set TPIU -> Async Clock Prescaler Register [bits 0-12] */
 135:App/STM32F4-Discovery/main.c ****   *((volatile unsigned *) 0xE0040010) = SWOPrescaler; /* "Async Clock Prescaler Register". Scale th
 724              		.loc 2 135 0
 725 0030 104B     		ldr	r3, .L5+20
 726 0032 FA68     		ldr	r2, [r7, #12]
 727 0034 1A60     		str	r2, [r3]
 136:App/STM32F4-Discovery/main.c **** 
 137:App/STM32F4-Discovery/main.c ****   *((volatile unsigned *) 0xE0040304) = 0x00000100; /* Formatter and Flush Control Register */
 728              		.loc 2 137 0
 729 0036 104B     		ldr	r3, .L5+24
 730 0038 4FF48072 		mov	r2, #256
 731 003c 1A60     		str	r2, [r3]
 138:App/STM32F4-Discovery/main.c **** 
 139:App/STM32F4-Discovery/main.c ****   /* ITM Lock Access Register */
 140:App/STM32F4-Discovery/main.c ****   *((volatile unsigned *) 0xE0000FB0) = 0xC5ACCE55; /* ITM Lock Access Register, C5ACCE55 enables m
 732              		.loc 2 140 0
 733 003e 0F4B     		ldr	r3, .L5+28
 734 0040 0F4A     		ldr	r2, .L5+32
 735 0042 1A60     		str	r2, [r3]
 141:App/STM32F4-Discovery/main.c ****                                                     /* write access to Control Register 0xE00 :: 0x
 142:App/STM32F4-Discovery/main.c ****   *((volatile unsigned *) 0xE0000E80) = 0x00010005; /* ITM Trace Control Register */
 736              		.loc 2 142 0
 737 0044 0F4B     		ldr	r3, .L5+36
 738 0046 104A     		ldr	r2, .L5+40
 739 0048 1A60     		str	r2, [r3]
 143:App/STM32F4-Discovery/main.c ****   *((volatile unsigned *) 0xE0000E00) = 0x00000001; /* ITM Trace Enable Register. Enabled tracing o
 740              		.loc 2 143 0
 741 004a 104B     		ldr	r3, .L5+44
 742 004c 0122     		movs	r2, #1
 743 004e 1A60     		str	r2, [r3]
 144:App/STM32F4-Discovery/main.c ****                                                     /* ports. One bit per stimulus port. */
 145:App/STM32F4-Discovery/main.c ****   *((volatile unsigned *) 0xE0000E40) = 0x00000001; /* ITM Trace Privilege Register */
 744              		.loc 2 145 0
 745 0050 0F4B     		ldr	r3, .L5+48
 746 0052 0122     		movs	r2, #1
 747 0054 1A60     		str	r2, [r3]
 146:App/STM32F4-Discovery/main.c **** 
 147:App/STM32F4-Discovery/main.c ****   /*  *((volatile unsigned *) 0xE0001000) = 0x400003FE; */ /* DWT_CTRL */
 148:App/STM32F4-Discovery/main.c **** 
 149:App/STM32F4-Discovery/main.c ****   //  *(volatile unsigned int *)0xE0001000 |= 0x00000001 ;  /* Enable cycle counter*/
 150:App/STM32F4-Discovery/main.c ****   // *(volatile unsigned int *)0xE0001004 = 0;             /* Reset counter */
 151:App/STM32F4-Discovery/main.c **** }
 748              		.loc 2 151 0
 749 0056 1437     		adds	r7, r7, #20
 750 0058 BD46     		mov	sp, r7
 751              		@ sp needed
 752 005a 5DF8047B 		ldr	r7, [sp], #4
 753 005e 7047     		bx	lr
 754              	.L6:
 755              		.align	2
 756              	.L5:
 757 0060 C5B3A291 		.word	-1851608123
 758 0064 F0ED00E0 		.word	-536810000
 759 0068 042004E0 		.word	-536600572
 760 006c 040004E0 		.word	-536608764
 761 0070 F00004E0 		.word	-536608528
 762 0074 100004E0 		.word	-536608752
 763 0078 040304E0 		.word	-536607996
 764 007c B00F00E0 		.word	-536866896
 765 0080 55CEACC5 		.word	-978530731
 766 0084 800E00E0 		.word	-536867200
 767 0088 05000100 		.word	65541
 768 008c 000E00E0 		.word	-536867328
 769 0090 400E00E0 		.word	-536867264
 770              		.cfi_endproc
 771              	.LFE110:
 773              		.section	.rodata
 774 0071 000000   		.align	2
 775              	.LC4:
 776 0074 53746172 		.ascii	"Starting\012\000"
 776      74696E67 
 776      0A00
 777 007e 0000     		.align	2
 778              	.LC5:
 779 0080 54435073 		.ascii	"TCPsrv\000"
 779      727600
 780 0087 00       		.align	2
 781              	.LC6:
 782 0088 4572726F 		.ascii	"Error creating tcp_srv_task\012\000"
 782      72206372 
 782      65617469 
 782      6E672074 
 782      63705F73 
 783 00a5 000000   		.align	2
 784              	.LC7:
 785 00a8 53756363 		.ascii	"Succsessfully created tcp_srv_task\012\000"
 785      73657373 
 785      66756C6C 
 785      79206372 
 785      65617465 
 786              		.align	2
 787              	.LC8:
 788 00cc 4572726F 		.ascii	"Error creating motor task.\012\000"
 788      72206372 
 788      65617469 
 788      6E67206D 
 788      6F746F72 
 789              		.align	2
 790              	.LC9:
 791 00e8 53756363 		.ascii	"Succsessfully created motor task\012\000"
 791      73657373 
 791      66756C6C 
 791      79206372 
 791      65617465 
 792 010a 0000     		.align	2
 793              	.LC10:
 794 010c 6D6F746F 		.ascii	"motorHB\000"
 794      72484200 
 795              		.align	2
 796              	.LC11:
 797 0114 4572726F 		.ascii	"Error creating motorHB task.\012\000"
 797      72206372 
 797      65617469 
 797      6E67206D 
 797      6F746F72 
 798 0132 0000     		.align	2
 799              	.LC12:
 800 0134 53756363 		.ascii	"Succsessfully created motorHB task\012\000"
 800      73657373 
 800      66756C6C 
 800      79206372 
 800      65617465 
 801              		.align	2
 802              	.LC13:
 803 0158 0A0A4572 		.ascii	"\012\012Error with scheduler!! .\012\012\000"
 803      726F7220 
 803      77697468 
 803      20736368 
 803      6564756C 
 804              		.section	.text.main,"ax",%progbits
 805              		.align	2
 806              		.global	main
 807              		.thumb
 808              		.thumb_func
 810              	main:
 811              	.LFB111:
 152:App/STM32F4-Discovery/main.c **** 
 153:App/STM32F4-Discovery/main.c **** #endif
 154:App/STM32F4-Discovery/main.c **** 
 155:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 156:App/STM32F4-Discovery/main.c **** 
 157:App/STM32F4-Discovery/main.c **** int main(void)
 158:App/STM32F4-Discovery/main.c **** {
 812              		.loc 2 158 0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 1, uses_anonymous_args = 0
 816 0000 80B5     		push	{r7, lr}
 817              	.LCFI6:
 818              		.cfi_def_cfa_offset 8
 819              		.cfi_offset 7, -8
 820              		.cfi_offset 14, -4
 821 0002 84B0     		sub	sp, sp, #16
 822              	.LCFI7:
 823              		.cfi_def_cfa_offset 24
 824 0004 04AF     		add	r7, sp, #16
 825              	.LCFI8:
 826              		.cfi_def_cfa 7, 8
 159:App/STM32F4-Discovery/main.c **** 
 160:App/STM32F4-Discovery/main.c **** #ifdef DEBUG
 161:App/STM32F4-Discovery/main.c **** 	SystemCoreClockUpdate();
 827              		.loc 2 161 0
 828 0006 FFF7FEFF 		bl	SystemCoreClockUpdate
 162:App/STM32F4-Discovery/main.c **** 
 163:App/STM32F4-Discovery/main.c **** 	CoreSight_configure(SystemCoreClock);
 829              		.loc 2 163 0
 830 000a 414B     		ldr	r3, .L13
 831 000c 1B68     		ldr	r3, [r3]
 832 000e 1846     		mov	r0, r3
 833 0010 FFF7FEFF 		bl	CoreSight_configure
 164:App/STM32F4-Discovery/main.c **** 	
 165:App/STM32F4-Discovery/main.c **** 	/*<! Configure the hardware ready to run the test. */
 166:App/STM32F4-Discovery/main.c **** 	t_printf("Starting\n");
 834              		.loc 2 166 0
 835 0014 3F48     		ldr	r0, .L13+4
 836 0016 FFF7FEFF 		bl	t_printf
 167:App/STM32F4-Discovery/main.c **** #endif
 168:App/STM32F4-Discovery/main.c **** 	prvSetupHardware();
 837              		.loc 2 168 0
 838 001a FFF7FEFF 		bl	prvSetupHardware
 169:App/STM32F4-Discovery/main.c **** 
 170:App/STM32F4-Discovery/main.c **** 	xSmphrUSART = xSemaphoreCreateBinary();
 839              		.loc 2 170 0
 840 001e 0120     		movs	r0, #1
 841 0020 0021     		movs	r1, #0
 842 0022 0322     		movs	r2, #3
 843 0024 FFF7FEFF 		bl	xQueueGenericCreate
 844 0028 0246     		mov	r2, r0
 845 002a 3B4B     		ldr	r3, .L13+8
 846 002c 1A60     		str	r2, [r3]
 171:App/STM32F4-Discovery/main.c **** 	
 172:App/STM32F4-Discovery/main.c **** 	// ============now register CLI commands ===================
 173:App/STM32F4-Discovery/main.c **** 	
 174:App/STM32F4-Discovery/main.c **** 	FreeRTOS_CLIRegisterCommand( &xMotorCommand );
 847              		.loc 2 174 0
 848 002e 3B48     		ldr	r0, .L13+12
 849 0030 FFF7FEFF 		bl	FreeRTOS_CLIRegisterCommand
 175:App/STM32F4-Discovery/main.c ****        	FreeRTOS_CLIRegisterCommand( &xTaskStatsCommand);		
 850              		.loc 2 175 0
 851 0034 3A48     		ldr	r0, .L13+16
 852 0036 FFF7FEFF 		bl	FreeRTOS_CLIRegisterCommand
 176:App/STM32F4-Discovery/main.c **** 
 177:App/STM32F4-Discovery/main.c **** 	// create queues 
 178:App/STM32F4-Discovery/main.c **** 	QSpd_handle = xQueueCreate(2, sizeof(QueueTelegram));
 853              		.loc 2 178 0
 854 003a 0220     		movs	r0, #2
 855 003c 1C21     		movs	r1, #28
 856 003e 0022     		movs	r2, #0
 857 0040 FFF7FEFF 		bl	xQueueGenericCreate
 858 0044 0246     		mov	r2, r0
 859 0046 374B     		ldr	r3, .L13+20
 860 0048 1A60     		str	r2, [r3]
 179:App/STM32F4-Discovery/main.c **** 	QTCP_handle = xQueueCreate(2, sizeof(QueueTelegram));
 861              		.loc 2 179 0
 862 004a 0220     		movs	r0, #2
 863 004c 1C21     		movs	r1, #28
 864 004e 0022     		movs	r2, #0
 865 0050 FFF7FEFF 		bl	xQueueGenericCreate
 866 0054 0246     		mov	r2, r0
 867 0056 344B     		ldr	r3, .L13+24
 868 0058 1A60     		str	r2, [r3]
 180:App/STM32F4-Discovery/main.c **** 	
 181:App/STM32F4-Discovery/main.c **** 
 182:App/STM32F4-Discovery/main.c **** /*------------------added by Matic Knap 24 Jun 2014 ---------------------------------*/
 183:App/STM32F4-Discovery/main.c **** 
 184:App/STM32F4-Discovery/main.c **** 
 185:App/STM32F4-Discovery/main.c **** 
 186:App/STM32F4-Discovery/main.c **** 	// echo server task 
 187:App/STM32F4-Discovery/main.c **** 	if ( xTaskCreate(tcp_srv_Task, "TCPsrv", configMINIMAL_STACK_SIZE * 10, 
 869              		.loc 2 187 0
 870 005a 0123     		movs	r3, #1
 871 005c 0093     		str	r3, [sp]
 872 005e 334B     		ldr	r3, .L13+28
 873 0060 0193     		str	r3, [sp, #4]
 874 0062 0023     		movs	r3, #0
 875 0064 0293     		str	r3, [sp, #8]
 876 0066 0023     		movs	r3, #0
 877 0068 0393     		str	r3, [sp, #12]
 878 006a 3148     		ldr	r0, .L13+32
 879 006c 3149     		ldr	r1, .L13+36
 880 006e 4FF42062 		mov	r2, #2560
 881 0072 0023     		movs	r3, #0
 882 0074 FFF7FEFF 		bl	xTaskGenericCreate
 883 0078 0346     		mov	r3, r0
 884 007a 012B     		cmp	r3, #1
 885 007c 05D0     		beq	.L8
 188:App/STM32F4-Discovery/main.c **** 			NULL, mainFLASH_TASK_PRIORITY , &set_macTaskHandle)
 189:App/STM32F4-Discovery/main.c **** 			!= pdTRUE) 
 190:App/STM32F4-Discovery/main.c **** 	{
 191:App/STM32F4-Discovery/main.c **** 		#ifdef DEBUG
 192:App/STM32F4-Discovery/main.c **** 		t_printf("Error creating tcp_srv_task\n");
 886              		.loc 2 192 0
 887 007e 2E48     		ldr	r0, .L13+40
 888 0080 FFF7FEFF 		bl	t_printf
 193:App/STM32F4-Discovery/main.c **** 		#endif
 194:App/STM32F4-Discovery/main.c **** 		return -1;
 889              		.loc 2 194 0
 890 0084 4FF0FF33 		mov	r3, #-1
 891 0088 3EE0     		b	.L9
 892              	.L8:
 195:App/STM32F4-Discovery/main.c **** 	}
 196:App/STM32F4-Discovery/main.c **** 	else
 197:App/STM32F4-Discovery/main.c **** 	{
 198:App/STM32F4-Discovery/main.c **** 		#ifdef DEBUG
 199:App/STM32F4-Discovery/main.c **** 		t_printf("Succsessfully created tcp_srv_task\n");
 893              		.loc 2 199 0
 894 008a 2C48     		ldr	r0, .L13+44
 895 008c FFF7FEFF 		bl	t_printf
 200:App/STM32F4-Discovery/main.c **** 		#endif
 201:App/STM32F4-Discovery/main.c **** 			
 202:App/STM32F4-Discovery/main.c **** 	}
 203:App/STM32F4-Discovery/main.c **** 	
 204:App/STM32F4-Discovery/main.c **** 	// run motor task
 205:App/STM32F4-Discovery/main.c **** 	if (xTaskCreate(motorControl_task, "motor", configMINIMAL_STACK_SIZE * 10,
 896              		.loc 2 205 0
 897 0090 0123     		movs	r3, #1
 898 0092 0093     		str	r3, [sp]
 899 0094 2A4B     		ldr	r3, .L13+48
 900 0096 0193     		str	r3, [sp, #4]
 901 0098 0023     		movs	r3, #0
 902 009a 0293     		str	r3, [sp, #8]
 903 009c 0023     		movs	r3, #0
 904 009e 0393     		str	r3, [sp, #12]
 905 00a0 2848     		ldr	r0, .L13+52
 906 00a2 2949     		ldr	r1, .L13+56
 907 00a4 4FF42062 		mov	r2, #2560
 908 00a8 0023     		movs	r3, #0
 909 00aa FFF7FEFF 		bl	xTaskGenericCreate
 910 00ae 0346     		mov	r3, r0
 911 00b0 012B     		cmp	r3, #1
 912 00b2 05D0     		beq	.L10
 206:App/STM32F4-Discovery/main.c **** 		       	NULL, mainFLASH_TASK_PRIORITY , &motorHBHandle)
 207:App/STM32F4-Discovery/main.c **** 		!= pdTRUE)
 208:App/STM32F4-Discovery/main.c **** 	{
 209:App/STM32F4-Discovery/main.c **** 		#ifdef DEBUG
 210:App/STM32F4-Discovery/main.c **** 		t_printf("Error creating motor task.\n");
 913              		.loc 2 210 0
 914 00b4 2548     		ldr	r0, .L13+60
 915 00b6 FFF7FEFF 		bl	t_printf
 211:App/STM32F4-Discovery/main.c **** 		#endif
 212:App/STM32F4-Discovery/main.c **** 		return -1;
 916              		.loc 2 212 0
 917 00ba 4FF0FF33 		mov	r3, #-1
 918 00be 23E0     		b	.L9
 919              	.L10:
 213:App/STM32F4-Discovery/main.c **** 
 214:App/STM32F4-Discovery/main.c **** 	}
 215:App/STM32F4-Discovery/main.c **** 	else
 216:App/STM32F4-Discovery/main.c **** 	{
 217:App/STM32F4-Discovery/main.c **** 		#ifdef DEBUG
 218:App/STM32F4-Discovery/main.c **** 		t_printf("Succsessfully created motor task\n");
 920              		.loc 2 218 0
 921 00c0 2348     		ldr	r0, .L13+64
 922 00c2 FFF7FEFF 		bl	t_printf
 219:App/STM32F4-Discovery/main.c **** 		#endif
 220:App/STM32F4-Discovery/main.c **** 			
 221:App/STM32F4-Discovery/main.c **** 	}
 222:App/STM32F4-Discovery/main.c **** 
 223:App/STM32F4-Discovery/main.c **** 
 224:App/STM32F4-Discovery/main.c **** 	// set motor task 
 225:App/STM32F4-Discovery/main.c **** 	if (xTaskCreate(motorHeartBeat_task, "motorHB", configMINIMAL_STACK_SIZE * 5,		       				
 923              		.loc 2 225 0
 924 00c6 0123     		movs	r3, #1
 925 00c8 0093     		str	r3, [sp]
 926 00ca 224B     		ldr	r3, .L13+68
 927 00cc 0193     		str	r3, [sp, #4]
 928 00ce 0023     		movs	r3, #0
 929 00d0 0293     		str	r3, [sp, #8]
 930 00d2 0023     		movs	r3, #0
 931 00d4 0393     		str	r3, [sp, #12]
 932 00d6 2048     		ldr	r0, .L13+72
 933 00d8 2049     		ldr	r1, .L13+76
 934 00da 4FF4A062 		mov	r2, #1280
 935 00de 0023     		movs	r3, #0
 936 00e0 FFF7FEFF 		bl	xTaskGenericCreate
 937 00e4 0346     		mov	r3, r0
 938 00e6 012B     		cmp	r3, #1
 939 00e8 05D0     		beq	.L11
 226:App/STM32F4-Discovery/main.c **** 			NULL, mainFLASH_TASK_PRIORITY  , &motorHeartBeatHandle)
 227:App/STM32F4-Discovery/main.c **** 			!= pdTRUE)
 228:App/STM32F4-Discovery/main.c **** 	{
 229:App/STM32F4-Discovery/main.c **** 		#ifdef DEBUG
 230:App/STM32F4-Discovery/main.c **** 		t_printf("Error creating motorHB task.\n");
 940              		.loc 2 230 0
 941 00ea 1D48     		ldr	r0, .L13+80
 942 00ec FFF7FEFF 		bl	t_printf
 231:App/STM32F4-Discovery/main.c **** 		#endif
 232:App/STM32F4-Discovery/main.c **** 		return -1;
 943              		.loc 2 232 0
 944 00f0 4FF0FF33 		mov	r3, #-1
 945 00f4 08E0     		b	.L9
 946              	.L11:
 233:App/STM32F4-Discovery/main.c **** 
 234:App/STM32F4-Discovery/main.c **** 	}
 235:App/STM32F4-Discovery/main.c **** 	else
 236:App/STM32F4-Discovery/main.c **** 	{
 237:App/STM32F4-Discovery/main.c **** 		#ifdef DEBUG
 238:App/STM32F4-Discovery/main.c **** 		t_printf("Succsessfully created motorHB task\n");
 947              		.loc 2 238 0
 948 00f6 1B48     		ldr	r0, .L13+84
 949 00f8 FFF7FEFF 		bl	t_printf
 239:App/STM32F4-Discovery/main.c **** 		#endif
 240:App/STM32F4-Discovery/main.c **** 			
 241:App/STM32F4-Discovery/main.c **** 	}
 242:App/STM32F4-Discovery/main.c **** 
 243:App/STM32F4-Discovery/main.c **** 	
 244:App/STM32F4-Discovery/main.c **** 
 245:App/STM32F4-Discovery/main.c **** /*------------------added by Matic Knap 24 Jun 2014 ---------------------------------*/
 246:App/STM32F4-Discovery/main.c **** 
 247:App/STM32F4-Discovery/main.c **** 
 248:App/STM32F4-Discovery/main.c **** 	/* The following function will only create more tasks and timers if
 249:App/STM32F4-Discovery/main.c **** 	mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 0 (at the top of this
 250:App/STM32F4-Discovery/main.c **** 	file).  See the comments at the top of this file for more information. */
 251:App/STM32F4-Discovery/main.c **** 	//prvOptionallyCreateComprehensveTestApplication();
 252:App/STM32F4-Discovery/main.c **** 
 253:App/STM32F4-Discovery/main.c **** 	/* Start the scheduler. */
 254:App/STM32F4-Discovery/main.c **** 	vTaskStartScheduler();
 950              		.loc 2 254 0
 951 00fc FFF7FEFF 		bl	vTaskStartScheduler
 255:App/STM32F4-Discovery/main.c **** 
 256:App/STM32F4-Discovery/main.c **** 	#ifdef DEBUG
 257:App/STM32F4-Discovery/main.c **** 	t_printf("\n\nError with scheduler!! .\n\n");
 952              		.loc 2 257 0
 953 0100 1948     		ldr	r0, .L13+88
 954 0102 FFF7FEFF 		bl	t_printf
 955              	.L12:
 258:App/STM32F4-Discovery/main.c **** 	#endif
 259:App/STM32F4-Discovery/main.c **** 
 260:App/STM32F4-Discovery/main.c **** 
 261:App/STM32F4-Discovery/main.c **** 	/* If all is well, the scheduler will now be running, and the following line
 262:App/STM32F4-Discovery/main.c **** 	will never be reached.  If the following line does execute, then there was
 263:App/STM32F4-Discovery/main.c **** 	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
 264:App/STM32F4-Discovery/main.c **** 	to be created.  See the memory management section on the FreeRTOS web site
 265:App/STM32F4-Discovery/main.c **** 	for more details. */
 266:App/STM32F4-Discovery/main.c **** 	for( ;; );
 956              		.loc 2 266 0 discriminator 1
 957 0106 FEE7     		b	.L12
 958              	.L9:
 267:App/STM32F4-Discovery/main.c **** }
 959              		.loc 2 267 0
 960 0108 1846     		mov	r0, r3
 961 010a BD46     		mov	sp, r7
 962              		@ sp needed
 963 010c 80BD     		pop	{r7, pc}
 964              	.L14:
 965 010e 00BF     		.align	2
 966              	.L13:
 967 0110 00000000 		.word	SystemCoreClock
 968 0114 74000000 		.word	.LC4
 969 0118 00000000 		.word	xSmphrUSART
 970 011c 00000000 		.word	xMotorCommand
 971 0120 00000000 		.word	xTaskStatsCommand
 972 0124 00000000 		.word	QSpd_handle
 973 0128 00000000 		.word	QTCP_handle
 974 012c 00000000 		.word	set_macTaskHandle
 975 0130 00000000 		.word	tcp_srv_Task
 976 0134 80000000 		.word	.LC5
 977 0138 88000000 		.word	.LC6
 978 013c A8000000 		.word	.LC7
 979 0140 00000000 		.word	motorHBHandle
 980 0144 00000000 		.word	motorControl_task
 981 0148 00000000 		.word	.LC0
 982 014c CC000000 		.word	.LC8
 983 0150 E8000000 		.word	.LC9
 984 0154 00000000 		.word	motorHeartBeatHandle
 985 0158 00000000 		.word	motorHeartBeat_task
 986 015c 0C010000 		.word	.LC10
 987 0160 14010000 		.word	.LC11
 988 0164 34010000 		.word	.LC12
 989 0168 58010000 		.word	.LC13
 990              		.cfi_endproc
 991              	.LFE111:
 993              		.section	.rodata
 994 0175 000000   		.align	2
 995              	.LC14:
 996 0178 696E6974 		.ascii	"init_W5200\000"
 996      5F573532 
 996      303000
 997 0183 00       		.section	.text.prvSetupHardware,"ax",%progbits
 998              		.align	2
 999              		.thumb
 1000              		.thumb_func
 1002              	prvSetupHardware:
 1003              	.LFB112:
 268:App/STM32F4-Discovery/main.c **** 
 269:App/STM32F4-Discovery/main.c **** 
 270:App/STM32F4-Discovery/main.c **** 
 271:App/STM32F4-Discovery/main.c **** /*! 	\fn static void prvSetupHardware(void) 
 272:App/STM32F4-Discovery/main.c ****  *	\brief Sets up hardware
 273:App/STM32F4-Discovery/main.c ****  * 	
 274:App/STM32F4-Discovery/main.c ****  */
 275:App/STM32F4-Discovery/main.c **** void prvSetupHardware( void )
 276:App/STM32F4-Discovery/main.c **** {
 1004              		.loc 2 276 0
 1005              		.cfi_startproc
 1006              		@ args = 0, pretend = 0, frame = 0
 1007              		@ frame_needed = 1, uses_anonymous_args = 0
 1008 0000 80B5     		push	{r7, lr}
 1009              	.LCFI9:
 1010              		.cfi_def_cfa_offset 8
 1011              		.cfi_offset 7, -8
 1012              		.cfi_offset 14, -4
 1013 0002 84B0     		sub	sp, sp, #16
 1014              	.LCFI10:
 1015              		.cfi_def_cfa_offset 24
 1016 0004 04AF     		add	r7, sp, #16
 1017              	.LCFI11:
 1018              		.cfi_def_cfa 7, 8
 277:App/STM32F4-Discovery/main.c **** 	/* Setup STM32 system (clock, PLL and Flash configuration) */
 278:App/STM32F4-Discovery/main.c **** 	SystemInit();
 1019              		.loc 2 278 0
 1020 0006 FFF7FEFF 		bl	SystemInit
 279:App/STM32F4-Discovery/main.c **** 
 280:App/STM32F4-Discovery/main.c **** 	/* Ensure all priority bits are assigned as preemption priority bits. */
 281:App/STM32F4-Discovery/main.c **** 	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 1021              		.loc 2 281 0
 1022 000a 4FF44070 		mov	r0, #768
 1023 000e FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 282:App/STM32F4-Discovery/main.c **** 	
 283:App/STM32F4-Discovery/main.c **** 	//init_SPIx();
 284:App/STM32F4-Discovery/main.c **** 	init_SPIx();	
 1024              		.loc 2 284 0
 1025 0012 FFF7FEFF 		bl	init_SPIx
 285:App/STM32F4-Discovery/main.c **** 	
 286:App/STM32F4-Discovery/main.c **** 	// init USARTx 
 287:App/STM32F4-Discovery/main.c **** 	init_USARTx();
 1026              		.loc 2 287 0
 1027 0016 FFF7FEFF 		bl	init_USARTx
 288:App/STM32F4-Discovery/main.c **** 
 289:App/STM32F4-Discovery/main.c **** 	/*
 290:App/STM32F4-Discovery/main.c **** 	 * Create task - initialize Wiznet
 291:App/STM32F4-Discovery/main.c **** 	 * It creates task for Wiznet initialization and at end delete it. 
 292:App/STM32F4-Discovery/main.c **** 	 * Function : 		init_W5200 from W5200.c file 
 293:App/STM32F4-Discovery/main.c **** 	 * Stack size :		5 times minimial stack size 
 294:App/STM32F4-Discovery/main.c **** 	 * Task priority :	main flash task priority + 2 
 295:App/STM32F4-Discovery/main.c **** 	 * Parameters 	 :	no parameters (NULL)
 296:App/STM32F4-Discovery/main.c **** 	 */  
 297:App/STM32F4-Discovery/main.c **** 	xTaskCreate(init_W5200, "init_W5200", configMINIMAL_STACK_SIZE, 
 1028              		.loc 2 297 0
 1029 001a 0323     		movs	r3, #3
 1030 001c 0093     		str	r3, [sp]
 1031 001e 0023     		movs	r3, #0
 1032 0020 0193     		str	r3, [sp, #4]
 1033 0022 0023     		movs	r3, #0
 1034 0024 0293     		str	r3, [sp, #8]
 1035 0026 0023     		movs	r3, #0
 1036 0028 0393     		str	r3, [sp, #12]
 1037 002a 0448     		ldr	r0, .L16
 1038 002c 0449     		ldr	r1, .L16+4
 1039 002e 4FF48072 		mov	r2, #256
 1040 0032 0023     		movs	r3, #0
 1041 0034 FFF7FEFF 		bl	xTaskGenericCreate
 298:App/STM32F4-Discovery/main.c **** 			NULL, mainFLASH_TASK_PRIORITY + 2 , NULL);
 299:App/STM32F4-Discovery/main.c **** 
 300:App/STM32F4-Discovery/main.c **** 
 301:App/STM32F4-Discovery/main.c **** 	
 302:App/STM32F4-Discovery/main.c **** 	
 303:App/STM32F4-Discovery/main.c **** }
 1042              		.loc 2 303 0
 1043 0038 BD46     		mov	sp, r7
 1044              		@ sp needed
 1045 003a 80BD     		pop	{r7, pc}
 1046              	.L17:
 1047              		.align	2
 1048              	.L16:
 1049 003c 00000000 		.word	init_W5200
 1050 0040 78010000 		.word	.LC14
 1051              		.cfi_endproc
 1052              	.LFE112:
 1054              		.section	.text.vApplicationTickHook,"ax",%progbits
 1055              		.align	2
 1056              		.global	vApplicationTickHook
 1057              		.thumb
 1058              		.thumb_func
 1060              	vApplicationTickHook:
 1061              	.LFB113:
 304:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 305:App/STM32F4-Discovery/main.c **** 
 306:App/STM32F4-Discovery/main.c **** void vApplicationTickHook( void )
 307:App/STM32F4-Discovery/main.c **** {
 1062              		.loc 2 307 0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 0
 1065              		@ frame_needed = 1, uses_anonymous_args = 0
 1066 0000 80B5     		push	{r7, lr}
 1067              	.LCFI12:
 1068              		.cfi_def_cfa_offset 8
 1069              		.cfi_offset 7, -8
 1070              		.cfi_offset 14, -4
 1071 0002 00AF     		add	r7, sp, #0
 1072              	.LCFI13:
 1073              		.cfi_def_cfa_register 7
 308:App/STM32F4-Discovery/main.c **** 	#if ( mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY == 0 )
 309:App/STM32F4-Discovery/main.c **** 	{
 310:App/STM32F4-Discovery/main.c **** 		/* Just to verify that the interrupt nesting behaves as expected,
 311:App/STM32F4-Discovery/main.c **** 		increment ulFPUInterruptNesting on entry, and decrement it on exit. */
 312:App/STM32F4-Discovery/main.c **** 		ulFPUInterruptNesting++;
 1074              		.loc 2 312 0
 1075 0004 064B     		ldr	r3, .L19
 1076 0006 1B68     		ldr	r3, [r3]
 1077 0008 5A1C     		adds	r2, r3, #1
 1078 000a 054B     		ldr	r3, .L19
 1079 000c 1A60     		str	r2, [r3]
 313:App/STM32F4-Discovery/main.c **** 
 314:App/STM32F4-Discovery/main.c **** 		/* Fill the FPU registers with 0. */
 315:App/STM32F4-Discovery/main.c **** 		//vRegTestClearFlopRegistersToParameterValue( 0UL );
 316:App/STM32F4-Discovery/main.c **** 
 317:App/STM32F4-Discovery/main.c **** 		/* Trigger a timer 2 interrupt, which will fill the registers with a
 318:App/STM32F4-Discovery/main.c **** 		different value and itself trigger a timer 3 interrupt.  Note that the
 319:App/STM32F4-Discovery/main.c **** 		timers are not actually used.  The timer 2 and 3 interrupt vectors are
 320:App/STM32F4-Discovery/main.c **** 		just used for convenience. */
 321:App/STM32F4-Discovery/main.c **** 		NVIC_SetPendingIRQ( TIM2_IRQn );
 1080              		.loc 2 321 0
 1081 000e 1C20     		movs	r0, #28
 1082 0010 FFF7FEFF 		bl	NVIC_SetPendingIRQ
 322:App/STM32F4-Discovery/main.c **** 
 323:App/STM32F4-Discovery/main.c **** 		/* Ensure that, after returning from the nested interrupts, all the FPU
 324:App/STM32F4-Discovery/main.c **** 		registers contain the value to which they were set by the tick hook
 325:App/STM32F4-Discovery/main.c **** 		function. */
 326:App/STM32F4-Discovery/main.c **** 		//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 0UL ) );
 327:App/STM32F4-Discovery/main.c **** 
 328:App/STM32F4-Discovery/main.c **** 		ulFPUInterruptNesting--;
 1083              		.loc 2 328 0
 1084 0014 024B     		ldr	r3, .L19
 1085 0016 1B68     		ldr	r3, [r3]
 1086 0018 5A1E     		subs	r2, r3, #1
 1087 001a 014B     		ldr	r3, .L19
 1088 001c 1A60     		str	r2, [r3]
 329:App/STM32F4-Discovery/main.c **** 	}
 330:App/STM32F4-Discovery/main.c **** 	#endif
 331:App/STM32F4-Discovery/main.c **** }
 1089              		.loc 2 331 0
 1090 001e 80BD     		pop	{r7, pc}
 1091              	.L20:
 1092              		.align	2
 1093              	.L19:
 1094 0020 00000000 		.word	ulFPUInterruptNesting
 1095              		.cfi_endproc
 1096              	.LFE113:
 1098              		.section	.text.prvSetupNestedFPUInterruptsTest,"ax",%progbits
 1099              		.align	2
 1100              		.thumb
 1101              		.thumb_func
 1103              	prvSetupNestedFPUInterruptsTest:
 1104              	.LFB114:
 332:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 333:App/STM32F4-Discovery/main.c **** 
 334:App/STM32F4-Discovery/main.c **** static void prvSetupNestedFPUInterruptsTest( void )
 335:App/STM32F4-Discovery/main.c **** {
 1105              		.loc 2 335 0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 8
 1108              		@ frame_needed = 1, uses_anonymous_args = 0
 1109 0000 80B5     		push	{r7, lr}
 1110              	.LCFI14:
 1111              		.cfi_def_cfa_offset 8
 1112              		.cfi_offset 7, -8
 1113              		.cfi_offset 14, -4
 1114 0002 82B0     		sub	sp, sp, #8
 1115              	.LCFI15:
 1116              		.cfi_def_cfa_offset 16
 1117 0004 00AF     		add	r7, sp, #0
 1118              	.LCFI16:
 1119              		.cfi_def_cfa_register 7
 336:App/STM32F4-Discovery/main.c **** NVIC_InitTypeDef NVIC_InitStructure;
 337:App/STM32F4-Discovery/main.c **** 
 338:App/STM32F4-Discovery/main.c **** 	/* Enable the TIM2 interrupt in the NVIC.  The timer itself is not used,
 339:App/STM32F4-Discovery/main.c **** 	just its interrupt vector to force nesting from software.  TIM2 must have
 340:App/STM32F4-Discovery/main.c **** 	a lower priority than TIM3, and both must have priorities above
 341:App/STM32F4-Discovery/main.c **** 	configMAX_SYSCALL_INTERRUPT_PRIORITY. */
 342:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 1120              		.loc 2 342 0
 1121 0006 1C23     		movs	r3, #28
 1122 0008 3B71     		strb	r3, [r7, #4]
 343:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORIT
 1123              		.loc 2 343 0
 1124 000a 0423     		movs	r3, #4
 1125 000c 7B71     		strb	r3, [r7, #5]
 344:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 1126              		.loc 2 344 0
 1127 000e 0023     		movs	r3, #0
 1128 0010 BB71     		strb	r3, [r7, #6]
 345:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 1129              		.loc 2 345 0
 1130 0012 0123     		movs	r3, #1
 1131 0014 FB71     		strb	r3, [r7, #7]
 346:App/STM32F4-Discovery/main.c **** 	NVIC_Init( &NVIC_InitStructure );
 1132              		.loc 2 346 0
 1133 0016 3B1D     		adds	r3, r7, #4
 1134 0018 1846     		mov	r0, r3
 1135 001a FFF7FEFF 		bl	NVIC_Init
 347:App/STM32F4-Discovery/main.c **** 
 348:App/STM32F4-Discovery/main.c **** 	/* Enable the TIM3 interrupt in the NVIC.  The timer itself is not used,
 349:App/STM32F4-Discovery/main.c **** 	just its interrupt vector to force nesting from software.  TIM2 must have
 350:App/STM32F4-Discovery/main.c **** 	a lower priority than TIM3, and both must have priorities above
 351:App/STM32F4-Discovery/main.c **** 	configMAX_SYSCALL_INTERRUPT_PRIORITY. */
 352:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 1136              		.loc 2 352 0
 1137 001e 1D23     		movs	r3, #29
 1138 0020 3B71     		strb	r3, [r7, #4]
 353:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORIT
 1139              		.loc 2 353 0
 1140 0022 0323     		movs	r3, #3
 1141 0024 7B71     		strb	r3, [r7, #5]
 354:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 1142              		.loc 2 354 0
 1143 0026 0023     		movs	r3, #0
 1144 0028 BB71     		strb	r3, [r7, #6]
 355:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 1145              		.loc 2 355 0
 1146 002a 0123     		movs	r3, #1
 1147 002c FB71     		strb	r3, [r7, #7]
 356:App/STM32F4-Discovery/main.c **** 	NVIC_Init( &NVIC_InitStructure );
 1148              		.loc 2 356 0
 1149 002e 3B1D     		adds	r3, r7, #4
 1150 0030 1846     		mov	r0, r3
 1151 0032 FFF7FEFF 		bl	NVIC_Init
 357:App/STM32F4-Discovery/main.c **** }
 1152              		.loc 2 357 0
 1153 0036 0837     		adds	r7, r7, #8
 1154 0038 BD46     		mov	sp, r7
 1155              		@ sp needed
 1156 003a 80BD     		pop	{r7, pc}
 1157              		.cfi_endproc
 1158              	.LFE114:
 1160              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 1161              		.align	2
 1162              		.global	TIM3_IRQHandler
 1163              		.thumb
 1164              		.thumb_func
 1166              	TIM3_IRQHandler:
 1167              	.LFB115:
 358:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 359:App/STM32F4-Discovery/main.c **** 
 360:App/STM32F4-Discovery/main.c **** void TIM3_IRQHandler( void )
 361:App/STM32F4-Discovery/main.c **** {
 1168              		.loc 2 361 0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 1, uses_anonymous_args = 0
 1172              		@ link register save eliminated.
 1173 0000 80B4     		push	{r7}
 1174              	.LCFI17:
 1175              		.cfi_def_cfa_offset 4
 1176              		.cfi_offset 7, -4
 1177 0002 00AF     		add	r7, sp, #0
 1178              	.LCFI18:
 1179              		.cfi_def_cfa_register 7
 362:App/STM32F4-Discovery/main.c **** 	/* Just to verify that the interrupt nesting behaves as expected, increment
 363:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting on entry, and decrement it on exit. */
 364:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting++;
 1180              		.loc 2 364 0
 1181 0004 0B4B     		ldr	r3, .L24
 1182 0006 1B68     		ldr	r3, [r3]
 1183 0008 5A1C     		adds	r2, r3, #1
 1184 000a 0A4B     		ldr	r3, .L24
 1185 000c 1A60     		str	r2, [r3]
 365:App/STM32F4-Discovery/main.c **** 
 366:App/STM32F4-Discovery/main.c **** 	/* This is the highest priority interrupt in the chain of forced nesting
 367:App/STM32F4-Discovery/main.c **** 	interrupts, so latch the maximum value reached by ulFPUInterruptNesting.
 368:App/STM32F4-Discovery/main.c **** 	This is done purely to allow verification that the nesting depth reaches
 369:App/STM32F4-Discovery/main.c **** 	that intended. */
 370:App/STM32F4-Discovery/main.c **** 	if( ulFPUInterruptNesting > ulMaxFPUInterruptNesting )
 1186              		.loc 2 370 0
 1187 000e 094B     		ldr	r3, .L24
 1188 0010 1A68     		ldr	r2, [r3]
 1189 0012 094B     		ldr	r3, .L24+4
 1190 0014 1B68     		ldr	r3, [r3]
 1191 0016 9A42     		cmp	r2, r3
 1192 0018 03D9     		bls	.L23
 371:App/STM32F4-Discovery/main.c **** 	{
 372:App/STM32F4-Discovery/main.c **** 		ulMaxFPUInterruptNesting = ulFPUInterruptNesting;
 1193              		.loc 2 372 0
 1194 001a 064B     		ldr	r3, .L24
 1195 001c 1A68     		ldr	r2, [r3]
 1196 001e 064B     		ldr	r3, .L24+4
 1197 0020 1A60     		str	r2, [r3]
 1198              	.L23:
 373:App/STM32F4-Discovery/main.c **** 	}
 374:App/STM32F4-Discovery/main.c **** 
 375:App/STM32F4-Discovery/main.c **** 	/* Fill the FPU registers with 99 to overwrite the values written by
 376:App/STM32F4-Discovery/main.c **** 	TIM2_IRQHandler(). */
 377:App/STM32F4-Discovery/main.c **** 	//vRegTestClearFlopRegistersToParameterValue( 99UL );
 378:App/STM32F4-Discovery/main.c **** 
 379:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting--;
 1199              		.loc 2 379 0
 1200 0022 044B     		ldr	r3, .L24
 1201 0024 1B68     		ldr	r3, [r3]
 1202 0026 5A1E     		subs	r2, r3, #1
 1203 0028 024B     		ldr	r3, .L24
 1204 002a 1A60     		str	r2, [r3]
 380:App/STM32F4-Discovery/main.c **** }
 1205              		.loc 2 380 0
 1206 002c BD46     		mov	sp, r7
 1207              		@ sp needed
 1208 002e 5DF8047B 		ldr	r7, [sp], #4
 1209 0032 7047     		bx	lr
 1210              	.L25:
 1211              		.align	2
 1212              	.L24:
 1213 0034 00000000 		.word	ulFPUInterruptNesting
 1214 0038 00000000 		.word	ulMaxFPUInterruptNesting
 1215              		.cfi_endproc
 1216              	.LFE115:
 1218              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 1219              		.align	2
 1220              		.global	TIM2_IRQHandler
 1221              		.thumb
 1222              		.thumb_func
 1224              	TIM2_IRQHandler:
 1225              	.LFB116:
 381:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 382:App/STM32F4-Discovery/main.c **** 
 383:App/STM32F4-Discovery/main.c **** void TIM2_IRQHandler( void )
 384:App/STM32F4-Discovery/main.c **** {
 1226              		.loc 2 384 0
 1227              		.cfi_startproc
 1228              		@ args = 0, pretend = 0, frame = 0
 1229              		@ frame_needed = 1, uses_anonymous_args = 0
 1230 0000 80B5     		push	{r7, lr}
 1231              	.LCFI19:
 1232              		.cfi_def_cfa_offset 8
 1233              		.cfi_offset 7, -8
 1234              		.cfi_offset 14, -4
 1235 0002 00AF     		add	r7, sp, #0
 1236              	.LCFI20:
 1237              		.cfi_def_cfa_register 7
 385:App/STM32F4-Discovery/main.c **** 	/* Just to verify that the interrupt nesting behaves as expected, increment
 386:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting on entry, and decrement it on exit. */
 387:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting++;
 1238              		.loc 2 387 0
 1239 0004 064B     		ldr	r3, .L27
 1240 0006 1B68     		ldr	r3, [r3]
 1241 0008 5A1C     		adds	r2, r3, #1
 1242 000a 054B     		ldr	r3, .L27
 1243 000c 1A60     		str	r2, [r3]
 388:App/STM32F4-Discovery/main.c **** 
 389:App/STM32F4-Discovery/main.c **** 	/* Fill the FPU registers with 1. */
 390:App/STM32F4-Discovery/main.c **** 	//vRegTestClearFlopRegistersToParameterValue( 1UL );
 391:App/STM32F4-Discovery/main.c **** 
 392:App/STM32F4-Discovery/main.c **** 	/* Trigger a timer 3 interrupt, which will fill the registers with a
 393:App/STM32F4-Discovery/main.c **** 	different value. */
 394:App/STM32F4-Discovery/main.c **** 	NVIC_SetPendingIRQ( TIM3_IRQn );
 1244              		.loc 2 394 0
 1245 000e 1D20     		movs	r0, #29
 1246 0010 FFF7FEFF 		bl	NVIC_SetPendingIRQ
 395:App/STM32F4-Discovery/main.c **** 
 396:App/STM32F4-Discovery/main.c **** 	/* Ensure that, after returning from the nesting interrupt, all the FPU
 397:App/STM32F4-Discovery/main.c **** 	registers contain the value to which they were set by this interrupt
 398:App/STM32F4-Discovery/main.c **** 	function. */
 399:App/STM32F4-Discovery/main.c **** 	//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 1UL ) );
 400:App/STM32F4-Discovery/main.c **** 
 401:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting--;
 1247              		.loc 2 401 0
 1248 0014 024B     		ldr	r3, .L27
 1249 0016 1B68     		ldr	r3, [r3]
 1250 0018 5A1E     		subs	r2, r3, #1
 1251 001a 014B     		ldr	r3, .L27
 1252 001c 1A60     		str	r2, [r3]
 402:App/STM32F4-Discovery/main.c **** }
 1253              		.loc 2 402 0
 1254 001e 80BD     		pop	{r7, pc}
 1255              	.L28:
 1256              		.align	2
 1257              	.L27:
 1258 0020 00000000 		.word	ulFPUInterruptNesting
 1259              		.cfi_endproc
 1260              	.LFE116:
 1262              		.section	.text.vApplicationMallocFailedHook,"ax",%progbits
 1263              		.align	2
 1264              		.global	vApplicationMallocFailedHook
 1265              		.thumb
 1266              		.thumb_func
 1268              	vApplicationMallocFailedHook:
 1269              	.LFB117:
 403:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 404:App/STM32F4-Discovery/main.c **** 
 405:App/STM32F4-Discovery/main.c **** 
 406:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 407:App/STM32F4-Discovery/main.c **** 
 408:App/STM32F4-Discovery/main.c **** void vApplicationMallocFailedHook( void )
 409:App/STM32F4-Discovery/main.c **** {
 1270              		.loc 2 409 0
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 1, uses_anonymous_args = 0
 1274 0000 80B5     		push	{r7, lr}
 1275              	.LCFI21:
 1276              		.cfi_def_cfa_offset 8
 1277              		.cfi_offset 7, -8
 1278              		.cfi_offset 14, -4
 1279 0002 00AF     		add	r7, sp, #0
 1280              	.LCFI22:
 1281              		.cfi_def_cfa_register 7
 410:App/STM32F4-Discovery/main.c **** 	/* vApplicationMallocFailedHook() will only be called if
 411:App/STM32F4-Discovery/main.c **** 	configUSE_MALLOC_FAILED_HOOK is set to 1 in FreeRTOSConfig.h.  It is a hook
 412:App/STM32F4-Discovery/main.c **** 	function that will get called if a call to pvPortMalloc() fails.
 413:App/STM32F4-Discovery/main.c **** 	pvPortMalloc() is called internally by the kernel whenever a task, queue,
 414:App/STM32F4-Discovery/main.c **** 	timer or semaphore is created.  It is also called by various parts of the
 415:App/STM32F4-Discovery/main.c **** 	demo application.  If heap_1.c or heap_2.c are used, then the size of the
 416:App/STM32F4-Discovery/main.c **** 	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
 417:App/STM32F4-Discovery/main.c **** 	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
 418:App/STM32F4-Discovery/main.c **** 	to query the size of free heap space that remains (although it does not
 419:App/STM32F4-Discovery/main.c **** 	provide information on how the remaining heap might be fragmented). */
 420:App/STM32F4-Discovery/main.c **** 	taskDISABLE_INTERRUPTS();
 1282              		.loc 2 420 0
 1283 0004 FFF7FEFF 		bl	ulPortSetInterruptMask
 1284              	.L30:
 421:App/STM32F4-Discovery/main.c **** 	for( ;; );
 1285              		.loc 2 421 0 discriminator 1
 1286 0008 FEE7     		b	.L30
 1287              		.cfi_endproc
 1288              	.LFE117:
 1290 000a 00BF     		.section	.text.vApplicationIdleHook,"ax",%progbits
 1291              		.align	2
 1292              		.global	vApplicationIdleHook
 1293              		.thumb
 1294              		.thumb_func
 1296              	vApplicationIdleHook:
 1297              	.LFB118:
 422:App/STM32F4-Discovery/main.c **** }
 423:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 424:App/STM32F4-Discovery/main.c **** 
 425:App/STM32F4-Discovery/main.c **** void vApplicationIdleHook( void )
 426:App/STM32F4-Discovery/main.c **** {
 1298              		.loc 2 426 0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 0
 1301              		@ frame_needed = 1, uses_anonymous_args = 0
 1302              		@ link register save eliminated.
 1303 0000 80B4     		push	{r7}
 1304              	.LCFI23:
 1305              		.cfi_def_cfa_offset 4
 1306              		.cfi_offset 7, -4
 1307 0002 00AF     		add	r7, sp, #0
 1308              	.LCFI24:
 1309              		.cfi_def_cfa_register 7
 427:App/STM32F4-Discovery/main.c **** 	/* vApplicationIdleHook() will only be called if configUSE_IDLE_HOOK is set
 428:App/STM32F4-Discovery/main.c **** 	to 1 in FreeRTOSConfig.h.  It will be called on each iteration of the idle
 429:App/STM32F4-Discovery/main.c **** 	task.  It is essential that code added to this hook function never attempts
 430:App/STM32F4-Discovery/main.c **** 	to block in any way (for example, call xQueueReceive() with a block time
 431:App/STM32F4-Discovery/main.c **** 	specified, or call vTaskDelay()).  If the application makes use of the
 432:App/STM32F4-Discovery/main.c **** 	vTaskDelete() API function (as this demo application does) then it is also
 433:App/STM32F4-Discovery/main.c **** 	important that vApplicationIdleHook() is permitted to return to its calling
 434:App/STM32F4-Discovery/main.c **** 	unction, because it is the responsibility of the idle task to clean up
 435:App/STM32F4-Discovery/main.c **** 	memory allocated by the kernel to any task that has since been deleted. */
 436:App/STM32F4-Discovery/main.c **** }
 1310              		.loc 2 436 0
 1311 0004 BD46     		mov	sp, r7
 1312              		@ sp needed
 1313 0006 5DF8047B 		ldr	r7, [sp], #4
 1314 000a 7047     		bx	lr
 1315              		.cfi_endproc
 1316              	.LFE118:
 1318              		.section	.text.vApplicationStackOverflowHook,"ax",%progbits
 1319              		.align	2
 1320              		.global	vApplicationStackOverflowHook
 1321              		.thumb
 1322              		.thumb_func
 1324              	vApplicationStackOverflowHook:
 1325              	.LFB119:
 437:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 438:App/STM32F4-Discovery/main.c **** 
 439:App/STM32F4-Discovery/main.c **** void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
 440:App/STM32F4-Discovery/main.c **** {
 1326              		.loc 2 440 0
 1327              		.cfi_startproc
 1328              		@ args = 0, pretend = 0, frame = 8
 1329              		@ frame_needed = 1, uses_anonymous_args = 0
 1330 0000 80B5     		push	{r7, lr}
 1331              	.LCFI25:
 1332              		.cfi_def_cfa_offset 8
 1333              		.cfi_offset 7, -8
 1334              		.cfi_offset 14, -4
 1335 0002 82B0     		sub	sp, sp, #8
 1336              	.LCFI26:
 1337              		.cfi_def_cfa_offset 16
 1338 0004 00AF     		add	r7, sp, #0
 1339              	.LCFI27:
 1340              		.cfi_def_cfa_register 7
 1341 0006 7860     		str	r0, [r7, #4]
 1342 0008 3960     		str	r1, [r7]
 441:App/STM32F4-Discovery/main.c **** 	( void ) pcTaskName;
 442:App/STM32F4-Discovery/main.c **** 	( void ) pxTask;
 443:App/STM32F4-Discovery/main.c **** 
 444:App/STM32F4-Discovery/main.c **** 	/* Run time stack overflow checking is performed if
 445:App/STM32F4-Discovery/main.c **** 	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
 446:App/STM32F4-Discovery/main.c **** 	function is called if a stack overflow is detected. */
 447:App/STM32F4-Discovery/main.c **** 	taskDISABLE_INTERRUPTS();
 1343              		.loc 2 447 0
 1344 000a FFF7FEFF 		bl	ulPortSetInterruptMask
 1345              	.L33:
 448:App/STM32F4-Discovery/main.c **** 	for( ;; );
 1346              		.loc 2 448 0 discriminator 1
 1347 000e FEE7     		b	.L33
 1348              		.cfi_endproc
 1349              	.LFE119:
 1351              		.section	.text.assert_failed,"ax",%progbits
 1352              		.align	2
 1353              		.global	assert_failed
 1354              		.thumb
 1355              		.thumb_func
 1357              	assert_failed:
 1358              	.LFB120:
 449:App/STM32F4-Discovery/main.c **** }
 450:App/STM32F4-Discovery/main.c **** ///*-----------------------------------------------------------*/
 451:App/STM32F4-Discovery/main.c **** void assert_failed(uint8_t* file, uint32_t line){}
 1359              		.loc 2 451 0
 1360              		.cfi_startproc
 1361              		@ args = 0, pretend = 0, frame = 8
 1362              		@ frame_needed = 1, uses_anonymous_args = 0
 1363              		@ link register save eliminated.
 1364 0000 80B4     		push	{r7}
 1365              	.LCFI28:
 1366              		.cfi_def_cfa_offset 4
 1367              		.cfi_offset 7, -4
 1368 0002 83B0     		sub	sp, sp, #12
 1369              	.LCFI29:
 1370              		.cfi_def_cfa_offset 16
 1371 0004 00AF     		add	r7, sp, #0
 1372              	.LCFI30:
 1373              		.cfi_def_cfa_register 7
 1374 0006 7860     		str	r0, [r7, #4]
 1375 0008 3960     		str	r1, [r7]
 1376              		.loc 2 451 0
 1377 000a 0C37     		adds	r7, r7, #12
 1378 000c BD46     		mov	sp, r7
 1379              		@ sp needed
 1380 000e 5DF8047B 		ldr	r7, [sp], #4
 1381 0012 7047     		bx	lr
 1382              		.cfi_endproc
 1383              	.LFE120:
 1385              		.text
 1386              	.Letext0:
 1387              		.file 3 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/lib/gcc/arm-none-eabi/4.8.4/include/std
 1388              		.file 4 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/arm-none-eabi/include/machine/_default_
 1389              		.file 5 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/arm-none-eabi/include/stdint.h"
 1390              		.file 6 "App/STM32F4-Discovery/Libraries/CMSIS/ST/STM32F4xx/Include/stm32f4xx.h"
 1391              		.file 7 "App/STM32F4-Discovery/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h"
 1392              		.file 8 "Source/include/task.h"
 1393              		.file 9 "Source/include/queue.h"
 1394              		.file 10 "Source/include/semphr.h"
 1395              		.file 11 "Source/FreeRTOS-Plus-CLI/FreeRTOS_CLI.h"
 1396              		.file 12 "App/STM32F4-Discovery/tcpCLI.h"
 1397              		.file 13 "App/STM32F4-Discovery/modbus_mk.h"
 1398              		.file 14 "App/STM32F4-Discovery/Libraries/CMSIS/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1399              		.file 15 "App/STM32F4-Discovery/main.h"
 1400              		.file 16 "App/STM32F4-Discovery/spi.h"
 1401              		.file 17 "App/STM32F4-Discovery/W5200.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:20     .text.NVIC_SetPendingIRQ:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:24     .text.NVIC_SetPendingIRQ:0000000000000000 NVIC_SetPendingIRQ
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:63     .text.NVIC_SetPendingIRQ:0000000000000030 $d
                            *COM*:0000000000000004 xSemaphoreDMASPI
                            *COM*:0000000000000004 xSmphrUSART
                            *COM*:0000000000000004 motorHeartBeatHandle
                            *COM*:0000000000000004 motorHBHandle
                            *COM*:0000000000000004 QSpd_handle
                            *COM*:0000000000000004 QTCP_handle
                            *COM*:0000000000000004 socket_0
                            *COM*:00000000000007d0 bufferTX
                            *COM*:00000000000007d0 bufferRX
                            *COM*:0000000000000004 bufferRXidx
                            *COM*:0000000000000004 bufferTXidx
                            *COM*:0000000000000004 dat_lengthRX
                            *COM*:0000000000000004 dat_lengthTX
                            *COM*:0000000000000004 set_macTaskHandle
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:82     .rodata:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:90     .rodata.xMotorCommand:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:93     .rodata.xMotorCommand:0000000000000000 xMotorCommand
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:107    .rodata.xTaskStatsCommand:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:110    .rodata.xTaskStatsCommand:0000000000000000 xTaskStatsCommand
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:117    .rodata.table_crc_hi:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:120    .rodata.table_crc_hi:0000000000000000 table_crc_hi
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:378    .rodata.table_crc_lo:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:381    .rodata.table_crc_lo:0000000000000000 table_crc_lo
                            *COM*:0000000000000004 fd
                            *COM*:0000000000000201 received_string
                            *COM*:0000000000000004 rx_length
                            *COM*:0000000000000014 input_Register
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:647    .bss.ulRegTest1LoopCounter:0000000000000000 ulRegTest1LoopCounter
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:644    .bss.ulRegTest1LoopCounter:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:654    .bss.ulRegTest2LoopCounter:0000000000000000 ulRegTest2LoopCounter
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:651    .bss.ulRegTest2LoopCounter:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:661    .bss.ulFPUInterruptNesting:0000000000000000 ulFPUInterruptNesting
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:658    .bss.ulFPUInterruptNesting:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:668    .bss.ulMaxFPUInterruptNesting:0000000000000000 ulMaxFPUInterruptNesting
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:665    .bss.ulMaxFPUInterruptNesting:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:671    .bss.xTestSemaphore:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:674    .bss.xTestSemaphore:0000000000000000 xTestSemaphore
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:677    .text.CoreSight_configure:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:682    .text.CoreSight_configure:0000000000000000 CoreSight_configure
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:757    .text.CoreSight_configure:0000000000000060 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:805    .text.main:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:810    .text.main:0000000000000000 main
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1002   .text.prvSetupHardware:0000000000000000 prvSetupHardware
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:967    .text.main:0000000000000110 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:998    .text.prvSetupHardware:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1049   .text.prvSetupHardware:000000000000003c $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1055   .text.vApplicationTickHook:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1060   .text.vApplicationTickHook:0000000000000000 vApplicationTickHook
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1094   .text.vApplicationTickHook:0000000000000020 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1099   .text.prvSetupNestedFPUInterruptsTest:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1103   .text.prvSetupNestedFPUInterruptsTest:0000000000000000 prvSetupNestedFPUInterruptsTest
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1161   .text.TIM3_IRQHandler:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1166   .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1213   .text.TIM3_IRQHandler:0000000000000034 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1219   .text.TIM2_IRQHandler:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1224   .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1258   .text.TIM2_IRQHandler:0000000000000020 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1263   .text.vApplicationMallocFailedHook:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1268   .text.vApplicationMallocFailedHook:0000000000000000 vApplicationMallocFailedHook
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1291   .text.vApplicationIdleHook:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1296   .text.vApplicationIdleHook:0000000000000000 vApplicationIdleHook
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1319   .text.vApplicationStackOverflowHook:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1324   .text.vApplicationStackOverflowHook:0000000000000000 vApplicationStackOverflowHook
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1352   .text.assert_failed:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//ccfiK5Fp.s:1357   .text.assert_failed:0000000000000000 assert_failed
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
prvMotorCommand
prvTaskStatsCommand
SystemCoreClockUpdate
t_printf
xQueueGenericCreate
FreeRTOS_CLIRegisterCommand
xTaskGenericCreate
vTaskStartScheduler
SystemCoreClock
tcp_srv_Task
motorControl_task
motorHeartBeat_task
SystemInit
NVIC_PriorityGroupConfig
init_SPIx
init_USARTx
init_W5200
NVIC_Init
ulPortSetInterruptMask
