// Seed: 3031967632
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    output logic id_5,
    input uwire id_6,
    output supply1 id_7,
    input wire id_8,
    output wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    inout wand id_14,
    input supply0 id_15,
    input wand id_16,
    output wor id_17,
    inout wor id_18,
    input uwire id_19,
    input uwire id_20,
    input tri id_21,
    input logic id_22,
    input wand id_23,
    input wire id_24,
    output wor id_25
);
  always @(posedge 1) begin
    if ({id_12 == id_19, id_6}) $display(id_3, id_24);
    else forever if (1) id_5 <= id_22;
  end
  xor (
      id_14, id_15, id_16, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_3, id_4, id_6, id_8);
  module_0();
endmodule
