LIBRARY ieee;
USE ieee.std_logic_1164.all;


entity lab3 is
    generic (n: integer := 8);
	 port (
	 
	 clk,Run,Resetn : in std_logic;
    DIN            : in std_logic_vector(n-1 downto 0);
    Bus_out        : out std_logic_vector(n-1 downto 0);	 
    Done           : out std_logic
	
	 );
	 
end lab3;

