<img src="https://capsule-render.vercel.app/api?type=waving&height=150&color=gradient&textBg=false&fontAlign=50" />


<!-- ì†Œê°œ -->
<h3 align="center">ğŸ‘‹ Hello, I'm <strong>HeeSik</strong></h3>
<h4 align="center">I've Majored Electronic Engineering, at Gachon University</h4>

<br>

<!-- ê¸°ìˆ  ìŠ¤íƒ -->
<h3 align="center">âš™ï¸ Tech Stack</h3> 
<p align="center">
  <img src="https://img.shields.io/badge/Verilog-1E90FF?style=for-the-badge&logo=verilog&logoColor=white"/>
  <img src="https://img.shields.io/badge/SystemVerilog-7B68EE?style=for-the-badge&logo=verilog&logoColor=white"/>
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
   <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white"/>
</p>
<p align="center">
  <img src="https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white"/>
  <img src="https://img.shields.io/badge/Jira-0052CC?style=for-the-badge&logo=jira&logoColor=white"/>
  <img src="https://img.shields.io/badge/Linear-5E6AD2?style=for-the-badge&logo=linear&logoColor=white"/>
</p>

<br>

<!-- ë¸”ë¡œê·¸ ë§í¬ -->
<h3 align="center">ğŸ“š My Study Logs</h3> 
<p align="center">
  <a href="https://www.notion.so/he_sik2-log-222ecb5e8c768050923ccc4934ae517c" target="_blank">
    <img src="https://img.shields.io/badge/Notion Blog-he_sik2 log-black?style=for-the-badge&logo=notion&logoColor=white"/>
  </a>
</p>

<br/>


<h3 align="center">ğŸ“‚ My Projects</h3> 

| í”„ë¡œì íŠ¸ | ì„¤ëª… |
|----------|------|
| [**STM32 Game Project**](https://github.com/heesik-kwon/STM32-Game-Project) | STM32 ë³´ë“œ ê¸°ë°˜ì˜ ìŠˆíŒ… ê²Œì„ì…ë‹ˆë‹¤. JOG ìŠ¤í‹±, LCD, íƒ€ì´ë¨¸ ì¸í„°ëŸ½íŠ¸ë¥¼ í™œìš©í•´ ì¢€ë¹„ë¥¼ ì œê±°í•˜ëŠ” ìƒì¡´ ê²Œì„ì„ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤.|
| [**UART Sensor Design**](https://github.com/heesik-kwon/Smart-Measurement-Project) | Verilog ê¸°ë°˜ ìŠ¤ë§ˆíŠ¸ ê³„ì¸¡ ì‹œìŠ¤í…œì…ë‹ˆë‹¤. <br>Stopwatch & Watch, HC-SR04 ì´ˆìŒíŒŒ ì„¼ì„œ, DHT11 ì˜¨ìŠµë„ ì„¼ì„œ, FIFO & UART í†µì‹ ì„ ì„¤ê³„í•˜ì˜€ìŠµë‹ˆë‹¤. |
| [**FIR Filter Design**](https://github.com/heesik-kwon/FIR-Filter-Design) | Fixed Point ê¸°ë°˜ 33íƒ­ RRC í•„í„°ë¥¼ System Verilogë¡œ êµ¬í˜„í•˜ì—¬ FIR í•„í„° êµ¬ì¡°ë¥¼ ì„¤ê³„í•˜ì˜€ìŠµë‹ˆë‹¤.|
| [**Fast Fourier Transform**](https://github.com/heesik-kwon/Fast-Fourier-Transform) | ê³ ì •ì†Œìˆ˜ì  ê¸°ë°˜ FFT ì—°ì‚°ì„ System Verilogë¡œ ì„¤ê³„ ë° ê²€ì¦í•œ ë””ì§€í„¸ ì‹ í˜¸ì²˜ë¦¬ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.|
| [**RISC V CPU**](https://github.com/heesik-kwon/Fast-Fourier-Transform) | |
</div>
