INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/erich/Documents/Digital_Designs/Xilinx/PWM_DAC1612/PWM_DAC1612.srcs/sources_1/new/CA2sToUnsigned.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CA2sToUnsigned
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/erich/Documents/Digital_Designs/Xilinx/PWM_DAC1612/PWM_DAC1612.srcs/sources_1/new/DAC12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DAC12bits
