Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Mar 31 15:39:44 2021
| Host         : T480 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.944        0.000                      0                  169        0.190        0.000                      0                  169        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.944        0.000                      0                  169        0.190        0.000                      0                  169        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.054ns (40.631%)  route 3.001ns (59.369%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.156    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.950     6.563    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  uart_rx_inst/m_axis_tdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.816     7.503    uart_rx_inst/m_axis_tdata_reg[7]_i_4_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.627 f  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          1.235     8.861    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     8.985 r  uart_rx_inst/prescale_reg[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.985    uart_rx_inst/prescale_reg[0]_i_10__0_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.535 r  uart_rx_inst/prescale_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.535    uart_rx_inst/prescale_reg_reg[0]_i_3_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  uart_rx_inst/prescale_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.649    uart_rx_inst/prescale_reg_reg[4]_i_1__0_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  uart_rx_inst/prescale_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.763    uart_rx_inst/prescale_reg_reg[8]_i_1__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  uart_rx_inst/prescale_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.877    uart_rx_inst/prescale_reg_reg[12]_i_1__0_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.211 r  uart_rx_inst/prescale_reg_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.211    uart_rx_inst/prescale_reg_reg[16]_i_1__0_n_6
    SLICE_X5Y10          FDRE                                         r  uart_rx_inst/prescale_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    14.856    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  uart_rx_inst/prescale_reg_reg[17]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)        0.062    15.156    uart_rx_inst/prescale_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.854ns (19.609%)  route 3.501ns (80.391%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.156    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.950     6.563    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  uart_rx_inst/m_axis_tdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.816     7.503    uart_rx_inst/m_axis_tdata_reg[7]_i_4_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.627 f  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          0.890     8.516    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.150     8.666 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.845     9.511    uart_rx_inst/prescale_reg[0]_i_1__0_n_0
    SLICE_X5Y7           FDRE                                         r  uart_rx_inst/prescale_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.857    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  uart_rx_inst/prescale_reg_reg[4]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.633    14.462    uart_rx_inst/prescale_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.854ns (19.609%)  route 3.501ns (80.391%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.156    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.950     6.563    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  uart_rx_inst/m_axis_tdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.816     7.503    uart_rx_inst/m_axis_tdata_reg[7]_i_4_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.627 f  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          0.890     8.516    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.150     8.666 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.845     9.511    uart_rx_inst/prescale_reg[0]_i_1__0_n_0
    SLICE_X5Y7           FDRE                                         r  uart_rx_inst/prescale_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.857    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  uart_rx_inst/prescale_reg_reg[5]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.633    14.462    uart_rx_inst/prescale_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.854ns (19.609%)  route 3.501ns (80.391%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.156    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.950     6.563    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  uart_rx_inst/m_axis_tdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.816     7.503    uart_rx_inst/m_axis_tdata_reg[7]_i_4_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.627 f  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          0.890     8.516    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.150     8.666 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.845     9.511    uart_rx_inst/prescale_reg[0]_i_1__0_n_0
    SLICE_X5Y7           FDRE                                         r  uart_rx_inst/prescale_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.857    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  uart_rx_inst/prescale_reg_reg[6]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.633    14.462    uart_rx_inst/prescale_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.854ns (19.609%)  route 3.501ns (80.391%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.156    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.950     6.563    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  uart_rx_inst/m_axis_tdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.816     7.503    uart_rx_inst/m_axis_tdata_reg[7]_i_4_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.627 f  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          0.890     8.516    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.150     8.666 r  uart_rx_inst/prescale_reg[0]_i_1__0/O
                         net (fo=19, routed)          0.845     9.511    uart_rx_inst/prescale_reg[0]_i_1__0_n_0
    SLICE_X5Y7           FDRE                                         r  uart_rx_inst/prescale_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.516    14.857    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  uart_rx_inst/prescale_reg_reg[7]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.633    14.462    uart_rx_inst/prescale_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.959ns (39.494%)  route 3.001ns (60.506%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.156    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.950     6.563    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  uart_rx_inst/m_axis_tdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.816     7.503    uart_rx_inst/m_axis_tdata_reg[7]_i_4_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.627 f  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          1.235     8.861    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     8.985 r  uart_rx_inst/prescale_reg[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.985    uart_rx_inst/prescale_reg[0]_i_10__0_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.535 r  uart_rx_inst/prescale_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.535    uart_rx_inst/prescale_reg_reg[0]_i_3_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  uart_rx_inst/prescale_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.649    uart_rx_inst/prescale_reg_reg[4]_i_1__0_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  uart_rx_inst/prescale_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.763    uart_rx_inst/prescale_reg_reg[8]_i_1__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  uart_rx_inst/prescale_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.877    uart_rx_inst/prescale_reg_reg[12]_i_1__0_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.116 r  uart_rx_inst/prescale_reg_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.116    uart_rx_inst/prescale_reg_reg[16]_i_1__0_n_5
    SLICE_X5Y10          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    14.856    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  uart_rx_inst/prescale_reg_reg[18]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)        0.062    15.156    uart_rx_inst/prescale_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.943ns (39.298%)  route 3.001ns (60.702%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.156    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.950     6.563    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  uart_rx_inst/m_axis_tdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.816     7.503    uart_rx_inst/m_axis_tdata_reg[7]_i_4_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.627 f  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          1.235     8.861    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     8.985 r  uart_rx_inst/prescale_reg[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.985    uart_rx_inst/prescale_reg[0]_i_10__0_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.535 r  uart_rx_inst/prescale_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.535    uart_rx_inst/prescale_reg_reg[0]_i_3_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  uart_rx_inst/prescale_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.649    uart_rx_inst/prescale_reg_reg[4]_i_1__0_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  uart_rx_inst/prescale_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.763    uart_rx_inst/prescale_reg_reg[8]_i_1__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  uart_rx_inst/prescale_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.877    uart_rx_inst/prescale_reg_reg[12]_i_1__0_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.100 r  uart_rx_inst/prescale_reg_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.100    uart_rx_inst/prescale_reg_reg[16]_i_1__0_n_7
    SLICE_X5Y10          FDRE                                         r  uart_rx_inst/prescale_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    14.856    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  uart_rx_inst/prescale_reg_reg[16]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y10          FDRE (Setup_fdre_C_D)        0.062    15.156    uart_rx_inst/prescale_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.940ns (39.262%)  route 3.001ns (60.738%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.156    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.950     6.563    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  uart_rx_inst/m_axis_tdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.816     7.503    uart_rx_inst/m_axis_tdata_reg[7]_i_4_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.627 f  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          1.235     8.861    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     8.985 r  uart_rx_inst/prescale_reg[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.985    uart_rx_inst/prescale_reg[0]_i_10__0_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.535 r  uart_rx_inst/prescale_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.535    uart_rx_inst/prescale_reg_reg[0]_i_3_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  uart_rx_inst/prescale_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.649    uart_rx_inst/prescale_reg_reg[4]_i_1__0_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  uart_rx_inst/prescale_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.763    uart_rx_inst/prescale_reg_reg[8]_i_1__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.097 r  uart_rx_inst/prescale_reg_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.097    uart_rx_inst/prescale_reg_reg[12]_i_1__0_n_6
    SLICE_X5Y9           FDRE                                         r  uart_rx_inst/prescale_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    14.856    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  uart_rx_inst/prescale_reg_reg[13]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.062    15.156    uart_rx_inst/prescale_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.919ns (39.002%)  route 3.001ns (60.998%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.635     5.156    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  uart_rx_inst/prescale_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_rx_inst/prescale_reg_reg[0]/Q
                         net (fo=3, routed)           0.950     6.563    uart_rx_inst/prescale_reg_reg[0]
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.687 f  uart_rx_inst/m_axis_tdata_reg[7]_i_4/O
                         net (fo=2, routed)           0.816     7.503    uart_rx_inst/m_axis_tdata_reg[7]_i_4_n_0
    SLICE_X6Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.627 f  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          1.235     8.861    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.124     8.985 r  uart_rx_inst/prescale_reg[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.985    uart_rx_inst/prescale_reg[0]_i_10__0_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.535 r  uart_rx_inst/prescale_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.535    uart_rx_inst/prescale_reg_reg[0]_i_3_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  uart_rx_inst/prescale_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.649    uart_rx_inst/prescale_reg_reg[4]_i_1__0_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  uart_rx_inst/prescale_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.763    uart_rx_inst/prescale_reg_reg[8]_i_1__0_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.076 r  uart_rx_inst/prescale_reg_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.076    uart_rx_inst/prescale_reg_reg[12]_i_1__0_n_4
    SLICE_X5Y9           FDRE                                         r  uart_rx_inst/prescale_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.515    14.856    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  uart_rx_inst/prescale_reg_reg[15]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.062    15.156    uart_rx_inst/prescale_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 2.590ns (52.319%)  route 2.360ns (47.681%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.636     5.157    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=34, routed)          1.488     7.064    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.296     7.360 r  uart_tx_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.000     7.360    uart_tx_inst/i__carry_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.761 r  uart_tx_inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.761    uart_tx_inst/_inferred__0/i__carry_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.983 r  uart_tx_inst/_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.873     8.856    uart_tx_inst/data[8]
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.299     9.155 r  uart_tx_inst/prescale_reg[8]_i_9/O
                         net (fo=1, routed)           0.000     9.155    uart_tx_inst/prescale_reg[8]_i_9_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.668 r  uart_tx_inst/prescale_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.668    uart_tx_inst/prescale_reg_reg[8]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.785 r  uart_tx_inst/prescale_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.785    uart_tx_inst/prescale_reg_reg[12]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.108 r  uart_tx_inst/prescale_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.108    uart_tx_inst/prescale_reg_reg[16]_i_1_n_6
    SLICE_X2Y10          FDRE                                         r  uart_tx_inst/prescale_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.858    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  uart_tx_inst/prescale_reg_reg[17]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.109    15.206    uart_tx_inst/prescale_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  5.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_tx_inst/data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.477    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  uart_tx_inst/data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  uart_tx_inst/data_reg_reg[8]/Q
                         net (fo=1, routed)           0.054     1.660    uart_tx_inst/data_reg_reg_n_0_[8]
    SLICE_X1Y9           LUT4 (Prop_lut4_I0_O)        0.099     1.759 r  uart_tx_inst/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.759    uart_tx_inst/data_reg[7]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  uart_tx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.865     1.992    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  uart_tx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.091     1.568    uart_tx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/m_axis_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.866%)  route 0.115ns (41.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.475    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  uart_rx_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  uart_rx_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.115     1.754    uart_rx_inst/data_reg[2]
    SLICE_X4Y9           FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.863     1.990    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.047     1.538    uart_rx_inst/m_axis_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_rx_inst/m_axis_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.989%)  route 0.165ns (47.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.475    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_rx_inst/m_axis_tdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.165     1.781    uart_tx_inst/axis_tdata_rx[2]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    uart_tx_inst/data_reg[2]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.864     1.991    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.092     1.605    uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_rx_inst/m_axis_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.082%)  route 0.164ns (46.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.475    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_rx_inst/m_axis_tdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.164     1.781    uart_tx_inst/axis_tdata_rx[1]
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  uart_tx_inst/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    uart_tx_inst/data_reg[1]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  uart_tx_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.864     1.991    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  uart_tx_inst/data_reg_reg[1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.091     1.604    uart_tx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/m_axis_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.411%)  route 0.175ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.475    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  uart_rx_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  uart_rx_inst/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.175     1.814    uart_rx_inst/data_reg[3]
    SLICE_X4Y9           FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.863     1.990    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[3]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.047     1.538    uart_rx_inst/m_axis_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 uart_tx_inst/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.722%)  route 0.204ns (52.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.593     1.476    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  uart_tx_inst/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_tx_inst/data_reg_reg[4]/Q
                         net (fo=1, routed)           0.204     1.821    uart_tx_inst/data_reg_reg_n_0_[4]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  uart_tx_inst/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.866    uart_tx_inst/data_reg[3]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  uart_tx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.864     1.991    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  uart_tx_inst/data_reg_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.092     1.581    uart_tx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uart_tx_inst/prescale_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.477    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  uart_tx_inst/prescale_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  uart_tx_inst/prescale_reg_reg[11]/Q
                         net (fo=3, routed)           0.149     1.790    uart_tx_inst/prescale_reg_reg[11]
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.045     1.835 r  uart_tx_inst/prescale_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     1.835    uart_tx_inst/prescale_reg[8]_i_6_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.899 r  uart_tx_inst/prescale_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    uart_tx_inst/prescale_reg_reg[8]_i_1_n_4
    SLICE_X2Y8           FDRE                                         r  uart_tx_inst/prescale_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.865     1.992    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  uart_tx_inst/prescale_reg_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.134     1.611    uart_tx_inst/prescale_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uart_tx_inst/prescale_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.477    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  uart_tx_inst/prescale_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  uart_tx_inst/prescale_reg_reg[15]/Q
                         net (fo=3, routed)           0.149     1.790    uart_tx_inst/prescale_reg_reg[15]
    SLICE_X2Y9           LUT3 (Prop_lut3_I1_O)        0.045     1.835 r  uart_tx_inst/prescale_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     1.835    uart_tx_inst/prescale_reg[12]_i_6_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.899 r  uart_tx_inst/prescale_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    uart_tx_inst/prescale_reg_reg[12]_i_1_n_4
    SLICE_X2Y9           FDRE                                         r  uart_tx_inst/prescale_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.865     1.992    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  uart_tx_inst/prescale_reg_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.134     1.611    uart_tx_inst/prescale_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 uart_tx_inst/prescale_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.477    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  uart_tx_inst/prescale_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  uart_tx_inst/prescale_reg_reg[7]/Q
                         net (fo=3, routed)           0.149     1.790    uart_tx_inst/prescale_reg_reg[7]
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.045     1.835 r  uart_tx_inst/prescale_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     1.835    uart_tx_inst/prescale_reg[4]_i_6_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.899 r  uart_tx_inst/prescale_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    uart_tx_inst/prescale_reg_reg[4]_i_1_n_4
    SLICE_X2Y7           FDRE                                         r  uart_tx_inst/prescale_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.865     1.992    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  uart_tx_inst/prescale_reg_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.134     1.611    uart_tx_inst/prescale_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.516%)  route 0.189ns (53.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.475    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  uart_rx_inst/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  uart_rx_inst/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.189     1.828    uart_rx_inst/data_reg[3]
    SLICE_X6Y9           FDRE                                         r  uart_rx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.863     1.990    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  uart_rx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.063     1.538    uart_rx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y7     uart_rx_inst/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y8     uart_rx_inst/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y9     uart_rx_inst/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y9     uart_rx_inst/bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y9     uart_rx_inst/data_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y9     uart_rx_inst/data_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y8     uart_rx_inst/data_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y8     uart_rx_inst/data_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y8     uart_rx_inst/data_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     uart_rx_inst/bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y8     uart_rx_inst/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y9     uart_rx_inst/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y9     uart_rx_inst/bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y9     uart_rx_inst/data_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y9     uart_rx_inst/data_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y8     uart_rx_inst/data_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y8     uart_rx_inst/data_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y8     uart_rx_inst/data_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     uart_rx_inst/m_axis_tdata_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    uart_rx_inst/rxd_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     uart_tx_inst/prescale_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     uart_tx_inst/prescale_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     uart_tx_inst/prescale_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     uart_tx_inst/prescale_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     uart_rx_inst/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y8     uart_rx_inst/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y9     uart_rx_inst/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y9     uart_rx_inst/bit_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y9     uart_rx_inst/data_reg_reg[0]/C



