// Seed: 4247300674
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output tri0 id_2
);
  assign id_2 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output tri id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri id_7,
    input wand id_8,
    output supply1 id_9,
    output uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    input tri1 id_14
    , id_17, id_18,
    input uwire id_15
);
  id_19(
      id_2
  );
  wire id_20, id_21;
  wire id_22;
  wire id_23;
  assign id_7 = 1;
  module_0(
      id_14, id_11, id_2
  );
  wire id_24, id_25;
endmodule
