{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510885296728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510885296728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 21:21:36 2017 " "Processing started: Thu Nov 16 21:21:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510885296728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510885296728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_Lab4 -c g07_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_Lab4 -c g07_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510885296728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1510885297047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab2/g07_pop_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab2/g07_pop_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_pop_enable-g07_pop_enable_arc " "Found design unit 1: g07_pop_enable-g07_pop_enable_arc" {  } { { "../Lab2/g07_pop_enable.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab2/g07_pop_enable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297505 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_pop_enable " "Found entity 1: g07_pop_enable" {  } { { "../Lab2/g07_pop_enable.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab2/g07_pop_enable.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-SYN " "Found design unit 1: lut-SYN" {  } { { "../Lab3/LUT.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/LUT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297509 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../Lab3/LUT.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/LUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "../Lab3/lpm_mux4.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_mux4.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297512 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "../Lab3/lpm_mux4.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "../Lab3/lpm_mux2.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_mux2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297516 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "../Lab3/lpm_mux2.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_mux_valueselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_mux_valueselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_valueselect-SYN " "Found design unit 1: lpm_mux_valueselect-SYN" {  } { { "../Lab3/lpm_mux_valueSelect.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_mux_valueSelect.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297521 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_valueSelect " "Found entity 1: lpm_mux_valueSelect" {  } { { "../Lab3/lpm_mux_valueSelect.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_mux_valueSelect.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297524 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_counter_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_counter_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_stack-SYN " "Found design unit 1: lpm_counter_stack-SYN" {  } { { "../Lab3/lpm_counter_stack.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_counter_stack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297528 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_stack " "Found entity 1: lpm_counter_stack" {  } { { "../Lab3/lpm_counter_stack.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_counter_stack.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_counter_bounce1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_counter_bounce1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_bounce1-SYN " "Found design unit 1: lpm_counter_bounce1-SYN" {  } { { "../Lab3/lpm_counter_bounce1.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_counter_bounce1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297531 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_bounce1 " "Found entity 1: lpm_counter_bounce1" {  } { { "../Lab3/lpm_counter_bounce1.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_counter_bounce1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_counter_bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_counter_bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_bounce-SYN " "Found design unit 1: lpm_counter_bounce-SYN" {  } { { "../Lab3/lpm_counter_bounce.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_counter_bounce.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297534 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_bounce " "Found entity 1: lpm_counter_bounce" {  } { { "../Lab3/lpm_counter_bounce.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_counter_bounce.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constantpop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constantpop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantpop-SYN " "Found design unit 1: lpm_constantpop-SYN" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constantPOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297538 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantPOP " "Found entity 1: lpm_constantPOP" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constantPOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant42_fix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant42_fix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant42_fix-SYN " "Found design unit 1: lpm_constant42_fix-SYN" {  } { { "../Lab3/lpm_constant42_fix.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant42_fix.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297541 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant42_fix " "Found entity 1: lpm_constant42_fix" {  } { { "../Lab3/lpm_constant42_fix.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant42_fix.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297544 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant_push.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant_push.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_push-SYN " "Found design unit 1: lpm_constant_push-SYN" {  } { { "../Lab3/lpm_constant_PUSH.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant_PUSH.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297547 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_PUSH " "Found entity 1: lpm_constant_PUSH" {  } { { "../Lab3/lpm_constant_PUSH.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant_PUSH.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant_pop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant_pop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_pop-SYN " "Found design unit 1: lpm_constant_pop-SYN" {  } { { "../Lab3/lpm_constant_POP.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant_POP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297550 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_POP " "Found entity 1: lpm_constant_POP" {  } { { "../Lab3/lpm_constant_POP.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant_POP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant_noop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant_noop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_noop-SYN " "Found design unit 1: lpm_constant_noop-SYN" {  } { { "../Lab3/lpm_constant_NOOP.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant_NOOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297553 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_NOOP " "Found entity 1: lpm_constant_NOOP" {  } { { "../Lab3/lpm_constant_NOOP.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant_NOOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_constant_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_init-SYN " "Found design unit 1: lpm_constant_init-SYN" {  } { { "../Lab3/lpm_constant_INIT.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant_INIT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297557 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_INIT " "Found entity 1: lpm_constant_INIT" {  } { { "../Lab3/lpm_constant_INIT.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_constant_INIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare199999.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare199999.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare199999-SYN " "Found design unit 1: lpm_compare199999-SYN" {  } { { "../Lab3/lpm_compare199999.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare199999.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297560 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare199999 " "Found entity 1: lpm_compare199999" {  } { { "../Lab3/lpm_compare199999.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare199999.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare52-SYN " "Found design unit 1: lpm_compare52-SYN" {  } { { "../Lab3/lpm_compare52.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare52.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297563 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare52 " "Found entity 1: lpm_compare52" {  } { { "../Lab3/lpm_compare52.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare52.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "../Lab3/lpm_compare0.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297567 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "../Lab3/lpm_compare0.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare_bounce0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare_bounce0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_bounce0-SYN " "Found design unit 1: lpm_compare_bounce0-SYN" {  } { { "../Lab3/lpm_compare_bounce0.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare_bounce0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297570 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_bounce0 " "Found entity 1: lpm_compare_bounce0" {  } { { "../Lab3/lpm_compare_bounce0.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare_bounce0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare_bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/lpm_compare_bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_bounce-SYN " "Found design unit 1: lpm_compare_bounce-SYN" {  } { { "../Lab3/lpm_compare_bounce.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare_bounce.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297574 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_bounce " "Found entity 1: lpm_compare_bounce" {  } { { "../Lab3/lpm_compare_bounce.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/lpm_compare_bounce.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab2/add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab2/add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32-SYN " "Found design unit 1: add32-SYN" {  } { { "../Lab2/add32.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab2/add32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297577 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "../Lab2/add32.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab2/add32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab2/g07_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab2/g07_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder-g07_7_segment_decoder_arc " "Found design unit 1: g07_7_segment_decoder-g07_7_segment_decoder_arc" {  } { { "../Lab2/g07_7_segment_decoder.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab2/g07_7_segment_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297580 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder " "Found entity 1: g07_7_segment_decoder" {  } { { "../Lab2/g07_7_segment_decoder.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab2/g07_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_fullAdder " "Found entity 1: g07_fullAdder" {  } { { "../Lab1/g07_fullAdder.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_fullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_adder " "Found entity 1: g07_adder" {  } { { "../Lab1/g07_adder.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/g07_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/g07_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack52 " "Found entity 1: g07_stack52" {  } { { "../Lab3/g07_stack52.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/g07_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/g07_debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab3/g07_debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_debouncer " "Found entity 1: g07_debouncer" {  } { { "../Lab3/g07_debouncer.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab3/g07_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab2/g07_randu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab2/g07_randu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_RANDU-g07_RANDU_arch " "Found design unit 1: g07_RANDU-g07_RANDU_arch" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab2/g07_RANDU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297595 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_RANDU " "Found entity 1: g07_RANDU" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab2/g07_RANDU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_modulo_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/g07_modulo_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_Modulo_13 " "Found entity 1: g07_Modulo_13" {  } { { "../Lab1/g07_Modulo_13.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_Modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-g07_rules_arch " "Found design unit 1: g07_rules-g07_rules_arch" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297600 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab4_testbed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_lab4_testbed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_lab4_testbed " "Found entity 1: g07_lab4_testbed" {  } { { "g07_lab4_testbed.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_lab4_testbed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealer_FSM-g07_dealer_FSM_arch " "Found design unit 1: g07_dealer_FSM-g07_dealer_FSM_arch" {  } { { "g07_dealer_FSM.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_dealer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297606 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_FSM " "Found entity 1: g07_dealer_FSM" {  } { { "g07_dealer_FSM.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_dealer_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/lpm_mux_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/lpm_mux_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_mode-SYN " "Found design unit 1: lpm_mux_mode-SYN" {  } { { "../Lab1/lpm_mux_MODE.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/lpm_mux_MODE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297609 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_MODE " "Found entity 1: lpm_mux_MODE" {  } { { "../Lab1/lpm_mux_MODE.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/lpm_mux_MODE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/lpm_mux_adr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/peter/onedrive/documents/mcgill 5/dsd/dsd-labs/lab1/lpm_mux_adr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_adr-SYN " "Found design unit 1: lpm_mux_adr-SYN" {  } { { "../Lab1/lpm_mux_adr.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/lpm_mux_adr.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297613 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_adr " "Found entity 1: lpm_mux_adr" {  } { { "../Lab1/lpm_mux_adr.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/lpm_mux_adr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_testing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_testing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_testing " "Found entity 1: g07_testing" {  } { { "g07_testing.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_testing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide10-SYN " "Found design unit 1: lpm_divide10-SYN" {  } { { "lpm_divide10.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/lpm_divide10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297619 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide10 " "Found entity 1: lpm_divide10" {  } { { "lpm_divide10.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/lpm_divide10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_rules_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_rules_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules_v2-g07_rules_arch_v2 " "Found design unit 1: g07_rules_v2-g07_rules_arch_v2" {  } { { "g07_rules_v2.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules_v2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297622 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules_v2 " "Found entity 1: g07_rules_v2" {  } { { "g07_rules_v2.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules_v2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510885297622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510885297622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_testing " "Elaborating entity \"g07_testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510885297660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_rules g07_rules:inst1 " "Elaborating entity \"g07_rules\" for hierarchy \"g07_rules:inst1\"" {  } { { "g07_testing.bdf" "inst1" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_testing.bdf" { { 200 480 712 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510885297663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_card_suit g07_rules.vhd(29) " "Verilog HDL or VHDL warning at g07_rules.vhd(29): object \"new_card_suit\" assigned a value but never read" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510885297663 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play_pile_top_card g07_rules.vhd(51) " "VHDL Process Statement warning at g07_rules.vhd(51): signal \"play_pile_top_card\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297663 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum g07_rules.vhd(52) " "VHDL Process Statement warning at g07_rules.vhd(52): signal \"old_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum g07_rules.vhd(55) " "VHDL Process Statement warning at g07_rules.vhd(55): signal \"old_sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int_raw g07_rules.vhd(57) " "VHDL Process Statement warning at g07_rules.vhd(57): signal \"new_card_value_int_raw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int_raw g07_rules.vhd(59) " "VHDL Process Statement warning at g07_rules.vhd(59): signal \"new_card_value_int_raw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int_raw g07_rules.vhd(61) " "VHDL Process Statement warning at g07_rules.vhd(61): signal \"new_card_value_int_raw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(64) " "VHDL Process Statement warning at g07_rules.vhd(64): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum_int g07_rules.vhd(64) " "VHDL Process Statement warning at g07_rules.vhd(64): signal \"old_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_new_sum_int g07_rules.vhd(67) " "VHDL Process Statement warning at g07_rules.vhd(67): signal \"test_new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_new_sum_int g07_rules.vhd(69) " "VHDL Process Statement warning at g07_rules.vhd(69): signal \"test_new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(70) " "VHDL Process Statement warning at g07_rules.vhd(70): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_ace g07_rules.vhd(71) " "VHDL Process Statement warning at g07_rules.vhd(71): signal \"old_ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(74) " "VHDL Process Statement warning at g07_rules.vhd(74): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_new_sum_int g07_rules.vhd(75) " "VHDL Process Statement warning at g07_rules.vhd(75): signal \"test_new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_ace g07_rules.vhd(77) " "VHDL Process Statement warning at g07_rules.vhd(77): signal \"old_ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_ace g07_rules.vhd(79) " "VHDL Process Statement warning at g07_rules.vhd(79): signal \"old_ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_new_sum_int g07_rules.vhd(80) " "VHDL Process Statement warning at g07_rules.vhd(80): signal \"test_new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_ace g07_rules.vhd(86) " "VHDL Process Statement warning at g07_rules.vhd(86): signal \"old_ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510885297664 "|g07_testing|g07_rules:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_Modulo_13 g07_rules:inst1\|g07_Modulo_13:u1 " "Elaborating entity \"g07_Modulo_13\" for hierarchy \"g07_rules:inst1\|g07_Modulo_13:u1\"" {  } { { "g07_rules.vhd" "u1" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4_fix/g07_rules.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510885297666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_adder g07_rules:inst1\|g07_Modulo_13:u1\|g07_adder:inst5 " "Elaborating entity \"g07_adder\" for hierarchy \"g07_rules:inst1\|g07_Modulo_13:u1\|g07_adder:inst5\"" {  } { { "../Lab1/g07_Modulo_13.bdf" "inst5" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_Modulo_13.bdf" { { 432 1088 1216 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510885297669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_fullAdder g07_rules:inst1\|g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7 " "Elaborating entity \"g07_fullAdder\" for hierarchy \"g07_rules:inst1\|g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7\"" {  } { { "../Lab1/g07_adder.bdf" "inst7" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab1/g07_adder.bdf" { { 56 1480 1576 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510885297671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510885298596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510885298596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510885298678 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510885298678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510885298678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510885298678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510885298807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 21:21:38 2017 " "Processing ended: Thu Nov 16 21:21:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510885298807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510885298807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510885298807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510885298807 ""}
