0.7
2020.2
Jun 10 2021
19:45:28
/ad/eng/users/s/a/safarhat/Documents/EC605/lab_3/clock_divider/clock_divider.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
/ad/eng/users/s/a/safarhat/Documents/EC605/lab_3/clock_divider/clock_divider.srcs/sim_1/new/clk_divider_testbench.v,1633391648,verilog,,,,clk_divider_testbench,,,,,,,,
/ad/eng/users/s/a/safarhat/Documents/EC605/lab_3/clock_divider/clock_divider.srcs/sources_1/new/clk_divider.v,1633390265,verilog,,/ad/eng/users/s/a/safarhat/Documents/EC605/lab_3/clock_divider/clock_divider.srcs/sim_1/new/clk_divider_testbench.v,,clk_divider,,,,,,,,
