Project Informationc:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt

MAX+plus II Compiler Report File
Version 10.23 07/09/2003
Compiled: 11/29/2005 01:08:50

Copyright (C) 1988-2003 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

clock     EPM7128SLC84-7   1        21       0      72      0           56 %

User Pins:                 1        21       0  



Project Informationc:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Informationc:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

clock@58                          a6
clock@69                          a10
clock@60                          b6
clock@70                          b10
clock@83                          CLK
clock@61                          c6
clock@73                          c10
clock@63                          d6
clock@74                          d10
clock@64                          e6
clock@76                          e10
clock@65                          f6
clock@75                          f10
clock@67                          g6
clock@77                          g10


Project Informationc:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt

** FILE HIERARCHY **



|bcd2seven:4|
|bcd2seven:1|
|bcd2seven:31|
|mod6:2|
|mod10:3|
|mod12:30|
|clk_div:40|
|clk_div:40|lpm_add_sub:205|
|clk_div:40|lpm_add_sub:205|addcore:adder|
|clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|
|clk_div:40|lpm_add_sub:205|altshift:result_ext_latency_ffs|
|clk_div:40|lpm_add_sub:205|altshift:carry_ext_latency_ffs|
|clk_div:40|lpm_add_sub:205|altshift:oflow_ext_latency_ffs|
|clk_div:40|lpm_add_sub:206|
|clk_div:40|lpm_add_sub:206|addcore:adder|
|clk_div:40|lpm_add_sub:206|addcore:adder|addcore:adder0|
|clk_div:40|lpm_add_sub:206|altshift:result_ext_latency_ffs|
|clk_div:40|lpm_add_sub:206|altshift:carry_ext_latency_ffs|
|clk_div:40|lpm_add_sub:206|altshift:oflow_ext_latency_ffs|
|clk_div:40|lpm_add_sub:207|
|clk_div:40|lpm_add_sub:207|addcore:adder|
|clk_div:40|lpm_add_sub:207|addcore:adder|addcore:adder0|
|clk_div:40|lpm_add_sub:207|altshift:result_ext_latency_ffs|
|clk_div:40|lpm_add_sub:207|altshift:carry_ext_latency_ffs|
|clk_div:40|lpm_add_sub:207|altshift:oflow_ext_latency_ffs|
|clk_div:40|lpm_add_sub:208|
|clk_div:40|lpm_add_sub:208|addcore:adder|
|clk_div:40|lpm_add_sub:208|addcore:adder|addcore:adder0|
|clk_div:40|lpm_add_sub:208|altshift:result_ext_latency_ffs|
|clk_div:40|lpm_add_sub:208|altshift:carry_ext_latency_ffs|
|clk_div:40|lpm_add_sub:208|altshift:oflow_ext_latency_ffs|
|clk_div:40|lpm_add_sub:209|
|clk_div:40|lpm_add_sub:209|addcore:adder|
|clk_div:40|lpm_add_sub:209|addcore:adder|addcore:adder0|
|clk_div:40|lpm_add_sub:209|altshift:result_ext_latency_ffs|
|clk_div:40|lpm_add_sub:209|altshift:carry_ext_latency_ffs|
|clk_div:40|lpm_add_sub:209|altshift:oflow_ext_latency_ffs|
|clk_div:40|lpm_add_sub:210|
|clk_div:40|lpm_add_sub:210|addcore:adder|
|clk_div:40|lpm_add_sub:210|addcore:adder|addcore:adder0|
|clk_div:40|lpm_add_sub:210|altshift:result_ext_latency_ffs|
|clk_div:40|lpm_add_sub:210|altshift:carry_ext_latency_ffs|
|clk_div:40|lpm_add_sub:210|altshift:oflow_ext_latency_ffs|
|clk_div:40|lpm_add_sub:211|
|clk_div:40|lpm_add_sub:211|addcore:adder|
|clk_div:40|lpm_add_sub:211|addcore:adder|addcore:adder0|
|clk_div:40|lpm_add_sub:211|altshift:result_ext_latency_ffs|
|clk_div:40|lpm_add_sub:211|altshift:carry_ext_latency_ffs|
|clk_div:40|lpm_add_sub:211|altshift:oflow_ext_latency_ffs|


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

***** Logic for device 'clock' compiled without errors.




Device: EPM7128SLC84-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R  R  R  R     R  R  R                    R  R  R              
              E  E  E  E     E  E  E                    E  E  E              
              S  S  S  S     S  S  S  V                 S  S  S              
              E  E  E  E     E  E  E  C                 E  E  E  V           
              R  R  R  R     R  R  R  C                 R  R  R  C           
              V  V  V  V  G  V  V  V  I  G  G  G  C  G  V  V  V  C  g  e  f  
              E  E  E  E  N  E  E  E  N  N  N  N  L  N  E  E  E  I  1  1  1  
              D  D  D  D  D  D  D  D  T  D  D  D  K  D  D  D  D  O  0  0  0  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
RESERVED | 12                                                              74 | d10 
   VCCIO | 13                                                              73 | c10 
    #TDI | 14                                                              72 | GND 
RESERVED | 15                                                              71 | #TDO 
RESERVED | 16                                                              70 | b10 
RESERVED | 17                                                              69 | a10 
RESERVED | 18                                                              68 | a12 
     GND | 19                                                              67 | g6 
RESERVED | 20                                                              66 | VCCIO 
RESERVED | 21                                                              65 | f6 
RESERVED | 22                        EPM7128SLC84-7                        64 | e6 
    #TMS | 23                                                              63 | d6 
     d12 | 24                                                              62 | #TCK 
     c12 | 25                                                              61 | c6 
   VCCIO | 26                                                              60 | b6 
     g12 | 27                                                              59 | GND 
     b12 | 28                                                              58 | a6 
     f12 | 29                                                              57 | RESERVED 
     e12 | 30                                                              56 | RESERVED 
RESERVED | 31                                                              55 | RESERVED 
     GND | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              R  R  R  R  R  V  R  R  R  G  V  R  R  R  G  R  R  R  R  R  V  
              E  E  E  E  E  C  E  E  E  N  C  E  E  E  N  E  E  E  E  E  C  
              S  S  S  S  S  C  S  S  S  D  C  S  S  S  D  S  S  S  S  S  C  
              E  E  E  E  E  I  E  E  E     I  E  E  E     E  E  E  E  E  I  
              R  R  R  R  R  O  R  R  R     N  R  R  R     R  R  R  R  R  O  
              V  V  V  V  V     V  V  V     T  V  V  V     V  V  V  V  V     
              E  E  E  E  E     E  E  E        E  E  E     E  E  E  E  E     
              D  D  D  D  D     D  D  D        D  D  D     D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   0/ 8(  0%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     0/16(  0%)   1/ 8( 12%)   0/16(  0%)   0/36(  0%) 
C:    LC33 - LC48    16/16(100%)   7/ 8( 87%)   0/16(  0%)  14/36( 38%) 
D:    LC49 - LC64    15/16( 93%)   0/ 8(  0%)   0/16(  0%)  15/36( 41%) 
E:    LC65 - LC80    15/16( 93%)   0/ 8(  0%)   0/16(  0%)  14/36( 38%) 
F:    LC81 - LC96     3/16( 18%)   4/ 8( 50%)   0/16(  0%)   3/36(  8%) 
G:   LC97 - LC112    16/16(100%)   8/ 8(100%)   0/16(  0%)  12/36( 33%) 
H:  LC113 - LC128     7/16( 43%)   5/ 8( 62%)   0/16(  0%)   5/36( 13%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            25/64     ( 39%)
Total logic cells used:                         72/128    ( 56%)
Total shareable expanders used:                  0/128    (  0%)
Total Turbo logic cells used:                   72/128    ( 56%)
Total shareable expanders not available (n/a):   0/128    (  0%)
Average fan-in:                                  4.12
Total fan-in:                                   297

Total input pins required:                       1
Total fast input logic cells required:           0
Total output pins required:                     21
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     72
Total flipflops required:                       41
Total product terms required:                  178
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/ 128   (  0%)



Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  83      -   -       INPUT  G            0      0   0    0    0    0    0  CLK


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  58     91    F     OUTPUT      t        0      0   0    0    3    0    0  a6
  69    107    G     OUTPUT      t        0      0   0    0    4    0    0  a10
  68    105    G     OUTPUT      t        0      0   0    0    4    0    0  a12
  60     93    F     OUTPUT      t        0      0   0    0    3    0    0  b6
  70    109    G     OUTPUT      t        0      0   0    0    4    0    0  b10
  28     40    C     OUTPUT      t        0      0   0    0    4    0    0  b12
  61     94    F     OUTPUT      t        0      0   0    0    3    0    0  c6
  73    115    H     OUTPUT      t        0      0   0    0    4    0    0  c10
  25     45    C     OUTPUT      t        0      0   0    0    4    0    0  c12
  63     97    G     OUTPUT      t        0      0   0    0    3    0    0  d6
  74    117    H     OUTPUT      t        0      0   0    0    4    0    0  d10
  24     46    C     OUTPUT      t        0      0   0    0    4    0    0  d12
  64     99    G     OUTPUT      t        0      0   0    0    3    0    0  e6
  76    120    H     OUTPUT      t        0      0   0    0    4    0    0  e10
  30     37    C     OUTPUT      t        0      0   0    0    4    0    0  e12
  65    101    G     OUTPUT      t        0      0   0    0    3    0    0  f6
  75    118    H     OUTPUT      t        0      0   0    0    4    0    0  f10
  29     38    C     OUTPUT      t        0      0   0    0    4    0    0  f12
  67    104    G     OUTPUT      t        0      0   0    0    3    0    0  g6
  77    123    H     OUTPUT      t        0      0   0    0    4    0    0  g10
  27     43    C     OUTPUT      t        0      0   0    0    4    0    0  g12


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (51)    77    E       SOFT      t        0      0   0    0    2    0    1  |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node1
   -     76    E       SOFT      t        0      0   0    0    3    0    1  |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node2
   -     74    E       SOFT      t        0      0   0    0    4    0    1  |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node3
 (44)    65    E       SOFT      t        0      0   0    0    5    0    1  |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node4
   -     58    D       SOFT      t        0      0   0    0    3    0    1  |clk_div:40|lpm_add_sub:206|addcore:adder|addcore:adder0|result_node2
 (52)    80    E       SOFT      t        0      0   0    0    3    0    1  |clk_div:40|lpm_add_sub:207|addcore:adder|addcore:adder0|result_node2
 (36)    57    D       SOFT      t        0      0   0    0    3    0    1  |clk_div:40|lpm_add_sub:208|addcore:adder|addcore:adder0|result_node2
 (35)    59    D       SOFT      t        0      0   0    0    3    0    1  |clk_div:40|lpm_add_sub:209|addcore:adder|addcore:adder0|result_node2
   -     42    C       SOFT      t        0      0   0    0    3    0    1  |clk_div:40|lpm_add_sub:210|addcore:adder|addcore:adder0|result_node2
   -     41    C       SOFT      t        0      0   0    0    3    0    1  |clk_div:40|lpm_add_sub:211|addcore:adder|addcore:adder0|result_node2
 (45)    67    E       DFFE   +  t        0      0   0    0    3    0    7  |clk_div:40|count_1MHz4 (|clk_div:40|:47)
   -     66    E       DFFE   +  t        0      0   0    0    3    0    8  |clk_div:40|count_1MHz3 (|clk_div:40|:48)
 (50)    75    E       DFFE   +  t        0      0   0    0    3    0    4  |clk_div:40|count_1MHz2 (|clk_div:40|:49)
 (49)    73    E       DFFE   +  t        0      0   0    0    3    0    4  |clk_div:40|count_1MHz1 (|clk_div:40|:50)
 (48)    72    E       TFFE   +  t        0      0   0    0    3    0    5  |clk_div:40|count_1MHz0 (|clk_div:40|:51)
 (46)    69    E       DFFE   +  t        0      0   0    0    3    0    4  |clk_div:40|:78
   -     62    D       DFFE      t        0      0   0    0    5    0    4  |clk_div:40|count_100KHz2 (|clk_div:40|:94)
 (37)    56    D       TFFE      t        0      0   0    0    2    0    4  |clk_div:40|count_100KHz1 (|clk_div:40|:95)
   -     50    D       TFFE      t        0      0   0    0    4    0    5  |clk_div:40|count_100KHz0 (|clk_div:40|:96)
 (39)    53    D       TFFE      t        0      0   0    0    4    0    4  |clk_div:40|:98
   -     70    E       DFFE      t        0      0   0    0    5    0    4  |clk_div:40|count_10KHz2 (|clk_div:40|:115)
   -     71    E       TFFE      t        0      0   0    0    2    0    4  |clk_div:40|count_10KHz1 (|clk_div:40|:116)
   -     78    E       TFFE      t        0      0   0    0    4    0    5  |clk_div:40|count_10KHz0 (|clk_div:40|:117)
   -     79    E       TFFE      t        0      0   0    0    4    0    4  |clk_div:40|:119
   -     55    D       DFFE      t        0      0   0    0    5    0    4  |clk_div:40|count_1KHz2 (|clk_div:40|:136)
 (34)    61    D       TFFE      t        0      0   0    0    2    0    4  |clk_div:40|count_1KHz1 (|clk_div:40|:137)
   -     54    D       TFFE      t        0      0   0    0    4    0    5  |clk_div:40|count_1KHz0 (|clk_div:40|:138)
   -     60    D       TFFE      t        0      0   0    0    4    0    4  |clk_div:40|:140
 (33)    64    D       DFFE      t        0      0   0    0    5    0    4  |clk_div:40|count_100Hz2 (|clk_div:40|:157)
 (41)    49    D       TFFE      t        0      0   0    0    2    0    4  |clk_div:40|count_100Hz1 (|clk_div:40|:158)
 (40)    51    D       TFFE      t        0      0   0    0    4    0    5  |clk_div:40|count_100Hz0 (|clk_div:40|:159)
   -     52    D       TFFE      t        0      0   0    0    4    0    4  |clk_div:40|:161
   -     34    C       DFFE      t        0      0   0    0    5    0    4  |clk_div:40|count_10Hz2 (|clk_div:40|:178)
 (31)    35    C       TFFE      t        0      0   0    0    2    0    4  |clk_div:40|count_10Hz1 (|clk_div:40|:179)
   -     36    C       TFFE      t        0      0   0    0    4    0    5  |clk_div:40|count_10Hz0 (|clk_div:40|:180)
   -     39    C       TFFE      t        0      0   0    0    4    0    4  |clk_div:40|:182
   -     44    C       DFFE      t        0      0   0    0    5    0    4  |clk_div:40|count_1Hz2 (|clk_div:40|:199)
   -     47    C       TFFE      t        0      0   0    0    2    0    4  |clk_div:40|count_1Hz1 (|clk_div:40|:200)
 (23)    48    C       TFFE      t        0      0   0    0    4    0    5  |clk_div:40|count_1Hz0 (|clk_div:40|:201)
   -     33    C       TFFE      t        0      0   0    0    4    0   11  |clk_div:40|:203
   -    113    H       TFFE      t        0      0   0    0    3    7    6  |mod6:2|A (|mod6:2|:1)
   -    100    G       TFFE      t        0      0   0    0    6    7    2  |mod6:2|B (|mod6:2|:6)
   -    102    G       TFFE      t        0      0   0    0    6    7    6  |mod6:2|C (|mod6:2|:7)
   -    121    H       TFFE      t        0      0   0    0    1    7   10  |mod10:3|A (|mod10:3|:1)
   -    103    G       TFFE      t        0      0   0    0    4    7    3  |mod10:3|B (|mod10:3|:6)
   -    106    G       TFFE      t        0      0   0    0    3    7    1  |mod10:3|C (|mod10:3|:7)
   -    108    G       TFFE      t        0      0   0    0    5    7    9  |mod10:3|D (|mod10:3|:31)
   -    110    G       TFFE      t        0      0   0    0    5    7    3  |mod12:30|A (|mod12:30|:1)
   -    111    G       TFFE      t        0      0   0    0    6    7    2  |mod12:30|B (|mod12:30|:6)
 (71)   112    G       TFFE      t        0      0   0    0    9    7    2  |mod12:30|C (|mod12:30|:7)
   -     98    G       TFFE      t        0      0   0    0    9    7    2  |mod12:30|D (|mod12:30|:31)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC40 b12
        | +----------------------------- LC42 |clk_div:40|lpm_add_sub:210|addcore:adder|addcore:adder0|result_node2
        | | +--------------------------- LC41 |clk_div:40|lpm_add_sub:211|addcore:adder|addcore:adder0|result_node2
        | | | +------------------------- LC34 |clk_div:40|count_10Hz2
        | | | | +----------------------- LC35 |clk_div:40|count_10Hz1
        | | | | | +--------------------- LC36 |clk_div:40|count_10Hz0
        | | | | | | +------------------- LC39 |clk_div:40|:182
        | | | | | | | +----------------- LC44 |clk_div:40|count_1Hz2
        | | | | | | | | +--------------- LC47 |clk_div:40|count_1Hz1
        | | | | | | | | | +------------- LC48 |clk_div:40|count_1Hz0
        | | | | | | | | | | +----------- LC33 |clk_div:40|:203
        | | | | | | | | | | | +--------- LC45 c12
        | | | | | | | | | | | | +------- LC46 d12
        | | | | | | | | | | | | | +----- LC37 e12
        | | | | | | | | | | | | | | +--- LC38 f12
        | | | | | | | | | | | | | | | +- LC43 g12
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':
LC42 -> - - - * - - - - - - - - - - - - | - - * - - - - - | <-- |clk_div:40|lpm_add_sub:210|addcore:adder|addcore:adder0|result_node2
LC41 -> - - - - - - - * - - - - - - - - | - - * - - - - - | <-- |clk_div:40|lpm_add_sub:211|addcore:adder|addcore:adder0|result_node2
LC34 -> - * - * - * * - - - - - - - - - | - - * - - - - - | <-- |clk_div:40|count_10Hz2
LC35 -> - * - * * * * - - - - - - - - - | - - * - - - - - | <-- |clk_div:40|count_10Hz1
LC36 -> - * - * * * * - - - - - - - - - | - - * - - - - - | <-- |clk_div:40|count_10Hz0
LC39 -> - - - - - - * * * * * - - - - - | - - * - - - - - | <-- |clk_div:40|:182
LC44 -> - - * - - - - * - * * - - - - - | - - * - - - - - | <-- |clk_div:40|count_1Hz2
LC47 -> - - * - - - - * * * * - - - - - | - - * - - - - - | <-- |clk_div:40|count_1Hz1
LC48 -> - - * - - - - * * * * - - - - - | - - * - - - - - | <-- |clk_div:40|count_1Hz0

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
LC52 -> - - - * * * * - - - - - - - - - | - - * - - - - - | <-- |clk_div:40|:161
LC110-> * - - - - - - - - - - * * * * * | - - * - - - * - | <-- |mod12:30|A
LC111-> * - - - - - - - - - - * * * * * | - - * - - - * - | <-- |mod12:30|B
LC112-> * - - - - - - - - - - * * * * * | - - * - - - * - | <-- |mod12:30|C
LC98 -> * - - - - - - - - - - * * * * * | - - * - - - * - | <-- |mod12:30|D


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                       Logic cells placed in LAB 'D'
        +----------------------------- LC58 |clk_div:40|lpm_add_sub:206|addcore:adder|addcore:adder0|result_node2
        | +--------------------------- LC57 |clk_div:40|lpm_add_sub:208|addcore:adder|addcore:adder0|result_node2
        | | +------------------------- LC59 |clk_div:40|lpm_add_sub:209|addcore:adder|addcore:adder0|result_node2
        | | | +----------------------- LC62 |clk_div:40|count_100KHz2
        | | | | +--------------------- LC56 |clk_div:40|count_100KHz1
        | | | | | +------------------- LC50 |clk_div:40|count_100KHz0
        | | | | | | +----------------- LC53 |clk_div:40|:98
        | | | | | | | +--------------- LC55 |clk_div:40|count_1KHz2
        | | | | | | | | +------------- LC61 |clk_div:40|count_1KHz1
        | | | | | | | | | +----------- LC54 |clk_div:40|count_1KHz0
        | | | | | | | | | | +--------- LC60 |clk_div:40|:140
        | | | | | | | | | | | +------- LC64 |clk_div:40|count_100Hz2
        | | | | | | | | | | | | +----- LC49 |clk_div:40|count_100Hz1
        | | | | | | | | | | | | | +--- LC51 |clk_div:40|count_100Hz0
        | | | | | | | | | | | | | | +- LC52 |clk_div:40|:161
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC58 -> - - - * - - - - - - - - - - - | - - - * - - - - | <-- |clk_div:40|lpm_add_sub:206|addcore:adder|addcore:adder0|result_node2
LC57 -> - - - - - - - * - - - - - - - | - - - * - - - - | <-- |clk_div:40|lpm_add_sub:208|addcore:adder|addcore:adder0|result_node2
LC59 -> - - - - - - - - - - - * - - - | - - - * - - - - | <-- |clk_div:40|lpm_add_sub:209|addcore:adder|addcore:adder0|result_node2
LC62 -> * - - * - * * - - - - - - - - | - - - * - - - - | <-- |clk_div:40|count_100KHz2
LC56 -> * - - * * * * - - - - - - - - | - - - * - - - - | <-- |clk_div:40|count_100KHz1
LC50 -> * - - * * * * - - - - - - - - | - - - * - - - - | <-- |clk_div:40|count_100KHz0
LC55 -> - * - - - - - * - * * - - - - | - - - * - - - - | <-- |clk_div:40|count_1KHz2
LC61 -> - * - - - - - * * * * - - - - | - - - * - - - - | <-- |clk_div:40|count_1KHz1
LC54 -> - * - - - - - * * * * - - - - | - - - * - - - - | <-- |clk_div:40|count_1KHz0
LC60 -> - - - - - - - - - - * * * * * | - - - * - - - - | <-- |clk_div:40|:140
LC64 -> - - * - - - - - - - - * - * * | - - - * - - - - | <-- |clk_div:40|count_100Hz2
LC49 -> - - * - - - - - - - - * * * * | - - - * - - - - | <-- |clk_div:40|count_100Hz1
LC51 -> - - * - - - - - - - - * * * * | - - - * - - - - | <-- |clk_div:40|count_100Hz0

Pin
83   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
LC69 -> - - - * * * * - - - - - - - - | - - - * - - - - | <-- |clk_div:40|:78
LC79 -> - - - - - - - * * * * - - - - | - - - * - - - - | <-- |clk_div:40|:119


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                       Logic cells placed in LAB 'E'
        +----------------------------- LC77 |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node1
        | +--------------------------- LC76 |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node2
        | | +------------------------- LC74 |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node3
        | | | +----------------------- LC65 |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node4
        | | | | +--------------------- LC80 |clk_div:40|lpm_add_sub:207|addcore:adder|addcore:adder0|result_node2
        | | | | | +------------------- LC67 |clk_div:40|count_1MHz4
        | | | | | | +----------------- LC66 |clk_div:40|count_1MHz3
        | | | | | | | +--------------- LC75 |clk_div:40|count_1MHz2
        | | | | | | | | +------------- LC73 |clk_div:40|count_1MHz1
        | | | | | | | | | +----------- LC72 |clk_div:40|count_1MHz0
        | | | | | | | | | | +--------- LC69 |clk_div:40|:78
        | | | | | | | | | | | +------- LC70 |clk_div:40|count_10KHz2
        | | | | | | | | | | | | +----- LC71 |clk_div:40|count_10KHz1
        | | | | | | | | | | | | | +--- LC78 |clk_div:40|count_10KHz0
        | | | | | | | | | | | | | | +- LC79 |clk_div:40|:119
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':
LC77 -> - - - - - - - - * - - - - - - | - - - - * - - - | <-- |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node1
LC76 -> - - - - - - - * - - - - - - - | - - - - * - - - | <-- |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node2
LC74 -> - - - - - - * - - - - - - - - | - - - - * - - - | <-- |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node3
LC65 -> - - - - - * - - - - - - - - - | - - - - * - - - | <-- |clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node4
LC80 -> - - - - - - - - - - - * - - - | - - - - * - - - | <-- |clk_div:40|lpm_add_sub:207|addcore:adder|addcore:adder0|result_node2
LC67 -> - - - * - * * * * * * - - - - | - - - - * - - - | <-- |clk_div:40|count_1MHz4
LC66 -> - - * * - * * * * * * - - - - | - - - - * - - - | <-- |clk_div:40|count_1MHz3
LC75 -> - * * * - - - - - - * - - - - | - - - - * - - - | <-- |clk_div:40|count_1MHz2
LC73 -> * * * * - - - - - - - - - - - | - - - - * - - - | <-- |clk_div:40|count_1MHz1
LC72 -> * * * * - - - - - * - - - - - | - - - - * - - - | <-- |clk_div:40|count_1MHz0
LC70 -> - - - - * - - - - - - * - * * | - - - - * - - - | <-- |clk_div:40|count_10KHz2
LC71 -> - - - - * - - - - - - * * * * | - - - - * - - - | <-- |clk_div:40|count_10KHz1
LC78 -> - - - - * - - - - - - * * * * | - - - - * - - - | <-- |clk_div:40|count_10KHz0

Pin
83   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
LC53 -> - - - - - - - - - - - * * * * | - - - - * - - - | <-- |clk_div:40|:98


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

               Logic cells placed in LAB 'F'
        +----- LC91 a6
        | +--- LC93 b6
        | | +- LC94 c6
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'F'
LC      | | | | A B C D E F G H |     Logic cells that feed LAB 'F':

Pin
83   -> - - - | - - - - - - - - | <-- CLK
LC113-> * * * | - - - - - * * - | <-- |mod6:2|A
LC100-> * * * | - - - - - * * - | <-- |mod6:2|B
LC102-> * * * | - - - - - * * - | <-- |mod6:2|C


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC107 a10
        | +----------------------------- LC105 a12
        | | +--------------------------- LC109 b10
        | | | +------------------------- LC97 d6
        | | | | +----------------------- LC99 e6
        | | | | | +--------------------- LC101 f6
        | | | | | | +------------------- LC104 g6
        | | | | | | | +----------------- LC100 |mod6:2|B
        | | | | | | | | +--------------- LC102 |mod6:2|C
        | | | | | | | | | +------------- LC103 |mod10:3|B
        | | | | | | | | | | +----------- LC106 |mod10:3|C
        | | | | | | | | | | | +--------- LC108 |mod10:3|D
        | | | | | | | | | | | | +------- LC110 |mod12:30|A
        | | | | | | | | | | | | | +----- LC111 |mod12:30|B
        | | | | | | | | | | | | | | +--- LC112 |mod12:30|C
        | | | | | | | | | | | | | | | +- LC98 |mod12:30|D
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':
LC100-> - - - * * * * * * - - - - - - - | - - - - - * * - | <-- |mod6:2|B
LC102-> - - - * * * * * * - - - * * * * | - - - - - * * - | <-- |mod6:2|C
LC103-> * - * - - - - - - * * * - - - - | - - - - - - * * | <-- |mod10:3|B
LC106-> * - * - - - - - - - * * - - - - | - - - - - - * * | <-- |mod10:3|C
LC108-> * - * - - - - * * * - * * * * * | - - - - - - * * | <-- |mod10:3|D
LC110-> - * - - - - - - - - - - * * * * | - - * - - - * - | <-- |mod12:30|A
LC111-> - * - - - - - - - - - - - * * * | - - * - - - * - | <-- |mod12:30|B
LC112-> - * - - - - - - - - - - - - * * | - - * - - - * - | <-- |mod12:30|C
LC98 -> - * - - - - - - - - - - - - * * | - - * - - - * - | <-- |mod12:30|D

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
LC33 -> - - - - - - - * * * * * * * * * | - - - - - - * * | <-- |clk_div:40|:203
LC113-> - - - * * * * * * - - - * * * * | - - - - - * * - | <-- |mod6:2|A
LC121-> * - * - - - - * * * * * * * * * | - - - - - - * * | <-- |mod10:3|A


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                       Logic cells placed in LAB 'H'
        +------------- LC115 c10
        | +----------- LC117 d10
        | | +--------- LC120 e10
        | | | +------- LC118 f10
        | | | | +----- LC123 g10
        | | | | | +--- LC113 |mod6:2|A
        | | | | | | +- LC121 |mod10:3|A
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC121-> * * * * * * * | - - - - - - * * | <-- |mod10:3|A

Pin
83   -> - - - - - - - | - - - - - - - - | <-- CLK
LC33 -> - - - - - * * | - - - - - - * * | <-- |clk_div:40|:203
LC103-> * * * * * - - | - - - - - - * * | <-- |mod10:3|B
LC106-> * * * * * - - | - - - - - - * * | <-- |mod10:3|C
LC108-> * * * * * * - | - - - - - - * * | <-- |mod10:3|D


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt
clock

** EQUATIONS **

CLK      : INPUT;

-- Node name is 'a6' 
-- Equation name is 'a6', location is LC091, type is output.
 a6      = LCELL( _EQ001 $  GND);
  _EQ001 = !_LC100 &  _LC102 & !_LC113
         # !_LC100 & !_LC102 &  _LC113;

-- Node name is 'a10' 
-- Equation name is 'a10', location is LC107, type is output.
 a10     = LCELL( _EQ002 $  GND);
  _EQ002 =  _LC103 & !_LC106 &  _LC108 &  _LC121
         # !_LC103 &  _LC106 &  _LC108 &  _LC121
         # !_LC103 &  _LC106 & !_LC108 & !_LC121
         # !_LC103 & !_LC106 & !_LC108 &  _LC121;

-- Node name is 'a12' 
-- Equation name is 'a12', location is LC105, type is output.
 a12     = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC098 &  _LC110 &  _LC111 & !_LC112
         #  _LC098 &  _LC110 & !_LC111 &  _LC112
         # !_LC098 & !_LC110 & !_LC111 &  _LC112
         # !_LC098 &  _LC110 & !_LC111 & !_LC112;

-- Node name is 'b6' 
-- Equation name is 'b6', location is LC093, type is output.
 b6      = LCELL( _EQ004 $  GND);
  _EQ004 = !_LC100 &  _LC102 &  _LC113
         #  _LC100 &  _LC102 & !_LC113;

-- Node name is 'b10' 
-- Equation name is 'b10', location is LC109, type is output.
 b10     = LCELL( _EQ005 $  GND);
  _EQ005 = !_LC103 &  _LC106 & !_LC108 &  _LC121
         #  _LC103 &  _LC108 &  _LC121
         #  _LC103 &  _LC106 & !_LC121
         #  _LC106 &  _LC108 & !_LC121;

-- Node name is 'b12' 
-- Equation name is 'b12', location is LC040, type is output.
 b12     = LCELL( _EQ006 $  GND);
  _EQ006 = !_LC098 &  _LC110 & !_LC111 &  _LC112
         #  _LC098 &  _LC110 &  _LC111
         # !_LC110 &  _LC111 &  _LC112
         #  _LC098 & !_LC110 &  _LC112;

-- Node name is 'c6' 
-- Equation name is 'c6', location is LC094, type is output.
 c6      = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC100 & !_LC102 & !_LC113;

-- Node name is 'c10' 
-- Equation name is 'c10', location is LC115, type is output.
 c10     = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC103 & !_LC106 & !_LC108 & !_LC121
         #  _LC103 &  _LC106 &  _LC108
         #  _LC106 &  _LC108 & !_LC121;

-- Node name is 'c12' 
-- Equation name is 'c12', location is LC045, type is output.
 c12     = LCELL( _EQ009 $  GND);
  _EQ009 = !_LC098 & !_LC110 &  _LC111 & !_LC112
         #  _LC098 &  _LC111 &  _LC112
         #  _LC098 & !_LC110 &  _LC112;

-- Node name is 'd6' 
-- Equation name is 'd6', location is LC097, type is output.
 d6      = LCELL( _EQ010 $  _LC102);
  _EQ010 =  _LC100 &  _LC102 & !_LC113
         # !_LC100 &  _LC113;

-- Node name is 'd10' 
-- Equation name is 'd10', location is LC117, type is output.
 d10     = LCELL( _EQ011 $  GND);
  _EQ011 =  _LC103 & !_LC106 &  _LC108 & !_LC121
         # !_LC103 & !_LC106 & !_LC108 &  _LC121
         # !_LC103 &  _LC106 & !_LC108 & !_LC121
         #  _LC103 &  _LC106 &  _LC121;

-- Node name is 'd12' 
-- Equation name is 'd12', location is LC046, type is output.
 d12     = LCELL( _EQ012 $  GND);
  _EQ012 =  _LC098 & !_LC110 &  _LC111 & !_LC112
         # !_LC098 &  _LC110 & !_LC111 & !_LC112
         # !_LC098 & !_LC110 & !_LC111 &  _LC112
         #  _LC110 &  _LC111 &  _LC112;

-- Node name is 'e6' 
-- Equation name is 'e6', location is LC099, type is output.
 e6      = LCELL( _EQ013 $  _LC113);
  _EQ013 = !_LC100 &  _LC102 & !_LC113;

-- Node name is 'e10' 
-- Equation name is 'e10', location is LC120, type is output.
 e10     = LCELL( _EQ014 $  GND);
  _EQ014 = !_LC103 &  _LC106 & !_LC108 & !_LC121
         # !_LC103 & !_LC106 &  _LC121
         # !_LC108 &  _LC121;

-- Node name is 'e12' 
-- Equation name is 'e12', location is LC037, type is output.
 e12     = LCELL( _EQ015 $  GND);
  _EQ015 = !_LC098 & !_LC110 & !_LC111 &  _LC112
         #  _LC110 & !_LC111 & !_LC112
         # !_LC098 &  _LC110;

-- Node name is 'f6' 
-- Equation name is 'f6', location is LC101, type is output.
 f6      = LCELL( _EQ016 $ !_LC102);
  _EQ016 =  _LC100 &  _LC102 &  _LC113
         # !_LC100 & !_LC102 & !_LC113;

-- Node name is 'f10' 
-- Equation name is 'f10', location is LC118, type is output.
 f10     = LCELL( _EQ017 $  GND);
  _EQ017 = !_LC103 &  _LC106 &  _LC108 &  _LC121
         #  _LC103 & !_LC108 &  _LC121
         #  _LC103 & !_LC106 & !_LC108
         # !_LC106 & !_LC108 &  _LC121;

-- Node name is 'f12' 
-- Equation name is 'f12', location is LC038, type is output.
 f12     = LCELL( _EQ018 $  GND);
  _EQ018 =  _LC098 &  _LC110 & !_LC111 &  _LC112
         # !_LC098 &  _LC110 &  _LC111
         # !_LC098 &  _LC111 & !_LC112
         # !_LC098 &  _LC110 & !_LC112;

-- Node name is 'g6' 
-- Equation name is 'g6', location is LC104, type is output.
 g6      = LCELL( _EQ019 $  GND);
  _EQ019 =  _LC100 &  _LC102 &  _LC113
         # !_LC100 & !_LC102;

-- Node name is 'g10' 
-- Equation name is 'g10', location is LC123, type is output.
 g10     = LCELL( _EQ020 $  GND);
  _EQ020 =  _LC103 &  _LC106 & !_LC108 &  _LC121
         # !_LC103 &  _LC106 &  _LC108 & !_LC121
         # !_LC103 & !_LC106 & !_LC108;

-- Node name is 'g12' 
-- Equation name is 'g12', location is LC043, type is output.
 g12     = LCELL( _EQ021 $  GND);
  _EQ021 = !_LC098 &  _LC110 &  _LC111 &  _LC112
         #  _LC098 & !_LC110 & !_LC111 &  _LC112
         # !_LC098 & !_LC111 & !_LC112;

-- Node name is '|clk_div:40|:201' = '|clk_div:40|count_1Hz0' 
-- Equation name is '_LC048', type is buried 
_LC048   = TFFE(!_EQ022,  _LC039,  VCC,  VCC,  VCC);
  _EQ022 =  _LC044 & !_LC047 & !_LC048;

-- Node name is '|clk_div:40|:200' = '|clk_div:40|count_1Hz1' 
-- Equation name is '_LC047', type is buried 
_LC047   = TFFE( _LC048,  _LC039,  VCC,  VCC,  VCC);

-- Node name is '|clk_div:40|:199' = '|clk_div:40|count_1Hz2' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( _EQ023 $  _LC041,  _LC039,  VCC,  VCC,  VCC);
  _EQ023 =  _LC041 &  _LC044 & !_LC047 & !_LC048;

-- Node name is '|clk_div:40|:138' = '|clk_div:40|count_1KHz0' 
-- Equation name is '_LC054', type is buried 
_LC054   = TFFE(!_EQ024,  _LC079,  VCC,  VCC,  VCC);
  _EQ024 = !_LC054 &  _LC055 & !_LC061;

-- Node name is '|clk_div:40|:137' = '|clk_div:40|count_1KHz1' 
-- Equation name is '_LC061', type is buried 
_LC061   = TFFE( _LC054,  _LC079,  VCC,  VCC,  VCC);

-- Node name is '|clk_div:40|:136' = '|clk_div:40|count_1KHz2' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( _EQ025 $  _LC057,  _LC079,  VCC,  VCC,  VCC);
  _EQ025 = !_LC054 &  _LC055 &  _LC057 & !_LC061;

-- Node name is '|clk_div:40|:51' = '|clk_div:40|count_1MHz0' 
-- Equation name is '_LC072', type is buried 
_LC072   = TFFE(!_EQ026, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ026 =  _LC066 &  _LC067 & !_LC072;

-- Node name is '|clk_div:40|:50' = '|clk_div:40|count_1MHz1' 
-- Equation name is '_LC073', type is buried 
_LC073   = DFFE( _EQ027 $  _LC077, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ027 =  _LC066 &  _LC067 &  _LC077;

-- Node name is '|clk_div:40|:49' = '|clk_div:40|count_1MHz2' 
-- Equation name is '_LC075', type is buried 
_LC075   = DFFE( _EQ028 $  _LC076, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ028 =  _LC066 &  _LC067 &  _LC076;

-- Node name is '|clk_div:40|:48' = '|clk_div:40|count_1MHz3' 
-- Equation name is '_LC066', type is buried 
_LC066   = DFFE( _EQ029 $  _LC074, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ029 =  _LC066 &  _LC067 &  _LC074;

-- Node name is '|clk_div:40|:47' = '|clk_div:40|count_1MHz4' 
-- Equation name is '_LC067', type is buried 
_LC067   = DFFE( _EQ030 $  _LC065, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ030 =  _LC065 &  _LC066 &  _LC067;

-- Node name is '|clk_div:40|:180' = '|clk_div:40|count_10Hz0' 
-- Equation name is '_LC036', type is buried 
_LC036   = TFFE(!_EQ031,  _LC052,  VCC,  VCC,  VCC);
  _EQ031 =  _LC034 & !_LC035 & !_LC036;

-- Node name is '|clk_div:40|:179' = '|clk_div:40|count_10Hz1' 
-- Equation name is '_LC035', type is buried 
_LC035   = TFFE( _LC036,  _LC052,  VCC,  VCC,  VCC);

-- Node name is '|clk_div:40|:178' = '|clk_div:40|count_10Hz2' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( _EQ032 $  _LC042,  _LC052,  VCC,  VCC,  VCC);
  _EQ032 =  _LC034 & !_LC035 & !_LC036 &  _LC042;

-- Node name is '|clk_div:40|:117' = '|clk_div:40|count_10KHz0' 
-- Equation name is '_LC078', type is buried 
_LC078   = TFFE(!_EQ033,  _LC053,  VCC,  VCC,  VCC);
  _EQ033 =  _LC070 & !_LC071 & !_LC078;

-- Node name is '|clk_div:40|:116' = '|clk_div:40|count_10KHz1' 
-- Equation name is '_LC071', type is buried 
_LC071   = TFFE( _LC078,  _LC053,  VCC,  VCC,  VCC);

-- Node name is '|clk_div:40|:115' = '|clk_div:40|count_10KHz2' 
-- Equation name is '_LC070', type is buried 
_LC070   = DFFE( _EQ034 $  _LC080,  _LC053,  VCC,  VCC,  VCC);
  _EQ034 =  _LC070 & !_LC071 & !_LC078 &  _LC080;

-- Node name is '|clk_div:40|:159' = '|clk_div:40|count_100Hz0' 
-- Equation name is '_LC051', type is buried 
_LC051   = TFFE(!_EQ035,  _LC060,  VCC,  VCC,  VCC);
  _EQ035 = !_LC049 & !_LC051 &  _LC064;

-- Node name is '|clk_div:40|:158' = '|clk_div:40|count_100Hz1' 
-- Equation name is '_LC049', type is buried 
_LC049   = TFFE( _LC051,  _LC060,  VCC,  VCC,  VCC);

-- Node name is '|clk_div:40|:157' = '|clk_div:40|count_100Hz2' 
-- Equation name is '_LC064', type is buried 
_LC064   = DFFE( _EQ036 $  _LC059,  _LC060,  VCC,  VCC,  VCC);
  _EQ036 = !_LC049 & !_LC051 &  _LC059 &  _LC064;

-- Node name is '|clk_div:40|:96' = '|clk_div:40|count_100KHz0' 
-- Equation name is '_LC050', type is buried 
_LC050   = TFFE(!_EQ037,  _LC069,  VCC,  VCC,  VCC);
  _EQ037 = !_LC050 & !_LC056 &  _LC062;

-- Node name is '|clk_div:40|:95' = '|clk_div:40|count_100KHz1' 
-- Equation name is '_LC056', type is buried 
_LC056   = TFFE( _LC050,  _LC069,  VCC,  VCC,  VCC);

-- Node name is '|clk_div:40|:94' = '|clk_div:40|count_100KHz2' 
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( _EQ038 $  _LC058,  _LC069,  VCC,  VCC,  VCC);
  _EQ038 = !_LC050 & !_LC056 &  _LC058 &  _LC062;

-- Node name is '|clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC077', type is buried 
_LC077   = LCELL(!_LC073 $ !_LC072);

-- Node name is '|clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC076', type is buried 
_LC076   = LCELL( _LC075 $  _EQ039);
  _EQ039 =  _LC072 &  _LC073;

-- Node name is '|clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC074', type is buried 
_LC074   = LCELL( _LC066 $  _EQ040);
  _EQ040 =  _LC072 &  _LC073 &  _LC075;

-- Node name is '|clk_div:40|lpm_add_sub:205|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC065', type is buried 
_LC065   = LCELL( _LC067 $  _EQ041);
  _EQ041 =  _LC066 &  _LC072 &  _LC073 &  _LC075;

-- Node name is '|clk_div:40|lpm_add_sub:206|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC058', type is buried 
_LC058   = LCELL( _LC062 $  _EQ042);
  _EQ042 =  _LC050 &  _LC056;

-- Node name is '|clk_div:40|lpm_add_sub:207|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC080', type is buried 
_LC080   = LCELL( _LC070 $  _EQ043);
  _EQ043 =  _LC071 &  _LC078;

-- Node name is '|clk_div:40|lpm_add_sub:208|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC057', type is buried 
_LC057   = LCELL( _LC055 $  _EQ044);
  _EQ044 =  _LC054 &  _LC061;

-- Node name is '|clk_div:40|lpm_add_sub:209|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC059', type is buried 
_LC059   = LCELL( _LC064 $  _EQ045);
  _EQ045 =  _LC049 &  _LC051;

-- Node name is '|clk_div:40|lpm_add_sub:210|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC042', type is buried 
_LC042   = LCELL( _LC034 $  _EQ046);
  _EQ046 =  _LC035 &  _LC036;

-- Node name is '|clk_div:40|lpm_add_sub:211|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC041', type is buried 
_LC041   = LCELL( _LC044 $  _EQ047);
  _EQ047 =  _LC047 &  _LC048;

-- Node name is '|clk_div:40|:78' 
-- Equation name is '_LC069', type is buried 
_LC069   = DFFE( _EQ048 $  _LC067, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ048 =  _LC066 & !_LC067 &  _LC075;

-- Node name is '|clk_div:40|:98' 
-- Equation name is '_LC053', type is buried 
_LC053   = TFFE( _EQ049,  _LC069,  VCC,  VCC,  VCC);
  _EQ049 = !_LC050 & !_LC056 &  _LC062;

-- Node name is '|clk_div:40|:119' 
-- Equation name is '_LC079', type is buried 
_LC079   = TFFE( _EQ050,  _LC053,  VCC,  VCC,  VCC);
  _EQ050 =  _LC070 & !_LC071 & !_LC078;

-- Node name is '|clk_div:40|:140' 
-- Equation name is '_LC060', type is buried 
_LC060   = TFFE( _EQ051,  _LC079,  VCC,  VCC,  VCC);
  _EQ051 = !_LC054 &  _LC055 & !_LC061;

-- Node name is '|clk_div:40|:161' 
-- Equation name is '_LC052', type is buried 
_LC052   = TFFE( _EQ052,  _LC060,  VCC,  VCC,  VCC);
  _EQ052 = !_LC049 & !_LC051 &  _LC064;

-- Node name is '|clk_div:40|:182' 
-- Equation name is '_LC039', type is buried 
_LC039   = TFFE( _EQ053,  _LC052,  VCC,  VCC,  VCC);
  _EQ053 =  _LC034 & !_LC035 & !_LC036;

-- Node name is '|clk_div:40|:203' 
-- Equation name is '_LC033', type is buried 
_LC033   = TFFE( _EQ054,  _LC039,  VCC,  VCC,  VCC);
  _EQ054 =  _LC044 & !_LC047 & !_LC048;

-- Node name is '|mod6:2|:1' = '|mod6:2|A' 
-- Equation name is '_LC113', type is buried 
_LC113   = TFFE( _EQ055,  _LC033,  VCC,  VCC,  VCC);
  _EQ055 =  _LC108 &  _LC121;

-- Node name is '|mod6:2|:6' = '|mod6:2|B' 
-- Equation name is '_LC100', type is buried 
_LC100   = TFFE( _EQ056,  _LC033,  VCC,  VCC,  VCC);
  _EQ056 =  _LC100 &  _LC108 &  _LC113 &  _LC121
         # !_LC102 &  _LC108 &  _LC113 &  _LC121;

-- Node name is '|mod6:2|:7' = '|mod6:2|C' 
-- Equation name is '_LC102', type is buried 
_LC102   = TFFE( _EQ057,  _LC033,  VCC,  VCC,  VCC);
  _EQ057 =  _LC100 &  _LC108 &  _LC113 &  _LC121
         #  _LC102 &  _LC108 &  _LC113 &  _LC121;

-- Node name is '|mod10:3|:1' = '|mod10:3|A' 
-- Equation name is '_LC121', type is buried 
_LC121   = TFFE( VCC,  _LC033,  VCC,  VCC,  VCC);

-- Node name is '|mod10:3|:6' = '|mod10:3|B' 
-- Equation name is '_LC103', type is buried 
_LC103   = TFFE( _EQ058,  _LC033,  VCC,  VCC,  VCC);
  _EQ058 =  _LC103 &  _LC121
         # !_LC108 &  _LC121;

-- Node name is '|mod10:3|:7' = '|mod10:3|C' 
-- Equation name is '_LC106', type is buried 
_LC106   = TFFE( _EQ059,  _LC033,  VCC,  VCC,  VCC);
  _EQ059 =  _LC103 &  _LC121;

-- Node name is '|mod10:3|:31' = '|mod10:3|D' 
-- Equation name is '_LC108', type is buried 
_LC108   = TFFE( _EQ060,  _LC033,  VCC,  VCC,  VCC);
  _EQ060 =  _LC103 &  _LC106 &  _LC121
         #  _LC108 &  _LC121;

-- Node name is '|mod12:30|:1' = '|mod12:30|A' 
-- Equation name is '_LC110', type is buried 
_LC110   = TFFE( _EQ061,  _LC033,  VCC,  VCC,  VCC);
  _EQ061 =  _LC102 &  _LC108 &  _LC113 &  _LC121;

-- Node name is '|mod12:30|:6' = '|mod12:30|B' 
-- Equation name is '_LC111', type is buried 
_LC111   = TFFE( _EQ062,  _LC033,  VCC,  VCC,  VCC);
  _EQ062 =  _LC102 &  _LC108 &  _LC110 &  _LC113 &  _LC121;

-- Node name is '|mod12:30|:7' = '|mod12:30|C' 
-- Equation name is '_LC112', type is buried 
_LC112   = TFFE( _EQ063,  _LC033,  VCC,  VCC,  VCC);
  _EQ063 =  _LC102 &  _LC108 &  _LC110 &  _LC111 &  _LC112 &  _LC113 & 
              _LC121
         # !_LC098 &  _LC102 &  _LC108 &  _LC110 &  _LC111 &  _LC113 & 
              _LC121;

-- Node name is '|mod12:30|:31' = '|mod12:30|D' 
-- Equation name is '_LC098', type is buried 
_LC098   = TFFE( _EQ064,  _LC033,  VCC,  VCC,  VCC);
  _EQ064 =  _LC102 &  _LC108 &  _LC110 &  _LC111 &  _LC112 &  _LC113 & 
              _LC121
         #  _LC098 &  _LC102 &  _LC108 &  _LC110 &  _LC111 &  _LC113 & 
              _LC121;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationc:\documents and settings\cameron palmer\my documents\elet2720\final\clock.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,333K
