Determining the location of the ModelSim executable...

Using: C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off batalha_naval -c batalha_naval --vector_source="C:/CD/CD_PBL_2/Waveform4.vwf" --testbench_file="C:/CD/CD_PBL_2/simulation/qsim/Waveform4.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Dec  5 22:19:24 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off batalha_naval -c batalha_naval --vector_source=C:/CD/CD_PBL_2/Waveform4.vwf --testbench_file=C:/CD/CD_PBL_2/simulation/qsim/Waveform4.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

files

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/CD/CD_PBL_2/simulation/qsim/" batalha_naval -c batalha_naval

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Dec  5 22:19:26 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/CD/CD_PBL_2/simulation/qsim/ batalha_naval -c batalha_naval
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204018): Generated files "batalha_naval.vo" and "batalha_naval_v.sdo" in directory "C:/CD/CD_PBL_2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4626 megabytes
    Info: Processing ended: Tue Dec  5 22:19:28 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/CD/CD_PBL_2/simulation/qsim/batalha_naval.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/vsim -c -do batalha_naval.do

Reading pref.tcl


# 2020.1


# do batalha_naval.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 22:19:30 on Dec 05,2023
# vlog -work work batalha_naval.vo 

# -- Compiling module batalha_naval

# 

# Top level modules:
# 	batalha_naval

# End time: 22:19:30 on Dec 05,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 22:19:30 on Dec 05,2023

# vlog -work work Waveform4.vwf.vt 

# -- Compiling module batalha_naval_vlg_vec_tst

# 

# Top level modules:
# 	batalha_naval_vlg_vec_tst

# End time: 22:19:30 on Dec 05,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.batalha_naval_vlg_vec_tst 
# Start time: 22:19:31 on Dec 05,2023
# Loading work.batalha_naval_vlg_vec_tst
# Loading work.batalha_naval
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from batalha_naval_v.sdo
# Loading timing data from batalha_naval_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /batalha_naval_vlg_vec_tst File: Waveform4.vwf.vt

# after#25

# ** Error: $setup( datain:1485 ps, posedge clk &&& nosload:1785 ps, 333 ps );
#    Time: 1785 ps  Iteration: 0  Process: /batalha_naval_vlg_vec_tst/i1/\freq_div_1|t_flipflop_2|out /lereg/#Setuphold# File: $MODEL_TECH/../altera/verilog/src/maxii_atoms.v Line: 906
# ** Note: $finish    : Waveform4.vwf.vt(63)
#    Time: 3 us  Iteration: 0  Instance: /batalha_naval_vlg_vec_tst

# End time: 22:19:32 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/CD/CD_PBL_2/Waveform4.vwf...

Reading C:/CD/CD_PBL_2/simulation/qsim/batalha_naval.msim.vcd...

Processing channel transitions... 

Warning: ledRgb[2] - signal not found in VCD.

Writing the resulting VWF to C:/CD/CD_PBL_2/simulation/qsim/batalha_naval_20231205221932.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.