// Seed: 3714015110
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_26;
  wire id_27;
  wire id_28;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_16(
      .id_0(id_3),
      .id_1(id_2),
      .id_2(1'b0),
      .id_3(id_9),
      .id_4(1),
      .id_5(id_7),
      .id_6(id_3),
      .id_7(1),
      .id_8(id_10),
      .id_9(1'b0),
      .id_10(1'd0),
      .id_11(id_8),
      .id_12(id_11),
      .id_13(id_3[1'b0])
  );
  reg id_17;
  always @(*) id_17 <= id_11;
  wire id_18 = id_9, id_19;
  wire id_20;
  wire id_21;
  module_0(
      id_21,
      id_14,
      id_19,
      id_8,
      id_9,
      id_19,
      id_4,
      id_19,
      id_19,
      id_20,
      id_9,
      id_13,
      id_9,
      id_4,
      id_1,
      id_20,
      id_21,
      id_10,
      id_10,
      id_8,
      id_8,
      id_18,
      id_21,
      id_4,
      id_4
  );
endmodule
