INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Digital Communication IC Design/SphereDecoding/xilinx/project_1/project_1.sim/sim_1/synth/timing/xsim/top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIMO_detector
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Digital Communication IC Design/SphereDecoding/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-311] analyzing module clk_gen
