perf/x86/intel/uncore: Fix IRP uncore register offsets on Haswell EP

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-327.el7
Rebuild_CHGLOG: - [x86] perf/uncore: Fix IRP uncore register offsets on Haswell EP (Jiri Olsa) [1176340]
Rebuild_FUZZ: 92.06%
commit-author Andi Kleen <ak@linux.intel.com>
commit 41a134a5830a5e1396723ace0a63000780d6e267
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-327.el7/41a134a5.failed

The counter register offsets for the IRP box PMU for Haswell-EP
were incorrect. The offsets actually changed over IvyBridge EP.

Fix them to the correct values. For this we need to fork the read
function from the IVB and use an own counter array.

	Tested-by: patrick.lu@intel.com
	Signed-off-by: Andi Kleen <ak@linux.intel.com>
	Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
	Cc: Arnaldo Carvalho de Melo <acme@kernel.org>
Link: http://lkml.kernel.org/r/1415062828-19759-3-git-send-email-andi@firstfloor.org
	Signed-off-by: Ingo Molnar <mingo@kernel.org>
(cherry picked from commit 41a134a5830a5e1396723ace0a63000780d6e267)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/kernel/cpu/perf_event_intel_uncore_snbep.c
* Unmerged path arch/x86/kernel/cpu/perf_event_intel_uncore_snbep.c
* Unmerged path arch/x86/kernel/cpu/perf_event_intel_uncore_snbep.c
