
BachelorLSM9DS1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005f70  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08005f70  0c005f70  0000df70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       0000001c  08005f80  0c005f80  0000df80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         0000001c  20000000  0c005fa0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000554  2000001c  0c005fbc  0001001c  2**2
                  ALLOC
  6 .debug_aranges 00000600  00000000  00000000  00010020  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00007b29  00000000  00000000  00010620  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001607  00000000  00000000  00018149  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000076d2  00000000  00000000  00019750  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000011a0  00000000  00000000  00020e24  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009a542  00000000  00000000  00021fc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001cfe  00000000  00000000  000bc506  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000004d8  00000000  00000000  000be208  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000004d7  00000000  00000000  000be6e0  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001a581  00000000  00000000  000bebb7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 d5 2e 00 08 d7 2e 00 08     ................
 8000010:	d9 2e 00 08 db 2e 00 08 dd 2e 00 08 00 00 00 00     ................
	...
 800002c:	df 2e 00 08 e1 2e 00 08 00 00 00 00 e3 2e 00 08     ................
 800003c:	65 3d 00 08 e7 2e 00 08 e9 2e 00 08 eb 2e 00 08     e=..............
 800004c:	ed 2e 00 08 ef 2e 00 08 f1 2e 00 08 f3 2e 00 08     ................
 800005c:	f5 2e 00 08 f7 2e 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 f9 2e 00 08 00 00 00 00 fb 2e 00 08     ................
 800007c:	fd 2e 00 08 ff 2e 00 08 01 2f 00 08 03 2f 00 08     ........./.../..
 800008c:	05 2f 00 08 07 2f 00 08 09 2f 00 08 0b 2f 00 08     ./.../.../.../..
 800009c:	0d 2f 00 08 0f 2f 00 08 11 2f 00 08 13 2f 00 08     ./.../.../.../..
 80000ac:	15 2f 00 08 17 2f 00 08 19 2f 00 08 1b 2f 00 08     ./.../.../.../..
 80000bc:	1d 2f 00 08 1f 2f 00 08 21 2f 00 08 23 2f 00 08     ./.../..!/..#/..
 80000cc:	25 2f 00 08 27 2f 00 08 29 2f 00 08 2b 2f 00 08     %/..'/..)/..+/..
 80000dc:	2d 2f 00 08 2f 2f 00 08 31 2f 00 08 33 2f 00 08     -/..//..1/..3/..
 80000ec:	35 2f 00 08 37 2f 00 08 39 2f 00 08 3b 2f 00 08     5/..7/..9/..;/..
 80000fc:	3d 2f 00 08 3f 2f 00 08 41 2f 00 08 43 2f 00 08     =/..?/..A/..C/..
 800010c:	45 2f 00 08 47 2f 00 08 49 2f 00 08 4b 2f 00 08     E/..G/..I/..K/..
 800011c:	4d 2f 00 08 4f 2f 00 08 51 2f 00 08 53 2f 00 08     M/..O/..Q/..S/..
 800012c:	55 2f 00 08 57 2f 00 08 59 2f 00 08 5b 2f 00 08     U/..W/..Y/..[/..
 800013c:	5d 2f 00 08 5f 2f 00 08 61 2f 00 08 63 2f 00 08     ]/.._/..a/..c/..
 800014c:	65 2f 00 08 67 2f 00 08 69 2f 00 08 6b 2f 00 08     e/..g/..i/..k/..
 800015c:	6d 2f 00 08 00 00 00 00 00 00 00 00 00 00 00 00     m/..............
 800016c:	00 00 00 00 6f 2f 00 08 71 2f 00 08 73 2f 00 08     ....o/..q/..s/..
 800017c:	75 2f 00 08 77 2f 00 08 79 2f 00 08 7b 2f 00 08     u/..w/..y/..{/..
 800018c:	7d 2f 00 08 7f 2f 00 08 81 2f 00 08 83 2f 00 08     }/.../.../.../..
 800019c:	85 2f 00 08 87 2f 00 08 89 2f 00 08 8b 2f 00 08     ./.../.../.../..
 80001ac:	8d 2f 00 08 8f 2f 00 08 91 2f 00 08 93 2f 00 08     ./.../.../.../..
 80001bc:	95 2f 00 08 97 2f 00 08 99 2f 00 08 9b 2f 00 08     ./.../.../.../..
 80001cc:	9d 2f 00 08 9f 2f 00 08 a1 2f 00 08 a3 2f 00 08     ./.../.../.../..
 80001dc:	00 00 00 00 a5 2f 00 08 a7 2f 00 08 a9 2f 00 08     ...../.../.../..
 80001ec:	ab 2f 00 08 ad 2f 00 08 00 00 00 00 af 2f 00 08     ./.../......./..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08002fb9 	.word	0x08002fb9

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08004cf1 	.word	0x08004cf1

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c005fa0 	.word	0x0c005fa0
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	0000001c 	.word	0x0000001c
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c005fbc 	.word	0x0c005fbc
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	2000001c 	.word	0x2000001c
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000554 	.word	0x00000554
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08005edd 	.word	0x08005edd
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08002679 	.word	0x08002679
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <init>:
#include <stdlib.h>

float magSensitivity[4] = {0.00014, 0.00029, 0.00043, 0.00058};

void init(interface_mode interface, uint8_t xgAddr, uint8_t mAddr)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b085      	sub	sp, #20
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	4613      	mov	r3, r2
 80002d0:	4602      	mov	r2, r0
 80002d2:	71fa      	strb	r2, [r7, #7]
 80002d4:	460a      	mov	r2, r1
 80002d6:	71ba      	strb	r2, [r7, #6]
 80002d8:	717b      	strb	r3, [r7, #5]
	//measurementsLSMRead = 0;

	settings.device.commInterface = interface;
 80002da:	f240 0364 	movw	r3, #100	; 0x64
 80002de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002e2:	79fa      	ldrb	r2, [r7, #7]
 80002e4:	701a      	strb	r2, [r3, #0]
	settings.device.agAddress = xgAddr;
 80002e6:	f240 0364 	movw	r3, #100	; 0x64
 80002ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002ee:	79ba      	ldrb	r2, [r7, #6]
 80002f0:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = mAddr;
 80002f2:	f240 0364 	movw	r3, #100	; 0x64
 80002f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002fa:	797a      	ldrb	r2, [r7, #5]
 80002fc:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = TRUE;
 80002fe:	f240 0364 	movw	r3, #100	; 0x64
 8000302:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000306:	f04f 0201 	mov.w	r2, #1
 800030a:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = TRUE;
 800030c:	f240 0364 	movw	r3, #100	; 0x64
 8000310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000314:	f04f 0201 	mov.w	r2, #1
 8000318:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = TRUE;
 800031a:	f240 0364 	movw	r3, #100	; 0x64
 800031e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000322:	f04f 0201 	mov.w	r2, #1
 8000326:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = TRUE;
 8000328:	f240 0364 	movw	r3, #100	; 0x64
 800032c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000330:	f04f 0201 	mov.w	r2, #1
 8000334:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;
 8000336:	f240 0364 	movw	r3, #100	; 0x64
 800033a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800033e:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 8000342:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 3;
 8000344:	f240 0364 	movw	r3, #100	; 0x64
 8000348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800034c:	f04f 0203 	mov.w	r2, #3
 8000350:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
 8000352:	f240 0364 	movw	r3, #100	; 0x64
 8000356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800035a:	f04f 0200 	mov.w	r2, #0
 800035e:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = FALSE;
 8000360:	f240 0364 	movw	r3, #100	; 0x64
 8000364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000368:	f04f 0200 	mov.w	r2, #0
 800036c:	729a      	strb	r2, [r3, #10]

	settings.gyro.HPFEnable = FALSE;
 800036e:	f240 0364 	movw	r3, #100	; 0x64
 8000372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000376:	f04f 0200 	mov.w	r2, #0
 800037a:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is TRUE.
	settings.gyro.HPFCutoff = 0;
 800037c:	f240 0364 	movw	r3, #100	; 0x64
 8000380:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000384:	f04f 0200 	mov.w	r2, #0
 8000388:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = FALSE;
 800038a:	f240 0364 	movw	r3, #100	; 0x64
 800038e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000392:	f04f 0200 	mov.w	r2, #0
 8000396:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = FALSE;
 8000398:	f240 0364 	movw	r3, #100	; 0x64
 800039c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a0:	f04f 0200 	mov.w	r2, #0
 80003a4:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = FALSE;
 80003a6:	f240 0364 	movw	r3, #100	; 0x64
 80003aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ae:	f04f 0200 	mov.w	r2, #0
 80003b2:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
 80003b4:	f240 0364 	movw	r3, #100	; 0x64
 80003b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003bc:	f04f 0200 	mov.w	r2, #0
 80003c0:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = TRUE;
 80003c2:	f240 0364 	movw	r3, #100	; 0x64
 80003c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ca:	f04f 0201 	mov.w	r2, #1
 80003ce:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = TRUE;
 80003d0:	f240 0364 	movw	r3, #100	; 0x64
 80003d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d8:	f04f 0201 	mov.w	r2, #1
 80003dc:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = TRUE;
 80003de:	f240 0364 	movw	r3, #100	; 0x64
 80003e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003e6:	f04f 0201 	mov.w	r2, #1
 80003ea:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = TRUE;
 80003ec:	f240 0364 	movw	r3, #100	; 0x64
 80003f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003f4:	f04f 0201 	mov.w	r2, #1
 80003f8:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = TRUE;
 80003fa:	f240 0364 	movw	r3, #100	; 0x64
 80003fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000402:	f04f 0201 	mov.w	r2, #1
 8000406:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 2;
 8000408:	f240 0364 	movw	r3, #100	; 0x64
 800040c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000410:	f04f 0202 	mov.w	r2, #2
 8000414:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
 8000416:	f240 0364 	movw	r3, #100	; 0x64
 800041a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800041e:	f04f 0206 	mov.w	r2, #6
 8000422:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3.
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
 8000424:	f240 0364 	movw	r3, #100	; 0x64
 8000428:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800042c:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8000430:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = FALSE;
 8000432:	f240 0364 	movw	r3, #100	; 0x64
 8000436:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800043a:	f04f 0200 	mov.w	r2, #0
 800043e:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
 8000440:	f240 0364 	movw	r3, #100	; 0x64
 8000444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000448:	f04f 0200 	mov.w	r2, #0
 800044c:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = TRUE;
 800044e:	f240 0364 	movw	r3, #100	; 0x64
 8000452:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000456:	f04f 0201 	mov.w	r2, #1
 800045a:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 4;
 800045c:	f240 0364 	movw	r3, #100	; 0x64
 8000460:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000464:	f04f 0204 	mov.w	r2, #4
 8000468:	f883 2020 	strb.w	r2, [r3, #32]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
 800046c:	f240 0364 	movw	r3, #100	; 0x64
 8000470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000474:	f04f 0207 	mov.w	r2, #7
 8000478:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	settings.mag.tempCompensationEnable = FALSE;
 800047c:	f240 0364 	movw	r3, #100	; 0x64
 8000480:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000484:	f04f 0200 	mov.w	r2, #0
 8000488:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 3;
 800048c:	f240 0364 	movw	r3, #100	; 0x64
 8000490:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000494:	f04f 0203 	mov.w	r2, #3
 8000498:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	settings.mag.ZPerformance = 3;
 800049c:	f240 0364 	movw	r3, #100	; 0x64
 80004a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004a4:	f04f 0203 	mov.w	r2, #3
 80004a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	settings.mag.lowPowerEnable = FALSE;
 80004ac:	f240 0364 	movw	r3, #100	; 0x64
 80004b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004b4:	f04f 0200 	mov.w	r2, #0
 80004b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
 80004bc:	f240 0364 	movw	r3, #100	; 0x64
 80004c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004c4:	f04f 0200 	mov.w	r2, #0
 80004c8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	settings.temp.enabled = TRUE;
 80004cc:	f240 0364 	movw	r3, #100	; 0x64
 80004d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004d4:	f04f 0201 	mov.w	r2, #1
 80004d8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	for (int i=0; i<3; i++)
 80004dc:	f04f 0300 	mov.w	r3, #0
 80004e0:	60fb      	str	r3, [r7, #12]
 80004e2:	e03f      	b.n	8000564 <init+0x29c>
	{
		gBias[i] = 0;
 80004e4:	f240 03d0 	movw	r3, #208	; 0xd0
 80004e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ec:	68fa      	ldr	r2, [r7, #12]
 80004ee:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80004f2:	189b      	adds	r3, r3, r2
 80004f4:	f04f 0200 	mov.w	r2, #0
 80004f8:	601a      	str	r2, [r3, #0]
		aBias[i] = 0;
 80004fa:	f240 034c 	movw	r3, #76	; 0x4c
 80004fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000502:	68fa      	ldr	r2, [r7, #12]
 8000504:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8000508:	189b      	adds	r3, r3, r2
 800050a:	f04f 0200 	mov.w	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
		mBias[i] = 0;
 8000510:	f240 03ec 	movw	r3, #236	; 0xec
 8000514:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800051e:	189b      	adds	r3, r3, r2
 8000520:	f04f 0200 	mov.w	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
		gBiasRaw[i] = 0;
 8000526:	f240 03b0 	movw	r3, #176	; 0xb0
 800052a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800052e:	68fa      	ldr	r2, [r7, #12]
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBiasRaw[i] = 0;
 8000538:	f240 03b8 	movw	r3, #184	; 0xb8
 800053c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000540:	68fa      	ldr	r2, [r7, #12]
 8000542:	f04f 0100 	mov.w	r1, #0
 8000546:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBiasRaw[i] = 0;
 800054a:	f240 0358 	movw	r3, #88	; 0x58
 800054e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000552:	68fa      	ldr	r2, [r7, #12]
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	// 2 = power down
	settings.mag.operatingMode = 0;

	settings.temp.enabled = TRUE;

	for (int i=0; i<3; i++)
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	f103 0301 	add.w	r3, r3, #1
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	2b02      	cmp	r3, #2
 8000568:	ddbc      	ble.n	80004e4 <init+0x21c>
		gBiasRaw[i] = 0;
		aBiasRaw[i] = 0;
		mBiasRaw[i] = 0;
	}

	_autoCalc = FALSE;
 800056a:	f240 038c 	movw	r3, #140	; 0x8c
 800056e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000572:	f04f 0200 	mov.w	r2, #0
 8000576:	701a      	strb	r2, [r3, #0]
}
 8000578:	f107 0714 	add.w	r7, r7, #20
 800057c:	46bd      	mov	sp, r7
 800057e:	bc80      	pop	{r7}
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <begin>:

uint16_t begin(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
 800058a:	f240 0364 	movw	r3, #100	; 0x64
 800058e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000592:	785a      	ldrb	r2, [r3, #1]
 8000594:	f240 03a9 	movw	r3, #169	; 0xa9
 8000598:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800059c:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
 800059e:	f240 0364 	movw	r3, #100	; 0x64
 80005a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005a6:	789a      	ldrb	r2, [r3, #2]
 80005a8:	f240 03a8 	movw	r3, #168	; 0xa8
 80005ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005b0:	701a      	strb	r2, [r3, #0]

	constrainScales();
 80005b2:	f000 f843 	bl	800063c <constrainScales>

	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
 80005b6:	f000 f8bb 	bl	8000730 <calcgRes>
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
 80005ba:	f000 f8ed 	bl	8000798 <calcmRes>
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
 80005be:	f000 f8d1 	bl	8000764 <calcaRes>

	if (settings.device.commInterface == IMU_MODE_I2C)	// If we're using I2C
 80005c2:	f240 0364 	movw	r3, #100	; 0x64
 80005c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	d102      	bne.n	80005d6 <begin+0x52>
		initI2C();	// Initialize I2C
 80005d0:	f000 f8a2 	bl	8000718 <initI2C>
 80005d4:	e008      	b.n	80005e8 <begin+0x64>
	else if (settings.device.commInterface == IMU_MODE_SPI) 	// else, if we're using SPI
 80005d6:	f240 0364 	movw	r3, #100	; 0x64
 80005da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d101      	bne.n	80005e8 <begin+0x64>
		initSPI();	// Initialize SPI
 80005e4:	f000 f89e 	bl	8000724 <initSPI>

	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
 80005e8:	f04f 000f 	mov.w	r0, #15
 80005ec:	f000 f9f0 	bl	80009d0 <mReadByte>
 80005f0:	4603      	mov	r3, r0
 80005f2:	71fb      	strb	r3, [r7, #7]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
 80005f4:	f04f 000f 	mov.w	r0, #15
 80005f8:	f000 fa08 	bl	8000a0c <xgReadByte>
 80005fc:	4603      	mov	r3, r0
 80005fe:	71bb      	strb	r3, [r7, #6]

	uint16_t whoAmICombined = (xgTest << 8) | mTest;
 8000600:	79bb      	ldrb	r3, [r7, #6]
 8000602:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000606:	b29a      	uxth	r2, r3
 8000608:	79fb      	ldrb	r3, [r7, #7]
 800060a:	b29b      	uxth	r3, r3
 800060c:	4313      	orrs	r3, r2
 800060e:	b29b      	uxth	r3, r3
 8000610:	80bb      	strh	r3, [r7, #4]

	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
 8000612:	88ba      	ldrh	r2, [r7, #4]
 8000614:	f646 033d 	movw	r3, #26685	; 0x683d
 8000618:	429a      	cmp	r2, r3
 800061a:	d002      	beq.n	8000622 <begin+0x9e>
	{
		return 0;
 800061c:	f04f 0300 	mov.w	r3, #0
 8000620:	e006      	b.n	8000630 <begin+0xac>
	}

	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
 8000622:	f000 fa11 	bl	8000a48 <initGyro>

	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
 8000626:	f000 fb69 	bl	8000cfc <initAccel>

	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
 800062a:	f000 fc09 	bl	8000e40 <initMag>

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
 800062e:	88bb      	ldrh	r3, [r7, #4]

}
 8000630:	4618      	mov	r0, r3
 8000632:	f107 0708 	add.w	r7, r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop

0800063c <constrainScales>:

void constrainScales()
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && (settings.gyro.scale != 2000))
 8000640:	f240 0364 	movw	r3, #100	; 0x64
 8000644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000648:	88db      	ldrh	r3, [r3, #6]
 800064a:	2bf5      	cmp	r3, #245	; 0xf5
 800064c:	d016      	beq.n	800067c <constrainScales+0x40>
 800064e:	f240 0364 	movw	r3, #100	; 0x64
 8000652:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000656:	88db      	ldrh	r3, [r3, #6]
 8000658:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800065c:	d00e      	beq.n	800067c <constrainScales+0x40>
 800065e:	f240 0364 	movw	r3, #100	; 0x64
 8000662:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000666:	88db      	ldrh	r3, [r3, #6]
 8000668:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800066c:	d006      	beq.n	800067c <constrainScales+0x40>
	{
		settings.gyro.scale = 245;
 800066e:	f240 0364 	movw	r3, #100	; 0x64
 8000672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000676:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 800067a:	80da      	strh	r2, [r3, #6]
	}

	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) && (settings.accel.scale != 8) && (settings.accel.scale != 16))
 800067c:	f240 0364 	movw	r3, #100	; 0x64
 8000680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000684:	7ddb      	ldrb	r3, [r3, #23]
 8000686:	2b02      	cmp	r3, #2
 8000688:	d01b      	beq.n	80006c2 <constrainScales+0x86>
 800068a:	f240 0364 	movw	r3, #100	; 0x64
 800068e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000692:	7ddb      	ldrb	r3, [r3, #23]
 8000694:	2b04      	cmp	r3, #4
 8000696:	d014      	beq.n	80006c2 <constrainScales+0x86>
 8000698:	f240 0364 	movw	r3, #100	; 0x64
 800069c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006a0:	7ddb      	ldrb	r3, [r3, #23]
 80006a2:	2b08      	cmp	r3, #8
 80006a4:	d00d      	beq.n	80006c2 <constrainScales+0x86>
 80006a6:	f240 0364 	movw	r3, #100	; 0x64
 80006aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ae:	7ddb      	ldrb	r3, [r3, #23]
 80006b0:	2b10      	cmp	r3, #16
 80006b2:	d006      	beq.n	80006c2 <constrainScales+0x86>
	{
		settings.accel.scale = 2;
 80006b4:	f240 0364 	movw	r3, #100	; 0x64
 80006b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006bc:	f04f 0202 	mov.w	r2, #2
 80006c0:	75da      	strb	r2, [r3, #23]
	}

	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) && (settings.mag.scale != 12) && (settings.mag.scale != 16))
 80006c2:	f240 0364 	movw	r3, #100	; 0x64
 80006c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80006ce:	2b04      	cmp	r3, #4
 80006d0:	d01f      	beq.n	8000712 <constrainScales+0xd6>
 80006d2:	f240 0364 	movw	r3, #100	; 0x64
 80006d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80006de:	2b08      	cmp	r3, #8
 80006e0:	d017      	beq.n	8000712 <constrainScales+0xd6>
 80006e2:	f240 0364 	movw	r3, #100	; 0x64
 80006e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80006ee:	2b0c      	cmp	r3, #12
 80006f0:	d00f      	beq.n	8000712 <constrainScales+0xd6>
 80006f2:	f240 0364 	movw	r3, #100	; 0x64
 80006f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80006fe:	2b10      	cmp	r3, #16
 8000700:	d007      	beq.n	8000712 <constrainScales+0xd6>
	{
		settings.mag.scale = 4;
 8000702:	f240 0364 	movw	r3, #100	; 0x64
 8000706:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800070a:	f04f 0204 	mov.w	r2, #4
 800070e:	f883 2020 	strb.w	r2, [r3, #32]
	}
}
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr

08000718 <initI2C>:


void initI2C(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
	;
}
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop

08000724 <initSPI>:

void initSPI(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
	;
}
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop

08000730 <calcgRes>:

void calcgRes()
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
 8000734:	f240 0364 	movw	r3, #100	; 0x64
 8000738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800073c:	88db      	ldrh	r3, [r3, #6]
 800073e:	ee07 3a90 	vmov	s15, r3
 8000742:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000746:	eddf 7a06 	vldr	s15, [pc, #24]	; 8000760 <calcgRes+0x30>
 800074a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800074e:	f240 03c8 	movw	r3, #200	; 0xc8
 8000752:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000756:	edc3 7a00 	vstr	s15, [r3]
}
 800075a:	46bd      	mov	sp, r7
 800075c:	bc80      	pop	{r7}
 800075e:	4770      	bx	lr
 8000760:	47000000 	.word	0x47000000

08000764 <calcaRes>:

void calcaRes()
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
 8000768:	f240 0364 	movw	r3, #100	; 0x64
 800076c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000770:	7ddb      	ldrb	r3, [r3, #23]
 8000772:	ee07 3a90 	vmov	s15, r3
 8000776:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800077a:	eddf 7a06 	vldr	s15, [pc, #24]	; 8000794 <calcaRes+0x30>
 800077e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000782:	f240 03a4 	movw	r3, #164	; 0xa4
 8000786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800078a:	edc3 7a00 	vstr	s15, [r3]
}
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr
 8000794:	47000000 	.word	0x47000000

08000798 <calcmRes>:


void calcmRes()
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
 800079c:	f240 0364 	movw	r3, #100	; 0x64
 80007a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80007a8:	f1a3 0304 	sub.w	r3, r3, #4
 80007ac:	2b0c      	cmp	r3, #12
 80007ae:	d849      	bhi.n	8000844 <calcmRes+0xac>
 80007b0:	a201      	add	r2, pc, #4	; (adr r2, 80007b8 <calcmRes+0x20>)
 80007b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b6:	bf00      	nop
 80007b8:	080007ed 	.word	0x080007ed
 80007bc:	08000845 	.word	0x08000845
 80007c0:	08000845 	.word	0x08000845
 80007c4:	08000845 	.word	0x08000845
 80007c8:	08000803 	.word	0x08000803
 80007cc:	08000845 	.word	0x08000845
 80007d0:	08000845 	.word	0x08000845
 80007d4:	08000845 	.word	0x08000845
 80007d8:	08000819 	.word	0x08000819
 80007dc:	08000845 	.word	0x08000845
 80007e0:	08000845 	.word	0x08000845
 80007e4:	08000845 	.word	0x08000845
 80007e8:	0800082f 	.word	0x0800082f
	{
		case 4:
			mRes = magSensitivity[0];
 80007ec:	f240 0300 	movw	r3, #0
 80007f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007f4:	681a      	ldr	r2, [r3, #0]
 80007f6:	f240 03dc 	movw	r3, #220	; 0xdc
 80007fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007fe:	601a      	str	r2, [r3, #0]
			break;
 8000800:	e020      	b.n	8000844 <calcmRes+0xac>
		case 8:
			mRes = magSensitivity[1];
 8000802:	f240 0300 	movw	r3, #0
 8000806:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800080a:	685a      	ldr	r2, [r3, #4]
 800080c:	f240 03dc 	movw	r3, #220	; 0xdc
 8000810:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000814:	601a      	str	r2, [r3, #0]
			break;
 8000816:	e015      	b.n	8000844 <calcmRes+0xac>
		case 12:
			mRes = magSensitivity[2];
 8000818:	f240 0300 	movw	r3, #0
 800081c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000820:	689a      	ldr	r2, [r3, #8]
 8000822:	f240 03dc 	movw	r3, #220	; 0xdc
 8000826:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800082a:	601a      	str	r2, [r3, #0]
			break;
 800082c:	e00a      	b.n	8000844 <calcmRes+0xac>
		case 16:
			mRes = magSensitivity[3];
 800082e:	f240 0300 	movw	r3, #0
 8000832:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000836:	68da      	ldr	r2, [r3, #12]
 8000838:	f240 03dc 	movw	r3, #220	; 0xdc
 800083c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000840:	601a      	str	r2, [r3, #0]
			break;
 8000842:	bf00      	nop
	}

}
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop

0800084c <delay>:

void delay(int d)
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < d; i++) i++;
 8000854:	f04f 0300 	mov.w	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
 800085a:	e007      	b.n	800086c <delay+0x20>
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	f103 0301 	add.w	r3, r3, #1
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	f103 0301 	add.w	r3, r3, #1
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fa      	ldr	r2, [r7, #12]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	429a      	cmp	r2, r3
 8000872:	dbf3      	blt.n	800085c <delay+0x10>
}
 8000874:	f107 0714 	add.w	r7, r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop

08000880 <I2CreadByte>:

uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08a      	sub	sp, #40	; 0x28
 8000884:	af00      	add	r7, sp, #0
 8000886:	4602      	mov	r2, r0
 8000888:	460b      	mov	r3, r1
 800088a:	71fa      	strb	r2, [r7, #7]
 800088c:	71bb      	strb	r3, [r7, #6]
	uint32_t stageOfReading = 0;
 800088e:	f04f 0300 	mov.w	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	; 0x24

	//deviceAddress address = *((deviceAddress*)T);

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8000894:	f04f 0304 	mov.w	r3, #4
 8000898:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	f887 3020 	strb.w	r3, [r7, #32]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 80008a8:	bf00      	nop
 80008aa:	f107 0320 	add.w	r3, r7, #32
 80008ae:	f645 7084 	movw	r0, #24452	; 0x5f84
 80008b2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80008b6:	4619      	mov	r1, r3
 80008b8:	f004 f902 	bl	8004ac0 <I2C001_WriteData>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d0f3      	beq.n	80008aa <I2CreadByte+0x2a>

		delay(10000);
 80008c2:	f242 7010 	movw	r0, #10000	; 0x2710
 80008c6:	f7ff ffc1 	bl	800084c <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 80008ca:	f04f 0300 	mov.w	r3, #0
 80008ce:	777b      	strb	r3, [r7, #29]
		data2.Data1.Data = subAddress;
 80008d0:	79bb      	ldrb	r3, [r7, #6]
 80008d2:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 80008d4:	bf00      	nop
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	f645 7084 	movw	r0, #24452	; 0x5f84
 80008de:	f6c0 0000 	movt	r0, #2048	; 0x800
 80008e2:	4619      	mov	r1, r3
 80008e4:	f004 f8ec 	bl	8004ac0 <I2C001_WriteData>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d0f3      	beq.n	80008d6 <I2CreadByte+0x56>

		delay(10000);
 80008ee:	f242 7010 	movw	r0, #10000	; 0x2710
 80008f2:	f7ff ffab 	bl	800084c <delay>


		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 80008f6:	f04f 0305 	mov.w	r3, #5
 80008fa:	767b      	strb	r3, [r7, #25]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000902:	b2db      	uxtb	r3, r3
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	b2db      	uxtb	r3, r3
 800090a:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 800090c:	bf00      	nop
 800090e:	f107 0318 	add.w	r3, r7, #24
 8000912:	f645 7084 	movw	r0, #24452	; 0x5f84
 8000916:	f6c0 0000 	movt	r0, #2048	; 0x800
 800091a:	4619      	mov	r1, r3
 800091c:	f004 f8d0 	bl	8004ac0 <I2C001_WriteData>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d0f3      	beq.n	800090e <I2CreadByte+0x8e>

		delay(10000);
 8000926:	f242 7010 	movw	r0, #10000	; 0x2710
 800092a:	f7ff ff8f 	bl	800084c <delay>


		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 800092e:	f04f 0303 	mov.w	r3, #3
 8000932:	757b      	strb	r3, [r7, #21]
		data4.Data1.Data = ubyteFF;
 8000934:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000938:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 800093a:	bf00      	nop
 800093c:	f107 0314 	add.w	r3, r7, #20
 8000940:	f645 7084 	movw	r0, #24452	; 0x5f84
 8000944:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000948:	4619      	mov	r1, r3
 800094a:	f004 f8b9 	bl	8004ac0 <I2C001_WriteData>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d0f3      	beq.n	800093c <I2CreadByte+0xbc>

		delay(10000);
 8000954:	f242 7010 	movw	r0, #10000	; 0x2710
 8000958:	f7ff ff78 	bl	800084c <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 800095c:	f04f 0306 	mov.w	r3, #6
 8000960:	747b      	strb	r3, [r7, #17]
		data5.Data1.Data = ubyteFF;
 8000962:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000966:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
 8000968:	bf00      	nop
 800096a:	f107 0310 	add.w	r3, r7, #16
 800096e:	f645 7084 	movw	r0, #24452	; 0x5f84
 8000972:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000976:	4619      	mov	r1, r3
 8000978:	f004 f8a2 	bl	8004ac0 <I2C001_WriteData>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d0f3      	beq.n	800096a <I2CreadByte+0xea>
		stageOfReading++;
 8000982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000984:	f103 0301 	add.w	r3, r3, #1
 8000988:	627b      	str	r3, [r7, #36]	; 0x24

		delay(10000);
 800098a:	f242 7010 	movw	r0, #10000	; 0x2710
 800098e:	f7ff ff5d 	bl	800084c <delay>

		uint16_t DataReceive1 = 0;
 8000992:	f04f 0300 	mov.w	r3, #0
 8000996:	81fb      	strh	r3, [r7, #14]
		if(I2C001_ReadData(&I2C001_Handle0,&DataReceive1))
 8000998:	f107 030e 	add.w	r3, r7, #14
 800099c:	f645 7084 	movw	r0, #24452	; 0x5f84
 80009a0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80009a4:	4619      	mov	r1, r3
 80009a6:	f004 f861 	bl	8004a6c <I2C001_ReadData>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d004      	beq.n	80009ba <I2CreadByte+0x13a>
		{
			stageOfReading++;
 80009b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b2:	f103 0301 	add.w	r3, r3, #1
 80009b6:	627b      	str	r3, [r7, #36]	; 0x24
 80009b8:	e003      	b.n	80009c2 <I2CreadByte+0x142>
		}
		else
		{
			stageOfReading--;
 80009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009bc:	f103 33ff 	add.w	r3, r3, #4294967295
 80009c0:	627b      	str	r3, [r7, #36]	; 0x24
		}

		return (uint8_t)DataReceive1;
 80009c2:	89fb      	ldrh	r3, [r7, #14]
 80009c4:	b2db      	uxtb	r3, r3
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <mReadByte>:


uint8_t mReadByte(uint8_t subAddress)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 80009da:	f240 0364 	movw	r3, #100	; 0x64
 80009de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d10b      	bne.n	8000a00 <mReadByte+0x30>
		return I2CreadByte(_mAddress, subAddress);
 80009e8:	f240 03a8 	movw	r3, #168	; 0xa8
 80009ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009f0:	781a      	ldrb	r2, [r3, #0]
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	4610      	mov	r0, r2
 80009f6:	4619      	mov	r1, r3
 80009f8:	f7ff ff42 	bl	8000880 <I2CreadByte>
 80009fc:	4603      	mov	r3, r0
 80009fe:	e7ff      	b.n	8000a00 <mReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_mAddress, subAddress);*/
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	f107 0708 	add.w	r7, r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop

08000a0c <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8000a16:	f240 0364 	movw	r3, #100	; 0x64
 8000a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d10b      	bne.n	8000a3c <xgReadByte+0x30>
		return I2CreadByte(_xgAddress, subAddress);
 8000a24:	f240 03a9 	movw	r3, #169	; 0xa9
 8000a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a2c:	781a      	ldrb	r2, [r3, #0]
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	4610      	mov	r0, r2
 8000a32:	4619      	mov	r1, r3
 8000a34:	f7ff ff24 	bl	8000880 <I2CreadByte>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	e7ff      	b.n	8000a3c <xgReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_xgAddress, subAddress);*/
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f107 0708 	add.w	r7, r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop

08000a48 <initGyro>:

void initGyro(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8000a4e:	f04f 0300 	mov.w	r3, #0
 8000a52:	71fb      	strb	r3, [r7, #7]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection

	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
 8000a54:	f240 0364 	movw	r3, #100	; 0x64
 8000a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a5c:	791b      	ldrb	r3, [r3, #4]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d007      	beq.n	8000a72 <initGyro+0x2a>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
 8000a62:	f240 0364 	movw	r3, #100	; 0x64
 8000a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a6a:	7a1b      	ldrb	r3, [r3, #8]
 8000a6c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8000a70:	71fb      	strb	r3, [r7, #7]
	}

	switch (settings.gyro.scale)
 8000a72:	f240 0364 	movw	r3, #100	; 0x64
 8000a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a7a:	88db      	ldrh	r3, [r3, #6]
 8000a7c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000a80:	d003      	beq.n	8000a8a <initGyro+0x42>
 8000a82:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000a86:	d005      	beq.n	8000a94 <initGyro+0x4c>
 8000a88:	e009      	b.n	8000a9e <initGyro+0x56>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	f043 0308 	orr.w	r3, r3, #8
 8000a90:	71fb      	strb	r3, [r7, #7]
			break;
 8000a92:	e004      	b.n	8000a9e <initGyro+0x56>
		case 2000:
			tempRegValue |= (0x3 << 3);
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	f043 0318 	orr.w	r3, r3, #24
 8000a9a:	71fb      	strb	r3, [r7, #7]
			break;
 8000a9c:	bf00      	nop
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
 8000a9e:	f240 0364 	movw	r3, #100	; 0x64
 8000aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aa6:	7a5b      	ldrb	r3, [r3, #9]
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	f003 0303 	and.w	r3, r3, #3
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	f04f 0010 	mov.w	r0, #16
 8000abe:	4619      	mov	r1, r3
 8000ac0:	f000 f894 	bl	8000bec <xgWriteByte>

	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);
 8000ac4:	f04f 0011 	mov.w	r0, #17
 8000ac8:	f04f 0100 	mov.w	r1, #0
 8000acc:	f000 f88e 	bl	8000bec <xgWriteByte>
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
 8000ad0:	f240 0364 	movw	r3, #100	; 0x64
 8000ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ad8:	7a9b      	ldrb	r3, [r3, #10]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d002      	beq.n	8000ae4 <initGyro+0x9c>
 8000ade:	f04f 0380 	mov.w	r3, #128	; 0x80
 8000ae2:	e001      	b.n	8000ae8 <initGyro+0xa0>
 8000ae4:	f04f 0300 	mov.w	r3, #0
 8000ae8:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.HPFEnable)
 8000aea:	f240 0364 	movw	r3, #100	; 0x64
 8000aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000af2:	7adb      	ldrb	r3, [r3, #11]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d00f      	beq.n	8000b18 <initGyro+0xd0>
	{
		tempRegValue |= ((1<<6) | (settings.gyro.HPFCutoff & 0x0F));
 8000af8:	f240 0364 	movw	r3, #100	; 0x64
 8000afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b00:	7b1b      	ldrb	r3, [r3, #12]
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	f003 030f 	and.w	r3, r3, #15
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b0e:	b2da      	uxtb	r2, r3
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	f04f 0012 	mov.w	r0, #18
 8000b1e:	4619      	mov	r1, r3
 8000b20:	f000 f864 	bl	8000bec <xgWriteByte>
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
 8000b2a:	f240 0364 	movw	r3, #100	; 0x64
 8000b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b32:	7cdb      	ldrb	r3, [r3, #19]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d003      	beq.n	8000b40 <initGyro+0xf8>
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	f043 0320 	orr.w	r3, r3, #32
 8000b3e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
 8000b40:	f240 0364 	movw	r3, #100	; 0x64
 8000b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b48:	7c9b      	ldrb	r3, [r3, #18]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <initGyro+0x10e>
 8000b4e:	79fb      	ldrb	r3, [r7, #7]
 8000b50:	f043 0310 	orr.w	r3, r3, #16
 8000b54:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
 8000b56:	f240 0364 	movw	r3, #100	; 0x64
 8000b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b5e:	7c5b      	ldrb	r3, [r3, #17]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d003      	beq.n	8000b6c <initGyro+0x124>
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	f043 0308 	orr.w	r3, r3, #8
 8000b6a:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
 8000b6c:	f240 0364 	movw	r3, #100	; 0x64
 8000b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b74:	7d1b      	ldrb	r3, [r3, #20]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d003      	beq.n	8000b82 <initGyro+0x13a>
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG4, tempRegValue);
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	f04f 001e 	mov.w	r0, #30
 8000b88:	4619      	mov	r1, r3
 8000b8a:	f000 f82f 	bl	8000bec <xgWriteByte>

	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
 8000b8e:	f04f 0300 	mov.w	r3, #0
 8000b92:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
 8000b94:	f240 0364 	movw	r3, #100	; 0x64
 8000b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b9c:	7b5b      	ldrb	r3, [r3, #13]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d003      	beq.n	8000baa <initGyro+0x162>
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	f043 0320 	orr.w	r3, r3, #32
 8000ba8:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
 8000baa:	f240 0364 	movw	r3, #100	; 0x64
 8000bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bb2:	7b9b      	ldrb	r3, [r3, #14]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d003      	beq.n	8000bc0 <initGyro+0x178>
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	f043 0310 	orr.w	r3, r3, #16
 8000bbe:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
 8000bc0:	f240 0364 	movw	r3, #100	; 0x64
 8000bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bc8:	7bdb      	ldrb	r3, [r3, #15]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d003      	beq.n	8000bd6 <initGyro+0x18e>
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	f043 0308 	orr.w	r3, r3, #8
 8000bd4:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	f04f 0013 	mov.w	r0, #19
 8000bdc:	4619      	mov	r1, r3
 8000bde:	f000 f805 	bl	8000bec <xgWriteByte>
}
 8000be2:	f107 0708 	add.w	r7, r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop

08000bec <xgWriteByte>:


void xgWriteByte(uint8_t subAddress, uint8_t data)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4602      	mov	r2, r0
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	71fa      	strb	r2, [r7, #7]
 8000bf8:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8000bfa:	f240 0364 	movw	r3, #100	; 0x64
 8000bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d10b      	bne.n	8000c20 <xgWriteByte+0x34>
	{
		I2CwriteByte(_xgAddress, subAddress, data);
 8000c08:	f240 03a9 	movw	r3, #169	; 0xa9
 8000c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c10:	7819      	ldrb	r1, [r3, #0]
 8000c12:	79fa      	ldrb	r2, [r7, #7]
 8000c14:	79bb      	ldrb	r3, [r7, #6]
 8000c16:	4608      	mov	r0, r1
 8000c18:	4611      	mov	r1, r2
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	f000 f804 	bl	8000c28 <I2CwriteByte>
	}
}
 8000c20:	f107 0708 	add.w	r7, r7, #8
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <I2CwriteByte>:

void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	4613      	mov	r3, r2
 8000c30:	4602      	mov	r2, r0
 8000c32:	71fa      	strb	r2, [r7, #7]
 8000c34:	460a      	mov	r2, r1
 8000c36:	71ba      	strb	r2, [r7, #6]
 8000c38:	717b      	strb	r3, [r7, #5]

	//makeTimer(50, SYSTM001_PERIODIC, timerHandlerI2CwriteByte, NULL, &WriteTimerStatus, &WriteTimerId);


		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8000c3a:	f04f 0304 	mov.w	r3, #4
 8000c3e:	757b      	strb	r3, [r7, #21]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8000c4a:	bf00      	nop
 8000c4c:	f107 0314 	add.w	r3, r7, #20
 8000c50:	f645 7084 	movw	r0, #24452	; 0x5f84
 8000c54:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000c58:	4619      	mov	r1, r3
 8000c5a:	f003 ff31 	bl	8004ac0 <I2C001_WriteData>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d0f3      	beq.n	8000c4c <I2CwriteByte+0x24>

		delay(10000);
 8000c64:	f242 7010 	movw	r0, #10000	; 0x2710
 8000c68:	f7ff fdf0 	bl	800084c <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8000c6c:	f04f 0300 	mov.w	r3, #0
 8000c70:	747b      	strb	r3, [r7, #17]
		data2.Data1.Data = subAddress;
 8000c72:	79bb      	ldrb	r3, [r7, #6]
 8000c74:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 8000c76:	bf00      	nop
 8000c78:	f107 0310 	add.w	r3, r7, #16
 8000c7c:	f645 7084 	movw	r0, #24452	; 0x5f84
 8000c80:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000c84:	4619      	mov	r1, r3
 8000c86:	f003 ff1b 	bl	8004ac0 <I2C001_WriteData>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d0f3      	beq.n	8000c78 <I2CwriteByte+0x50>

		delay(10000);
 8000c90:	f242 7010 	movw	r0, #10000	; 0x2710
 8000c94:	f7ff fdda 	bl	800084c <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 8000c98:	f04f 0300 	mov.w	r3, #0
 8000c9c:	737b      	strb	r3, [r7, #13]
		data3.Data1.Data = data;
 8000c9e:	797b      	ldrb	r3, [r7, #5]
 8000ca0:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8000ca2:	bf00      	nop
 8000ca4:	f107 030c 	add.w	r3, r7, #12
 8000ca8:	f645 7084 	movw	r0, #24452	; 0x5f84
 8000cac:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f003 ff05 	bl	8004ac0 <I2C001_WriteData>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d0f3      	beq.n	8000ca4 <I2CwriteByte+0x7c>

		delay(10000);
 8000cbc:	f242 7010 	movw	r0, #10000	; 0x2710
 8000cc0:	f7ff fdc4 	bl	800084c <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MStop;
 8000cc4:	f04f 0306 	mov.w	r3, #6
 8000cc8:	727b      	strb	r3, [r7, #9]
		data4.Data1.Data = ubyteFF;
 8000cca:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000cce:	723b      	strb	r3, [r7, #8]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 8000cd0:	bf00      	nop
 8000cd2:	f107 0308 	add.w	r3, r7, #8
 8000cd6:	f645 7084 	movw	r0, #24452	; 0x5f84
 8000cda:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000cde:	4619      	mov	r1, r3
 8000ce0:	f003 feee 	bl	8004ac0 <I2C001_WriteData>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d0f3      	beq.n	8000cd2 <I2CwriteByte+0xaa>

		delay(10000);
 8000cea:	f242 7010 	movw	r0, #10000	; 0x2710
 8000cee:	f7ff fdad 	bl	800084c <delay>
}
 8000cf2:	f107 0718 	add.w	r7, r7, #24
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop

08000cfc <initAccel>:

void initAccel(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8000d02:	f04f 0300 	mov.w	r3, #0
 8000d06:	71fb      	strb	r3, [r7, #7]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
 8000d08:	f240 0364 	movw	r3, #100	; 0x64
 8000d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d10:	7edb      	ldrb	r3, [r3, #27]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d003      	beq.n	8000d1e <initAccel+0x22>
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	f043 0320 	orr.w	r3, r3, #32
 8000d1c:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
 8000d1e:	f240 0364 	movw	r3, #100	; 0x64
 8000d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d26:	7e9b      	ldrb	r3, [r3, #26]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d003      	beq.n	8000d34 <initAccel+0x38>
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	f043 0310 	orr.w	r3, r3, #16
 8000d32:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
 8000d34:	f240 0364 	movw	r3, #100	; 0x64
 8000d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d3c:	7e5b      	ldrb	r3, [r3, #25]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d003      	beq.n	8000d4a <initAccel+0x4e>
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	f043 0308 	orr.w	r3, r3, #8
 8000d48:	71fb      	strb	r3, [r7, #7]

	xgWriteByte(CTRL_REG5_XL, tempRegValue);
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	f04f 001f 	mov.w	r0, #31
 8000d50:	4619      	mov	r1, r3
 8000d52:	f7ff ff4b 	bl	8000bec <xgWriteByte>
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
 8000d56:	f04f 0300 	mov.w	r3, #0
 8000d5a:	71fb      	strb	r3, [r7, #7]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
 8000d5c:	f240 0364 	movw	r3, #100	; 0x64
 8000d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d64:	7d9b      	ldrb	r3, [r3, #22]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d00b      	beq.n	8000d82 <initAccel+0x86>
	{
		tempRegValue |= ((settings.accel.sampleRate & 0x07) << 5);
 8000d6a:	f240 0364 	movw	r3, #100	; 0x64
 8000d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d72:	7e1b      	ldrb	r3, [r3, #24]
 8000d74:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8000d78:	b2da      	uxtb	r2, r3
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.accel.scale)
 8000d82:	f240 0364 	movw	r3, #100	; 0x64
 8000d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d8a:	7ddb      	ldrb	r3, [r3, #23]
 8000d8c:	2b08      	cmp	r3, #8
 8000d8e:	d008      	beq.n	8000da2 <initAccel+0xa6>
 8000d90:	2b10      	cmp	r3, #16
 8000d92:	d00b      	beq.n	8000dac <initAccel+0xb0>
 8000d94:	2b04      	cmp	r3, #4
 8000d96:	d10e      	bne.n	8000db6 <initAccel+0xba>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	f043 0310 	orr.w	r3, r3, #16
 8000d9e:	71fb      	strb	r3, [r7, #7]
			break;
 8000da0:	e009      	b.n	8000db6 <initAccel+0xba>
		case 8:
			tempRegValue |= (0x3 << 3);
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	f043 0318 	orr.w	r3, r3, #24
 8000da8:	71fb      	strb	r3, [r7, #7]
			break;
 8000daa:	e004      	b.n	8000db6 <initAccel+0xba>
		case 16:
			tempRegValue |= (0x1 << 3);
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f043 0308 	orr.w	r3, r3, #8
 8000db2:	71fb      	strb	r3, [r7, #7]
			break;
 8000db4:	bf00      	nop
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
 8000db6:	f240 0364 	movw	r3, #100	; 0x64
 8000dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dbe:	7f1b      	ldrb	r3, [r3, #28]
 8000dc0:	b25b      	sxtb	r3, r3
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	db0f      	blt.n	8000de6 <initAccel+0xea>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	f043 0304 	orr.w	r3, r3, #4
 8000dcc:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
 8000dce:	f240 0364 	movw	r3, #100	; 0x64
 8000dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dd6:	7f1b      	ldrb	r3, [r3, #28]
 8000dd8:	f003 0303 	and.w	r3, r3, #3
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	f04f 0020 	mov.w	r0, #32
 8000dec:	4619      	mov	r1, r3
 8000dee:	f7ff fefd 	bl	8000bec <xgWriteByte>
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
 8000df2:	f04f 0300 	mov.w	r3, #0
 8000df6:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.highResEnable)
 8000df8:	f240 0364 	movw	r3, #100	; 0x64
 8000dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e00:	7f5b      	ldrb	r3, [r3, #29]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d011      	beq.n	8000e2a <initAccel+0x12e>
	{
		tempRegValue |= (1<<7); // Set HR bit
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e0c:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
 8000e0e:	f240 0364 	movw	r3, #100	; 0x64
 8000e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e16:	7f9b      	ldrb	r3, [r3, #30]
 8000e18:	f003 0303 	and.w	r3, r3, #3
 8000e1c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	f04f 0021 	mov.w	r0, #33	; 0x21
 8000e30:	4619      	mov	r1, r3
 8000e32:	f7ff fedb 	bl	8000bec <xgWriteByte>
}
 8000e36:	f107 0708 	add.w	r7, r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop

08000e40 <initMag>:

void initMag(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8000e46:	f04f 0300 	mov.w	r3, #0
 8000e4a:	71fb      	strb	r3, [r7, #7]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
 8000e4c:	f240 0364 	movw	r3, #100	; 0x64
 8000e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e54:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d003      	beq.n	8000e64 <initMag+0x24>
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e62:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
 8000e64:	f240 0364 	movw	r3, #100	; 0x64
 8000e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e6c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000e70:	f003 0303 	and.w	r3, r3, #3
 8000e74:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
 8000e82:	f240 0364 	movw	r3, #100	; 0x64
 8000e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000e8e:	f003 0307 	and.w	r3, r3, #7
 8000e92:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000e96:	b2da      	uxtb	r2, r3
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG1_M, tempRegValue);
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	f04f 0020 	mov.w	r0, #32
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	f000 f86a 	bl	8000f80 <mWriteByte>
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
 8000eac:	f04f 0300 	mov.w	r3, #0
 8000eb0:	71fb      	strb	r3, [r7, #7]
	switch (settings.mag.scale)
 8000eb2:	f240 0364 	movw	r3, #100	; 0x64
 8000eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ebe:	2b0c      	cmp	r3, #12
 8000ec0:	d008      	beq.n	8000ed4 <initMag+0x94>
 8000ec2:	2b10      	cmp	r3, #16
 8000ec4:	d00b      	beq.n	8000ede <initMag+0x9e>
 8000ec6:	2b08      	cmp	r3, #8
 8000ec8:	d10e      	bne.n	8000ee8 <initMag+0xa8>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	f043 0320 	orr.w	r3, r3, #32
 8000ed0:	71fb      	strb	r3, [r7, #7]
		break;
 8000ed2:	e009      	b.n	8000ee8 <initMag+0xa8>
	case 12:
		tempRegValue |= (0x2 << 5);
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000eda:	71fb      	strb	r3, [r7, #7]
		break;
 8000edc:	e004      	b.n	8000ee8 <initMag+0xa8>
	case 16:
		tempRegValue |= (0x3 << 5);
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000ee4:	71fb      	strb	r3, [r7, #7]
		break;
 8000ee6:	bf00      	nop
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	f04f 0021 	mov.w	r0, #33	; 0x21
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f000 f846 	bl	8000f80 <mWriteByte>
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
 8000ef4:	f04f 0300 	mov.w	r3, #0
 8000ef8:	71fb      	strb	r3, [r7, #7]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
 8000efa:	f240 0364 	movw	r3, #100	; 0x64
 8000efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f02:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d003      	beq.n	8000f12 <initMag+0xd2>
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	f043 0320 	orr.w	r3, r3, #32
 8000f10:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
 8000f12:	f240 0364 	movw	r3, #100	; 0x64
 8000f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f1a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	f003 0303 	and.w	r3, r3, #3
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	f04f 0022 	mov.w	r0, #34	; 0x22
 8000f34:	4619      	mov	r1, r3
 8000f36:	f000 f823 	bl	8000f80 <mWriteByte>
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
 8000f3a:	f04f 0300 	mov.w	r3, #0
 8000f3e:	71fb      	strb	r3, [r7, #7]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
 8000f40:	f240 0364 	movw	r3, #100	; 0x64
 8000f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f48:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000f56:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG4_M, tempRegValue);
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	f04f 0023 	mov.w	r0, #35	; 0x23
 8000f5e:	4619      	mov	r1, r3
 8000f60:	f000 f80e 	bl	8000f80 <mWriteByte>

	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
 8000f64:	f04f 0300 	mov.w	r3, #0
 8000f68:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG5_M, tempRegValue);
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	f04f 0024 	mov.w	r0, #36	; 0x24
 8000f70:	4619      	mov	r1, r3
 8000f72:	f000 f805 	bl	8000f80 <mWriteByte>
}
 8000f76:	f107 0708 	add.w	r7, r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop

08000f80 <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	71fa      	strb	r2, [r7, #7]
 8000f8c:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8000f8e:	f240 0364 	movw	r3, #100	; 0x64
 8000f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d10c      	bne.n	8000fb6 <mWriteByte+0x36>
	{
		return I2CwriteByte(_mAddress, subAddress, data);
 8000f9c:	f240 03a8 	movw	r3, #168	; 0xa8
 8000fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fa4:	7819      	ldrb	r1, [r3, #0]
 8000fa6:	79fa      	ldrb	r2, [r7, #7]
 8000fa8:	79bb      	ldrb	r3, [r7, #6]
 8000faa:	4608      	mov	r0, r1
 8000fac:	4611      	mov	r1, r2
 8000fae:	461a      	mov	r2, r3
 8000fb0:	f7ff fe3a 	bl	8000c28 <I2CwriteByte>
 8000fb4:	bf00      	nop
	}
}
 8000fb6:	f107 0708 	add.w	r7, r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <enableFIFO>:

void enableFIFO(bool enable)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 8000fca:	f04f 0023 	mov.w	r0, #35	; 0x23
 8000fce:	f7ff fd1d 	bl	8000a0c <xgReadByte>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	73fb      	strb	r3, [r7, #15]
	if(enable)
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d004      	beq.n	8000fe6 <enableFIFO+0x26>
	{
		temp |= (1<<1);
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	f043 0302 	orr.w	r3, r3, #2
 8000fe2:	73fb      	strb	r3, [r7, #15]
 8000fe4:	e003      	b.n	8000fee <enableFIFO+0x2e>
	}
	else
	{
		temp &= ~(1<<1);
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	f023 0302 	bic.w	r3, r3, #2
 8000fec:	73fb      	strb	r3, [r7, #15]
	}

	xgWriteByte(CTRL_REG9, temp);
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
 8000ff0:	f04f 0023 	mov.w	r0, #35	; 0x23
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f7ff fdf9 	bl	8000bec <xgWriteByte>
}
 8000ffa:	f107 0710 	add.w	r7, r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop

08001004 <setFIFO>:

void setFIFO(fifoMode_type fifoMode, uint8_t fifoThs)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	71fa      	strb	r2, [r7, #7]
 8001010:	71bb      	strb	r3, [r7, #6]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
 8001012:	79bb      	ldrb	r3, [r7, #6]
 8001014:	2b1f      	cmp	r3, #31
 8001016:	bf28      	it	cs
 8001018:	231f      	movcs	r3, #31
 800101a:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001022:	b2da      	uxtb	r2, r3
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	f003 031f 	and.w	r3, r3, #31
 800102a:	b2db      	uxtb	r3, r3
 800102c:	4313      	orrs	r3, r2
 800102e:	b2db      	uxtb	r3, r3
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f04f 002e 	mov.w	r0, #46	; 0x2e
 8001036:	4619      	mov	r1, r3
 8001038:	f7ff fdd8 	bl	8000bec <xgWriteByte>
}
 800103c:	f107 0710 	add.w	r7, r7, #16
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <calibrate>:

void calibrate(bool autoCalc)
{
 8001044:	b5b0      	push	{r4, r5, r7, lr}
 8001046:	b08c      	sub	sp, #48	; 0x30
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	71fb      	strb	r3, [r7, #7]
	uint8_t data[6] = {0, 0, 0, 0, 0, 0};
 800104e:	f04f 0300 	mov.w	r3, #0
 8001052:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001056:	f04f 0300 	mov.w	r3, #0
 800105a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800105e:	f04f 0300 	mov.w	r3, #0
 8001062:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001066:	f04f 0300 	mov.w	r3, #0
 800106a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t samples = 0;
 800107e:	f04f 0300 	mov.w	r3, #0
 8001082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
 8001086:	f04f 0300 	mov.w	r3, #0
 800108a:	61bb      	str	r3, [r7, #24]
 800108c:	f04f 0300 	mov.w	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
 8001092:	f04f 0300 	mov.w	r3, #0
 8001096:	623b      	str	r3, [r7, #32]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
 8001098:	f04f 0300 	mov.w	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	f04f 0300 	mov.w	r3, #0
 80010a2:	613b      	str	r3, [r7, #16]
 80010a4:	f04f 0300 	mov.w	r3, #0
 80010a8:	617b      	str	r3, [r7, #20]

	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(TRUE);
 80010aa:	f04f 0001 	mov.w	r0, #1
 80010ae:	f7ff ff87 	bl	8000fc0 <enableFIFO>
	setFIFO(FIFO_THS, 0x1F);
 80010b2:	f04f 0001 	mov.w	r0, #1
 80010b6:	f04f 011f 	mov.w	r1, #31
 80010ba:	f7ff ffa3 	bl	8001004 <setFIFO>
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
 80010be:	f04f 002f 	mov.w	r0, #47	; 0x2f
 80010c2:	f7ff fca3 	bl	8000a0c <xgReadByte>
 80010c6:	4603      	mov	r3, r0
 80010c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80010cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 80010d0:	f04f 0300 	mov.w	r3, #0
 80010d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010d6:	e059      	b.n	800118c <calibrate+0x148>
	{	// Read the gyro data stored in the FIFO
		readGyro1();
 80010d8:	f000 f916 	bl	8001308 <readGyro1>
		gBiasRawTemp[0] += gx;
 80010dc:	68fa      	ldr	r2, [r7, #12]
 80010de:	f240 03e0 	movw	r3, #224	; 0xe0
 80010e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010e6:	881b      	ldrh	r3, [r3, #0]
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	18d3      	adds	r3, r2, r3
 80010ec:	60fb      	str	r3, [r7, #12]
		gBiasRawTemp[1] += gy;
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	f240 0394 	movw	r3, #148	; 0x94
 80010f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	18d3      	adds	r3, r2, r3
 80010fe:	613b      	str	r3, [r7, #16]
		gBiasRawTemp[2] += gz;
 8001100:	697a      	ldr	r2, [r7, #20]
 8001102:	f240 03c4 	movw	r3, #196	; 0xc4
 8001106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800110a:	881b      	ldrh	r3, [r3, #0]
 800110c:	b21b      	sxth	r3, r3
 800110e:	18d3      	adds	r3, r2, r3
 8001110:	617b      	str	r3, [r7, #20]

		readAccel1();
 8001112:	f000 f99b 	bl	800144c <readAccel1>
		aBiasRawTemp[0] += ax;
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	f240 03a2 	movw	r3, #162	; 0xa2
 800111c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	b21b      	sxth	r3, r3
 8001124:	18d3      	adds	r3, r2, r3
 8001126:	61bb      	str	r3, [r7, #24]
		aBiasRawTemp[1] += ay;
 8001128:	69fa      	ldr	r2, [r7, #28]
 800112a:	f240 03e2 	movw	r3, #226	; 0xe2
 800112e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	b21b      	sxth	r3, r3
 8001136:	18d3      	adds	r3, r2, r3
 8001138:	61fb      	str	r3, [r7, #28]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
 800113a:	6a3c      	ldr	r4, [r7, #32]
 800113c:	f240 0396 	movw	r3, #150	; 0x96
 8001140:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	b21d      	sxth	r5, r3
 8001148:	f240 03a4 	movw	r3, #164	; 0xa4
 800114c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	f004 fb5c 	bl	8005810 <__aeabi_f2d>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	f04f 0000 	mov.w	r0, #0
 8001160:	f04f 0100 	mov.w	r1, #0
 8001164:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8001168:	f004 fcd0 	bl	8005b0c <__aeabi_ddiv>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	4610      	mov	r0, r2
 8001172:	4619      	mov	r1, r3
 8001174:	f004 fe3a 	bl	8005dec <__aeabi_d2iz>
 8001178:	4603      	mov	r3, r0
 800117a:	b29b      	uxth	r3, r3
 800117c:	b21b      	sxth	r3, r3
 800117e:	1aeb      	subs	r3, r5, r3
 8001180:	18e3      	adds	r3, r4, r3
 8001182:	623b      	str	r3, [r7, #32]
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 8001184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001186:	f103 0301 	add.w	r3, r3, #1
 800118a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800118c:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001192:	429a      	cmp	r2, r3
 8001194:	dca0      	bgt.n	80010d8 <calibrate+0x94>
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800119c:	e055      	b.n	800124a <calibrate+0x206>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
 800119e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80011a4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80011a8:	18d3      	adds	r3, r2, r3
 80011aa:	f853 2c24 	ldr.w	r2, [r3, #-36]
 80011ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80011b2:	fb92 f3f3 	sdiv	r3, r2, r3
 80011b6:	b299      	uxth	r1, r3
 80011b8:	f240 03b0 	movw	r3, #176	; 0xb0
 80011bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011c2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
 80011c6:	f240 03b0 	movw	r3, #176	; 0xb0
 80011ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011d0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	4618      	mov	r0, r3
 80011d8:	f000 feb0 	bl	8001f3c <calcGyro>
 80011dc:	4602      	mov	r2, r0
 80011de:	f240 03d0 	movw	r3, #208	; 0xd0
 80011e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80011e8:	ea4f 0181 	mov.w	r1, r1, lsl #2
 80011ec:	185b      	adds	r3, r3, r1
 80011ee:	601a      	str	r2, [r3, #0]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
 80011f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80011f6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80011fa:	18d3      	adds	r3, r2, r3
 80011fc:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001200:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001204:	fb92 f3f3 	sdiv	r3, r2, r3
 8001208:	b299      	uxth	r1, r3
 800120a:	f240 03b8 	movw	r3, #184	; 0xb8
 800120e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001212:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001214:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
 8001218:	f240 03b8 	movw	r3, #184	; 0xb8
 800121c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001220:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001222:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001226:	b21b      	sxth	r3, r3
 8001228:	4618      	mov	r0, r3
 800122a:	f000 feb1 	bl	8001f90 <calcAccel>
 800122e:	4602      	mov	r2, r0
 8001230:	f240 034c 	movw	r3, #76	; 0x4c
 8001234:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001238:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800123a:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800123e:	185b      	adds	r3, r3, r1
 8001240:	601a      	str	r2, [r3, #0]
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 8001242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001244:	f103 0301 	add.w	r3, r3, #1
 8001248:	62fb      	str	r3, [r7, #44]	; 0x2c
 800124a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 800124e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001250:	429a      	cmp	r2, r3
 8001252:	dca4      	bgt.n	800119e <calibrate+0x15a>
		gBias[ii] = calcGyro(gBiasRaw[ii]);
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
		aBias[ii] = calcAccel(aBiasRaw[ii]);
	}

	enableFIFO(FALSE);
 8001254:	f04f 0000 	mov.w	r0, #0
 8001258:	f7ff feb2 	bl	8000fc0 <enableFIFO>
	setFIFO(FIFO_OFF, 0x00);
 800125c:	f04f 0000 	mov.w	r0, #0
 8001260:	f04f 0100 	mov.w	r1, #0
 8001264:	f7ff fece 	bl	8001004 <setFIFO>

	if (autoCalc) _autoCalc = TRUE;
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d006      	beq.n	800127c <calibrate+0x238>
 800126e:	f240 038c 	movw	r3, #140	; 0x8c
 8001272:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001276:	f04f 0201 	mov.w	r2, #1
 800127a:	701a      	strb	r2, [r3, #0]
}
 800127c:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8001280:	46bd      	mov	sp, r7
 8001282:	bdb0      	pop	{r4, r5, r7, pc}

08001284 <xgReadBytes>:


void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6039      	str	r1, [r7, #0]
 800128c:	4613      	mov	r3, r2
 800128e:	4602      	mov	r2, r0
 8001290:	71fa      	strb	r2, [r7, #7]
 8001292:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001294:	f240 0364 	movw	r3, #100	; 0x64
 8001298:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d10c      	bne.n	80012bc <xgReadBytes+0x38>
		I2CreadBytes(_xgAddress, subAddress, dest, count);
 80012a2:	f240 03a9 	movw	r3, #169	; 0xa9
 80012a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012aa:	7819      	ldrb	r1, [r3, #0]
 80012ac:	79fa      	ldrb	r2, [r7, #7]
 80012ae:	79bb      	ldrb	r3, [r7, #6]
 80012b0:	4608      	mov	r0, r1
 80012b2:	4611      	mov	r1, r2
 80012b4:	683a      	ldr	r2, [r7, #0]
 80012b6:	f000 fa51 	bl	800175c <I2CreadBytes>
 80012ba:	e012      	b.n	80012e2 <xgReadBytes+0x5e>
		//I2CreadBytes1(_xgAddress, subAddress, dest, count);
	else if (settings.device.commInterface == IMU_MODE_SPI)
 80012bc:	f240 0364 	movw	r3, #100	; 0x64
 80012c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10b      	bne.n	80012e2 <xgReadBytes+0x5e>
		SPIreadBytes(_xgAddress, subAddress, dest, count);
 80012ca:	f240 03a9 	movw	r3, #169	; 0xa9
 80012ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012d2:	7819      	ldrb	r1, [r3, #0]
 80012d4:	79fa      	ldrb	r2, [r7, #7]
 80012d6:	79bb      	ldrb	r3, [r7, #6]
 80012d8:	4608      	mov	r0, r1
 80012da:	4611      	mov	r1, r2
 80012dc:	683a      	ldr	r2, [r7, #0]
 80012de:	f000 f805 	bl	80012ec <SPIreadBytes>
}
 80012e2:	f107 0708 	add.w	r7, r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop

080012ec <SPIreadBytes>:

void SPIreadBytes(uint8_t csPin, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	603a      	str	r2, [r7, #0]
 80012f4:	4602      	mov	r2, r0
 80012f6:	71fa      	strb	r2, [r7, #7]
 80012f8:	460a      	mov	r2, r1
 80012fa:	71ba      	strb	r2, [r7, #6]
 80012fc:	717b      	strb	r3, [r7, #5]
	;
}
 80012fe:	f107 070c 	add.w	r7, r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr

08001308 <readGyro1>:

void readGyro1(void)
{
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;
 8001314:	f04f 0318 	mov.w	r3, #24
 8001318:	71bb      	strb	r3, [r7, #6]


	while(i < 6)
 800131a:	e024      	b.n	8001366 <readGyro1+0x5e>
	{
		subAddr = OUT_X_L_G;
 800131c:	f04f 0318 	mov.w	r3, #24
 8001320:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 8001322:	79ba      	ldrb	r2, [r7, #6]
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	18d3      	adds	r3, r2, r3
 8001328:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 800132a:	79fc      	ldrb	r4, [r7, #7]
 800132c:	f240 03a9 	movw	r3, #169	; 0xa9
 8001330:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001334:	781a      	ldrb	r2, [r3, #0]
 8001336:	79bb      	ldrb	r3, [r7, #6]
 8001338:	4610      	mov	r0, r2
 800133a:	4619      	mov	r1, r3
 800133c:	f04f 0200 	mov.w	r2, #0
 8001340:	f04f 0300 	mov.w	r3, #0
 8001344:	f000 fa0a 	bl	800175c <I2CreadBytes>
 8001348:	4603      	mov	r3, r0
 800134a:	461a      	mov	r2, r3
 800134c:	f107 0108 	add.w	r1, r7, #8
 8001350:	190b      	adds	r3, r1, r4
 8001352:	f803 2c08 	strb.w	r2, [r3, #-8]
		delay(10000);
 8001356:	f242 7010 	movw	r0, #10000	; 0x2710
 800135a:	f7ff fa77 	bl	800084c <delay>
		i++;
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	f103 0301 	add.w	r3, r3, #1
 8001364:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;


	while(i < 6)
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	2b05      	cmp	r3, #5
 800136a:	d9d7      	bls.n	800131c <readGyro1+0x14>
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		delay(10000);
		i++;
	}

	gx = ((int8_t)temp[1] << 8) | (int8_t)temp[0]; // Store x-axis values into gx
 800136c:	787b      	ldrb	r3, [r7, #1]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	b25b      	sxtb	r3, r3
 8001372:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001376:	b29a      	uxth	r2, r3
 8001378:	783b      	ldrb	r3, [r7, #0]
 800137a:	b2db      	uxtb	r3, r3
 800137c:	b25b      	sxtb	r3, r3
 800137e:	b29b      	uxth	r3, r3
 8001380:	4313      	orrs	r3, r2
 8001382:	b29a      	uxth	r2, r3
 8001384:	f240 03e0 	movw	r3, #224	; 0xe0
 8001388:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800138c:	801a      	strh	r2, [r3, #0]

	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
 800138e:	78fb      	ldrb	r3, [r7, #3]
 8001390:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001394:	b29a      	uxth	r2, r3
 8001396:	78bb      	ldrb	r3, [r7, #2]
 8001398:	4313      	orrs	r3, r2
 800139a:	b29a      	uxth	r2, r3
 800139c:	f240 0394 	movw	r3, #148	; 0x94
 80013a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013a4:	801a      	strh	r2, [r3, #0]

	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
 80013a6:	797b      	ldrb	r3, [r7, #5]
 80013a8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	793b      	ldrb	r3, [r7, #4]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	f240 03c4 	movw	r3, #196	; 0xc4
 80013b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013bc:	801a      	strh	r2, [r3, #0]



	if (_autoCalc) //kalibracja
 80013be:	f240 038c 	movw	r3, #140	; 0x8c
 80013c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d03b      	beq.n	8001444 <readGyro1+0x13c>
	{
		gx -= gBiasRaw[X_AXIS];
 80013cc:	f240 03e0 	movw	r3, #224	; 0xe0
 80013d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013d4:	881b      	ldrh	r3, [r3, #0]
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	f240 03b0 	movw	r3, #176	; 0xb0
 80013dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	f240 03e0 	movw	r3, #224	; 0xe0
 80013ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013f2:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
 80013f4:	f240 0394 	movw	r3, #148	; 0x94
 80013f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	b29a      	uxth	r2, r3
 8001400:	f240 03b0 	movw	r3, #176	; 0xb0
 8001404:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001408:	885b      	ldrh	r3, [r3, #2]
 800140a:	b29b      	uxth	r3, r3
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	b29b      	uxth	r3, r3
 8001410:	b29a      	uxth	r2, r3
 8001412:	f240 0394 	movw	r3, #148	; 0x94
 8001416:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800141a:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
 800141c:	f240 03c4 	movw	r3, #196	; 0xc4
 8001420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001424:	881b      	ldrh	r3, [r3, #0]
 8001426:	b29a      	uxth	r2, r3
 8001428:	f240 03b0 	movw	r3, #176	; 0xb0
 800142c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001430:	889b      	ldrh	r3, [r3, #4]
 8001432:	b29b      	uxth	r3, r3
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	b29b      	uxth	r3, r3
 8001438:	b29a      	uxth	r2, r3
 800143a:	f240 03c4 	movw	r3, #196	; 0xc4
 800143e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001442:	801a      	strh	r2, [r3, #0]
	}
	/*gx = calcGyro(gx);
	gy = calcGyro(gy);
	gz = calcGyro(gz);*/
}
 8001444:	f107 070c 	add.w	r7, r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	bd90      	pop	{r4, r7, pc}

0800144c <readAccel1>:

void readAccel1(void)
{
 800144c:	b590      	push	{r4, r7, lr}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 8001452:	f04f 0300 	mov.w	r3, #0
 8001456:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 8001458:	f04f 0328 	mov.w	r3, #40	; 0x28
 800145c:	71bb      	strb	r3, [r7, #6]

	while(i < 6)
 800145e:	e020      	b.n	80014a2 <readAccel1+0x56>
	{
		subAddr = OUT_X_L_XL;
 8001460:	f04f 0328 	mov.w	r3, #40	; 0x28
 8001464:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 8001466:	79ba      	ldrb	r2, [r7, #6]
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	18d3      	adds	r3, r2, r3
 800146c:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 800146e:	79fc      	ldrb	r4, [r7, #7]
 8001470:	f240 03a9 	movw	r3, #169	; 0xa9
 8001474:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001478:	781a      	ldrb	r2, [r3, #0]
 800147a:	79bb      	ldrb	r3, [r7, #6]
 800147c:	4610      	mov	r0, r2
 800147e:	4619      	mov	r1, r3
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	f04f 0300 	mov.w	r3, #0
 8001488:	f000 f968 	bl	800175c <I2CreadBytes>
 800148c:	4603      	mov	r3, r0
 800148e:	461a      	mov	r2, r3
 8001490:	f107 0108 	add.w	r1, r7, #8
 8001494:	190b      	adds	r3, r1, r4
 8001496:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	f103 0301 	add.w	r3, r3, #1
 80014a0:	71fb      	strb	r3, [r7, #7]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	2b05      	cmp	r3, #5
 80014a6:	d9db      	bls.n	8001460 <readAccel1+0x14>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 80014a8:	787b      	ldrb	r3, [r7, #1]
 80014aa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80014ae:	b29a      	uxth	r2, r3
 80014b0:	783b      	ldrb	r3, [r7, #0]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	f240 03a2 	movw	r3, #162	; 0xa2
 80014ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014be:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 80014c0:	78fb      	ldrb	r3, [r7, #3]
 80014c2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	78bb      	ldrb	r3, [r7, #2]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	f240 03e2 	movw	r3, #226	; 0xe2
 80014d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014d6:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 80014d8:	797b      	ldrb	r3, [r7, #5]
 80014da:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80014de:	b29a      	uxth	r2, r3
 80014e0:	793b      	ldrb	r3, [r7, #4]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	b29a      	uxth	r2, r3
 80014e6:	f240 0396 	movw	r3, #150	; 0x96
 80014ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014ee:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 80014f0:	f240 038c 	movw	r3, #140	; 0x8c
 80014f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d03b      	beq.n	8001576 <readAccel1+0x12a>
	{
		ax -= aBiasRaw[X_AXIS];
 80014fe:	f240 03a2 	movw	r3, #162	; 0xa2
 8001502:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	b29a      	uxth	r2, r3
 800150a:	f240 03b8 	movw	r3, #184	; 0xb8
 800150e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	b29b      	uxth	r3, r3
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	b29b      	uxth	r3, r3
 800151a:	b29a      	uxth	r2, r3
 800151c:	f240 03a2 	movw	r3, #162	; 0xa2
 8001520:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001524:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 8001526:	f240 03e2 	movw	r3, #226	; 0xe2
 800152a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800152e:	881b      	ldrh	r3, [r3, #0]
 8001530:	b29a      	uxth	r2, r3
 8001532:	f240 03b8 	movw	r3, #184	; 0xb8
 8001536:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800153a:	885b      	ldrh	r3, [r3, #2]
 800153c:	b29b      	uxth	r3, r3
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	b29b      	uxth	r3, r3
 8001542:	b29a      	uxth	r2, r3
 8001544:	f240 03e2 	movw	r3, #226	; 0xe2
 8001548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800154c:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 800154e:	f240 0396 	movw	r3, #150	; 0x96
 8001552:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001556:	881b      	ldrh	r3, [r3, #0]
 8001558:	b29a      	uxth	r2, r3
 800155a:	f240 03b8 	movw	r3, #184	; 0xb8
 800155e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001562:	889b      	ldrh	r3, [r3, #4]
 8001564:	b29b      	uxth	r3, r3
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	b29b      	uxth	r3, r3
 800156a:	b29a      	uxth	r2, r3
 800156c:	f240 0396 	movw	r3, #150	; 0x96
 8001570:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001574:	801a      	strh	r2, [r3, #0]
	}

	/*ax = calcAccel(ax);
	ay = calcAccel(ay);
	az = calcAccel(az);*/
}
 8001576:	f107 070c 	add.w	r7, r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	bd90      	pop	{r4, r7, pc}
 800157e:	bf00      	nop

08001580 <readAccelToSensor>:

void readAccelToSensor(accel *pomiar)
{
 8001580:	b590      	push	{r4, r7, lr}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	uint8_t i = 0; //licznik dla czytania
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 800158e:	f04f 0328 	mov.w	r3, #40	; 0x28
 8001592:	73bb      	strb	r3, [r7, #14]

	while(i < 6)
 8001594:	e020      	b.n	80015d8 <readAccelToSensor+0x58>
	{
		subAddr = OUT_X_L_XL;
 8001596:	f04f 0328 	mov.w	r3, #40	; 0x28
 800159a:	73bb      	strb	r3, [r7, #14]
		subAddr = subAddr + i;
 800159c:	7bba      	ldrb	r2, [r7, #14]
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	18d3      	adds	r3, r2, r3
 80015a2:	73bb      	strb	r3, [r7, #14]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 80015a4:	7bfc      	ldrb	r4, [r7, #15]
 80015a6:	f240 03a9 	movw	r3, #169	; 0xa9
 80015aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ae:	781a      	ldrb	r2, [r3, #0]
 80015b0:	7bbb      	ldrb	r3, [r7, #14]
 80015b2:	4610      	mov	r0, r2
 80015b4:	4619      	mov	r1, r3
 80015b6:	f04f 0200 	mov.w	r2, #0
 80015ba:	f04f 0300 	mov.w	r3, #0
 80015be:	f000 f8cd 	bl	800175c <I2CreadBytes>
 80015c2:	4603      	mov	r3, r0
 80015c4:	461a      	mov	r2, r3
 80015c6:	f107 0110 	add.w	r1, r7, #16
 80015ca:	190b      	adds	r3, r1, r4
 80015cc:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 80015d0:	7bfb      	ldrb	r3, [r7, #15]
 80015d2:	f103 0301 	add.w	r3, r3, #1
 80015d6:	73fb      	strb	r3, [r7, #15]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 80015d8:	7bfb      	ldrb	r3, [r7, #15]
 80015da:	2b05      	cmp	r3, #5
 80015dc:	d9db      	bls.n	8001596 <readAccelToSensor+0x16>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 80015de:	7a7b      	ldrb	r3, [r7, #9]
 80015e0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	7a3b      	ldrb	r3, [r7, #8]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	f240 03a2 	movw	r3, #162	; 0xa2
 80015f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015f4:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 80015f6:	7afb      	ldrb	r3, [r7, #11]
 80015f8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80015fc:	b29a      	uxth	r2, r3
 80015fe:	7abb      	ldrb	r3, [r7, #10]
 8001600:	4313      	orrs	r3, r2
 8001602:	b29a      	uxth	r2, r3
 8001604:	f240 03e2 	movw	r3, #226	; 0xe2
 8001608:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800160c:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 800160e:	7b7b      	ldrb	r3, [r7, #13]
 8001610:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001614:	b29a      	uxth	r2, r3
 8001616:	7b3b      	ldrb	r3, [r7, #12]
 8001618:	4313      	orrs	r3, r2
 800161a:	b29a      	uxth	r2, r3
 800161c:	f240 0396 	movw	r3, #150	; 0x96
 8001620:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001624:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 8001626:	f240 038c 	movw	r3, #140	; 0x8c
 800162a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d03b      	beq.n	80016ac <readAccelToSensor+0x12c>
	{
		ax -= aBiasRaw[X_AXIS];
 8001634:	f240 03a2 	movw	r3, #162	; 0xa2
 8001638:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	b29a      	uxth	r2, r3
 8001640:	f240 03b8 	movw	r3, #184	; 0xb8
 8001644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001648:	881b      	ldrh	r3, [r3, #0]
 800164a:	b29b      	uxth	r3, r3
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	b29b      	uxth	r3, r3
 8001650:	b29a      	uxth	r2, r3
 8001652:	f240 03a2 	movw	r3, #162	; 0xa2
 8001656:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800165a:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 800165c:	f240 03e2 	movw	r3, #226	; 0xe2
 8001660:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001664:	881b      	ldrh	r3, [r3, #0]
 8001666:	b29a      	uxth	r2, r3
 8001668:	f240 03b8 	movw	r3, #184	; 0xb8
 800166c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001670:	885b      	ldrh	r3, [r3, #2]
 8001672:	b29b      	uxth	r3, r3
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	b29b      	uxth	r3, r3
 8001678:	b29a      	uxth	r2, r3
 800167a:	f240 03e2 	movw	r3, #226	; 0xe2
 800167e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001682:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 8001684:	f240 0396 	movw	r3, #150	; 0x96
 8001688:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800168c:	881b      	ldrh	r3, [r3, #0]
 800168e:	b29a      	uxth	r2, r3
 8001690:	f240 03b8 	movw	r3, #184	; 0xb8
 8001694:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001698:	889b      	ldrh	r3, [r3, #4]
 800169a:	b29b      	uxth	r3, r3
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	b29b      	uxth	r3, r3
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	f240 0396 	movw	r3, #150	; 0x96
 80016a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016aa:	801a      	strh	r2, [r3, #0]
	}

	ax = calcAccel(ax);
 80016ac:	f240 03a2 	movw	r3, #162	; 0xa2
 80016b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b4:	881b      	ldrh	r3, [r3, #0]
 80016b6:	b21b      	sxth	r3, r3
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 fc69 	bl	8001f90 <calcAccel>
 80016be:	ee07 0a90 	vmov	s15, r0
 80016c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016c6:	ee17 3a90 	vmov	r3, s15
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	f240 03a2 	movw	r3, #162	; 0xa2
 80016d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016d4:	801a      	strh	r2, [r3, #0]
	ay = calcAccel(ay);
 80016d6:	f240 03e2 	movw	r3, #226	; 0xe2
 80016da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016de:	881b      	ldrh	r3, [r3, #0]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4618      	mov	r0, r3
 80016e4:	f000 fc54 	bl	8001f90 <calcAccel>
 80016e8:	ee07 0a90 	vmov	s15, r0
 80016ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016f0:	ee17 3a90 	vmov	r3, s15
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	f240 03e2 	movw	r3, #226	; 0xe2
 80016fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016fe:	801a      	strh	r2, [r3, #0]
	az = calcAccel(az);
 8001700:	f240 0396 	movw	r3, #150	; 0x96
 8001704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001708:	881b      	ldrh	r3, [r3, #0]
 800170a:	b21b      	sxth	r3, r3
 800170c:	4618      	mov	r0, r3
 800170e:	f000 fc3f 	bl	8001f90 <calcAccel>
 8001712:	ee07 0a90 	vmov	s15, r0
 8001716:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800171a:	ee17 3a90 	vmov	r3, s15
 800171e:	b29a      	uxth	r2, r3
 8001720:	f240 0396 	movw	r3, #150	; 0x96
 8001724:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001728:	801a      	strh	r2, [r3, #0]

	pomiar->ax = ax;
 800172a:	f240 03a2 	movw	r3, #162	; 0xa2
 800172e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001732:	881a      	ldrh	r2, [r3, #0]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	801a      	strh	r2, [r3, #0]
	pomiar->ay = ay;
 8001738:	f240 03e2 	movw	r3, #226	; 0xe2
 800173c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001740:	881a      	ldrh	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	805a      	strh	r2, [r3, #2]
	pomiar->az = az;
 8001746:	f240 0396 	movw	r3, #150	; 0x96
 800174a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800174e:	881a      	ldrh	r2, [r3, #0]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	809a      	strh	r2, [r3, #4]
}
 8001754:	f107 0714 	add.w	r7, r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	bd90      	pop	{r4, r7, pc}

0800175c <I2CreadBytes>:

uint8_t I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08a      	sub	sp, #40	; 0x28
 8001760:	af00      	add	r7, sp, #0
 8001762:	603a      	str	r2, [r7, #0]
 8001764:	4602      	mov	r2, r0
 8001766:	71fa      	strb	r2, [r7, #7]
 8001768:	460a      	mov	r2, r1
 800176a:	71ba      	strb	r2, [r7, #6]
 800176c:	717b      	strb	r3, [r7, #5]
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 800176e:	f645 7384 	movw	r3, #24452	; 0x5f84
 8001772:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	627b      	str	r3, [r7, #36]	; 0x24

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 800177a:	f04f 0304 	mov.w	r3, #4
 800177e:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001786:	b2db      	uxtb	r3, r3
 8001788:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 800178a:	e007      	b.n	800179c <I2CreadBytes+0x40>
		{
			USIC_FlushTxFIFO(I2CRegs);
 800178c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001792:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001798:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 800179c:	f107 031c 	add.w	r3, r7, #28
 80017a0:	f645 7084 	movw	r0, #24452	; 0x5f84
 80017a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80017a8:	4619      	mov	r1, r3
 80017aa:	f003 f989 	bl	8004ac0 <I2C001_WriteData>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d0eb      	beq.n	800178c <I2CreadBytes+0x30>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 80017b4:	f242 7010 	movw	r0, #10000	; 0x2710
 80017b8:	f7ff f848 	bl	800084c <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 80017bc:	f04f 0300 	mov.w	r3, #0
 80017c0:	767b      	strb	r3, [r7, #25]
		data2.Data1.Data = (subAddress);
 80017c2:	79bb      	ldrb	r3, [r7, #6]
 80017c4:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 80017c6:	e007      	b.n	80017d8 <I2CreadBytes+0x7c>
		{
			USIC_FlushTxFIFO(I2CRegs);
 80017c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ca:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80017ce:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80017d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
		data2.Data1.Data = (subAddress);
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 80017d8:	f107 0318 	add.w	r3, r7, #24
 80017dc:	f645 7084 	movw	r0, #24452	; 0x5f84
 80017e0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80017e4:	4619      	mov	r1, r3
 80017e6:	f003 f96b 	bl	8004ac0 <I2C001_WriteData>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d0eb      	beq.n	80017c8 <I2CreadBytes+0x6c>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 80017f0:	f242 7010 	movw	r0, #10000	; 0x2710
 80017f4:	f7ff f82a 	bl	800084c <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 80017f8:	f04f 0305 	mov.w	r3, #5
 80017fc:	757b      	strb	r3, [r7, #21]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001804:	b2db      	uxtb	r3, r3
 8001806:	f043 0301 	orr.w	r3, r3, #1
 800180a:	b2db      	uxtb	r3, r3
 800180c:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 800180e:	e007      	b.n	8001820 <I2CreadBytes+0xc4>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8001810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001812:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001816:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800181a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
		data3.Data1.Data = ((address<<1) | I2C_READ);
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	f645 7084 	movw	r0, #24452	; 0x5f84
 8001828:	f6c0 0000 	movt	r0, #2048	; 0x800
 800182c:	4619      	mov	r1, r3
 800182e:	f003 f947 	bl	8004ac0 <I2C001_WriteData>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d0eb      	beq.n	8001810 <I2CreadBytes+0xb4>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8001838:	f242 7010 	movw	r0, #10000	; 0x2710
 800183c:	f7ff f806 	bl	800084c <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8001840:	f04f 0303 	mov.w	r3, #3
 8001844:	747b      	strb	r3, [r7, #17]
		data4.Data1.Data = ubyteFF;
 8001846:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800184a:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 800184c:	e007      	b.n	800185e <I2CreadBytes+0x102>
		{
			USIC_FlushTxFIFO(I2CRegs);
 800184e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001850:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001854:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
		data4.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 800185e:	f107 0310 	add.w	r3, r7, #16
 8001862:	f645 7084 	movw	r0, #24452	; 0x5f84
 8001866:	f6c0 0000 	movt	r0, #2048	; 0x800
 800186a:	4619      	mov	r1, r3
 800186c:	f003 f928 	bl	8004ac0 <I2C001_WriteData>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d0eb      	beq.n	800184e <I2CreadBytes+0xf2>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8001876:	f242 7010 	movw	r0, #10000	; 0x2710
 800187a:	f7fe ffe7 	bl	800084c <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 800187e:	f04f 0306 	mov.w	r3, #6
 8001882:	737b      	strb	r3, [r7, #13]
		data5.Data1.Data = ubyteFF;
 8001884:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001888:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 800188a:	e007      	b.n	800189c <I2CreadBytes+0x140>
		{
			USIC_FlushTxFIFO(I2CRegs);
 800188c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001892:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001898:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
		data5.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 800189c:	f107 030c 	add.w	r3, r7, #12
 80018a0:	f645 7084 	movw	r0, #24452	; 0x5f84
 80018a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80018a8:	4619      	mov	r1, r3
 80018aa:	f003 f909 	bl	8004ac0 <I2C001_WriteData>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0eb      	beq.n	800188c <I2CreadBytes+0x130>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 80018b4:	f242 7010 	movw	r0, #10000	; 0x2710
 80018b8:	f7fe ffc8 	bl	800084c <delay>

		int k = 0;
 80018bc:	f04f 0300 	mov.w	r3, #0
 80018c0:	623b      	str	r3, [r7, #32]

		uint16_t buffer = 0;
 80018c2:	f04f 0300 	mov.w	r3, #0
 80018c6:	817b      	strh	r3, [r7, #10]
		if(I2C001_ReadData(&I2C001_Handle0,&buffer))
 80018c8:	f107 030a 	add.w	r3, r7, #10
 80018cc:	f645 7084 	movw	r0, #24452	; 0x5f84
 80018d0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80018d4:	4619      	mov	r1, r3
 80018d6:	f003 f8c9 	bl	8004a6c <I2C001_ReadData>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d004      	beq.n	80018ea <I2CreadBytes+0x18e>
		{
			k++;
 80018e0:	6a3b      	ldr	r3, [r7, #32]
 80018e2:	f103 0301 	add.w	r3, r3, #1
 80018e6:	623b      	str	r3, [r7, #32]
 80018e8:	e003      	b.n	80018f2 <I2CreadBytes+0x196>
		}
		else
		{
			k--;
 80018ea:	6a3b      	ldr	r3, [r7, #32]
 80018ec:	f103 33ff 	add.w	r3, r3, #4294967295
 80018f0:	623b      	str	r3, [r7, #32]
		}
		delay(10000);
 80018f2:	f242 7010 	movw	r0, #10000	; 0x2710
 80018f6:	f7fe ffa9 	bl	800084c <delay>
		return (uint8_t)buffer;
 80018fa:	897b      	ldrh	r3, [r7, #10]
 80018fc:	b2db      	uxtb	r3, r3
}
 80018fe:	4618      	mov	r0, r3
 8001900:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <magAvailable>:

uint8_t magAvailable(lsm9ds1_axis axis)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	status = mReadByte(STATUS_REG_M);
 8001912:	f04f 0027 	mov.w	r0, #39	; 0x27
 8001916:	f7ff f85b 	bl	80009d0 <mReadByte>
 800191a:	4603      	mov	r3, r0
 800191c:	73fb      	strb	r3, [r7, #15]

	return ((status & (1<<axis)) >> axis);
 800191e:	7bfa      	ldrb	r2, [r7, #15]
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	f04f 0101 	mov.w	r1, #1
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	401a      	ands	r2, r3
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	fa42 f303 	asr.w	r3, r2, r3
 8001932:	b2db      	uxtb	r3, r3
}
 8001934:	4618      	mov	r0, r3
 8001936:	f107 0710 	add.w	r7, r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop

08001940 <readMag1>:

void readMag1(void)
{
 8001940:	b590      	push	{r4, r7, lr}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
 8001946:	f04f 0328 	mov.w	r3, #40	; 0x28
 800194a:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 800194c:	f04f 0300 	mov.w	r3, #0
 8001950:	71fb      	strb	r3, [r7, #7]

	while(i < 6)
 8001952:	e019      	b.n	8001988 <readMag1+0x48>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 8001954:	79fc      	ldrb	r4, [r7, #7]
 8001956:	f240 03a8 	movw	r3, #168	; 0xa8
 800195a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800195e:	781a      	ldrb	r2, [r3, #0]
 8001960:	79bb      	ldrb	r3, [r7, #6]
 8001962:	4610      	mov	r0, r2
 8001964:	4619      	mov	r1, r3
 8001966:	f04f 0200 	mov.w	r2, #0
 800196a:	f04f 0300 	mov.w	r3, #0
 800196e:	f7ff fef5 	bl	800175c <I2CreadBytes>
 8001972:	4603      	mov	r3, r0
 8001974:	461a      	mov	r2, r3
 8001976:	f107 0108 	add.w	r1, r7, #8
 800197a:	190b      	adds	r3, r1, r4
 800197c:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8001980:	79fb      	ldrb	r3, [r7, #7]
 8001982:	f103 0301 	add.w	r3, r3, #1
 8001986:	71fb      	strb	r3, [r7, #7]
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
	uint8_t i = 0;

	while(i < 6)
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	2b05      	cmp	r3, #5
 800198c:	d9e2      	bls.n	8001954 <readMag1+0x14>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
		i++;
	}

	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
 800198e:	787b      	ldrb	r3, [r7, #1]
 8001990:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001994:	b29a      	uxth	r2, r3
 8001996:	783b      	ldrb	r3, [r7, #0]
 8001998:	4313      	orrs	r3, r2
 800199a:	b29a      	uxth	r2, r3
 800199c:	f240 03e4 	movw	r3, #228	; 0xe4
 80019a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019a4:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
 80019a6:	78fb      	ldrb	r3, [r7, #3]
 80019a8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80019ac:	b29a      	uxth	r2, r3
 80019ae:	78bb      	ldrb	r3, [r7, #2]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	f240 03a0 	movw	r3, #160	; 0xa0
 80019b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019bc:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
 80019be:	797b      	ldrb	r3, [r7, #5]
 80019c0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	793b      	ldrb	r3, [r7, #4]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	f240 03cc 	movw	r3, #204	; 0xcc
 80019d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d4:	801a      	strh	r2, [r3, #0]
	my = calcMag(my);
	mz = calcMag(mz);*?
	/*}*/


}
 80019d6:	f107 070c 	add.w	r7, r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd90      	pop	{r4, r7, pc}
 80019de:	bf00      	nop

080019e0 <calibrateMag>:


void calibrateMag(bool loadIn)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
 80019ea:	f04f 0300 	mov.w	r3, #0
 80019ee:	833b      	strh	r3, [r7, #24]
 80019f0:	f04f 0300 	mov.w	r3, #0
 80019f4:	837b      	strh	r3, [r7, #26]
 80019f6:	f04f 0300 	mov.w	r3, #0
 80019fa:	83bb      	strh	r3, [r7, #28]
	int16_t magMax[3] = {0, 0, 0}; // The road warrior
 80019fc:	f04f 0300 	mov.w	r3, #0
 8001a00:	823b      	strh	r3, [r7, #16]
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	827b      	strh	r3, [r7, #18]
 8001a08:	f04f 0300 	mov.w	r3, #0
 8001a0c:	82bb      	strh	r3, [r7, #20]

	for (i=0; i<128; i++)
 8001a0e:	f04f 0300 	mov.w	r3, #0
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24
 8001a14:	e07c      	b.n	8001b10 <calibrateMag+0x130>
	{
		//tu nie wiem
		while (!magAvailable(i))
 8001a16:	bf00      	nop
 8001a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ff73 	bl	8001908 <magAvailable>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d0f7      	beq.n	8001a18 <calibrateMag+0x38>
			;
		readMag1();
 8001a28:	f7ff ff8a 	bl	8001940 <readMag1>
		int16_t magTemp[3] = {0, 0, 0};
 8001a2c:	f04f 0300 	mov.w	r3, #0
 8001a30:	813b      	strh	r3, [r7, #8]
 8001a32:	f04f 0300 	mov.w	r3, #0
 8001a36:	817b      	strh	r3, [r7, #10]
 8001a38:	f04f 0300 	mov.w	r3, #0
 8001a3c:	81bb      	strh	r3, [r7, #12]
		magTemp[0] = mx;
 8001a3e:	f240 03e4 	movw	r3, #228	; 0xe4
 8001a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	813b      	strh	r3, [r7, #8]
		magTemp[1] = my;
 8001a4a:	f240 03a0 	movw	r3, #160	; 0xa0
 8001a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	817b      	strh	r3, [r7, #10]
		magTemp[2] = mz;
 8001a56:	f240 03cc 	movw	r3, #204	; 0xcc
 8001a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a5e:	881b      	ldrh	r3, [r3, #0]
 8001a60:	81bb      	strh	r3, [r7, #12]
		for (j = 0; j < 3; j++)
 8001a62:	f04f 0300 	mov.w	r3, #0
 8001a66:	623b      	str	r3, [r7, #32]
 8001a68:	e04b      	b.n	8001b02 <calibrateMag+0x122>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
 8001a6a:	6a3b      	ldr	r3, [r7, #32]
 8001a6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001a70:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001a74:	18cb      	adds	r3, r1, r3
 8001a76:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8001a7a:	6a3b      	ldr	r3, [r7, #32]
 8001a7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001a80:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001a84:	18cb      	adds	r3, r1, r3
 8001a86:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001a8a:	b212      	sxth	r2, r2
 8001a8c:	b21b      	sxth	r3, r3
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	dd0f      	ble.n	8001ab2 <calibrateMag+0xd2>
 8001a92:	6a3b      	ldr	r3, [r7, #32]
 8001a94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001a98:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a9c:	18d3      	adds	r3, r2, r3
 8001a9e:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8001aa2:	6a3b      	ldr	r3, [r7, #32]
 8001aa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001aa8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001aac:	18cb      	adds	r3, r1, r3
 8001aae:	f823 2c18 	strh.w	r2, [r3, #-24]
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
 8001ab2:	6a3b      	ldr	r3, [r7, #32]
 8001ab4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ab8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001abc:	18d3      	adds	r3, r2, r3
 8001abe:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8001ac2:	6a3b      	ldr	r3, [r7, #32]
 8001ac4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ac8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001acc:	18cb      	adds	r3, r1, r3
 8001ace:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001ad2:	b212      	sxth	r2, r2
 8001ad4:	b21b      	sxth	r3, r3
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	da0f      	bge.n	8001afa <calibrateMag+0x11a>
 8001ada:	6a3b      	ldr	r3, [r7, #32]
 8001adc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ae0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001ae4:	18d3      	adds	r3, r2, r3
 8001ae6:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8001aea:	6a3b      	ldr	r3, [r7, #32]
 8001aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001af0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001af4:	18cb      	adds	r3, r1, r3
 8001af6:	f823 2c10 	strh.w	r2, [r3, #-16]
		readMag1();
		int16_t magTemp[3] = {0, 0, 0};
		magTemp[0] = mx;
		magTemp[1] = my;
		magTemp[2] = mz;
		for (j = 0; j < 3; j++)
 8001afa:	6a3b      	ldr	r3, [r7, #32]
 8001afc:	f103 0301 	add.w	r3, r3, #1
 8001b00:	623b      	str	r3, [r7, #32]
 8001b02:	6a3b      	ldr	r3, [r7, #32]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	ddb0      	ble.n	8001a6a <calibrateMag+0x8a>
{
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
	int16_t magMax[3] = {0, 0, 0}; // The road warrior

	for (i=0; i<128; i++)
 8001b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0a:	f103 0301 	add.w	r3, r3, #1
 8001b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b12:	2b7f      	cmp	r3, #127	; 0x7f
 8001b14:	f77f af7f 	ble.w	8001a16 <calibrateMag+0x36>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8001b18:	f04f 0300 	mov.w	r3, #0
 8001b1c:	623b      	str	r3, [r7, #32]
 8001b1e:	e049      	b.n	8001bb4 <calibrateMag+0x1d4>
	{
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
 8001b20:	6a3b      	ldr	r3, [r7, #32]
 8001b22:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001b26:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001b2a:	18d3      	adds	r3, r2, r3
 8001b2c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001b30:	b21a      	sxth	r2, r3
 8001b32:	6a3b      	ldr	r3, [r7, #32]
 8001b34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001b38:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001b3c:	18cb      	adds	r3, r1, r3
 8001b3e:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8001b42:	b21b      	sxth	r3, r3
 8001b44:	18d3      	adds	r3, r2, r3
 8001b46:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8001b4a:	18d3      	adds	r3, r2, r3
 8001b4c:	ea4f 0363 	mov.w	r3, r3, asr #1
 8001b50:	b299      	uxth	r1, r3
 8001b52:	f240 0358 	movw	r3, #88	; 0x58
 8001b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b5a:	6a3a      	ldr	r2, [r7, #32]
 8001b5c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBias[j] = calcMag(mBiasRaw[j]);
 8001b60:	f240 0358 	movw	r3, #88	; 0x58
 8001b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b68:	6a3a      	ldr	r2, [r7, #32]
 8001b6a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001b6e:	b21b      	sxth	r3, r3
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 f827 	bl	8001bc4 <calcMag>
 8001b76:	4602      	mov	r2, r0
 8001b78:	f240 03ec 	movw	r3, #236	; 0xec
 8001b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b80:	6a39      	ldr	r1, [r7, #32]
 8001b82:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8001b86:	185b      	adds	r3, r3, r1
 8001b88:	601a      	str	r2, [r3, #0]
		if (loadIn)
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d00d      	beq.n	8001bac <calibrateMag+0x1cc>
			magOffset(j, mBiasRaw[j]);
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	f240 0358 	movw	r3, #88	; 0x58
 8001b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b9c:	6a39      	ldr	r1, [r7, #32]
 8001b9e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001ba2:	b21b      	sxth	r3, r3
 8001ba4:	4610      	mov	r0, r2
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f000 f836 	bl	8001c18 <magOffset>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8001bac:	6a3b      	ldr	r3, [r7, #32]
 8001bae:	f103 0301 	add.w	r3, r3, #1
 8001bb2:	623b      	str	r3, [r7, #32]
 8001bb4:	6a3b      	ldr	r3, [r7, #32]
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	ddb2      	ble.n	8001b20 <calibrateMag+0x140>
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
		mBias[j] = calcMag(mBiasRaw[j]);
		if (loadIn)
			magOffset(j, mBiasRaw[j]);
	}
}
 8001bba:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop

08001bc4 <calcMag>:

float calcMag(int16_t mag)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	80fb      	strh	r3, [r7, #6]
	// Return the mag raw reading times our pre-calculated Gs / (ADC tick):
	return ceil(mRes * mag);
 8001bce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bd2:	ee07 3a90 	vmov	s15, r3
 8001bd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bda:	f240 03dc 	movw	r3, #220	; 0xdc
 8001bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be2:	edd3 7a00 	vldr	s15, [r3]
 8001be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bea:	ee17 0a90 	vmov	r0, s15
 8001bee:	f003 fe0f 	bl	8005810 <__aeabi_f2d>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f003 fbc5 	bl	8005388 <ceil>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	4610      	mov	r0, r2
 8001c04:	4619      	mov	r1, r3
 8001c06:	f004 f919 	bl	8005e3c <__aeabi_d2f>
 8001c0a:	4603      	mov	r3, r0
	//return mag;
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f107 0708 	add.w	r7, r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop

08001c18 <magOffset>:

void magOffset(uint8_t axis, int16_t offset)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	71fa      	strb	r2, [r7, #7]
 8001c24:	80bb      	strh	r3, [r7, #4]
	if (axis > 2)
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d821      	bhi.n	8001c70 <magOffset+0x58>
		return;
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
 8001c2c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c30:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8001c34:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001c38:	73fb      	strb	r3, [r7, #15]
	lsb = offset & 0x00FF;
 8001c3a:	88bb      	ldrh	r3, [r7, #4]
 8001c3c:	73bb      	strb	r3, [r7, #14]
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	f103 0305 	add.w	r3, r3, #5
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	7bbb      	ldrb	r3, [r7, #14]
 8001c4e:	4610      	mov	r0, r2
 8001c50:	4619      	mov	r1, r3
 8001c52:	f7ff f995 	bl	8000f80 <mWriteByte>
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	f103 0303 	add.w	r3, r3, #3
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	4610      	mov	r0, r2
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f7ff f989 	bl	8000f80 <mWriteByte>
 8001c6e:	e000      	b.n	8001c72 <magOffset+0x5a>
}

void magOffset(uint8_t axis, int16_t offset)
{
	if (axis > 2)
		return;
 8001c70:	bf00      	nop
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
	lsb = offset & 0x00FF;
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}
 8001c72:	f107 0710 	add.w	r7, r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop

08001c7c <accelAvailable>:

uint8_t accelAvailable(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8001c82:	f04f 0027 	mov.w	r0, #39	; 0x27
 8001c86:	f7fe fec1 	bl	8000a0c <xgReadByte>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71fb      	strb	r3, [r7, #7]

	return (status & (1<<0));
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	b2db      	uxtb	r3, r3
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	f107 0708 	add.w	r7, r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <gyroAvailable>:

uint8_t gyroAvailable(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8001ca6:	f04f 0027 	mov.w	r0, #39	; 0x27
 8001caa:	f7fe feaf 	bl	8000a0c <xgReadByte>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<1)) >> 1);
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	f003 0302 	and.w	r3, r3, #2
 8001cb8:	ea4f 0363 	mov.w	r3, r3, asr #1
 8001cbc:	b2db      	uxtb	r3, r3
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f107 0708 	add.w	r7, r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <tempAvailable>:

uint8_t tempAvailable(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8001cce:	f04f 0027 	mov.w	r0, #39	; 0x27
 8001cd2:	f7fe fe9b 	bl	8000a0c <xgReadByte>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<2)) >> 2);
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	f003 0304 	and.w	r3, r3, #4
 8001ce0:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8001ce4:	b2db      	uxtb	r3, r3
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f107 0708 	add.w	r7, r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <readAccel>:

int16_t readAccel(lsm9ds1_axis axis)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	f103 0314 	add.w	r3, r3, #20
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001d06:	757b      	strb	r3, [r7, #21]
	int i = 0;
 8001d08:	f04f 0300 	mov.w	r3, #0
 8001d0c:	613b      	str	r3, [r7, #16]
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 8001d0e:	e01d      	b.n	8001d4c <readAccel+0x5c>
	{
		subAddress = subAddress + i;
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	7d7b      	ldrb	r3, [r7, #21]
 8001d16:	18d3      	adds	r3, r2, r3
 8001d18:	757b      	strb	r3, [r7, #21]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8001d1a:	f240 03a9 	movw	r3, #169	; 0xa9
 8001d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d22:	781a      	ldrb	r2, [r3, #0]
 8001d24:	7d7b      	ldrb	r3, [r7, #21]
 8001d26:	4610      	mov	r0, r2
 8001d28:	4619      	mov	r1, r3
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	f04f 0300 	mov.w	r3, #0
 8001d32:	f7ff fd13 	bl	800175c <I2CreadBytes>
 8001d36:	4603      	mov	r3, r0
 8001d38:	461a      	mov	r2, r3
 8001d3a:	f107 010c 	add.w	r1, r7, #12
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	18cb      	adds	r3, r1, r3
 8001d42:	701a      	strb	r2, [r3, #0]

		i++;
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	f103 0301 	add.w	r3, r3, #1
 8001d4a:	613b      	str	r3, [r7, #16]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
	int i = 0;
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	ddde      	ble.n	8001d10 <readAccel+0x20>
		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);

		i++;
	}

	value = (temp[1] << 8) | temp[0];
 8001d52:	7b7b      	ldrb	r3, [r7, #13]
 8001d54:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	7b3b      	ldrb	r3, [r7, #12]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 8001d60:	f240 038c 	movw	r3, #140	; 0x8c
 8001d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d00b      	beq.n	8001d86 <readAccel+0x96>
		value -= aBiasRaw[axis];
 8001d6e:	8afa      	ldrh	r2, [r7, #22]
 8001d70:	79f9      	ldrb	r1, [r7, #7]
 8001d72:	f240 03b8 	movw	r3, #184	; 0xb8
 8001d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d7a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	82fb      	strh	r3, [r7, #22]

	return value;
 8001d86:	8afb      	ldrh	r3, [r7, #22]
 8001d88:	b21b      	sxth	r3, r3
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f107 0718 	add.w	r7, r7, #24
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <readMag>:

int16_t readMag(lsm9ds1_axis axis)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];

	int i = 0;
 8001d9e:	f04f 0300 	mov.w	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
	uint8_t subAddress = OUT_X_L_M + (2 * axis);
 8001da4:	79fb      	ldrb	r3, [r7, #7]
 8001da6:	f103 0314 	add.w	r3, r3, #20
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001db0:	74fb      	strb	r3, [r7, #19]

	while(i < 2)
 8001db2:	e01d      	b.n	8001df0 <readMag+0x5c>
	{
		subAddress = subAddress + i;
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	7cfb      	ldrb	r3, [r7, #19]
 8001dba:	18d3      	adds	r3, r2, r3
 8001dbc:	74fb      	strb	r3, [r7, #19]

		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 8001dbe:	f240 03a8 	movw	r3, #168	; 0xa8
 8001dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dc6:	781a      	ldrb	r2, [r3, #0]
 8001dc8:	7cfb      	ldrb	r3, [r7, #19]
 8001dca:	4610      	mov	r0, r2
 8001dcc:	4619      	mov	r1, r3
 8001dce:	f04f 0200 	mov.w	r2, #0
 8001dd2:	f04f 0300 	mov.w	r3, #0
 8001dd6:	f7ff fcc1 	bl	800175c <I2CreadBytes>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	461a      	mov	r2, r3
 8001dde:	f107 010c 	add.w	r1, r7, #12
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	18cb      	adds	r3, r1, r3
 8001de6:	701a      	strb	r2, [r3, #0]

		i++;
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	f103 0301 	add.w	r3, r3, #1
 8001dee:	617b      	str	r3, [r7, #20]
	uint8_t temp[2];

	int i = 0;
	uint8_t subAddress = OUT_X_L_M + (2 * axis);

	while(i < 2)
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	ddde      	ble.n	8001db4 <readMag+0x20>
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);

		i++;
	}

	int16_t value = (temp[1] << 8) | temp[0];
 8001df6:	7b7b      	ldrb	r3, [r7, #13]
 8001df8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001dfc:	b29a      	uxth	r2, r3
 8001dfe:	7b3b      	ldrb	r3, [r7, #12]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	823b      	strh	r3, [r7, #16]
	return value;
 8001e04:	8a3b      	ldrh	r3, [r7, #16]
 8001e06:	b21b      	sxth	r3, r3
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f107 0718 	add.w	r7, r7, #24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop

08001e14 <readTemp>:

int16_t readTemp(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
 8001e1a:	f04f 0300 	mov.w	r3, #0
 8001e1e:	607b      	str	r3, [r7, #4]
	uint8_t subAddress = OUT_TEMP_L;
 8001e20:	f04f 0315 	mov.w	r3, #21
 8001e24:	70fb      	strb	r3, [r7, #3]

	while(i < 2)
 8001e26:	e01c      	b.n	8001e62 <readTemp+0x4e>
	{
		subAddress = subAddress + i;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	b2da      	uxtb	r2, r3
 8001e2c:	78fb      	ldrb	r3, [r7, #3]
 8001e2e:	18d3      	adds	r3, r2, r3
 8001e30:	70fb      	strb	r3, [r7, #3]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8001e32:	f240 03a9 	movw	r3, #169	; 0xa9
 8001e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e3a:	781a      	ldrb	r2, [r3, #0]
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	4610      	mov	r0, r2
 8001e40:	4619      	mov	r1, r3
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	f04f 0300 	mov.w	r3, #0
 8001e4a:	f7ff fc87 	bl	800175c <I2CreadBytes>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	461a      	mov	r2, r3
 8001e52:	4639      	mov	r1, r7
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	18cb      	adds	r3, r1, r3
 8001e58:	701a      	strb	r2, [r3, #0]

		i++;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f103 0301 	add.w	r3, r3, #1
 8001e60:	607b      	str	r3, [r7, #4]
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
	uint8_t subAddress = OUT_TEMP_L;

	while(i < 2)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	dddf      	ble.n	8001e28 <readTemp+0x14>

		i++;
	}

	//xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
	temperature = (temp[1] << 8) | temp[0];
 8001e68:	787b      	ldrb	r3, [r7, #1]
 8001e6a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	783b      	ldrb	r3, [r7, #0]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	f240 0398 	movw	r3, #152	; 0x98
 8001e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e7e:	801a      	strh	r2, [r3, #0]

	return temperature;
 8001e80:	f240 0398 	movw	r3, #152	; 0x98
 8001e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	b21b      	sxth	r3, r3
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f107 0708 	add.w	r7, r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop

08001e98 <readGyro>:

int16_t readGyro(lsm9ds1_axis axis)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;

	int i  = 0;
 8001ea2:	f04f 0300 	mov.w	r3, #0
 8001ea6:	613b      	str	r3, [r7, #16]
	uint8_t subAddress = OUT_X_L_G + (2 * axis);
 8001ea8:	79fb      	ldrb	r3, [r7, #7]
 8001eaa:	f103 030c 	add.w	r3, r3, #12
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001eb4:	73fb      	strb	r3, [r7, #15]

	while(i < 2)
 8001eb6:	e01d      	b.n	8001ef4 <readGyro+0x5c>
	{
		subAddress = subAddress + i;
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	7bfb      	ldrb	r3, [r7, #15]
 8001ebe:	18d3      	adds	r3, r2, r3
 8001ec0:	73fb      	strb	r3, [r7, #15]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8001ec2:	f240 03a9 	movw	r3, #169	; 0xa9
 8001ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eca:	781a      	ldrb	r2, [r3, #0]
 8001ecc:	7bfb      	ldrb	r3, [r7, #15]
 8001ece:	4610      	mov	r0, r2
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	f7ff fc3f 	bl	800175c <I2CreadBytes>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	f107 010c 	add.w	r1, r7, #12
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	18cb      	adds	r3, r1, r3
 8001eea:	701a      	strb	r2, [r3, #0]
		i++;
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	f103 0301 	add.w	r3, r3, #1
 8001ef2:	613b      	str	r3, [r7, #16]
	int16_t value;

	int i  = 0;
	uint8_t subAddress = OUT_X_L_G + (2 * axis);

	while(i < 2)
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	ddde      	ble.n	8001eb8 <readGyro+0x20>

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
		i++;
	}

	value = (temp[1] << 8) | temp[0];
 8001efa:	7b7b      	ldrb	r3, [r7, #13]
 8001efc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	7b3b      	ldrb	r3, [r7, #12]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 8001f08:	f240 038c 	movw	r3, #140	; 0x8c
 8001f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00b      	beq.n	8001f2e <readGyro+0x96>
		value -= gBiasRaw[axis];
 8001f16:	8afa      	ldrh	r2, [r7, #22]
 8001f18:	79f9      	ldrb	r1, [r7, #7]
 8001f1a:	f240 03b0 	movw	r3, #176	; 0xb0
 8001f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f22:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	82fb      	strh	r3, [r7, #22]

	return value;
 8001f2e:	8afb      	ldrh	r3, [r7, #22]
 8001f30:	b21b      	sxth	r3, r3
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	f107 0718 	add.w	r7, r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <calcGyro>:

float calcGyro(int16_t gyro)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	80fb      	strh	r3, [r7, #6]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return round(gRes * gyro);
 8001f46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f4a:	ee07 3a90 	vmov	s15, r3
 8001f4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f52:	f240 03c8 	movw	r3, #200	; 0xc8
 8001f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f5a:	edd3 7a00 	vldr	s15, [r3]
 8001f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f62:	ee17 0a90 	vmov	r0, s15
 8001f66:	f003 fc53 	bl	8005810 <__aeabi_f2d>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4619      	mov	r1, r3
 8001f72:	f003 fa99 	bl	80054a8 <round>
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	4610      	mov	r0, r2
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	f003 ff5d 	bl	8005e3c <__aeabi_d2f>
 8001f82:	4603      	mov	r3, r0
	//return gyro;
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	f107 0708 	add.w	r7, r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop

08001f90 <calcAccel>:

float calcAccel(int16_t accel)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	80fb      	strh	r3, [r7, #6]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return round(aRes * accel);
 8001f9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f9e:	ee07 3a90 	vmov	s15, r3
 8001fa2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fa6:	f240 03a4 	movw	r3, #164	; 0xa4
 8001faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fae:	edd3 7a00 	vldr	s15, [r3]
 8001fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb6:	ee17 0a90 	vmov	r0, s15
 8001fba:	f003 fc29 	bl	8005810 <__aeabi_f2d>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	4610      	mov	r0, r2
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	f003 fa6f 	bl	80054a8 <round>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	4610      	mov	r0, r2
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f003 ff33 	bl	8005e3c <__aeabi_d2f>
 8001fd6:	4603      	mov	r3, r0
	//return accel;
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f107 0708 	add.w	r7, r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop

08001fe4 <setGyroScale>:


void setGyroScale(uint16_t gScl)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	80fb      	strh	r3, [r7, #6]
	// Read current value of CTRL_REG1_G:
	uint8_t ctrl1RegValue = xgReadByte(CTRL_REG1_G);
 8001fee:	f04f 0010 	mov.w	r0, #16
 8001ff2:	f7fe fd0b 	bl	8000a0c <xgReadByte>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	73fb      	strb	r3, [r7, #15]
	// Mask out scale bits (3 & 4):
	ctrl1RegValue &= 0xE7;
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	f023 0318 	bic.w	r3, r3, #24
 8002000:	73fb      	strb	r3, [r7, #15]
	switch (gScl)
 8002002:	88fb      	ldrh	r3, [r7, #6]
 8002004:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002008:	d003      	beq.n	8002012 <setGyroScale+0x2e>
 800200a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800200e:	d00c      	beq.n	800202a <setGyroScale+0x46>
 8002010:	e017      	b.n	8002042 <setGyroScale+0x5e>
	{
		case 500:
			ctrl1RegValue |= (0x1 << 3);
 8002012:	7bfb      	ldrb	r3, [r7, #15]
 8002014:	f043 0308 	orr.w	r3, r3, #8
 8002018:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 500;
 800201a:	f240 0364 	movw	r3, #100	; 0x64
 800201e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002022:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002026:	80da      	strh	r2, [r3, #6]
			break;
 8002028:	e013      	b.n	8002052 <setGyroScale+0x6e>
		case 2000:
			ctrl1RegValue |= (0x3 << 3);
 800202a:	7bfb      	ldrb	r3, [r7, #15]
 800202c:	f043 0318 	orr.w	r3, r3, #24
 8002030:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 2000;
 8002032:	f240 0364 	movw	r3, #100	; 0x64
 8002036:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800203a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800203e:	80da      	strh	r2, [r3, #6]
			break;
 8002040:	e007      	b.n	8002052 <setGyroScale+0x6e>
		default: // Otherwise we'll set it to 245 dps (0x0 << 4)
			settings.gyro.scale = 245;
 8002042:	f240 0364 	movw	r3, #100	; 0x64
 8002046:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800204a:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 800204e:	80da      	strh	r2, [r3, #6]
			break;
 8002050:	bf00      	nop
	}
	xgWriteByte(CTRL_REG1_G, ctrl1RegValue);
 8002052:	7bfb      	ldrb	r3, [r7, #15]
 8002054:	f04f 0010 	mov.w	r0, #16
 8002058:	4619      	mov	r1, r3
 800205a:	f7fe fdc7 	bl	8000bec <xgWriteByte>

	calcgRes();
 800205e:	f7fe fb67 	bl	8000730 <calcgRes>
}
 8002062:	f107 0710 	add.w	r7, r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop

0800206c <setAccelScale>:

void setAccelScale(uint8_t aScl)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XL. So, first read it:
	uint8_t tempRegValue = xgReadByte(CTRL_REG6_XL);
 8002076:	f04f 0020 	mov.w	r0, #32
 800207a:	f7fe fcc7 	bl	8000a0c <xgReadByte>
 800207e:	4603      	mov	r3, r0
 8002080:	73fb      	strb	r3, [r7, #15]
	// Mask out accel scale bits:
	tempRegValue &= 0xE7;
 8002082:	7bfb      	ldrb	r3, [r7, #15]
 8002084:	f023 0318 	bic.w	r3, r3, #24
 8002088:	73fb      	strb	r3, [r7, #15]

	switch (aScl)
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	2b08      	cmp	r3, #8
 800208e:	d00f      	beq.n	80020b0 <setAccelScale+0x44>
 8002090:	2b10      	cmp	r3, #16
 8002092:	d019      	beq.n	80020c8 <setAccelScale+0x5c>
 8002094:	2b04      	cmp	r3, #4
 8002096:	d123      	bne.n	80020e0 <setAccelScale+0x74>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8002098:	7bfb      	ldrb	r3, [r7, #15]
 800209a:	f043 0310 	orr.w	r3, r3, #16
 800209e:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 4;
 80020a0:	f240 0364 	movw	r3, #100	; 0x64
 80020a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a8:	f04f 0204 	mov.w	r2, #4
 80020ac:	75da      	strb	r2, [r3, #23]
			break;
 80020ae:	e01f      	b.n	80020f0 <setAccelScale+0x84>
		case 8:
			tempRegValue |= (0x3 << 3);
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	f043 0318 	orr.w	r3, r3, #24
 80020b6:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 8;
 80020b8:	f240 0364 	movw	r3, #100	; 0x64
 80020bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c0:	f04f 0208 	mov.w	r2, #8
 80020c4:	75da      	strb	r2, [r3, #23]
			break;
 80020c6:	e013      	b.n	80020f0 <setAccelScale+0x84>
		case 16:
			tempRegValue |= (0x1 << 3);
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	f043 0308 	orr.w	r3, r3, #8
 80020ce:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 16;
 80020d0:	f240 0364 	movw	r3, #100	; 0x64
 80020d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d8:	f04f 0210 	mov.w	r2, #16
 80020dc:	75da      	strb	r2, [r3, #23]
			break;
 80020de:	e007      	b.n	80020f0 <setAccelScale+0x84>
		default: // Otherwise it'll be set to 2g (0x0 << 3)
			settings.accel.scale = 2;
 80020e0:	f240 0364 	movw	r3, #100	; 0x64
 80020e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e8:	f04f 0202 	mov.w	r2, #2
 80020ec:	75da      	strb	r2, [r3, #23]
			break;
 80020ee:	bf00      	nop
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	f04f 0020 	mov.w	r0, #32
 80020f6:	4619      	mov	r1, r3
 80020f8:	f7fe fd78 	bl	8000bec <xgWriteByte>

	// Then calculate a new aRes, which relies on aScale being set correctly:
	calcaRes();
 80020fc:	f7fe fb32 	bl	8000764 <calcaRes>
}
 8002100:	f107 0710 	add.w	r7, r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <setMagScale>:

void setMagScale(uint8_t mScl)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG2_M);
 8002112:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002116:	f7fe fc5b 	bl	80009d0 <mReadByte>
 800211a:	4603      	mov	r3, r0
 800211c:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag scale bits:
	temp &= 0xFF^(0x3 << 5);
 800211e:	7bfb      	ldrb	r3, [r7, #15]
 8002120:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002124:	73fb      	strb	r3, [r7, #15]

	switch (mScl)
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	2b0c      	cmp	r3, #12
 800212a:	d010      	beq.n	800214e <setMagScale+0x46>
 800212c:	2b10      	cmp	r3, #16
 800212e:	d01b      	beq.n	8002168 <setMagScale+0x60>
 8002130:	2b08      	cmp	r3, #8
 8002132:	d126      	bne.n	8002182 <setMagScale+0x7a>
	{
		case 8:
			temp |= (0x1 << 5);
 8002134:	7bfb      	ldrb	r3, [r7, #15]
 8002136:	f043 0320 	orr.w	r3, r3, #32
 800213a:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 8;
 800213c:	f240 0364 	movw	r3, #100	; 0x64
 8002140:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002144:	f04f 0208 	mov.w	r2, #8
 8002148:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 800214c:	e022      	b.n	8002194 <setMagScale+0x8c>
		case 12:
			temp |= (0x2 << 5);
 800214e:	7bfb      	ldrb	r3, [r7, #15]
 8002150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002154:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 12;
 8002156:	f240 0364 	movw	r3, #100	; 0x64
 800215a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800215e:	f04f 020c 	mov.w	r2, #12
 8002162:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8002166:	e015      	b.n	8002194 <setMagScale+0x8c>
		case 16:
			temp |= (0x3 << 5);
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800216e:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 16;
 8002170:	f240 0364 	movw	r3, #100	; 0x64
 8002174:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002178:	f04f 0210 	mov.w	r2, #16
 800217c:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8002180:	e008      	b.n	8002194 <setMagScale+0x8c>
		default: // Otherwise we'll default to 4 gauss (00)
			settings.mag.scale = 4;
 8002182:	f240 0364 	movw	r3, #100	; 0x64
 8002186:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800218a:	f04f 0204 	mov.w	r2, #4
 800218e:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8002192:	bf00      	nop
	}

	// And write the new register value back into CTRL_REG6_XM:
	mWriteByte(CTRL_REG2_M, temp);
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	f04f 0021 	mov.w	r0, #33	; 0x21
 800219a:	4619      	mov	r1, r3
 800219c:	f7fe fef0 	bl	8000f80 <mWriteByte>

	// We've updated the sensor, but we also need to update our class variables
	// First update mScale:
	//mScale = mScl;
	// Then calculate a new mRes, which relies on mScale being set correctly:
	calcmRes();
 80021a0:	f7fe fafa 	bl	8000798 <calcmRes>
}
 80021a4:	f107 0710 	add.w	r7, r7, #16
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <setGyroODR>:

void setGyroODR(uint8_t gRate)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	71fb      	strb	r3, [r7, #7]
	// Only do this if gRate is not 0 (which would disable the gyro)
	if ((gRate & 0x07) != 0)
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d020      	beq.n	8002202 <setGyroODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_G. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG1_G);
 80021c0:	f04f 0010 	mov.w	r0, #16
 80021c4:	f7fe fc22 	bl	8000a0c <xgReadByte>
 80021c8:	4603      	mov	r3, r0
 80021ca:	73fb      	strb	r3, [r7, #15]
		// Then mask out the gyro ODR bits:
		temp &= 0xFF^(0x7 << 5);
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
 80021ce:	f003 031f 	and.w	r3, r3, #31
 80021d2:	73fb      	strb	r3, [r7, #15]
		temp |= (gRate & 0x07) << 5;
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
 80021de:	4313      	orrs	r3, r2
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	73fb      	strb	r3, [r7, #15]
		// Update our settings struct
		settings.gyro.sampleRate = gRate & 0x07;
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	f003 0307 	and.w	r3, r3, #7
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	f240 0364 	movw	r3, #100	; 0x64
 80021f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f4:	721a      	strb	r2, [r3, #8]
		// And write the new register value back into CTRL_REG1_G:
		xgWriteByte(CTRL_REG1_G, temp);
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
 80021f8:	f04f 0010 	mov.w	r0, #16
 80021fc:	4619      	mov	r1, r3
 80021fe:	f7fe fcf5 	bl	8000bec <xgWriteByte>
	}
}
 8002202:	f107 0710 	add.w	r7, r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop

0800220c <setAccelODR>:

void setAccelODR(uint8_t aRate)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
	// Only do this if aRate is not 0 (which would disable the accel)
	if ((aRate & 0x07) != 0)
 8002216:	79fb      	ldrb	r3, [r7, #7]
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	2b00      	cmp	r3, #0
 800221e:	d020      	beq.n	8002262 <setAccelODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_XM. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG6_XL);
 8002220:	f04f 0020 	mov.w	r0, #32
 8002224:	f7fe fbf2 	bl	8000a0c <xgReadByte>
 8002228:	4603      	mov	r3, r0
 800222a:	73fb      	strb	r3, [r7, #15]
		// Then mask out the accel ODR bits:
		temp &= 0x1F;
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	f003 031f 	and.w	r3, r3, #31
 8002232:	73fb      	strb	r3, [r7, #15]
		// Then shift in our new ODR bits:
		temp |= ((aRate & 0x07) << 5);
 8002234:	79fb      	ldrb	r3, [r7, #7]
 8002236:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800223a:	b2da      	uxtb	r2, r3
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	4313      	orrs	r3, r2
 8002240:	b2db      	uxtb	r3, r3
 8002242:	73fb      	strb	r3, [r7, #15]
		settings.accel.sampleRate = aRate & 0x07;
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	b2da      	uxtb	r2, r3
 800224c:	f240 0364 	movw	r3, #100	; 0x64
 8002250:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002254:	761a      	strb	r2, [r3, #24]
		// And write the new register value back into CTRL_REG1_XM:
		xgWriteByte(CTRL_REG6_XL, temp);
 8002256:	7bfb      	ldrb	r3, [r7, #15]
 8002258:	f04f 0020 	mov.w	r0, #32
 800225c:	4619      	mov	r1, r3
 800225e:	f7fe fcc5 	bl	8000bec <xgWriteByte>
	}
}
 8002262:	f107 0710 	add.w	r7, r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop

0800226c <setMagODR>:

void setMagODR(uint8_t mRate)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG5_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG1_M);
 8002276:	f04f 0020 	mov.w	r0, #32
 800227a:	f7fe fba9 	bl	80009d0 <mReadByte>
 800227e:	4603      	mov	r3, r0
 8002280:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag ODR bits:
	temp &= 0xFF^(0x7 << 2);
 8002282:	7bfb      	ldrb	r3, [r7, #15]
 8002284:	f023 031c 	bic.w	r3, r3, #28
 8002288:	73fb      	strb	r3, [r7, #15]
	// Then shift in our new ODR bits:
	temp |= ((mRate & 0x07) << 2);
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002294:	b2da      	uxtb	r2, r3
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	4313      	orrs	r3, r2
 800229a:	b2db      	uxtb	r3, r3
 800229c:	73fb      	strb	r3, [r7, #15]
	settings.mag.sampleRate = mRate & 0x07;
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	f003 0307 	and.w	r3, r3, #7
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	f240 0364 	movw	r3, #100	; 0x64
 80022aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
 80022b2:	7bfb      	ldrb	r3, [r7, #15]
 80022b4:	f04f 0020 	mov.w	r0, #32
 80022b8:	4619      	mov	r1, r3
 80022ba:	f7fe fe61 	bl	8000f80 <mWriteByte>
}
 80022be:	f107 0710 	add.w	r7, r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop

080022c8 <configInt>:

void configInt(interrupt_select interupt, uint8_t generator, h_lactive activeLow, pp_od pushPull)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	71f8      	strb	r0, [r7, #7]
 80022d0:	71b9      	strb	r1, [r7, #6]
 80022d2:	717a      	strb	r2, [r7, #5]
 80022d4:	713b      	strb	r3, [r7, #4]
	// Write to INT1_CTRL or INT2_CTRL. [interupt] should already be one of
	// those two values.
	// [generator] should be an OR'd list of values from the interrupt_generators enum
	xgWriteByte(interupt, generator);
 80022d6:	79fa      	ldrb	r2, [r7, #7]
 80022d8:	79bb      	ldrb	r3, [r7, #6]
 80022da:	4610      	mov	r0, r2
 80022dc:	4619      	mov	r1, r3
 80022de:	f7fe fc85 	bl	8000bec <xgWriteByte>

	// Configure CTRL_REG8
	uint8_t temp;
	temp = xgReadByte(CTRL_REG8);
 80022e2:	f04f 0022 	mov.w	r0, #34	; 0x22
 80022e6:	f7fe fb91 	bl	8000a0c <xgReadByte>
 80022ea:	4603      	mov	r3, r0
 80022ec:	73fb      	strb	r3, [r7, #15]

	if (activeLow) temp |= (1<<5);
 80022ee:	797b      	ldrb	r3, [r7, #5]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d004      	beq.n	80022fe <configInt+0x36>
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	f043 0320 	orr.w	r3, r3, #32
 80022fa:	73fb      	strb	r3, [r7, #15]
 80022fc:	e003      	b.n	8002306 <configInt+0x3e>
	else temp &= ~(1<<5);
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	f023 0320 	bic.w	r3, r3, #32
 8002304:	73fb      	strb	r3, [r7, #15]

	if (pushPull) temp &= ~(1<<4);
 8002306:	793b      	ldrb	r3, [r7, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d004      	beq.n	8002316 <configInt+0x4e>
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	f023 0310 	bic.w	r3, r3, #16
 8002312:	73fb      	strb	r3, [r7, #15]
 8002314:	e003      	b.n	800231e <configInt+0x56>
	else temp |= (1<<4);
 8002316:	7bfb      	ldrb	r3, [r7, #15]
 8002318:	f043 0310 	orr.w	r3, r3, #16
 800231c:	73fb      	strb	r3, [r7, #15]

	xgWriteByte(CTRL_REG8, temp);
 800231e:	7bfb      	ldrb	r3, [r7, #15]
 8002320:	f04f 0022 	mov.w	r0, #34	; 0x22
 8002324:	4619      	mov	r1, r3
 8002326:	f7fe fc61 	bl	8000bec <xgWriteByte>
}
 800232a:	f107 0710 	add.w	r7, r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop

08002334 <configInactivity>:


void configInactivity(uint8_t duration, uint8_t threshold, bool sleepOn)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	4613      	mov	r3, r2
 800233c:	4602      	mov	r2, r0
 800233e:	71fa      	strb	r2, [r7, #7]
 8002340:	460a      	mov	r2, r1
 8002342:	71ba      	strb	r2, [r7, #6]
 8002344:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	73fb      	strb	r3, [r7, #15]

	temp = threshold & 0x7F;
 800234c:	79bb      	ldrb	r3, [r7, #6]
 800234e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002352:	73fb      	strb	r3, [r7, #15]
	if (sleepOn) temp |= (1<<7);
 8002354:	797b      	ldrb	r3, [r7, #5]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <configInactivity+0x2e>
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002360:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(ACT_THS, temp);
 8002362:	7bfb      	ldrb	r3, [r7, #15]
 8002364:	f04f 0004 	mov.w	r0, #4
 8002368:	4619      	mov	r1, r3
 800236a:	f7fe fc3f 	bl	8000bec <xgWriteByte>

	xgWriteByte(ACT_DUR, duration);
 800236e:	79fb      	ldrb	r3, [r7, #7]
 8002370:	f04f 0005 	mov.w	r0, #5
 8002374:	4619      	mov	r1, r3
 8002376:	f7fe fc39 	bl	8000bec <xgWriteByte>
}
 800237a:	f107 0710 	add.w	r7, r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop

08002384 <getInactivity>:


uint8_t getInactivity(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
	uint8_t temp = xgReadByte(STATUS_REG_0);
 800238a:	f04f 0017 	mov.w	r0, #23
 800238e:	f7fe fb3d 	bl	8000a0c <xgReadByte>
 8002392:	4603      	mov	r3, r0
 8002394:	71fb      	strb	r3, [r7, #7]
	temp &= (0x10);
 8002396:	79fb      	ldrb	r3, [r7, #7]
 8002398:	f003 0310 	and.w	r3, r3, #16
 800239c:	71fb      	strb	r3, [r7, #7]
	return temp;
 800239e:	79fb      	ldrb	r3, [r7, #7]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	f107 0708 	add.w	r7, r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop

080023ac <configAccelInt>:

void configAccelInt(uint8_t generator, bool andInterrupts)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	71fa      	strb	r2, [r7, #7]
 80023b8:	71bb      	strb	r3, [r7, #6]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	73fb      	strb	r3, [r7, #15]
	if (andInterrupts) temp |= 0x80;
 80023be:	79bb      	ldrb	r3, [r7, #6]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <configAccelInt+0x20>
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80023ca:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_XL, temp);
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
 80023ce:	f04f 0006 	mov.w	r0, #6
 80023d2:	4619      	mov	r1, r3
 80023d4:	f7fe fc0a 	bl	8000bec <xgWriteByte>
}
 80023d8:	f107 0710 	add.w	r7, r7, #16
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <configAccelThs>:

void configAccelThs(uint8_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	71f8      	strb	r0, [r7, #7]
 80023e8:	71b9      	strb	r1, [r7, #6]
 80023ea:	717a      	strb	r2, [r7, #5]
 80023ec:	713b      	strb	r3, [r7, #4]
	// Write threshold value to INT_GEN_THS_?_XL.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_X_XL + axis, threshold);
 80023ee:	79bb      	ldrb	r3, [r7, #6]
 80023f0:	f103 0307 	add.w	r3, r3, #7
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	79fb      	ldrb	r3, [r7, #7]
 80023f8:	4610      	mov	r0, r2
 80023fa:	4619      	mov	r1, r3
 80023fc:	f7fe fbf6 	bl	8000bec <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 8002400:	797b      	ldrb	r3, [r7, #5]
 8002402:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002406:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 8002408:	793b      	ldrb	r3, [r7, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <configAccelThs+0x36>
 800240e:	7bfb      	ldrb	r3, [r7, #15]
 8002410:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002414:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_XL, temp);
 8002416:	7bfb      	ldrb	r3, [r7, #15]
 8002418:	f04f 000a 	mov.w	r0, #10
 800241c:	4619      	mov	r1, r3
 800241e:	f7fe fbe5 	bl	8000bec <xgWriteByte>
}
 8002422:	f107 0710 	add.w	r7, r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop

0800242c <getAccelIntSrc>:

uint8_t getAccelIntSrc(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_XL);
 8002432:	f04f 0026 	mov.w	r0, #38	; 0x26
 8002436:	f7fe fae9 	bl	8000a0c <xgReadByte>
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_XL (interrupt active) bit is set
	if (intSrc & (1<<6))
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002444:	2b00      	cmp	r3, #0
 8002446:	d004      	beq.n	8002452 <getAccelIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800244e:	b2db      	uxtb	r3, r3
 8002450:	e001      	b.n	8002456 <getAccelIntSrc+0x2a>
	}

	return 0;
 8002452:	f04f 0300 	mov.w	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	f107 0708 	add.w	r7, r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <configGyroInt>:

void configGyroInt(uint8_t generator, bool aoi, bool latch)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	4613      	mov	r3, r2
 8002468:	4602      	mov	r2, r0
 800246a:	71fa      	strb	r2, [r7, #7]
 800246c:	460a      	mov	r2, r1
 800246e:	71ba      	strb	r2, [r7, #6]
 8002470:	717b      	strb	r3, [r7, #5]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	73fb      	strb	r3, [r7, #15]
	if (aoi) temp |= 0x80;
 8002476:	79bb      	ldrb	r3, [r7, #6]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d003      	beq.n	8002484 <configGyroInt+0x24>
 800247c:	7bfb      	ldrb	r3, [r7, #15]
 800247e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002482:	73fb      	strb	r3, [r7, #15]
	if (latch) temp |= 0x40;
 8002484:	797b      	ldrb	r3, [r7, #5]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <configGyroInt+0x32>
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002490:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_G, temp);
 8002492:	7bfb      	ldrb	r3, [r7, #15]
 8002494:	f04f 0030 	mov.w	r0, #48	; 0x30
 8002498:	4619      	mov	r1, r3
 800249a:	f7fe fba7 	bl	8000bec <xgWriteByte>
}
 800249e:	f107 0710 	add.w	r7, r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop

080024a8 <configGyroThs>:


void configGyroThs(int16_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	80f8      	strh	r0, [r7, #6]
 80024b0:	7179      	strb	r1, [r7, #5]
 80024b2:	713a      	strb	r2, [r7, #4]
 80024b4:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2];
	buffer[0] = (threshold & 0x7F00) >> 8;
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80024bc:	ea4f 2323 	mov.w	r3, r3, asr #8
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	733b      	strb	r3, [r7, #12]
	buffer[1] = (threshold & 0x00FF);
 80024c4:	88fb      	ldrh	r3, [r7, #6]
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	737b      	strb	r3, [r7, #13]
	// Write threshold value to INT_GEN_THS_?H_G and  INT_GEN_THS_?L_G.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_XH_G + (axis * 2), buffer[0]);
 80024ca:	797b      	ldrb	r3, [r7, #5]
 80024cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	f103 0331 	add.w	r3, r3, #49	; 0x31
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	7b3b      	ldrb	r3, [r7, #12]
 80024da:	4610      	mov	r0, r2
 80024dc:	4619      	mov	r1, r3
 80024de:	f7fe fb85 	bl	8000bec <xgWriteByte>
	xgWriteByte(INT_GEN_THS_XH_G + 1 + (axis * 2), buffer[1]);
 80024e2:	797b      	ldrb	r3, [r7, #5]
 80024e4:	f103 0319 	add.w	r3, r3, #25
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	7b7b      	ldrb	r3, [r7, #13]
 80024f2:	4610      	mov	r0, r2
 80024f4:	4619      	mov	r1, r3
 80024f6:	f7fe fb79 	bl	8000bec <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 80024fa:	793b      	ldrb	r3, [r7, #4]
 80024fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002500:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 8002502:	78fb      	ldrb	r3, [r7, #3]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <configGyroThs+0x68>
 8002508:	7bfb      	ldrb	r3, [r7, #15]
 800250a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800250e:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_G, temp);
 8002510:	7bfb      	ldrb	r3, [r7, #15]
 8002512:	f04f 0037 	mov.w	r0, #55	; 0x37
 8002516:	4619      	mov	r1, r3
 8002518:	f7fe fb68 	bl	8000bec <xgWriteByte>
}
 800251c:	f107 0710 	add.w	r7, r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <getGyroIntSrc>:


uint8_t getGyroIntSrc()
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_G);
 800252a:	f04f 0014 	mov.w	r0, #20
 800252e:	f7fe fa6d 	bl	8000a0c <xgReadByte>
 8002532:	4603      	mov	r3, r0
 8002534:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_G (interrupt active) bit is set
	if (intSrc & (1<<6))
 8002536:	79fb      	ldrb	r3, [r7, #7]
 8002538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800253c:	2b00      	cmp	r3, #0
 800253e:	d004      	beq.n	800254a <getGyroIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 8002540:	79fb      	ldrb	r3, [r7, #7]
 8002542:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002546:	b2db      	uxtb	r3, r3
 8002548:	e001      	b.n	800254e <getGyroIntSrc+0x2a>
	}

	return 0;
 800254a:	f04f 0300 	mov.w	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	f107 0708 	add.w	r7, r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <configMagInt>:


void configMagInt(uint8_t generator, h_lactive activeLow, bool latch)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	4613      	mov	r3, r2
 8002560:	4602      	mov	r2, r0
 8002562:	71fa      	strb	r2, [r7, #7]
 8002564:	460a      	mov	r2, r1
 8002566:	71ba      	strb	r2, [r7, #6]
 8002568:	717b      	strb	r3, [r7, #5]
	// Mask out non-generator bits (0-4)
	uint8_t config = (generator & 0xE0);
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	f023 031f 	bic.w	r3, r3, #31
 8002570:	73fb      	strb	r3, [r7, #15]
	// IEA bit is 0 for active-low, 1 for active-high.
	if (activeLow == INT_ACTIVE_HIGH) config |= (1<<2);
 8002572:	79bb      	ldrb	r3, [r7, #6]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d103      	bne.n	8002580 <configMagInt+0x28>
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	f043 0304 	orr.w	r3, r3, #4
 800257e:	73fb      	strb	r3, [r7, #15]
	// IEL bit is 0 for latched, 1 for not-latched
	if (!latch) config |= (1<<1);
 8002580:	797b      	ldrb	r3, [r7, #5]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d103      	bne.n	800258e <configMagInt+0x36>
 8002586:	7bfb      	ldrb	r3, [r7, #15]
 8002588:	f043 0302 	orr.w	r3, r3, #2
 800258c:	73fb      	strb	r3, [r7, #15]
	// As long as we have at least 1 generator, enable the interrupt
	if (generator != 0) config |= (1<<0);
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <configMagInt+0x44>
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	73fb      	strb	r3, [r7, #15]

	mWriteByte(INT_CFG_M, config);
 800259c:	7bfb      	ldrb	r3, [r7, #15]
 800259e:	f04f 0030 	mov.w	r0, #48	; 0x30
 80025a2:	4619      	mov	r1, r3
 80025a4:	f7fe fcec 	bl	8000f80 <mWriteByte>
}
 80025a8:	f107 0710 	add.w	r7, r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <configMagThs>:


void configMagThs(uint16_t threshold)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	80fb      	strh	r3, [r7, #6]
	// Write high eight bits of [threshold] to INT_THS_H_M
	mWriteByte(INT_THS_H_M, (uint8_t)((threshold & 0x7F00) >> 8));
 80025ba:	88fb      	ldrh	r3, [r7, #6]
 80025bc:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80025c0:	ea4f 2323 	mov.w	r3, r3, asr #8
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	f04f 0033 	mov.w	r0, #51	; 0x33
 80025ca:	4619      	mov	r1, r3
 80025cc:	f7fe fcd8 	bl	8000f80 <mWriteByte>
	// Write low eight bits of [threshold] to INT_THS_L_M
	mWriteByte(INT_THS_L_M, (uint8_t)(threshold & 0x00FF));
 80025d0:	88fb      	ldrh	r3, [r7, #6]
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	f04f 0032 	mov.w	r0, #50	; 0x32
 80025d8:	4619      	mov	r1, r3
 80025da:	f7fe fcd1 	bl	8000f80 <mWriteByte>
}
 80025de:	f107 0708 	add.w	r7, r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop

080025e8 <getMagIntSrc>:

uint8_t getMagIntSrc(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
	uint8_t intSrc = mReadByte(INT_SRC_M);
 80025ee:	f04f 0030 	mov.w	r0, #48	; 0x30
 80025f2:	f7fe f9ed 	bl	80009d0 <mReadByte>
 80025f6:	4603      	mov	r3, r0
 80025f8:	71fb      	strb	r3, [r7, #7]

	// Check if the INT (interrupt active) bit is set
	if (intSrc & (1<<0))
 80025fa:	79fb      	ldrb	r3, [r7, #7]
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b00      	cmp	r3, #0
 8002602:	d004      	beq.n	800260e <getMagIntSrc+0x26>
	{
		return (intSrc & 0xFE);
 8002604:	79fb      	ldrb	r3, [r7, #7]
 8002606:	f023 0301 	bic.w	r3, r3, #1
 800260a:	b2db      	uxtb	r3, r3
 800260c:	e001      	b.n	8002612 <getMagIntSrc+0x2a>
	}

	return 0;
 800260e:	f04f 0300 	mov.w	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	f107 0708 	add.w	r7, r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}

0800261c <sleepGyro>:

void sleepGyro(bool enable)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 8002626:	f04f 0023 	mov.w	r0, #35	; 0x23
 800262a:	f7fe f9ef 	bl	8000a0c <xgReadByte>
 800262e:	4603      	mov	r3, r0
 8002630:	73fb      	strb	r3, [r7, #15]
	if (enable) temp |= (1<<6);
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d004      	beq.n	8002642 <sleepGyro+0x26>
 8002638:	7bfb      	ldrb	r3, [r7, #15]
 800263a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800263e:	73fb      	strb	r3, [r7, #15]
 8002640:	e003      	b.n	800264a <sleepGyro+0x2e>
	else temp &= ~(1<<6);
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002648:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(CTRL_REG9, temp);
 800264a:	7bfb      	ldrb	r3, [r7, #15]
 800264c:	f04f 0023 	mov.w	r0, #35	; 0x23
 8002650:	4619      	mov	r1, r3
 8002652:	f7fe facb 	bl	8000bec <xgWriteByte>
}
 8002656:	f107 0710 	add.w	r7, r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop

08002660 <getFIFOSamples>:


uint8_t getFIFOSamples(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
	return (xgReadByte(FIFO_SRC) & 0x3F);
 8002664:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8002668:	f7fe f9d0 	bl	8000a0c <xgReadByte>
 800266c:	4603      	mov	r3, r0
 800266e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002672:	b2db      	uxtb	r3, r3
}
 8002674:	4618      	mov	r0, r3
 8002676:	bd80      	pop	{r7, pc}

08002678 <main>:
//OUT_X_L_XL;

#define DELAY 10000

int main(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b08a      	sub	sp, #40	; 0x28
 800267c:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)


	DAVE_Init();			// Initialization of DAVE Apps
 800267e:	f002 fb23 	bl	8004cc8 <DAVE_Init>


	int counter = 0;
 8002682:	f04f 0300 	mov.w	r3, #0
 8002686:	627b      	str	r3, [r7, #36]	; 0x24
	handle_t TimerId;
	uint32_t Status = SYSTM001_ERROR;
 8002688:	f04f 0302 	mov.w	r3, #2
 800268c:	61fb      	str	r3, [r7, #28]

	addressAndData a;
	a.adr.addressDevice = 0x6B;
 800268e:	f04f 036b 	mov.w	r3, #107	; 0x6b
 8002692:	72bb      	strb	r3, [r7, #10]
	a.adr.subAddress =  OUT_X_L_XL;
 8002694:	f04f 0328 	mov.w	r3, #40	; 0x28
 8002698:	72fb      	strb	r3, [r7, #11]

	initLSM9DS1();
 800269a:	f000 f8c7 	bl	800282c <initLSM9DS1>
	calibrate(TRUE);
 800269e:	f04f 0001 	mov.w	r0, #1
 80026a2:	f7fe fccf 	bl	8001044 <calibrate>

	//readAccel1();
	//makeTimer(100, SYSTM001_PERIODIC, timerHandlerReadByte1, &a, &Status, &TimerId);
	TimerId=SYSTM001_CreateTimer(5,SYSTM001_PERIODIC,timerHandlerReadByte1,&a);
 80026a6:	f107 0304 	add.w	r3, r7, #4
 80026aa:	f04f 0005 	mov.w	r0, #5
 80026ae:	f04f 0101 	mov.w	r1, #1
 80026b2:	f642 0285 	movw	r2, #10373	; 0x2885
 80026b6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80026ba:	f001 fbb3 	bl	8003e24 <SYSTM001_CreateTimer>
 80026be:	61b8      	str	r0, [r7, #24]
	SYSTM001_StartTimer(TimerId);
 80026c0:	69b8      	ldr	r0, [r7, #24]
 80026c2:	f001 fc7f 	bl	8003fc4 <SYSTM001_StartTimer>
 80026c6:	e000      	b.n	80026ca <main+0x52>
		if(counter > 20)
		{
			counter = 0;
		}

	}
 80026c8:	bf00      	nop
				// Modify Transmit Data Valid
				WR_REG(USIC1_CH1->FMR, USIC_CH_FMR_MTDV_Msk, USIC_CH_FMR_MTDV_Pos, 2);
			}
		}*/

		if(!readingAllowed)
 80026ca:	f240 0310 	movw	r3, #16
 80026ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f040 809f 	bne.w	800281a <main+0x1a2>
		{


			int16_t accelX = (a.dane[1] << 8) | a.dane[0]; // Store x-axis values into gx
 80026dc:	797b      	ldrb	r3, [r7, #5]
 80026de:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	793b      	ldrb	r3, [r7, #4]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	847b      	strh	r3, [r7, #34]	; 0x22

			int16_t accelY = (a.dane[3] << 8) | a.dane[2]; // Store y-axis values into gy
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	79bb      	ldrb	r3, [r7, #6]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	82fb      	strh	r3, [r7, #22]

			int16_t accelZ = (a.dane[5] << 8) | a.dane[4]; // Store z-axis values into gz
 80026f8:	7a7b      	ldrb	r3, [r7, #9]
 80026fa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026fe:	b29a      	uxth	r2, r3
 8002700:	7a3b      	ldrb	r3, [r7, #8]
 8002702:	4313      	orrs	r3, r2
 8002704:	82bb      	strh	r3, [r7, #20]

			uint8_t a0 = a.dane[0];
 8002706:	793b      	ldrb	r3, [r7, #4]
 8002708:	74fb      	strb	r3, [r7, #19]
			uint8_t a1 = a.dane[1];
 800270a:	797b      	ldrb	r3, [r7, #5]
 800270c:	74bb      	strb	r3, [r7, #18]
			uint8_t a2 = a.dane[2];
 800270e:	79bb      	ldrb	r3, [r7, #6]
 8002710:	747b      	strb	r3, [r7, #17]
			uint8_t a3 = a.dane[3];
 8002712:	79fb      	ldrb	r3, [r7, #7]
 8002714:	743b      	strb	r3, [r7, #16]
			uint8_t a4 = a.dane[4];
 8002716:	7a3b      	ldrb	r3, [r7, #8]
 8002718:	73fb      	strb	r3, [r7, #15]
			uint8_t a5 = a.dane[5];
 800271a:	7a7b      	ldrb	r3, [r7, #9]
 800271c:	73bb      	strb	r3, [r7, #14]

			if (_autoCalc) //kalibracja
 800271e:	f240 038c 	movw	r3, #140	; 0x8c
 8002722:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d01d      	beq.n	8002768 <main+0xf0>
			{
				accelX -= aBiasRaw[X_AXIS];
 800272c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800272e:	f240 03b8 	movw	r3, #184	; 0xb8
 8002732:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002736:	881b      	ldrh	r3, [r3, #0]
 8002738:	b29b      	uxth	r3, r3
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	b29b      	uxth	r3, r3
 800273e:	847b      	strh	r3, [r7, #34]	; 0x22
				accelX -= aBiasRaw[Y_AXIS];
 8002740:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8002742:	f240 03b8 	movw	r3, #184	; 0xb8
 8002746:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800274a:	885b      	ldrh	r3, [r3, #2]
 800274c:	b29b      	uxth	r3, r3
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	b29b      	uxth	r3, r3
 8002752:	847b      	strh	r3, [r7, #34]	; 0x22
				accelX -= aBiasRaw[Z_AXIS];
 8002754:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8002756:	f240 03b8 	movw	r3, #184	; 0xb8
 800275a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800275e:	889b      	ldrh	r3, [r3, #4]
 8002760:	b29b      	uxth	r3, r3
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	b29b      	uxth	r3, r3
 8002766:	847b      	strh	r3, [r7, #34]	; 0x22
			}

			accelX = calcAccel(accelX);
 8002768:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff fc0f 	bl	8001f90 <calcAccel>
 8002772:	ee07 0a90 	vmov	s15, r0
 8002776:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800277a:	ee17 3a90 	vmov	r3, s15
 800277e:	847b      	strh	r3, [r7, #34]	; 0x22
			accelY = calcAccel(accelY);
 8002780:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff fc03 	bl	8001f90 <calcAccel>
 800278a:	ee07 0a90 	vmov	s15, r0
 800278e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002792:	ee17 3a90 	vmov	r3, s15
 8002796:	82fb      	strh	r3, [r7, #22]
			accelZ = calcAccel(accelZ);
 8002798:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff fbf7 	bl	8001f90 <calcAccel>
 80027a2:	ee07 0a90 	vmov	s15, r0
 80027a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027aa:	ee17 3a90 	vmov	r3, s15
 80027ae:	82bb      	strh	r3, [r7, #20]

			pomiary[counter].ax = accelX;
 80027b0:	f240 02f8 	movw	r2, #248	; 0xf8
 80027b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80027b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027ba:	460b      	mov	r3, r1
 80027bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80027c0:	185b      	adds	r3, r3, r1
 80027c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80027c6:	18d3      	adds	r3, r2, r3
 80027c8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80027ca:	801a      	strh	r2, [r3, #0]
			pomiary[counter].ay = accelY;
 80027cc:	f240 02f8 	movw	r2, #248	; 0xf8
 80027d0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80027d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027d6:	460b      	mov	r3, r1
 80027d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80027dc:	185b      	adds	r3, r3, r1
 80027de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80027e2:	18d3      	adds	r3, r2, r3
 80027e4:	8afa      	ldrh	r2, [r7, #22]
 80027e6:	805a      	strh	r2, [r3, #2]
			pomiary[counter].az = accelZ;
 80027e8:	f240 02f8 	movw	r2, #248	; 0xf8
 80027ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80027f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027f2:	460b      	mov	r3, r1
 80027f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80027f8:	185b      	adds	r3, r3, r1
 80027fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80027fe:	18d3      	adds	r3, r2, r3
 8002800:	8aba      	ldrh	r2, [r7, #20]
 8002802:	809a      	strh	r2, [r3, #4]
			counter++;
 8002804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002806:	f103 0301 	add.w	r3, r3, #1
 800280a:	627b      	str	r3, [r7, #36]	; 0x24
			readingAllowed = TRUE;
 800280c:	f240 0310 	movw	r3, #16
 8002810:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002814:	f04f 0201 	mov.w	r2, #1
 8002818:	701a      	strb	r2, [r3, #0]
		}

		if(counter > 20)
 800281a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281c:	2b14      	cmp	r3, #20
 800281e:	f77f af53 	ble.w	80026c8 <main+0x50>
		{
			counter = 0;
 8002822:	f04f 0300 	mov.w	r3, #0
 8002826:	627b      	str	r3, [r7, #36]	; 0x24
		}

	}
 8002828:	e74e      	b.n	80026c8 <main+0x50>
 800282a:	bf00      	nop

0800282c <initLSM9DS1>:
	return 0;
}

void initLSM9DS1(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
	init(IMU_MODE_I2C, LSM9DS1_AG_ADDR(1), LSM9DS1_M_ADDR(1));
 8002832:	f04f 0001 	mov.w	r0, #1
 8002836:	f04f 016b 	mov.w	r1, #107	; 0x6b
 800283a:	f04f 021e 	mov.w	r2, #30
 800283e:	f7fd fd43 	bl	80002c8 <init>

	settings.device.commInterface = IMU_MODE_I2C;
 8002842:	f240 0364 	movw	r3, #100	; 0x64
 8002846:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800284a:	f04f 0201 	mov.w	r2, #1
 800284e:	701a      	strb	r2, [r3, #0]
	settings.device.mAddress = LSM9DS1_M;
 8002850:	f240 0364 	movw	r3, #100	; 0x64
 8002854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002858:	f04f 021e 	mov.w	r2, #30
 800285c:	709a      	strb	r2, [r3, #2]
	settings.device.agAddress = LSM9DS1_AG;
 800285e:	f240 0364 	movw	r3, #100	; 0x64
 8002862:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002866:	f04f 026b 	mov.w	r2, #107	; 0x6b
 800286a:	705a      	strb	r2, [r3, #1]

	if(!begin())
 800286c:	f7fd fe8a 	bl	8000584 <begin>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d102      	bne.n	800287c <initLSM9DS1+0x50>
	{
		int k = 0;
 8002876:	f04f 0300 	mov.w	r3, #0
 800287a:	607b      	str	r3, [r7, #4]
	}
}
 800287c:	f107 0708 	add.w	r7, r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <timerHandlerReadByte1>:

void timerHandlerReadByte1(void *T)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b08c      	sub	sp, #48	; 0x30
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
	static volatile uint32_t stageOfReading = 0;
	static uint8_t whichByte = 0;
	addressAndData *address = (addressAndData*)T;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	62fb      	str	r3, [r7, #44]	; 0x2c

	if(readingAllowed == TRUE)
 8002890:	f240 0310 	movw	r3, #16
 8002894:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b01      	cmp	r3, #1
 800289e:	f040 8183 	bne.w	8002ba8 <timerHandlerReadByte1+0x324>
	{
		if(USIC1_CH1->PSR_IICMode & (USIC_CH_PSR_IICMode_ERR_Msk | USIC_CH_PSR_IICMode_NACK_Msk))
 80028a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028a6:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80028aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d029      	beq.n	8002908 <timerHandlerReadByte1+0x84>
		{
			// Clear error bits
			USIC1_CH1->PSCR |= 0x3FF;
 80028b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028b8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80028bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028c0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80028c4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80028c6:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 80028ca:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 80028ce:	64da      	str	r2, [r3, #76]	; 0x4c
			// Flush transmit FIFO buffer
			USIC1_CH1->TRBSCR |= USIC_CH_TRBSCR_FLUSHTB_Msk;
 80028d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028d4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80028d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028dc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80028e0:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 80028e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028e8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			// Modify Transmit Data Valid
			WR_REG(USIC1_CH1->FMR, USIC_CH_FMR_MTDV_Msk, USIC_CH_FMR_MTDV_Pos, 2);
 80028ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028f0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80028f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028f8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80028fc:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80028fe:	f022 0203 	bic.w	r2, r2, #3
 8002902:	f042 0202 	orr.w	r2, r2, #2
 8002906:	669a      	str	r2, [r3, #104]	; 0x68
		}

		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 8002908:	f645 7384 	movw	r3, #24452	; 0x5f84
 800290c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	62bb      	str	r3, [r7, #40]	; 0x28

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8002914:	f04f 0304 	mov.w	r3, #4
 8002918:	777b      	strb	r3, [r7, #29]
		uint8_t adr = address->adr.addressDevice;
 800291a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800291c:	799b      	ldrb	r3, [r3, #6]
 800291e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		data1.Data1.Data = ((adr << 1) | I2C_WRITE);
 8002922:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002926:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800292a:	b2db      	uxtb	r3, r3
 800292c:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 800292e:	e007      	b.n	8002940 <timerHandlerReadByte1+0xbc>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002932:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002936:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800293a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
		uint8_t adr = address->adr.addressDevice;
		data1.Data1.Data = ((adr << 1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 8002940:	f107 031c 	add.w	r3, r7, #28
 8002944:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002948:	f6c0 0000 	movt	r0, #2048	; 0x800
 800294c:	4619      	mov	r1, r3
 800294e:	f002 f8b7 	bl	8004ac0 <I2C001_WriteData>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0eb      	beq.n	8002930 <timerHandlerReadByte1+0xac>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}

		stageOfReading++;
 8002958:	f240 0324 	movw	r3, #36	; 0x24
 800295c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f103 0201 	add.w	r2, r3, #1
 8002966:	f240 0324 	movw	r3, #36	; 0x24
 800296a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800296e:	601a      	str	r2, [r3, #0]
		delay(DELAY);
 8002970:	f242 7010 	movw	r0, #10000	; 0x2710
 8002974:	f7fd ff6a 	bl	800084c <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	767b      	strb	r3, [r7, #25]
		uint8_t subAdr = (address->adr.subAddress + whichByte);
 800297e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002980:	79da      	ldrb	r2, [r3, #7]
 8002982:	f240 0328 	movw	r3, #40	; 0x28
 8002986:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	18d3      	adds	r3, r2, r3
 800298e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		data2.Data1.Data = subAdr;
 8002992:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002996:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8002998:	e007      	b.n	80029aa <timerHandlerReadByte1+0x126>
		{
			USIC_FlushTxFIFO(I2CRegs);
 800299a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80029a0:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80029a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029a6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
		uint8_t subAdr = (address->adr.subAddress + whichByte);
		data2.Data1.Data = subAdr;
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 80029aa:	f107 0318 	add.w	r3, r7, #24
 80029ae:	f645 7084 	movw	r0, #24452	; 0x5f84
 80029b2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80029b6:	4619      	mov	r1, r3
 80029b8:	f002 f882 	bl	8004ac0 <I2C001_WriteData>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0eb      	beq.n	800299a <timerHandlerReadByte1+0x116>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}

		stageOfReading++;
 80029c2:	f240 0324 	movw	r3, #36	; 0x24
 80029c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f103 0201 	add.w	r2, r3, #1
 80029d0:	f240 0324 	movw	r3, #36	; 0x24
 80029d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029d8:	601a      	str	r2, [r3, #0]
		delay(DELAY);
 80029da:	f242 7010 	movw	r0, #10000	; 0x2710
 80029de:	f7fd ff35 	bl	800084c <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 80029e2:	f04f 0305 	mov.w	r3, #5
 80029e6:	757b      	strb	r3, [r7, #21]
		uint8_t adr1 = address->adr.addressDevice;
 80029e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ea:	799b      	ldrb	r3, [r3, #6]
 80029ec:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		data3.Data1.Data = ((adr1 << 1) | I2C_READ);
 80029f0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80029f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8002a02:	e007      	b.n	8002a14 <timerHandlerReadByte1+0x190>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a06:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002a0a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a10:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
		uint8_t adr1 = address->adr.addressDevice;
		data3.Data1.Data = ((adr1 << 1) | I2C_READ);
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8002a14:	f107 0314 	add.w	r3, r7, #20
 8002a18:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002a1c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002a20:	4619      	mov	r1, r3
 8002a22:	f002 f84d 	bl	8004ac0 <I2C001_WriteData>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d0eb      	beq.n	8002a04 <timerHandlerReadByte1+0x180>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}

		stageOfReading++;
 8002a2c:	f240 0324 	movw	r3, #36	; 0x24
 8002a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f103 0201 	add.w	r2, r3, #1
 8002a3a:	f240 0324 	movw	r3, #36	; 0x24
 8002a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a42:	601a      	str	r2, [r3, #0]
		delay(DELAY);
 8002a44:	f242 7010 	movw	r0, #10000	; 0x2710
 8002a48:	f7fd ff00 	bl	800084c <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8002a4c:	f04f 0303 	mov.w	r3, #3
 8002a50:	747b      	strb	r3, [r7, #17]
		data4.Data1.Data = ubyteFF;
 8002a52:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002a56:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8002a58:	e007      	b.n	8002a6a <timerHandlerReadByte1+0x1e6>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a5c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002a60:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a66:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
		data4.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8002a6a:	f107 0310 	add.w	r3, r7, #16
 8002a6e:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002a72:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002a76:	4619      	mov	r1, r3
 8002a78:	f002 f822 	bl	8004ac0 <I2C001_WriteData>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0eb      	beq.n	8002a5a <timerHandlerReadByte1+0x1d6>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}

		stageOfReading++;
 8002a82:	f240 0324 	movw	r3, #36	; 0x24
 8002a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f103 0201 	add.w	r2, r3, #1
 8002a90:	f240 0324 	movw	r3, #36	; 0x24
 8002a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a98:	601a      	str	r2, [r3, #0]
		delay(DELAY);
 8002a9a:	f242 7010 	movw	r0, #10000	; 0x2710
 8002a9e:	f7fd fed5 	bl	800084c <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8002aa2:	f04f 0306 	mov.w	r3, #6
 8002aa6:	737b      	strb	r3, [r7, #13]
		data5.Data1.Data = ubyteFF;
 8002aa8:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002aac:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8002aae:	e007      	b.n	8002ac0 <timerHandlerReadByte1+0x23c>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ab2:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002ab6:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002abc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(DELAY);

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
		data5.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8002ac0:	f107 030c 	add.w	r3, r7, #12
 8002ac4:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002ac8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002acc:	4619      	mov	r1, r3
 8002ace:	f001 fff7 	bl	8004ac0 <I2C001_WriteData>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0eb      	beq.n	8002ab0 <timerHandlerReadByte1+0x22c>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}

		stageOfReading++;
 8002ad8:	f240 0324 	movw	r3, #36	; 0x24
 8002adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f103 0201 	add.w	r2, r3, #1
 8002ae6:	f240 0324 	movw	r3, #36	; 0x24
 8002aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aee:	601a      	str	r2, [r3, #0]
		delay(DELAY);
 8002af0:	f242 7010 	movw	r0, #10000	; 0x2710
 8002af4:	f7fd feaa 	bl	800084c <delay>

		int k = 0;
 8002af8:	f04f 0300 	mov.w	r3, #0
 8002afc:	623b      	str	r3, [r7, #32]

		uint16_t buffer = 0;
 8002afe:	f04f 0300 	mov.w	r3, #0
 8002b02:	817b      	strh	r3, [r7, #10]
		if(I2C001_ReadData(&I2C001_Handle0,&buffer))
 8002b04:	f107 030a 	add.w	r3, r7, #10
 8002b08:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002b0c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002b10:	4619      	mov	r1, r3
 8002b12:	f001 ffab 	bl	8004a6c <I2C001_ReadData>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d004      	beq.n	8002b26 <timerHandlerReadByte1+0x2a2>
		{
			k++;
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
 8002b1e:	f103 0301 	add.w	r3, r3, #1
 8002b22:	623b      	str	r3, [r7, #32]
 8002b24:	e003      	b.n	8002b2e <timerHandlerReadByte1+0x2aa>
		}
		else
		{
			k--;
 8002b26:	6a3b      	ldr	r3, [r7, #32]
 8002b28:	f103 33ff 	add.w	r3, r3, #4294967295
 8002b2c:	623b      	str	r3, [r7, #32]
		}
		delay(DELAY);
 8002b2e:	f242 7010 	movw	r0, #10000	; 0x2710
 8002b32:	f7fd fe8b 	bl	800084c <delay>
		address->dane[whichByte] = (uint8_t)buffer;
 8002b36:	f240 0328 	movw	r3, #40	; 0x28
 8002b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	897a      	ldrh	r2, [r7, #10]
 8002b42:	b2d1      	uxtb	r1, r2
 8002b44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b46:	54d1      	strb	r1, [r2, r3]
		stageOfReading = 0;
 8002b48:	f240 0324 	movw	r3, #36	; 0x24
 8002b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b50:	f04f 0200 	mov.w	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]
		whichByte++;
 8002b56:	f240 0328 	movw	r3, #40	; 0x28
 8002b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	f103 0301 	add.w	r3, r3, #1
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	f240 0328 	movw	r3, #40	; 0x28
 8002b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b6e:	701a      	strb	r2, [r3, #0]

		if(whichByte == 6)
 8002b70:	f240 0328 	movw	r3, #40	; 0x28
 8002b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b06      	cmp	r3, #6
 8002b7c:	d114      	bne.n	8002ba8 <timerHandlerReadByte1+0x324>
		{
			readingAllowed = FALSE;
 8002b7e:	f240 0310 	movw	r3, #16
 8002b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b86:	f04f 0200 	mov.w	r2, #0
 8002b8a:	701a      	strb	r2, [r3, #0]

			whichByte = 0;
 8002b8c:	f240 0328 	movw	r3, #40	; 0x28
 8002b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b94:	f04f 0200 	mov.w	r2, #0
 8002b98:	701a      	strb	r2, [r3, #0]
			stageOfReading = 0;
 8002b9a:	f240 0324 	movw	r3, #36	; 0x24
 8002b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ba2:	f04f 0200 	mov.w	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002ba8:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <timerHandlerReadByte>:

void timerHandlerReadByte(void *T)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b08a      	sub	sp, #40	; 0x28
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
	static volatile uint32_t stageOfReading = 0;
	static volatile uint8_t whichByte = 0;
	addressAndData address = *((addressAndData*)T);
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	f107 0320 	add.w	r3, r7, #32
 8002bbe:	6810      	ldr	r0, [r2, #0]
 8002bc0:	6851      	ldr	r1, [r2, #4]
 8002bc2:	c303      	stmia	r3!, {r0, r1}

	if(readingAllowed == TRUE)
 8002bc4:	f240 0310 	movw	r3, #16
 8002bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	f040 8136 	bne.w	8002e42 <timerHandlerReadByte+0x292>
	{
		if(0 == stageOfReading)
 8002bd6:	f240 031c 	movw	r3, #28
 8002bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d122      	bne.n	8002c2a <timerHandlerReadByte+0x7a>
		{
			I2C001_DataType data1;
			data1.Data1.TDF_Type = I2C_TDF_MStart;
 8002be4:	f04f 0304 	mov.w	r3, #4
 8002be8:	777b      	strb	r3, [r7, #29]
			data1.Data1.Data = ((address.adr.addressDevice <<1) | I2C_WRITE);
 8002bea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002bee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	773b      	strb	r3, [r7, #28]
			//while(!I2C001_WriteData(&I2C001_Handle0,&data1));
			I2C001_WriteData(&I2C001_Handle0,&data1);
 8002bf6:	f107 031c 	add.w	r3, r7, #28
 8002bfa:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002bfe:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002c02:	4619      	mov	r1, r3
 8002c04:	f001 ff5c 	bl	8004ac0 <I2C001_WriteData>
			stageOfReading++;
 8002c08:	f240 031c 	movw	r3, #28
 8002c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f103 0201 	add.w	r2, r3, #1
 8002c16:	f240 031c 	movw	r3, #28
 8002c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c1e:	601a      	str	r2, [r3, #0]

			delay(DELAY);
 8002c20:	f242 7010 	movw	r0, #10000	; 0x2710
 8002c24:	f7fd fe12 	bl	800084c <delay>
 8002c28:	e10b      	b.n	8002e42 <timerHandlerReadByte+0x292>
		}
		else if(1 == stageOfReading)
 8002c2a:	f240 031c 	movw	r3, #28
 8002c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d127      	bne.n	8002c88 <timerHandlerReadByte+0xd8>
		{
			I2C001_DataType data2;
			data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8002c38:	f04f 0300 	mov.w	r3, #0
 8002c3c:	767b      	strb	r3, [r7, #25]
			data2.Data1.Data = (address.adr.subAddress + whichByte);
 8002c3e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002c42:	f240 0320 	movw	r3, #32
 8002c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	18d3      	adds	r3, r2, r3
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	763b      	strb	r3, [r7, #24]
			//while(!I2C001_WriteData(&I2C001_Handle0,&data2));
			I2C001_WriteData(&I2C001_Handle0,&data2);
 8002c54:	f107 0318 	add.w	r3, r7, #24
 8002c58:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002c5c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002c60:	4619      	mov	r1, r3
 8002c62:	f001 ff2d 	bl	8004ac0 <I2C001_WriteData>
			stageOfReading++;
 8002c66:	f240 031c 	movw	r3, #28
 8002c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f103 0201 	add.w	r2, r3, #1
 8002c74:	f240 031c 	movw	r3, #28
 8002c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c7c:	601a      	str	r2, [r3, #0]

			delay(DELAY);
 8002c7e:	f242 7010 	movw	r0, #10000	; 0x2710
 8002c82:	f7fd fde3 	bl	800084c <delay>
 8002c86:	e0dc      	b.n	8002e42 <timerHandlerReadByte+0x292>
		}
		else if(2 == stageOfReading)
 8002c88:	f240 031c 	movw	r3, #28
 8002c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d125      	bne.n	8002ce2 <timerHandlerReadByte+0x132>
		{
			I2C001_DataType data3;
			data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8002c96:	f04f 0305 	mov.w	r3, #5
 8002c9a:	757b      	strb	r3, [r7, #21]
			data3.Data1.Data = ((address.adr.addressDevice<<1) | I2C_READ);
 8002c9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002ca0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	f043 0301 	orr.w	r3, r3, #1
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	753b      	strb	r3, [r7, #20]
			//while(!I2C001_WriteData(&I2C001_Handle0,&data3));
			I2C001_WriteData(&I2C001_Handle0,&data3);
 8002cae:	f107 0314 	add.w	r3, r7, #20
 8002cb2:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002cb6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002cba:	4619      	mov	r1, r3
 8002cbc:	f001 ff00 	bl	8004ac0 <I2C001_WriteData>
			stageOfReading++;
 8002cc0:	f240 031c 	movw	r3, #28
 8002cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f103 0201 	add.w	r2, r3, #1
 8002cce:	f240 031c 	movw	r3, #28
 8002cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cd6:	601a      	str	r2, [r3, #0]

			delay(DELAY);
 8002cd8:	f242 7010 	movw	r0, #10000	; 0x2710
 8002cdc:	f7fd fdb6 	bl	800084c <delay>
 8002ce0:	e0af      	b.n	8002e42 <timerHandlerReadByte+0x292>
		}
		else if(3 == stageOfReading)
 8002ce2:	f240 031c 	movw	r3, #28
 8002ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2b03      	cmp	r3, #3
 8002cee:	d11f      	bne.n	8002d30 <timerHandlerReadByte+0x180>
		{
			I2C001_DataType data4;
			data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8002cf0:	f04f 0303 	mov.w	r3, #3
 8002cf4:	747b      	strb	r3, [r7, #17]
			data4.Data1.Data = ubyteFF;
 8002cf6:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002cfa:	743b      	strb	r3, [r7, #16]
			//while(!I2C001_WriteData(&I2C001_Handle0,&data4));
			I2C001_WriteData(&I2C001_Handle0,&data4);
 8002cfc:	f107 0310 	add.w	r3, r7, #16
 8002d00:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002d04:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002d08:	4619      	mov	r1, r3
 8002d0a:	f001 fed9 	bl	8004ac0 <I2C001_WriteData>
			stageOfReading++;
 8002d0e:	f240 031c 	movw	r3, #28
 8002d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f103 0201 	add.w	r2, r3, #1
 8002d1c:	f240 031c 	movw	r3, #28
 8002d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d24:	601a      	str	r2, [r3, #0]

			delay(DELAY);
 8002d26:	f242 7010 	movw	r0, #10000	; 0x2710
 8002d2a:	f7fd fd8f 	bl	800084c <delay>
 8002d2e:	e088      	b.n	8002e42 <timerHandlerReadByte+0x292>
		}
		else if(4 == stageOfReading)
 8002d30:	f240 031c 	movw	r3, #28
 8002d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2b04      	cmp	r3, #4
 8002d3c:	d11f      	bne.n	8002d7e <timerHandlerReadByte+0x1ce>
		{
			I2C001_DataType data5;
			data5.Data1.TDF_Type = I2C_TDF_MStop;
 8002d3e:	f04f 0306 	mov.w	r3, #6
 8002d42:	737b      	strb	r3, [r7, #13]
			data5.Data1.Data = ubyteFF;
 8002d44:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002d48:	733b      	strb	r3, [r7, #12]
			//while(!I2C001_WriteData(&I2C001_Handle0,&data5));
			I2C001_WriteData(&I2C001_Handle0,&data5);
 8002d4a:	f107 030c 	add.w	r3, r7, #12
 8002d4e:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002d52:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002d56:	4619      	mov	r1, r3
 8002d58:	f001 feb2 	bl	8004ac0 <I2C001_WriteData>
			stageOfReading++;
 8002d5c:	f240 031c 	movw	r3, #28
 8002d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f103 0201 	add.w	r2, r3, #1
 8002d6a:	f240 031c 	movw	r3, #28
 8002d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d72:	601a      	str	r2, [r3, #0]

			delay(DELAY);
 8002d74:	f242 7010 	movw	r0, #10000	; 0x2710
 8002d78:	f7fd fd68 	bl	800084c <delay>
 8002d7c:	e061      	b.n	8002e42 <timerHandlerReadByte+0x292>
		}
		else if(5 == stageOfReading)
 8002d7e:	f240 031c 	movw	r3, #28
 8002d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2b05      	cmp	r3, #5
 8002d8a:	d15a      	bne.n	8002e42 <timerHandlerReadByte+0x292>
		{
			uint16_t DataReceive2 = 0;
 8002d8c:	f04f 0300 	mov.w	r3, #0
 8002d90:	817b      	strh	r3, [r7, #10]
			stageOfReading = 0;
 8002d92:	f240 031c 	movw	r3, #28
 8002d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d9a:	f04f 0200 	mov.w	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
			if(I2C001_ReadData(&I2C001_Handle0,&DataReceive2))
 8002da0:	f107 030a 	add.w	r3, r7, #10
 8002da4:	f645 7084 	movw	r0, #24452	; 0x5f84
 8002da8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002dac:	4619      	mov	r1, r3
 8002dae:	f001 fe5d 	bl	8004a6c <I2C001_ReadData>
			{
				;
			}

			delay(DELAY);
 8002db2:	f242 7010 	movw	r0, #10000	; 0x2710
 8002db6:	f7fd fd49 	bl	800084c <delay>

			address.dane[whichByte] = (uint8_t)DataReceive2;
 8002dba:	f240 0320 	movw	r3, #32
 8002dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	897a      	ldrh	r2, [r7, #10]
 8002dc8:	b2d2      	uxtb	r2, r2
 8002dca:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002dce:	18cb      	adds	r3, r1, r3
 8002dd0:	f803 2c08 	strb.w	r2, [r3, #-8]

			whichByte++;
 8002dd4:	f240 0320 	movw	r3, #32
 8002dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	f103 0301 	add.w	r3, r3, #1
 8002de4:	b2da      	uxtb	r2, r3
 8002de6:	f240 0320 	movw	r3, #32
 8002dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dee:	701a      	strb	r2, [r3, #0]
			stageOfReading++;
 8002df0:	f240 031c 	movw	r3, #28
 8002df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f103 0201 	add.w	r2, r3, #1
 8002dfe:	f240 031c 	movw	r3, #28
 8002e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e06:	601a      	str	r2, [r3, #0]

			if(whichByte == 6)
 8002e08:	f240 0320 	movw	r3, #32
 8002e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b06      	cmp	r3, #6
 8002e16:	d114      	bne.n	8002e42 <timerHandlerReadByte+0x292>
			{
				readingAllowed = FALSE;
 8002e18:	f240 0310 	movw	r3, #16
 8002e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 8002e26:	f240 0320 	movw	r3, #32
 8002e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	701a      	strb	r2, [r3, #0]
				stageOfReading = 0;
 8002e34:	f240 031c 	movw	r3, #28
 8002e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	601a      	str	r2, [r3, #0]
			}
		}
	}
}
 8002e42:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop

08002e4c <makeTimer>:
 */

#include "Timer.h"

void makeTimer(uint32_t period, SYSTM001_TimerType TimerType, SYSTM001_TimerCallBackPtr TimerCallBack, void *pCallBackArgPtr, uint32_t *status, handle_t *timerID)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	607a      	str	r2, [r7, #4]
 8002e56:	603b      	str	r3, [r7, #0]
 8002e58:	460b      	mov	r3, r1
 8002e5a:	72fb      	strb	r3, [r7, #11]
	*timerID = SYSTM001_CreateTimer(period,TimerType,TimerCallBack, pCallBackArgPtr);
 8002e5c:	7afb      	ldrb	r3, [r7, #11]
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	4619      	mov	r1, r3
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	f000 ffdd 	bl	8003e24 <SYSTM001_CreateTimer>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	601a      	str	r2, [r3, #0]

	if(*timerID != 0)
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d007      	beq.n	8002e88 <makeTimer+0x3c>
	{
		*status = SYSTM001_StartTimer(*timerID);
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f001 f8a1 	bl	8003fc4 <SYSTM001_StartTimer>
 8002e82:	4602      	mov	r2, r0
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	601a      	str	r2, [r3, #0]
	}
}
 8002e88:	f107 0710 	add.w	r7, r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <removeTimer>:


void removeTimer(uint32_t *status, handle_t *timerID)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
	if(*timerID != 0)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d014      	beq.n	8002ecc <removeTimer+0x3c>
	{
		*status = SYSTM001_StopTimer(*timerID);
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f001 f8e6 	bl	8004078 <SYSTM001_StopTimer>
 8002eac:	4602      	mov	r2, r0
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	601a      	str	r2, [r3, #0]

		if(*status == DAVEApp_SUCCESS)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d108      	bne.n	8002ecc <removeTimer+0x3c>
		{
			SYSTM001_DeleteTimer(*timerID);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f001 f922 	bl	8004108 <SYSTM001_DeleteTimer>
			*timerID = 0;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	f04f 0200 	mov.w	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002ecc:	f107 0708 	add.w	r7, r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8002ed4:	e7fe      	b.n	8002ed4 <NMI_Handler>

08002ed6 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8002ed6:	e7fe      	b.n	8002ed6 <HardFault_Handler>

08002ed8 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8002ed8:	e7fe      	b.n	8002ed8 <MemManage_Handler>

08002eda <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8002eda:	e7fe      	b.n	8002eda <BusFault_Handler>

08002edc <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8002edc:	e7fe      	b.n	8002edc <UsageFault_Handler>

08002ede <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8002ede:	e7fe      	b.n	8002ede <SVC_Handler>

08002ee0 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8002ee0:	e7fe      	b.n	8002ee0 <DebugMon_Handler>

08002ee2 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8002ee2:	e7fe      	b.n	8002ee2 <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8002ee4:	e7fe      	b.n	8002ee4 <PendSV_Handler+0x2>

08002ee6 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8002ee6:	e7fe      	b.n	8002ee6 <SCU_0_IRQHandler>

08002ee8 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8002ee8:	e7fe      	b.n	8002ee8 <ERU0_0_IRQHandler>

08002eea <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8002eea:	e7fe      	b.n	8002eea <ERU0_1_IRQHandler>

08002eec <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8002eec:	e7fe      	b.n	8002eec <ERU0_2_IRQHandler>

08002eee <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8002eee:	e7fe      	b.n	8002eee <ERU0_3_IRQHandler>

08002ef0 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8002ef0:	e7fe      	b.n	8002ef0 <ERU1_0_IRQHandler>

08002ef2 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8002ef2:	e7fe      	b.n	8002ef2 <ERU1_1_IRQHandler>

08002ef4 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8002ef4:	e7fe      	b.n	8002ef4 <ERU1_2_IRQHandler>

08002ef6 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8002ef6:	e7fe      	b.n	8002ef6 <ERU1_3_IRQHandler>

08002ef8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8002ef8:	e7fe      	b.n	8002ef8 <PMU0_0_IRQHandler>

08002efa <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8002efa:	e7fe      	b.n	8002efa <VADC0_C0_0_IRQHandler>

08002efc <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8002efc:	e7fe      	b.n	8002efc <VADC0_C0_1_IRQHandler>

08002efe <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8002efe:	e7fe      	b.n	8002efe <VADC0_C0_2_IRQHandler>

08002f00 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8002f00:	e7fe      	b.n	8002f00 <VADC0_C0_3_IRQHandler>

08002f02 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8002f02:	e7fe      	b.n	8002f02 <VADC0_G0_0_IRQHandler>

08002f04 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8002f04:	e7fe      	b.n	8002f04 <VADC0_G0_1_IRQHandler>

08002f06 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8002f06:	e7fe      	b.n	8002f06 <VADC0_G0_2_IRQHandler>

08002f08 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8002f08:	e7fe      	b.n	8002f08 <VADC0_G0_3_IRQHandler>

08002f0a <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8002f0a:	e7fe      	b.n	8002f0a <VADC0_G1_0_IRQHandler>

08002f0c <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8002f0c:	e7fe      	b.n	8002f0c <VADC0_G1_1_IRQHandler>

08002f0e <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8002f0e:	e7fe      	b.n	8002f0e <VADC0_G1_2_IRQHandler>

08002f10 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8002f10:	e7fe      	b.n	8002f10 <VADC0_G1_3_IRQHandler>

08002f12 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8002f12:	e7fe      	b.n	8002f12 <VADC0_G2_0_IRQHandler>

08002f14 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8002f14:	e7fe      	b.n	8002f14 <VADC0_G2_1_IRQHandler>

08002f16 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8002f16:	e7fe      	b.n	8002f16 <VADC0_G2_2_IRQHandler>

08002f18 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8002f18:	e7fe      	b.n	8002f18 <VADC0_G2_3_IRQHandler>

08002f1a <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8002f1a:	e7fe      	b.n	8002f1a <VADC0_G3_0_IRQHandler>

08002f1c <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8002f1c:	e7fe      	b.n	8002f1c <VADC0_G3_1_IRQHandler>

08002f1e <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8002f1e:	e7fe      	b.n	8002f1e <VADC0_G3_2_IRQHandler>

08002f20 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8002f20:	e7fe      	b.n	8002f20 <VADC0_G3_3_IRQHandler>

08002f22 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8002f22:	e7fe      	b.n	8002f22 <DSD0_0_IRQHandler>

08002f24 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8002f24:	e7fe      	b.n	8002f24 <DSD0_1_IRQHandler>

08002f26 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8002f26:	e7fe      	b.n	8002f26 <DSD0_2_IRQHandler>

08002f28 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8002f28:	e7fe      	b.n	8002f28 <DSD0_3_IRQHandler>

08002f2a <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8002f2a:	e7fe      	b.n	8002f2a <DSD0_4_IRQHandler>

08002f2c <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8002f2c:	e7fe      	b.n	8002f2c <DSD0_5_IRQHandler>

08002f2e <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8002f2e:	e7fe      	b.n	8002f2e <DSD0_6_IRQHandler>

08002f30 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8002f30:	e7fe      	b.n	8002f30 <DSD0_7_IRQHandler>

08002f32 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8002f32:	e7fe      	b.n	8002f32 <DAC0_0_IRQHandler>

08002f34 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8002f34:	e7fe      	b.n	8002f34 <DAC0_1_IRQHandler>

08002f36 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8002f36:	e7fe      	b.n	8002f36 <CCU40_0_IRQHandler>

08002f38 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8002f38:	e7fe      	b.n	8002f38 <CCU40_1_IRQHandler>

08002f3a <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8002f3a:	e7fe      	b.n	8002f3a <CCU40_2_IRQHandler>

08002f3c <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8002f3c:	e7fe      	b.n	8002f3c <CCU40_3_IRQHandler>

08002f3e <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8002f3e:	e7fe      	b.n	8002f3e <CCU41_0_IRQHandler>

08002f40 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8002f40:	e7fe      	b.n	8002f40 <CCU41_1_IRQHandler>

08002f42 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8002f42:	e7fe      	b.n	8002f42 <CCU41_2_IRQHandler>

08002f44 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8002f44:	e7fe      	b.n	8002f44 <CCU41_3_IRQHandler>

08002f46 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8002f46:	e7fe      	b.n	8002f46 <CCU42_0_IRQHandler>

08002f48 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8002f48:	e7fe      	b.n	8002f48 <CCU42_1_IRQHandler>

08002f4a <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8002f4a:	e7fe      	b.n	8002f4a <CCU42_2_IRQHandler>

08002f4c <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8002f4c:	e7fe      	b.n	8002f4c <CCU42_3_IRQHandler>

08002f4e <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8002f4e:	e7fe      	b.n	8002f4e <CCU43_0_IRQHandler>

08002f50 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8002f50:	e7fe      	b.n	8002f50 <CCU43_1_IRQHandler>

08002f52 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8002f52:	e7fe      	b.n	8002f52 <CCU43_2_IRQHandler>

08002f54 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8002f54:	e7fe      	b.n	8002f54 <CCU43_3_IRQHandler>

08002f56 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8002f56:	e7fe      	b.n	8002f56 <CCU80_0_IRQHandler>

08002f58 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8002f58:	e7fe      	b.n	8002f58 <CCU80_1_IRQHandler>

08002f5a <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8002f5a:	e7fe      	b.n	8002f5a <CCU80_2_IRQHandler>

08002f5c <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8002f5c:	e7fe      	b.n	8002f5c <CCU80_3_IRQHandler>

08002f5e <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8002f5e:	e7fe      	b.n	8002f5e <CCU81_0_IRQHandler>

08002f60 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8002f60:	e7fe      	b.n	8002f60 <CCU81_1_IRQHandler>

08002f62 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8002f62:	e7fe      	b.n	8002f62 <CCU81_2_IRQHandler>

08002f64 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8002f64:	e7fe      	b.n	8002f64 <CCU81_3_IRQHandler>

08002f66 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8002f66:	e7fe      	b.n	8002f66 <POSIF0_0_IRQHandler>

08002f68 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8002f68:	e7fe      	b.n	8002f68 <POSIF0_1_IRQHandler>

08002f6a <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8002f6a:	e7fe      	b.n	8002f6a <POSIF1_0_IRQHandler>

08002f6c <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8002f6c:	e7fe      	b.n	8002f6c <POSIF1_1_IRQHandler>

08002f6e <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8002f6e:	e7fe      	b.n	8002f6e <CAN0_0_IRQHandler>

08002f70 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8002f70:	e7fe      	b.n	8002f70 <CAN0_1_IRQHandler>

08002f72 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8002f72:	e7fe      	b.n	8002f72 <CAN0_2_IRQHandler>

08002f74 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8002f74:	e7fe      	b.n	8002f74 <CAN0_3_IRQHandler>

08002f76 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8002f76:	e7fe      	b.n	8002f76 <CAN0_4_IRQHandler>

08002f78 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8002f78:	e7fe      	b.n	8002f78 <CAN0_5_IRQHandler>

08002f7a <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8002f7a:	e7fe      	b.n	8002f7a <CAN0_6_IRQHandler>

08002f7c <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8002f7c:	e7fe      	b.n	8002f7c <CAN0_7_IRQHandler>

08002f7e <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8002f7e:	e7fe      	b.n	8002f7e <USIC0_0_IRQHandler>

08002f80 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8002f80:	e7fe      	b.n	8002f80 <USIC0_1_IRQHandler>

08002f82 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8002f82:	e7fe      	b.n	8002f82 <USIC0_2_IRQHandler>

08002f84 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8002f84:	e7fe      	b.n	8002f84 <USIC0_3_IRQHandler>

08002f86 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8002f86:	e7fe      	b.n	8002f86 <USIC0_4_IRQHandler>

08002f88 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8002f88:	e7fe      	b.n	8002f88 <USIC0_5_IRQHandler>

08002f8a <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8002f8a:	e7fe      	b.n	8002f8a <USIC1_0_IRQHandler>

08002f8c <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8002f8c:	e7fe      	b.n	8002f8c <USIC1_1_IRQHandler>

08002f8e <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8002f8e:	e7fe      	b.n	8002f8e <USIC1_2_IRQHandler>

08002f90 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8002f90:	e7fe      	b.n	8002f90 <USIC1_3_IRQHandler>

08002f92 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8002f92:	e7fe      	b.n	8002f92 <USIC1_4_IRQHandler>

08002f94 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8002f94:	e7fe      	b.n	8002f94 <USIC1_5_IRQHandler>

08002f96 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8002f96:	e7fe      	b.n	8002f96 <USIC2_0_IRQHandler>

08002f98 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8002f98:	e7fe      	b.n	8002f98 <USIC2_1_IRQHandler>

08002f9a <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8002f9a:	e7fe      	b.n	8002f9a <USIC2_2_IRQHandler>

08002f9c <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8002f9c:	e7fe      	b.n	8002f9c <USIC2_3_IRQHandler>

08002f9e <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8002f9e:	e7fe      	b.n	8002f9e <USIC2_4_IRQHandler>

08002fa0 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8002fa0:	e7fe      	b.n	8002fa0 <USIC2_5_IRQHandler>

08002fa2 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8002fa2:	e7fe      	b.n	8002fa2 <LEDTS0_0_IRQHandler>

08002fa4 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8002fa4:	e7fe      	b.n	8002fa4 <FCE0_0_IRQHandler>

08002fa6 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8002fa6:	e7fe      	b.n	8002fa6 <GPDMA0_0_IRQHandler>

08002fa8 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8002fa8:	e7fe      	b.n	8002fa8 <SDMMC0_0_IRQHandler>

08002faa <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8002faa:	e7fe      	b.n	8002faa <USB0_0_IRQHandler>

08002fac <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8002fac:	e7fe      	b.n	8002fac <ETH0_0_IRQHandler>

08002fae <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8002fae:	e7fe      	b.n	8002fae <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8002fb0:	f04f 0001 	mov.w	r0, #1
    BX LR
 8002fb4:	4770      	bx	lr
	...

08002fb8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8002fbe:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8002fc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002fc6:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8002fca:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002fce:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8002fd2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002fd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8002fda:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8002fde:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002fe2:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8002fe6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002fea:	6952      	ldr	r2, [r2, #20]
 8002fec:	f022 0208 	bic.w	r2, r2, #8
 8002ff0:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8002ff2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ff6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002ffa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002ffe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003002:	6852      	ldr	r2, [r2, #4]
 8003004:	f022 0201 	bic.w	r2, r2, #1
 8003008:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 800300a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800300e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003012:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003016:	f103 0314 	add.w	r3, r3, #20
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f023 030f 	bic.w	r3, r3, #15
 8003024:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f043 0303 	orr.w	r3, r3, #3
 800302c:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 800302e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003032:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800303c:	f103 0314 	add.w	r3, r3, #20
 8003040:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8003042:	f000 f8ab 	bl	800319c <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8003046:	f000 f805 	bl	8003054 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 800304a:	f107 0708 	add.w	r7, r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop

08003054 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 800305a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800305e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003068:	f040 8089 	bne.w	800317e <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 800306c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003070:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0304 	and.w	r3, r3, #4
 800307a:	2b00      	cmp	r3, #0
 800307c:	f000 8088 	beq.w	8003190 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8003080:	f244 7310 	movw	r3, #18192	; 0x4710
 8003084:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800308e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8003092:	f103 0301 	add.w	r3, r3, #1
 8003096:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8003098:	f244 7310 	movw	r3, #18192	; 0x4710
 800309c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80030a6:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80030aa:	f103 0301 	add.w	r3, r3, #1
 80030ae:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 80030b0:	f244 7310 	movw	r3, #18192	; 0x4710
 80030b4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80030be:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80030c2:	f103 0301 	add.w	r3, r3, #1
 80030c6:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 80030c8:	f244 7310 	movw	r3, #18192	; 0x4710
 80030cc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d028      	beq.n	800312c <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 80030da:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80030de:	f2c0 136e 	movt	r3, #366	; 0x16e
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80030e8:	68ba      	ldr	r2, [r7, #8]
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 80030f0:	683a      	ldr	r2, [r7, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80030f8:	f240 0314 	movw	r3, #20
 80030fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003100:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8003102:	f240 0314 	movw	r3, #20
 8003106:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003110:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	b2db      	uxtb	r3, r3
 8003118:	f103 0301 	add.w	r3, r3, #1
 800311c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003120:	f240 0314 	movw	r3, #20
 8003124:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	e031      	b.n	8003190 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 800312c:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8003130:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8003134:	68fa      	ldr	r2, [r7, #12]
 8003136:	fbb3 f3f2 	udiv	r3, r3, r2
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	fb02 f303 	mul.w	r3, r2, r3
 8003140:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	fbb2 f2f3 	udiv	r2, r2, r3
 800314a:	f240 0314 	movw	r3, #20
 800314e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003152:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8003154:	f240 0314 	movw	r3, #20
 8003158:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003162:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	b2db      	uxtb	r3, r3
 800316a:	f103 0301 	add.w	r3, r3, #1
 800316e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003172:	f240 0314 	movw	r3, #20
 8003176:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	e008      	b.n	8003190 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 800317e:	f240 0314 	movw	r3, #20
 8003182:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003186:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 800318a:	f2c0 126e 	movt	r2, #366	; 0x16e
 800318e:	601a      	str	r2, [r3, #0]
}


}
 8003190:	f107 0714 	add.w	r7, r7, #20
 8003194:	46bd      	mov	sp, r7
 8003196:	bc80      	pop	{r7}
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop

0800319c <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 80031a2:	f002 f8e7 	bl	8005374 <AllowPLLInitByStartup>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 8255 	beq.w	8003658 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 80031ae:	f244 7310 	movw	r3, #18192	; 0x4710
 80031b2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	f04f 0302 	mov.w	r3, #2
 80031bc:	f2c0 0301 	movt	r3, #1
 80031c0:	4013      	ands	r3, r2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00d      	beq.n	80031e2 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80031c6:	f244 7310 	movw	r3, #18192	; 0x4710
 80031ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80031ce:	f244 7210 	movw	r2, #18192	; 0x4710
 80031d2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80031d6:	6852      	ldr	r2, [r2, #4]
 80031d8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80031dc:	f022 0202 	bic.w	r2, r2, #2
 80031e0:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 80031e2:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80031e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d072      	beq.n	80032da <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 80031f4:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80031f8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80031fc:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003200:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003204:	6852      	ldr	r2, [r2, #4]
 8003206:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800320a:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 800320c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003210:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003214:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003218:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800321c:	6852      	ldr	r2, [r2, #4]
 800321e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003222:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8003224:	f244 7310 	movw	r3, #18192	; 0x4710
 8003228:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800322c:	f244 7210 	movw	r2, #18192	; 0x4710
 8003230:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003234:	68d2      	ldr	r2, [r2, #12]
 8003236:	f022 0201 	bic.w	r2, r2, #1
 800323a:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 800323c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003240:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003244:	f244 7210 	movw	r2, #18192	; 0x4710
 8003248:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800324c:	6852      	ldr	r2, [r2, #4]
 800324e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003252:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8003254:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003258:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800325c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8003260:	f2c0 024c 	movt	r2, #76	; 0x4c
 8003264:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8003266:	f24e 0310 	movw	r3, #57360	; 0xe010
 800326a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800326e:	f04f 0200 	mov.w	r2, #0
 8003272:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003274:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003278:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800327c:	f04f 0205 	mov.w	r2, #5
 8003280:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8003282:	f244 7310 	movw	r3, #18192	; 0x4710
 8003286:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003290:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003294:	d008      	beq.n	80032a8 <SystemClockSetup+0x10c>
 8003296:	f24e 0310 	movw	r3, #57360	; 0xe010
 800329a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	f240 13f3 	movw	r3, #499	; 0x1f3
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d8ec      	bhi.n	8003282 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80032a8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80032ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80032b0:	f24e 0210 	movw	r2, #57360	; 0xe010
 80032b4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80032b8:	6812      	ldr	r2, [r2, #0]
 80032ba:	f022 0201 	bic.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 80032c0:	f244 7310 	movw	r3, #18192	; 0x4710
 80032c4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80032ce:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80032d2:	d002      	beq.n	80032da <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 80032d4:	f04f 0300 	mov.w	r3, #0
 80032d8:	e1c0      	b.n	800365c <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 80032da:	f244 7310 	movw	r3, #18192	; 0x4710
 80032de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0304 	and.w	r3, r3, #4
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f040 81b5 	bne.w	8003658 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 80032ee:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80032f2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d00b      	beq.n	8003318 <SystemClockSetup+0x17c>
 8003300:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003304:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003308:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800330c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003310:	68d2      	ldr	r2, [r2, #12]
 8003312:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003316:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8003318:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800331c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8003320:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	f649 7381 	movw	r3, #40833	; 0x9f81
 8003328:	f2c1 635e 	movt	r3, #5726	; 0x165e
 800332c:	fba3 1302 	umull	r1, r3, r3, r2
 8003330:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8003334:	f103 33ff 	add.w	r3, r3, #4294967295
 8003338:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800333a:	f244 7310 	movw	r3, #18192	; 0x4710
 800333e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003342:	f244 7210 	movw	r2, #18192	; 0x4710
 8003346:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800334a:	6852      	ldr	r2, [r2, #4]
 800334c:	f042 0201 	orr.w	r2, r2, #1
 8003350:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8003352:	f244 7310 	movw	r3, #18192	; 0x4710
 8003356:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800335a:	f244 7210 	movw	r2, #18192	; 0x4710
 800335e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003362:	6852      	ldr	r2, [r2, #4]
 8003364:	f042 0210 	orr.w	r2, r2, #16
 8003368:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800336a:	f244 7210 	movw	r2, #18192	; 0x4710
 800336e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8003378:	f644 7301 	movw	r3, #20225	; 0x4f01
 800337c:	f2c0 1300 	movt	r3, #256	; 0x100
 8003380:	430b      	orrs	r3, r1
 8003382:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003384:	f244 7310 	movw	r3, #18192	; 0x4710
 8003388:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800338c:	f244 7210 	movw	r2, #18192	; 0x4710
 8003390:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003394:	6852      	ldr	r2, [r2, #4]
 8003396:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800339a:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 800339c:	f244 7310 	movw	r3, #18192	; 0x4710
 80033a0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80033a4:	f244 7210 	movw	r2, #18192	; 0x4710
 80033a8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80033ac:	6852      	ldr	r2, [r2, #4]
 80033ae:	f022 0210 	bic.w	r2, r2, #16
 80033b2:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80033b4:	f244 7310 	movw	r3, #18192	; 0x4710
 80033b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80033bc:	f244 7210 	movw	r2, #18192	; 0x4710
 80033c0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80033c4:	6852      	ldr	r2, [r2, #4]
 80033c6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80033ca:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80033cc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80033d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80033d4:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80033d8:	f2c0 024c 	movt	r2, #76	; 0x4c
 80033dc:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80033de:	f24e 0310 	movw	r3, #57360	; 0xe010
 80033e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80033e6:	f04f 0200 	mov.w	r2, #0
 80033ea:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033ec:	f24e 0310 	movw	r3, #57360	; 0xe010
 80033f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80033f4:	f04f 0205 	mov.w	r2, #5
 80033f8:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 80033fa:	bf00      	nop
 80033fc:	f244 7310 	movw	r3, #18192	; 0x4710
 8003400:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0304 	and.w	r3, r3, #4
 800340a:	2b00      	cmp	r3, #0
 800340c:	d108      	bne.n	8003420 <SystemClockSetup+0x284>
 800340e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003412:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	f240 13f3 	movw	r3, #499	; 0x1f3
 800341c:	429a      	cmp	r2, r3
 800341e:	d8ed      	bhi.n	80033fc <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8003420:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003424:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003428:	f24e 0210 	movw	r2, #57360	; 0xe010
 800342c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003430:	6812      	ldr	r2, [r2, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8003438:	f244 7310 	movw	r3, #18192	; 0x4710
 800343c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	2b00      	cmp	r3, #0
 8003448:	d04e      	beq.n	80034e8 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800344a:	f244 7310 	movw	r3, #18192	; 0x4710
 800344e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003452:	f244 7210 	movw	r2, #18192	; 0x4710
 8003456:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800345a:	6852      	ldr	r2, [r2, #4]
 800345c:	f022 0201 	bic.w	r2, r2, #1
 8003460:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8003462:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003466:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800346a:	f04f 0200 	mov.w	r2, #0
 800346e:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8003470:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003474:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003478:	f04f 0200 	mov.w	r2, #0
 800347c:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 800347e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003482:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003486:	f04f 0200 	mov.w	r2, #0
 800348a:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 800348c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003490:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003494:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003498:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800349c:	68d2      	ldr	r2, [r2, #12]
 800349e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80034a2:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80034a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80034a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80034ac:	f244 7210 	movw	r2, #18192	; 0x4710
 80034b0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80034b4:	6852      	ldr	r2, [r2, #4]
 80034b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034ba:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80034bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80034c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034c4:	f240 5245 	movw	r2, #1349	; 0x545
 80034c8:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80034ca:	f24e 0310 	movw	r3, #57360	; 0xe010
 80034ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034d2:	f04f 0200 	mov.w	r2, #0
 80034d6:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034d8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80034dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034e0:	f04f 0205 	mov.w	r2, #5
 80034e4:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80034e6:	e002      	b.n	80034ee <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80034e8:	f04f 0300 	mov.w	r3, #0
 80034ec:	e0b6      	b.n	800365c <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80034ee:	f24e 0310 	movw	r3, #57360	; 0xe010
 80034f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	2b63      	cmp	r3, #99	; 0x63
 80034fa:	d8f8      	bhi.n	80034ee <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80034fc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003500:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003504:	f24e 0210 	movw	r2, #57360	; 0xe010
 8003508:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800350c:	6812      	ldr	r2, [r2, #0]
 800350e:	f022 0201 	bic.w	r2, r2, #1
 8003512:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8003514:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003518:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800351c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8003524:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8003528:	f2c0 131e 	movt	r3, #286	; 0x11e
 800352c:	fba3 1302 	umull	r1, r3, r3, r2
 8003530:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8003534:	f103 33ff 	add.w	r3, r3, #4294967295
 8003538:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800353a:	f244 7210 	movw	r2, #18192	; 0x4710
 800353e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8003548:	f644 7301 	movw	r3, #20225	; 0x4f01
 800354c:	f2c0 1300 	movt	r3, #256	; 0x100
 8003550:	430b      	orrs	r3, r1
 8003552:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8003554:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003558:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800355c:	f640 421b 	movw	r2, #3099	; 0xc1b
 8003560:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8003562:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003566:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800356a:	f04f 0200 	mov.w	r2, #0
 800356e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003570:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003574:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003578:	f04f 0205 	mov.w	r2, #5
 800357c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800357e:	bf00      	nop
 8003580:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003584:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	2b63      	cmp	r3, #99	; 0x63
 800358c:	d8f8      	bhi.n	8003580 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800358e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003592:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003596:	f24e 0210 	movw	r2, #57360	; 0xe010
 800359a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800359e:	6812      	ldr	r2, [r2, #0]
 80035a0:	f022 0201 	bic.w	r2, r2, #1
 80035a4:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80035a6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80035aa:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80035ae:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80035b6:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80035ba:	f2c0 03be 	movt	r3, #190	; 0xbe
 80035be:	fba3 1302 	umull	r1, r3, r3, r2
 80035c2:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80035c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80035ca:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80035cc:	f244 7210 	movw	r2, #18192	; 0x4710
 80035d0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80035da:	f644 7301 	movw	r3, #20225	; 0x4f01
 80035de:	f2c0 1300 	movt	r3, #256	; 0x100
 80035e2:	430b      	orrs	r3, r1
 80035e4:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80035e6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80035ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80035ee:	f241 3223 	movw	r2, #4899	; 0x1323
 80035f2:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80035f4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80035f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80035fc:	f04f 0200 	mov.w	r2, #0
 8003600:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003602:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003606:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800360a:	f04f 0205 	mov.w	r2, #5
 800360e:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8003610:	bf00      	nop
 8003612:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003616:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	2b63      	cmp	r3, #99	; 0x63
 800361e:	d8f8      	bhi.n	8003612 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8003620:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003624:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003628:	f24e 0210 	movw	r2, #57360	; 0xe010
 800362c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003630:	6812      	ldr	r2, [r2, #0]
 8003632:	f022 0201 	bic.w	r2, r2, #1
 8003636:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8003638:	f244 7310 	movw	r3, #18192	; 0x4710
 800363c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003640:	f644 7201 	movw	r2, #20225	; 0x4f01
 8003644:	f2c0 1203 	movt	r2, #259	; 0x103
 8003648:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 800364a:	f244 1360 	movw	r3, #16736	; 0x4160
 800364e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003652:	f04f 0205 	mov.w	r2, #5
 8003656:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8003658:	f04f 0301 	mov.w	r3, #1

}
 800365c:	4618      	mov	r0, r3
 800365e:	f107 0708 	add.w	r7, r7, #8
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop

08003668 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8003668:	b480      	push	{r7}
 800366a:	b085      	sub	sp, #20
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8003674:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003678:	4618      	mov	r0, r3
 800367a:	f107 0714 	add.w	r7, r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	bc80      	pop	{r7}
 8003682:	4770      	bx	lr

08003684 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8003690:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003694:	4618      	mov	r0, r3
 8003696:	f107 0714 	add.w	r7, r7, #20
 800369a:	46bd      	mov	sp, r7
 800369c:	bc80      	pop	{r7}
 800369e:	4770      	bx	lr

080036a0 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 80036ac:	f04f 0300 	mov.w	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	f107 0714 	add.w	r7, r7, #20
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr

080036bc <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
 return -1;
 80036c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	f107 0714 	add.w	r7, r7, #20
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr

080036d8 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
 return -1;
 80036dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr

080036e8 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d002      	beq.n	80036fe <_fstat+0x16>
  return -1;
 80036f8:	f04f 33ff 	mov.w	r3, #4294967295
 80036fc:	e001      	b.n	8003702 <_fstat+0x1a>
 else
  return -2;
 80036fe:	f06f 0301 	mvn.w	r3, #1
}
 8003702:	4618      	mov	r0, r3
 8003704:	f107 070c 	add.w	r7, r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	bc80      	pop	{r7}
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop

08003710 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
 if (old == new)
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	429a      	cmp	r2, r3
 8003720:	d102      	bne.n	8003728 <_link+0x18>
  return -1;
 8003722:	f04f 33ff 	mov.w	r3, #4294967295
 8003726:	e001      	b.n	800372c <_link+0x1c>
 else
  return -2;
 8003728:	f06f 0301 	mvn.w	r3, #1
}
 800372c:	4618      	mov	r0, r3
 800372e:	f107 070c 	add.w	r7, r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr

08003738 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 return -1;
 8003740:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003744:	4618      	mov	r0, r3
 8003746:	f107 070c 	add.w	r7, r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	bc80      	pop	{r7}
 800374e:	4770      	bx	lr

08003750 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8003750:	b480      	push	{r7}
 8003752:	b087      	sub	sp, #28
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8003758:	f64f 2390 	movw	r3, #64144	; 0xfa90
 800375c:	f2c0 0300 	movt	r3, #0
 8003760:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8003762:	f240 0330 	movw	r3, #48	; 0x30
 8003766:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d114      	bne.n	800379a <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8003770:	f240 0330 	movw	r3, #48	; 0x30
 8003774:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003778:	f240 5270 	movw	r2, #1392	; 0x570
 800377c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003780:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8003782:	f240 0330 	movw	r3, #48	; 0x30
 8003786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	18d2      	adds	r2, r2, r3
 8003790:	f240 0334 	movw	r3, #52	; 0x34
 8003794:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003798:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 800379a:	f240 0330 	movw	r3, #48	; 0x30
 800379e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80037a6:	f240 0330 	movw	r3, #48	; 0x30
 80037aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	461a      	mov	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	18d3      	adds	r3, r2, r3
 80037b6:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 80037ba:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80037be:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 80037c0:	f240 0334 	movw	r3, #52	; 0x34
 80037c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d302      	bcc.n	80037d6 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 80037d0:	f04f 0300 	mov.w	r3, #0
 80037d4:	e006      	b.n	80037e4 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 80037d6:	f240 0330 	movw	r3, #48	; 0x30
 80037da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 80037e2:	693b      	ldr	r3, [r7, #16]
 }
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	f107 071c 	add.w	r7, r7, #28
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr

080037f0 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 return -1;
 80037f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	f107 070c 	add.w	r7, r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr

08003808 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 return -1;
 8003810:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003814:	4618      	mov	r0, r3
 8003816:	f107 070c 	add.w	r7, r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr

08003820 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 800382a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800382e:	4618      	mov	r0, r3
 8003830:	f107 070c 	add.w	r7, r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop

0800383c <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
 return -1;
 8003840:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003844:	4618      	mov	r0, r3
 8003846:	46bd      	mov	sp, r7
 8003848:	bc80      	pop	{r7}
 800384a:	4770      	bx	lr

0800384c <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
 return -1;
 8003850:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003854:	4618      	mov	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr

0800385c <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8003864:	e7fe      	b.n	8003864 <_exit+0x8>
 8003866:	bf00      	nop

08003868 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop

08003874 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 800387c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003880:	4618      	mov	r0, r3
 8003882:	f107 070c 	add.w	r7, r7, #12
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr

0800388c <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8003890:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003894:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800389e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bc80      	pop	{r7}
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop

080038ac <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	4603      	mov	r3, r0
 80038b4:	6039      	str	r1, [r7, #0]
 80038b6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80038b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	da10      	bge.n	80038e2 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80038c0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80038c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80038c8:	79fa      	ldrb	r2, [r7, #7]
 80038ca:	f002 020f 	and.w	r2, r2, #15
 80038ce:	f1a2 0104 	sub.w	r1, r2, #4
 80038d2:	683a      	ldr	r2, [r7, #0]
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80038da:	b2d2      	uxtb	r2, r2
 80038dc:	185b      	adds	r3, r3, r1
 80038de:	761a      	strb	r2, [r3, #24]
 80038e0:	e00d      	b.n	80038fe <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80038e2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80038e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80038ea:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	b2d2      	uxtb	r2, r2
 80038f2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80038f6:	b2d2      	uxtb	r2, r2
 80038f8:	185b      	adds	r3, r3, r1
 80038fa:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80038fe:	f107 070c 	add.w	r7, r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	bc80      	pop	{r7}
 8003906:	4770      	bx	lr

08003908 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003908:	b480      	push	{r7}
 800390a:	b089      	sub	sp, #36	; 0x24
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f003 0307 	and.w	r3, r3, #7
 800391a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	f1c3 0307 	rsb	r3, r3, #7
 8003922:	2b06      	cmp	r3, #6
 8003924:	bf28      	it	cs
 8003926:	2306      	movcs	r3, #6
 8003928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	f103 0306 	add.w	r3, r3, #6
 8003930:	2b06      	cmp	r3, #6
 8003932:	d903      	bls.n	800393c <NVIC_EncodePriority+0x34>
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	f103 33ff 	add.w	r3, r3, #4294967295
 800393a:	e001      	b.n	8003940 <NVIC_EncodePriority+0x38>
 800393c:	f04f 0300 	mov.w	r3, #0
 8003940:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	f04f 0201 	mov.w	r2, #1
 8003948:	fa02 f303 	lsl.w	r3, r2, r3
 800394c:	f103 33ff 	add.w	r3, r3, #4294967295
 8003950:	461a      	mov	r2, r3
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	401a      	ands	r2, r3
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	f04f 0101 	mov.w	r1, #1
 8003962:	fa01 f303 	lsl.w	r3, r1, r3
 8003966:	f103 33ff 	add.w	r3, r3, #4294967295
 800396a:	4619      	mov	r1, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8003970:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8003972:	4618      	mov	r0, r3
 8003974:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003978:	46bd      	mov	sp, r7
 800397a:	bc80      	pop	{r7}
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop

08003980 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f103 32ff 	add.w	r2, r3, #4294967295
 800398e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8003992:	429a      	cmp	r2, r3
 8003994:	d902      	bls.n	800399c <SysTick_Config+0x1c>
 8003996:	f04f 0301 	mov.w	r3, #1
 800399a:	e01d      	b.n	80039d8 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 800399c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80039a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	f102 32ff 	add.w	r2, r2, #4294967295
 80039aa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80039ac:	f04f 30ff 	mov.w	r0, #4294967295
 80039b0:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80039b4:	f7ff ff7a 	bl	80038ac <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80039b8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80039bc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80039c0:	f04f 0200 	mov.w	r2, #0
 80039c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039c6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80039ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80039ce:	f04f 0207 	mov.w	r2, #7
 80039d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80039d4:	f04f 0300 	mov.w	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	f107 0708 	add.w	r7, r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop

080039e4 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 80039ec:	f240 1370 	movw	r3, #368	; 0x170
 80039f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80039fa:	189b      	adds	r3, r3, r2
 80039fc:	f103 0308 	add.w	r3, r3, #8
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8003a04:	f240 0338 	movw	r3, #56	; 0x38
 8003a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10d      	bne.n	8003a2e <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003a18:	f240 1370 	movw	r3, #368	; 0x170
 8003a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a20:	18d2      	adds	r2, r2, r3
 8003a22:	f240 0338 	movw	r3, #56	; 0x38
 8003a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a2a:	601a      	str	r2, [r3, #0]
 8003a2c:	e0de      	b.n	8003bec <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 8003a2e:	f240 0338 	movw	r3, #56	; 0x38
 8003a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8003a3e:	e0d1      	b.n	8003be4 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f280 809c 	bge.w	8003b8a <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d02e      	beq.n	8003ab8 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	69da      	ldr	r2, [r3, #28]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8003a64:	f240 1370 	movw	r3, #368	; 0x170
 8003a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a6c:	18cb      	adds	r3, r1, r3
 8003a6e:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	69da      	ldr	r2, [r3, #28]
 8003a74:	f240 1370 	movw	r3, #368	; 0x170
 8003a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a7c:	6879      	ldr	r1, [r7, #4]
 8003a7e:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003a82:	185b      	adds	r3, r3, r1
 8003a84:	f103 031c 	add.w	r3, r3, #28
 8003a88:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 8003a8a:	f240 1370 	movw	r3, #368	; 0x170
 8003a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003a98:	189b      	adds	r3, r3, r2
 8003a9a:	f103 0318 	add.w	r3, r3, #24
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003aa8:	f240 1370 	movw	r3, #368	; 0x170
 8003aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ab0:	18d2      	adds	r2, r2, r3
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	61da      	str	r2, [r3, #28]
 8003ab6:	e02a      	b.n	8003b0e <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 8003ab8:	f240 0338 	movw	r3, #56	; 0x38
 8003abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	f240 1370 	movw	r3, #368	; 0x170
 8003ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003aca:	6879      	ldr	r1, [r7, #4]
 8003acc:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003ad0:	185b      	adds	r3, r3, r1
 8003ad2:	f103 0318 	add.w	r3, r3, #24
 8003ad6:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8003ad8:	f240 0338 	movw	r3, #56	; 0x38
 8003adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8003ae8:	f240 1370 	movw	r3, #368	; 0x170
 8003aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003af0:	18cb      	adds	r3, r1, r3
 8003af2:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003afa:	f240 1370 	movw	r3, #368	; 0x170
 8003afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b02:	18d2      	adds	r2, r2, r3
 8003b04:	f240 0338 	movw	r3, #56	; 0x38
 8003b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b0c:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 8003b0e:	f240 1370 	movw	r3, #368	; 0x170
 8003b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003b1c:	189b      	adds	r3, r3, r2
 8003b1e:	f103 0318 	add.w	r3, r3, #24
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 8003b2a:	f240 1370 	movw	r3, #368	; 0x170
 8003b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b32:	6879      	ldr	r1, [r7, #4]
 8003b34:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003b38:	185b      	adds	r3, r3, r1
 8003b3a:	f103 0308 	add.w	r3, r3, #8
 8003b3e:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 8003b40:	f240 1370 	movw	r3, #368	; 0x170
 8003b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003b4e:	189b      	adds	r3, r3, r2
 8003b50:	f103 0318 	add.w	r3, r3, #24
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	f240 1370 	movw	r3, #368	; 0x170
 8003b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b5e:	6879      	ldr	r1, [r7, #4]
 8003b60:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003b64:	185b      	adds	r3, r3, r1
 8003b66:	f103 0318 	add.w	r3, r3, #24
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6899      	ldr	r1, [r3, #8]
 8003b6e:	f240 1370 	movw	r3, #368	; 0x170
 8003b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	ea4f 1040 	mov.w	r0, r0, lsl #5
 8003b7c:	181b      	adds	r3, r3, r0
 8003b7e:	f103 0308 	add.w	r3, r3, #8
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	1acb      	subs	r3, r1, r3
 8003b86:	6093      	str	r3, [r2, #8]
        break;
 8003b88:	e030      	b.n	8003bec <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	db26      	blt.n	8003bde <SYSTM001_lInsertTimerList+0x1fa>
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d122      	bne.n	8003bde <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 8003b98:	f240 1370 	movw	r3, #368	; 0x170
 8003b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003ba6:	189b      	adds	r3, r3, r2
 8003ba8:	f103 031c 	add.w	r3, r3, #28
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003bb6:	f240 1370 	movw	r3, #368	; 0x170
 8003bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bbe:	18d2      	adds	r2, r2, r3
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 8003bc4:	693a      	ldr	r2, [r7, #16]
 8003bc6:	f240 1370 	movw	r3, #368	; 0x170
 8003bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003bd4:	185b      	adds	r3, r3, r1
 8003bd6:	f103 0308 	add.w	r3, r3, #8
 8003bda:	601a      	str	r2, [r3, #0]
          break;
 8003bdc:	e006      	b.n	8003bec <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f47f af2a 	bne.w	8003a40 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8003bec:	f107 071c 	add.w	r7, r7, #28
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bc80      	pop	{r7}
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop

08003bf8 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003c06:	f240 1370 	movw	r3, #368	; 0x170
 8003c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c0e:	18d3      	adds	r3, r2, r3
 8003c10:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10b      	bne.n	8003c32 <SYSTM001_lRemoveTimerList+0x3a>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d107      	bne.n	8003c32 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 8003c22:	f240 0338 	movw	r3, #56	; 0x38
 8003c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]
 8003c30:	e049      	b.n	8003cc6 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d11c      	bne.n	8003c74 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	699a      	ldr	r2, [r3, #24]
 8003c3e:	f240 0338 	movw	r3, #56	; 0x38
 8003c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c46:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8003c48:	f240 0338 	movw	r3, #56	; 0x38
 8003c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f04f 0200 	mov.w	r2, #0
 8003c56:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	6992      	ldr	r2, [r2, #24]
 8003c60:	6891      	ldr	r1, [r2, #8]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	6892      	ldr	r2, [r2, #8]
 8003c66:	188a      	adds	r2, r1, r2
 8003c68:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f04f 0200 	mov.w	r2, #0
 8003c70:	619a      	str	r2, [r3, #24]
 8003c72:	e028      	b.n	8003cc6 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d109      	bne.n	8003c90 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	f04f 0200 	mov.w	r2, #0
 8003c84:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f04f 0200 	mov.w	r2, #0
 8003c8c:	61da      	str	r2, [r3, #28]
 8003c8e:	e01a      	b.n	8003cc6 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	6992      	ldr	r2, [r2, #24]
 8003c98:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	69d2      	ldr	r2, [r2, #28]
 8003ca2:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	6992      	ldr	r2, [r2, #24]
 8003cac:	6891      	ldr	r1, [r2, #8]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	6892      	ldr	r2, [r2, #8]
 8003cb2:	188a      	adds	r2, r1, r2
 8003cb4:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f04f 0200 	mov.w	r2, #0
 8003cbc:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f04f 0200 	mov.w	r2, #0
 8003cc4:	61da      	str	r2, [r3, #28]
  }
}
 8003cc6:	f107 0714 	add.w	r7, r7, #20
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 8003cd6:	f240 0338 	movw	r3, #56	; 0x38
 8003cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8003ce2:	e031      	b.n	8003d48 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	791b      	ldrb	r3, [r3, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10f      	bne.n	8003d0c <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7ff ff81 	bl	8003bf8 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f04f 0201 	mov.w	r2, #1
 8003cfc:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	6952      	ldr	r2, [r2, #20]
 8003d06:	4610      	mov	r0, r2
 8003d08:	4798      	blx	r3
 8003d0a:	e017      	b.n	8003d3c <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	791b      	ldrb	r3, [r3, #4]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d121      	bne.n	8003d58 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7ff ff6d 	bl	8003bf8 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7ff fe5a 	bl	80039e4 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	6952      	ldr	r2, [r2, #20]
 8003d38:	4610      	mov	r0, r2
 8003d3a:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 8003d3c:	f240 0338 	movw	r3, #56	; 0x38
 8003d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d005      	beq.n	8003d5a <SYSTM001_lTimerHandler+0x8a>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0c6      	beq.n	8003ce4 <SYSTM001_lTimerHandler+0x14>
 8003d56:	e000      	b.n	8003d5a <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8003d58:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 8003d5a:	f107 0708 	add.w	r7, r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop

08003d64 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 8003d6a:	f240 0338 	movw	r3, #56	; 0x38
 8003d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 8003d76:	f240 0340 	movw	r3, #64	; 0x40
 8003d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f103 0201 	add.w	r2, r3, #1
 8003d84:	f240 0340 	movw	r3, #64	; 0x40
 8003d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d8c:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d010      	beq.n	8003db6 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d906      	bls.n	8003daa <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f103 32ff 	add.w	r2, r3, #4294967295
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	609a      	str	r2, [r3, #8]
 8003da8:	e005      	b.n	8003db6 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 8003db2:	f7ff ff8d 	bl	8003cd0 <SYSTM001_lTimerHandler>
    }
  }
}
 8003db6:	f107 0708 	add.w	r7, r7, #8
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop

08003dc0 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 8003dc6:	f04f 0300 	mov.w	r3, #0
 8003dca:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 8003dcc:	f240 0338 	movw	r3, #56	; 0x38
 8003dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dd4:	f04f 0200 	mov.w	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 8003dda:	f001 fab3 	bl	8005344 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 8003dde:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8003de2:	f2c0 0001 	movt	r0, #1
 8003de6:	f7ff fdcb 	bl	8003980 <SysTick_Config>
 8003dea:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 8003dec:	f7ff fd4e 	bl	800388c <NVIC_GetPriorityGrouping>
 8003df0:	4603      	mov	r3, r0
 8003df2:	4618      	mov	r0, r3
 8003df4:	f04f 010a 	mov.w	r1, #10
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	f7ff fd84 	bl	8003908 <NVIC_EncodePriority>
 8003e00:	4603      	mov	r3, r0
 8003e02:	f04f 30ff 	mov.w	r0, #4294967295
 8003e06:	4619      	mov	r1, r3
 8003e08:	f7ff fd50 	bl	80038ac <NVIC_SetPriority>
  TimerTracker = 0UL;
 8003e0c:	f240 033c 	movw	r3, #60	; 0x3c
 8003e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e14:	f04f 0200 	mov.w	r2, #0
 8003e18:	601a      	str	r2, [r3, #0]

}
 8003e1a:	f107 0708 	add.w	r7, r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop

08003e24 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b089      	sub	sp, #36	; 0x24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	607a      	str	r2, [r7, #4]
 8003e2e:	603b      	str	r3, [r7, #0]
 8003e30:	460b      	mov	r3, r1
 8003e32:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8003e34:	f04f 0300 	mov.w	r3, #0
 8003e38:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 8003e3a:	f04f 0300 	mov.w	r3, #0
 8003e3e:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8003e40:	f04f 0300 	mov.w	r3, #0
 8003e44:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8003e46:	7afb      	ldrb	r3, [r7, #11]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d005      	beq.n	8003e58 <SYSTM001_CreateTimer+0x34>
 8003e4c:	7afb      	ldrb	r3, [r7, #11]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d002      	beq.n	8003e58 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 8003e52:	f04f 0301 	mov.w	r3, #1
 8003e56:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d102      	bne.n	8003e64 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 8003e5e:	f04f 0301 	mov.w	r3, #1
 8003e62:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d102      	bne.n	8003e70 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 8003e6a:	f04f 0301 	mov.w	r3, #1
 8003e6e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d102      	bne.n	8003e7c <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 8003e76:	f04f 0301 	mov.w	r3, #1
 8003e7a:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f040 8098 	bne.w	8003fb4 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8003e84:	f04f 0300 	mov.w	r3, #0
 8003e88:	61bb      	str	r3, [r7, #24]
 8003e8a:	e08f      	b.n	8003fac <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 8003e8c:	f240 033c 	movw	r3, #60	; 0x3c
 8003e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	fa22 f303 	lsr.w	r3, r2, r3
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d17f      	bne.n	8003fa4 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	f04f 0201 	mov.w	r2, #1
 8003eaa:	fa02 f203 	lsl.w	r2, r2, r3
 8003eae:	f240 033c 	movw	r3, #60	; 0x3c
 8003eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	431a      	orrs	r2, r3
 8003eba:	f240 033c 	movw	r3, #60	; 0x3c
 8003ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ec2:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 8003ec4:	f240 1370 	movw	r3, #368	; 0x170
 8003ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003ed2:	189b      	adds	r3, r3, r2
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8003ed8:	f240 1370 	movw	r3, #368	; 0x170
 8003edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003ee6:	189b      	adds	r3, r3, r2
 8003ee8:	7afa      	ldrb	r2, [r7, #11]
 8003eea:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 8003eec:	f240 1370 	movw	r3, #368	; 0x170
 8003ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003efa:	189b      	adds	r3, r3, r2
 8003efc:	f04f 0201 	mov.w	r2, #1
 8003f00:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8003f08:	f240 1370 	movw	r3, #368	; 0x170
 8003f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f10:	69b9      	ldr	r1, [r7, #24]
 8003f12:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003f16:	185b      	adds	r3, r3, r1
 8003f18:	f103 0308 	add.w	r3, r3, #8
 8003f1c:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 8003f1e:	f240 1370 	movw	r3, #368	; 0x170
 8003f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f26:	69ba      	ldr	r2, [r7, #24]
 8003f28:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f2c:	189b      	adds	r3, r3, r2
 8003f2e:	f103 030c 	add.w	r3, r3, #12
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8003f36:	f240 1370 	movw	r3, #368	; 0x170
 8003f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f44:	189b      	adds	r3, r3, r2
 8003f46:	f103 0310 	add.w	r3, r3, #16
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 8003f4e:	f240 1370 	movw	r3, #368	; 0x170
 8003f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f5c:	189b      	adds	r3, r3, r2
 8003f5e:	f103 0314 	add.w	r3, r3, #20
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8003f66:	f240 1370 	movw	r3, #368	; 0x170
 8003f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f74:	189b      	adds	r3, r3, r2
 8003f76:	f103 031c 	add.w	r3, r3, #28
 8003f7a:	f04f 0200 	mov.w	r2, #0
 8003f7e:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8003f80:	f240 1370 	movw	r3, #368	; 0x170
 8003f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f8e:	189b      	adds	r3, r3, r2
 8003f90:	f103 0318 	add.w	r3, r3, #24
 8003f94:	f04f 0200 	mov.w	r2, #0
 8003f98:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	f103 0301 	add.w	r3, r3, #1
 8003fa0:	61fb      	str	r3, [r7, #28]
               break;
 8003fa2:	e007      	b.n	8003fb4 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	f103 0301 	add.w	r3, r3, #1
 8003faa:	61bb      	str	r3, [r7, #24]
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	2b1f      	cmp	r3, #31
 8003fb0:	f67f af6c 	bls.w	8003e8c <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 8003fb4:	69fb      	ldr	r3, [r7, #28]
}  
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bc80      	pop	{r7}
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop

08003fc4 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8003fcc:	f04f 0300 	mov.w	r3, #0
 8003fd0:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d902      	bls.n	8003fde <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8003fd8:	f04f 0301 	mov.w	r3, #1
 8003fdc:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8003fde:	f240 033c 	movw	r3, #60	; 0x3c
 8003fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f103 33ff 	add.w	r3, r3, #4294967295
 8003fee:	fa22 f303 	lsr.w	r3, r2, r3
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d102      	bne.n	8004000 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8003ffa:	f04f 0301 	mov.w	r3, #1
 8003ffe:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f103 32ff 	add.w	r2, r3, #4294967295
 8004006:	f240 1370 	movw	r3, #368	; 0x170
 800400a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800400e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8004012:	189b      	adds	r3, r3, r2
 8004014:	f103 0308 	add.w	r3, r3, #8
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d102      	bne.n	8004024 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800401e:	f04f 0301 	mov.w	r3, #1
 8004022:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d11f      	bne.n	800406a <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f103 32ff 	add.w	r2, r3, #4294967295
 8004030:	f240 1370 	movw	r3, #368	; 0x170
 8004034:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004038:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800403c:	189b      	adds	r3, r3, r2
 800403e:	795b      	ldrb	r3, [r3, #5]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d012      	beq.n	800406a <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f103 32ff 	add.w	r2, r3, #4294967295
 800404a:	f240 1370 	movw	r3, #368	; 0x170
 800404e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004052:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8004056:	189b      	adds	r3, r3, r2
 8004058:	f04f 0200 	mov.w	r2, #0
 800405c:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f103 33ff 	add.w	r3, r3, #4294967295
 8004064:	4618      	mov	r0, r3
 8004066:	f7ff fcbd 	bl	80039e4 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 800406a:	68fb      	ldr	r3, [r7, #12]
}
 800406c:	4618      	mov	r0, r3
 800406e:	f107 0710 	add.w	r7, r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop

08004078 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8004080:	f04f 0300 	mov.w	r3, #0
 8004084:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2b20      	cmp	r3, #32
 800408a:	d902      	bls.n	8004092 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800408c:	f04f 0301 	mov.w	r3, #1
 8004090:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8004092:	f240 033c 	movw	r3, #60	; 0x3c
 8004096:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f103 33ff 	add.w	r3, r3, #4294967295
 80040a2:	fa22 f303 	lsr.w	r3, r2, r3
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d102      	bne.n	80040b4 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80040ae:	f04f 0301 	mov.w	r3, #1
 80040b2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d11f      	bne.n	80040fa <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f103 32ff 	add.w	r2, r3, #4294967295
 80040c0:	f240 1370 	movw	r3, #368	; 0x170
 80040c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040c8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80040cc:	189b      	adds	r3, r3, r2
 80040ce:	795b      	ldrb	r3, [r3, #5]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d012      	beq.n	80040fa <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80040da:	4618      	mov	r0, r3
 80040dc:	f7ff fd8c 	bl	8003bf8 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f103 32ff 	add.w	r2, r3, #4294967295
 80040e6:	f240 1370 	movw	r3, #368	; 0x170
 80040ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040ee:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80040f2:	189b      	adds	r3, r3, r2
 80040f4:	f04f 0201 	mov.w	r2, #1
 80040f8:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 80040fa:	68fb      	ldr	r3, [r7, #12]
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	f107 0710 	add.w	r7, r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop

08004108 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8004110:	f04f 0300 	mov.w	r3, #0
 8004114:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2b20      	cmp	r3, #32
 800411a:	d902      	bls.n	8004122 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800411c:	f04f 0301 	mov.w	r3, #1
 8004120:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8004122:	f240 033c 	movw	r3, #60	; 0x3c
 8004126:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004132:	fa22 f303 	lsr.w	r3, r2, r3
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d102      	bne.n	8004144 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800413e:	f04f 0301 	mov.w	r3, #1
 8004142:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d126      	bne.n	8004198 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f103 32ff 	add.w	r2, r3, #4294967295
 8004150:	f240 1370 	movw	r3, #368	; 0x170
 8004154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004158:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800415c:	189b      	adds	r3, r3, r2
 800415e:	795b      	ldrb	r3, [r3, #5]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d105      	bne.n	8004170 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f103 33ff 	add.w	r3, r3, #4294967295
 800416a:	4618      	mov	r0, r3
 800416c:	f7ff fd44 	bl	8003bf8 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f103 33ff 	add.w	r3, r3, #4294967295
 8004176:	f04f 0201 	mov.w	r2, #1
 800417a:	fa02 f303 	lsl.w	r3, r2, r3
 800417e:	ea6f 0203 	mvn.w	r2, r3
 8004182:	f240 033c 	movw	r3, #60	; 0x3c
 8004186:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	401a      	ands	r2, r3
 800418e:	f240 033c 	movw	r3, #60	; 0x3c
 8004192:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004196:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8004198:	68fb      	ldr	r3, [r7, #12]

}
 800419a:	4618      	mov	r0, r3
 800419c:	f107 0710 	add.w	r7, r7, #16
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 80041a8:	f240 0340 	movw	r3, #64	; 0x40
 80041ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041b0:	681b      	ldr	r3, [r3, #0]
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bc80      	pop	{r7}
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop

080041bc <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 80041ca:	f2c0 0301 	movt	r3, #1
 80041ce:	fb03 f302 	mul.w	r3, r3, r2
 80041d2:	60fb      	str	r3, [r7, #12]
  return Count;
 80041d4:	68fb      	ldr	r3, [r7, #12]
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	f107 0714 	add.w	r7, r7, #20
 80041dc:	46bd      	mov	sp, r7
 80041de:	bc80      	pop	{r7}
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop

080041e4 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 80041ec:	f04f 0300 	mov.w	r3, #0
 80041f0:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 80041f2:	f04f 0300 	mov.w	r3, #0
 80041f6:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80041f8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80041fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004200:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8004208:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f103 0310 	add.w	r3, r3, #16
 8004210:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	4613      	mov	r3, r2
 8004216:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800421a:	189b      	adds	r3, r3, r2
 800421c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8004220:	18cb      	adds	r3, r1, r3
 8004222:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	601a      	str	r2, [r3, #0]
}
 800422e:	f107 071c 	add.w	r7, r7, #28
 8004232:	46bd      	mov	sp, r7
 8004234:	bc80      	pop	{r7}
 8004236:	4770      	bx	lr

08004238 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8004238:	b480      	push	{r7}
 800423a:	b087      	sub	sp, #28
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8004240:	f04f 0300 	mov.w	r3, #0
 8004244:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8004246:	f04f 0300 	mov.w	r3, #0
 800424a:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 800424c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004250:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004254:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	ea4f 7313 	mov.w	r3, r3, lsr #28
 800425c:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f103 0314 	add.w	r3, r3, #20
 8004264:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	4613      	mov	r3, r2
 800426a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800426e:	189b      	adds	r3, r3, r2
 8004270:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8004274:	18cb      	adds	r3, r1, r3
 8004276:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	601a      	str	r2, [r3, #0]
}
 8004282:	f107 071c 	add.w	r7, r7, #28
 8004286:	46bd      	mov	sp, r7
 8004288:	bc80      	pop	{r7}
 800428a:	4770      	bx	lr

0800428c <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8004292:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004296:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800429a:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 800429c:	f04f 0300 	mov.w	r3, #0
 80042a0:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 80042a8:	78fb      	ldrb	r3, [r7, #3]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	f107 070c 	add.w	r7, r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bc80      	pop	{r7}
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop

080042b8 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b089      	sub	sp, #36	; 0x24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 80042c0:	f04f 030f 	mov.w	r3, #15
 80042c4:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 80042c6:	f04f 0300 	mov.w	r3, #0
 80042ca:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 80042cc:	f04f 0300 	mov.w	r3, #0
 80042d0:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 80042d2:	f04f 0300 	mov.w	r3, #0
 80042d6:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80042d8:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80042dc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80042e0:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80042e8:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f103 030c 	add.w	r3, r3, #12
 80042f0:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	4613      	mov	r3, r2
 80042f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80042fa:	189b      	adds	r3, r3, r2
 80042fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8004300:	18cb      	adds	r3, r1, r3
 8004302:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4013      	ands	r3, r2
 800430c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004310:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d003      	beq.n	8004320 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8004318:	f04f 0301 	mov.w	r3, #1
 800431c:	61fb      	str	r3, [r7, #28]
 800431e:	e002      	b.n	8004326 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8004326:	69fb      	ldr	r3, [r7, #28]
}
 8004328:	4618      	mov	r0, r3
 800432a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800432e:	46bd      	mov	sp, r7
 8004330:	bc80      	pop	{r7}
 8004332:	4770      	bx	lr

08004334 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 800433a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800433e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004342:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f043 0201 	orr.w	r2, r3, #1
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	609a      	str	r2, [r3, #8]

}
 8004350:	f107 070c 	add.w	r7, r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	bc80      	pop	{r7}
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop

0800435c <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800435c:	b480      	push	{r7}
 800435e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8004360:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004364:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800436e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8004372:	4618      	mov	r0, r3
 8004374:	46bd      	mov	sp, r7
 8004376:	bc80      	pop	{r7}
 8004378:	4770      	bx	lr
 800437a:	bf00      	nop

0800437c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	4603      	mov	r3, r0
 8004384:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8004386:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800438a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800438e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8004392:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8004396:	79f9      	ldrb	r1, [r7, #7]
 8004398:	f001 011f 	and.w	r1, r1, #31
 800439c:	f04f 0001 	mov.w	r0, #1
 80043a0:	fa00 f101 	lsl.w	r1, r0, r1
 80043a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80043a8:	f107 070c 	add.w	r7, r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bc80      	pop	{r7}
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop

080043b4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	4603      	mov	r3, r0
 80043bc:	6039      	str	r1, [r7, #0]
 80043be:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80043c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	da10      	bge.n	80043ea <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80043c8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80043cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043d0:	79fa      	ldrb	r2, [r7, #7]
 80043d2:	f002 020f 	and.w	r2, r2, #15
 80043d6:	f1a2 0104 	sub.w	r1, r2, #4
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	b2d2      	uxtb	r2, r2
 80043de:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	185b      	adds	r3, r3, r1
 80043e6:	761a      	strb	r2, [r3, #24]
 80043e8:	e00d      	b.n	8004406 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80043ea:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80043ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043f2:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80043f6:	683a      	ldr	r2, [r7, #0]
 80043f8:	b2d2      	uxtb	r2, r2
 80043fa:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80043fe:	b2d2      	uxtb	r2, r2
 8004400:	185b      	adds	r3, r3, r1
 8004402:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004406:	f107 070c 	add.w	r7, r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	bc80      	pop	{r7}
 800440e:	4770      	bx	lr

08004410 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004410:	b480      	push	{r7}
 8004412:	b089      	sub	sp, #36	; 0x24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	f1c3 0307 	rsb	r3, r3, #7
 800442a:	2b06      	cmp	r3, #6
 800442c:	bf28      	it	cs
 800442e:	2306      	movcs	r3, #6
 8004430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	f103 0306 	add.w	r3, r3, #6
 8004438:	2b06      	cmp	r3, #6
 800443a:	d903      	bls.n	8004444 <NVIC_EncodePriority+0x34>
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004442:	e001      	b.n	8004448 <NVIC_EncodePriority+0x38>
 8004444:	f04f 0300 	mov.w	r3, #0
 8004448:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	f04f 0201 	mov.w	r2, #1
 8004450:	fa02 f303 	lsl.w	r3, r2, r3
 8004454:	f103 33ff 	add.w	r3, r3, #4294967295
 8004458:	461a      	mov	r2, r3
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	401a      	ands	r2, r3
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	f04f 0101 	mov.w	r1, #1
 800446a:	fa01 f303 	lsl.w	r3, r1, r3
 800446e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004472:	4619      	mov	r1, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8004478:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 800447a:	4618      	mov	r0, r3
 800447c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8004480:	46bd      	mov	sp, r7
 8004482:	bc80      	pop	{r7}
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop

08004488 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	b2db      	uxtb	r3, r3
 8004496:	b25b      	sxtb	r3, r3
 8004498:	4618      	mov	r0, r3
 800449a:	f7ff ff6f 	bl	800437c <NVIC_EnableIRQ>
}
 800449e:	f107 0708 	add.w	r7, r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop

080044a8 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 80044ae:	f04f 0300 	mov.w	r3, #0
 80044b2:	607b      	str	r3, [r7, #4]
 80044b4:	e00d      	b.n	80044d2 <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 80044b6:	f240 0318 	movw	r3, #24
 80044ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 f80b 	bl	80044e0 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f103 0301 	add.w	r3, r3, #1
 80044d0:	607b      	str	r3, [r7, #4]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d0ee      	beq.n	80044b6 <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 80044d8:	f107 0708 	add.w	r7, r7, #8
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 80044e0:	b590      	push	{r4, r7, lr}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	b2dc      	uxtb	r4, r3
 80044ee:	f7ff ff35 	bl	800435c <NVIC_GetPriorityGrouping>
 80044f2:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 80044f8:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 80044fe:	4608      	mov	r0, r1
 8004500:	4611      	mov	r1, r2
 8004502:	461a      	mov	r2, r3
 8004504:	f7ff ff84 	bl	8004410 <NVIC_EncodePriority>
 8004508:	4603      	mov	r3, r0
 800450a:	b262      	sxtb	r2, r4
 800450c:	4610      	mov	r0, r2
 800450e:	4619      	mov	r1, r3
 8004510:	f7ff ff50 	bl	80043b4 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	78db      	ldrb	r3, [r3, #3]
 8004518:	2b01      	cmp	r3, #1
 800451a:	d102      	bne.n	8004522 <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7ff ffb3 	bl	8004488 <NVIC002_EnableIRQ>
	}
   
}
 8004522:	f107 070c 	add.w	r7, r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	bd90      	pop	{r4, r7, pc}
 800452a:	bf00      	nop

0800452c <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 8004534:	f04f 0300 	mov.w	r3, #0
 8004538:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 800453a:	f04f 0300 	mov.w	r3, #0
 800453e:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454a:	f023 0204 	bic.w	r2, r3, #4
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	f043 0203 	orr.w	r2, r3, #3
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6899      	ldr	r1, [r3, #8]
 8004562:	f107 0210 	add.w	r2, r7, #16
 8004566:	f107 030c 	add.w	r3, r7, #12
 800456a:	4608      	mov	r0, r1
 800456c:	4611      	mov	r1, r2
 800456e:	461a      	mov	r2, r3
 8004570:	f000 f8ba 	bl	80046e8 <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800457e:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8004582:	4313      	orrs	r3, r2
 8004584:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	2b64      	cmp	r3, #100	; 0x64
 8004592:	d80f      	bhi.n	80045b4 <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800459e:	f04f 0300 	mov.w	r3, #0
 80045a2:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80045a6:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80045a8:	4313      	orrs	r3, r2
 80045aa:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	615a      	str	r2, [r3, #20]
 80045b2:	e00e      	b.n	80045d2 <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80045be:	f04f 0300 	mov.w	r3, #0
 80045c2:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80045c6:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 80045c8:	4313      	orrs	r3, r2
 80045ca:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045d6:	f240 3303 	movw	r3, #771	; 0x303
 80045da:	f2c0 733f 	movt	r3, #1855	; 0x73f
 80045de:	4313      	orrs	r3, r2
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e8:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	2b64      	cmp	r3, #100	; 0x64
 80045f6:	d804      	bhi.n	8004602 <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8004600:	e005      	b.n	800460e <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004606:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	7c1b      	ldrb	r3, [r3, #16]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d005      	beq.n	8004622 <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800461a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	7c5b      	ldrb	r3, [r3, #17]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d005      	beq.n	8004636 <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800462e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	7c9b      	ldrb	r3, [r3, #18]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d005      	beq.n	800464a <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004642:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	7cdb      	ldrb	r3, [r3, #19]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d005      	beq.n	800465e <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004656:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	7d1b      	ldrb	r3, [r3, #20]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d005      	beq.n	8004672 <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800466a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	7d5b      	ldrb	r3, [r3, #21]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d005      	beq.n	8004686 <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800467e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	7d9b      	ldrb	r3, [r3, #22]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d005      	beq.n	800469a <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004692:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	7b1b      	ldrb	r3, [r3, #12]
 80046a4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80046a8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 80046ac:	431a      	orrs	r2, r3
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	7b5b      	ldrb	r3, [r3, #13]
 80046be:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80046c2:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 80046c6:	4313      	orrs	r3, r2
 80046c8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d6:	f043 0204 	orr.w	r2, r3, #4
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80046de:	f107 0718 	add.w	r7, r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop

080046e8 <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b089      	sub	sp, #36	; 0x24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 80046f4:	f04f 0300 	mov.w	r3, #0
 80046f8:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 80046fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80046fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004702:	eddf 7a59 	vldr	s15, [pc, #356]	; 8004868 <I2C001_lConfigureBitRate+0x180>
 8004706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800470a:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 800470e:	f04f 0300 	mov.w	r3, #0
 8004712:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 8004714:	f04f 0300 	mov.w	r3, #0
 8004718:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 800471a:	ed97 7a04 	vldr	s14, [r7, #16]
 800471e:	eddf 7a53 	vldr	s15, [pc, #332]	; 800486c <I2C001_lConfigureBitRate+0x184>
 8004722:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800472a:	d808      	bhi.n	800473e <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 800472c:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8004870 <I2C001_lConfigureBitRate+0x188>
 8004730:	edd7 7a04 	vldr	s15, [r7, #16]
 8004734:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8004738:	edc7 7a07 	vstr	s15, [r7, #28]
 800473c:	e007      	b.n	800474e <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 800473e:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8004874 <I2C001_lConfigureBitRate+0x18c>
 8004742:	edd7 7a04 	vldr	s15, [r7, #16]
 8004746:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800474a:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 800474e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004752:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8004756:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800475a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475e:	d803      	bhi.n	8004768 <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 8004760:	f04f 0300 	mov.w	r3, #0
 8004764:	61bb      	str	r3, [r7, #24]
 8004766:	e015      	b.n	8004794 <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 8004768:	ed97 7a07 	vldr	s14, [r7, #28]
 800476c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8004770:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004774:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 8004778:	ed97 7a06 	vldr	s14, [r7, #24]
 800477c:	eddf 7a3e 	vldr	s15, [pc, #248]	; 8004878 <I2C001_lConfigureBitRate+0x190>
 8004780:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004788:	dd04      	ble.n	8004794 <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 800478a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800478e:	f2c4 437f 	movt	r3, #17535	; 0x447f
 8004792:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 8004794:	edd7 7a06 	vldr	s15, [r7, #24]
 8004798:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 80047a2:	ed97 7a04 	vldr	s14, [r7, #16]
 80047a6:	eddf 7a31 	vldr	s15, [pc, #196]	; 800486c <I2C001_lConfigureBitRate+0x184>
 80047aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b2:	d81f      	bhi.n	80047f4 <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 80047b4:	ed97 7a04 	vldr	s14, [r7, #16]
 80047b8:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 80047bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047c0:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800487c <I2C001_lConfigureBitRate+0x194>
 80047c4:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 80047c8:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8004880 <I2C001_lConfigureBitRate+0x198>
 80047cc:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	edd3 7a00 	vldr	s15, [r3]
 80047d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047da:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80047de:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 80047e2:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 80047e6:	eddf 7a27 	vldr	s15, [pc, #156]	; 8004884 <I2C001_lConfigureBitRate+0x19c>
 80047ea:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80047ee:	edc7 7a05 	vstr	s15, [r7, #20]
 80047f2:	e01e      	b.n	8004832 <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 80047f4:	ed97 7a04 	vldr	s14, [r7, #16]
 80047f8:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 80047fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004800:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800487c <I2C001_lConfigureBitRate+0x194>
 8004804:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 8004808:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8004880 <I2C001_lConfigureBitRate+0x198>
 800480c:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	edd3 7a00 	vldr	s15, [r3]
 8004816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800481a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800481e:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 8004822:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 8004826:	eddf 7a17 	vldr	s15, [pc, #92]	; 8004884 <I2C001_lConfigureBitRate+0x19c>
 800482a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800482e:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 8004832:	ed97 7a05 	vldr	s14, [r7, #20]
 8004836:	eddf 7a10 	vldr	s15, [pc, #64]	; 8004878 <I2C001_lConfigureBitRate+0x190>
 800483a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800483e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004842:	dd04      	ble.n	800484e <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 8004844:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004848:	f2c4 437f 	movt	r3, #17535	; 0x447f
 800484c:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 800484e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004852:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	edc3 7a00 	vstr	s15, [r3]
}
 800485c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8004860:	46bd      	mov	sp, r7
 8004862:	bc80      	pop	{r7}
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	447a0000 	.word	0x447a0000
 800486c:	47c35000 	.word	0x47c35000
 8004870:	4ab2d05e 	.word	0x4ab2d05e
 8004874:	4a0f0d18 	.word	0x4a0f0d18
 8004878:	447fc000 	.word	0x447fc000
 800487c:	44800000 	.word	0x44800000
 8004880:	49742400 	.word	0x49742400
 8004884:	42f00000 	.word	0x42f00000

08004888 <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 800488c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004890:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8004894:	f7ff fcd0 	bl	8004238 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 8004898:	f645 7084 	movw	r0, #24452	; 0x5f84
 800489c:	f6c0 0000 	movt	r0, #2048	; 0x800
 80048a0:	f7ff fe44 	bl	800452c <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 80048a4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80048a8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80048ac:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80048b0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80048b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80048b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80048ba:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 80048bc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80048c0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80048c4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80048c8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80048cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80048ce:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 80048d0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80048d4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80048d8:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80048dc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80048e0:	6912      	ldr	r2, [r2, #16]
 80048e2:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 80048e6:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 80048e8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80048ec:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80048f0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80048f4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80048f8:	6852      	ldr	r2, [r2, #4]
 80048fa:	f042 0204 	orr.w	r2, r2, #4
 80048fe:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 8004900:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004904:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004908:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 800490c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004910:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004912:	f022 0207 	bic.w	r2, r2, #7
 8004916:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 8004918:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 800491c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004920:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004924:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004928:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800492a:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 800492c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004930:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004934:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004938:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800493c:	6912      	ldr	r2, [r2, #16]
 800493e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8004942:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 8004944:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004948:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800494c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004950:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004954:	6852      	ldr	r2, [r2, #4]
 8004956:	f042 0201 	orr.w	r2, r2, #1
 800495a:	605a      	str	r2, [r3, #4]

}
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop

08004960 <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 8004960:	b480      	push	{r7}
 8004962:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 8004964:	46bd      	mov	sp, r7
 8004966:	bc80      	pop	{r7}
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop

0800496c <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b086      	sub	sp, #24
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 8004976:	f04f 0300 	mov.w	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 800497c:	f04f 0300 	mov.w	r3, #0
 8004980:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 8004988:	f04f 0304 	mov.w	r3, #4
 800498c:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	f023 0204 	bic.w	r2, r3, #4
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 800499a:	f107 020c 	add.w	r2, r7, #12
 800499e:	f107 0308 	add.w	r3, r7, #8
 80049a2:	6838      	ldr	r0, [r7, #0]
 80049a4:	4611      	mov	r1, r2
 80049a6:	461a      	mov	r2, r3
 80049a8:	f7ff fe9e 	bl	80046e8 <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80049b4:	f023 0303 	bic.w	r3, r3, #3
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	691a      	ldr	r2, [r3, #16]
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	ea4f 5383 	mov.w	r3, r3, lsl #22
 80049c6:	ea4f 5393 	mov.w	r3, r3, lsr #22
 80049ca:	431a      	orrs	r2, r3
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	695a      	ldr	r2, [r3, #20]
 80049d4:	f248 03ff 	movw	r3, #33023	; 0x80ff
 80049d8:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 80049dc:	4013      	ands	r3, r2
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b64      	cmp	r3, #100	; 0x64
 80049e6:	d80f      	bhi.n	8004a08 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80049f2:	f04f 0300 	mov.w	r3, #0
 80049f6:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80049fa:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80049fc:	4313      	orrs	r3, r2
 80049fe:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	615a      	str	r2, [r3, #20]
 8004a06:	e00e      	b.n	8004a26 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004a12:	f04f 0300 	mov.w	r3, #0
 8004a16:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8004a1a:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a2a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b64      	cmp	r3, #100	; 0x64
 8004a36:	d804      	bhi.n	8004a42 <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a40:	e005      	b.n	8004a4e <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a46:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 8004a4e:	f04f 0300 	mov.w	r3, #0
 8004a52:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a58:	f043 0204 	orr.w	r2, r3, #4
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 8004a60:	693b      	ldr	r3, [r7, #16]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	f107 0718 	add.w	r7, r7, #24
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8004a76:	f04f 0300 	mov.w	r3, #0
 8004a7a:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004a88:	f003 0308 	and.w	r3, r3, #8
 8004a8c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d003      	beq.n	8004a9c <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 8004a94:	f04f 0300 	mov.w	r3, #0
 8004a98:	73fb      	strb	r3, [r7, #15]
 8004a9a:	e009      	b.n	8004ab0 <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 8004aaa:	f04f 0301 	mov.w	r3, #1
 8004aae:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 8004ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f107 0714 	add.w	r7, r7, #20
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bc80      	pop	{r7}
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop

08004ac0 <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8004aca:	f04f 0300 	mov.w	r3, #0
 8004ace:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 8004ae2:	f04f 0300 	mov.w	r3, #0
 8004ae6:	73fb      	strb	r3, [r7, #15]
       break;
 8004ae8:	e019      	b.n	8004b1e <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004af0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004af4:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d003      	beq.n	8004b04 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 8004afc:	f04f 0300 	mov.w	r3, #0
 8004b00:	73fb      	strb	r3, [r7, #15]
 8004b02:	e00c      	b.n	8004b1e <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	785b      	ldrb	r3, [r3, #1]
 8004b08:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 8004b18:	f04f 0301 	mov.w	r3, #1
 8004b1c:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 8004b1e:	7bfb      	ldrb	r3, [r7, #15]

}
 8004b20:	4618      	mov	r0, r3
 8004b22:	f107 0714 	add.w	r7, r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr

08004b2c <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b087      	sub	sp, #28
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	460b      	mov	r3, r1
 8004b36:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 8004b38:	f04f 0302 	mov.w	r3, #2
 8004b3c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8004b3e:	f04f 0300 	mov.w	r3, #0
 8004b42:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8004b4a:	78fb      	ldrb	r3, [r7, #3]
 8004b4c:	2b04      	cmp	r3, #4
 8004b4e:	d80d      	bhi.n	8004b6c <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b54:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	f103 030a 	add.w	r3, r3, #10
 8004b5c:	f04f 0201 	mov.w	r2, #1
 8004b60:	fa02 f303 	lsl.w	r3, r2, r3
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	4013      	ands	r3, r2
 8004b68:	613b      	str	r3, [r7, #16]
 8004b6a:	e035      	b.n	8004bd8 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8004b6c:	78fb      	ldrb	r3, [r7, #3]
 8004b6e:	2b06      	cmp	r3, #6
 8004b70:	d107      	bne.n	8004b82 <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b76:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f003 0320 	and.w	r3, r3, #32
 8004b7e:	613b      	str	r3, [r7, #16]
 8004b80:	e02a      	b.n	8004bd8 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8004b82:	78fb      	ldrb	r3, [r7, #3]
 8004b84:	2b05      	cmp	r3, #5
 8004b86:	d107      	bne.n	8004b98 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b8c:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	f003 0302 	and.w	r3, r3, #2
 8004b94:	613b      	str	r3, [r7, #16]
 8004b96:	e01f      	b.n	8004bd8 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8004b98:	78fb      	ldrb	r3, [r7, #3]
 8004b9a:	2b08      	cmp	r3, #8
 8004b9c:	d80e      	bhi.n	8004bbc <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004ba4:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 8004ba6:	78fb      	ldrb	r3, [r7, #3]
 8004ba8:	f1a3 0307 	sub.w	r3, r3, #7
 8004bac:	f04f 0201 	mov.w	r2, #1
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]
 8004bba:	e00d      	b.n	8004bd8 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004bc2:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004bc4:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 8004bc6:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004bca:	f04f 0201 	mov.w	r2, #1
 8004bce:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd2:	693a      	ldr	r2, [r7, #16]
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 8004bde:	f04f 0303 	mov.w	r3, #3
 8004be2:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8004be4:	697b      	ldr	r3, [r7, #20]
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	f107 071c 	add.w	r7, r7, #28
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bc80      	pop	{r7}
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop

08004bf4 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b085      	sub	sp, #20
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8004c06:	78fb      	ldrb	r3, [r7, #3]
 8004c08:	2b04      	cmp	r3, #4
 8004c0a:	d809      	bhi.n	8004c20 <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004c0c:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 8004c0e:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004c12:	f04f 0201 	mov.w	r2, #1
 8004c16:	fa02 f203 	lsl.w	r2, r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c1e:	e025      	b.n	8004c6c <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8004c20:	78fb      	ldrb	r3, [r7, #3]
 8004c22:	2b06      	cmp	r3, #6
 8004c24:	d104      	bne.n	8004c30 <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f04f 0220 	mov.w	r2, #32
 8004c2c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c2e:	e01d      	b.n	8004c6c <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8004c30:	78fb      	ldrb	r3, [r7, #3]
 8004c32:	2b05      	cmp	r3, #5
 8004c34:	d104      	bne.n	8004c40 <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f04f 0202 	mov.w	r2, #2
 8004c3c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c3e:	e015      	b.n	8004c6c <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8004c40:	78fb      	ldrb	r3, [r7, #3]
 8004c42:	2b08      	cmp	r3, #8
 8004c44:	d809      	bhi.n	8004c5a <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 8004c46:	78fb      	ldrb	r3, [r7, #3]
 8004c48:	f1a3 0307 	sub.w	r3, r3, #7
 8004c4c:	f04f 0201 	mov.w	r2, #1
 8004c50:	fa02 f203 	lsl.w	r2, r2, r3
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c58:	e008      	b.n	8004c6c <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004c5a:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 8004c5c:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8004c60:	f04f 0201 	mov.w	r2, #1
 8004c64:	fa02 f203 	lsl.w	r2, r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 8004c6c:	f107 0714 	add.w	r7, r7, #20
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bc80      	pop	{r7}
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop

08004c78 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f003 0307 	and.w	r3, r3, #7
 8004c86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c88:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004c8c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8004ca8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cb0:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8004cb2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004cb6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004cba:	68ba      	ldr	r2, [r7, #8]
 8004cbc:	60da      	str	r2, [r3, #12]
}
 8004cbe:	f107 0714 	add.w	r7, r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bc80      	pop	{r7}
 8004cc6:	4770      	bx	lr

08004cc8 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8004ccc:	f04f 0001 	mov.w	r0, #1
 8004cd0:	f7ff ffd2 	bl	8004c78 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8004cd4:	f000 f8b0 	bl	8004e38 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8004cd8:	f000 fb34 	bl	8005344 <CLK001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8004cdc:	f7ff f870 	bl	8003dc0 <SYSTM001_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 8004ce0:	f7ff fdd2 	bl	8004888 <I2C001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 8004ce4:	f7ff fbe0 	bl	80044a8 <NVIC002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8004ce8:	f000 f808 	bl	8004cfc <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop

08004cf0 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8004cf4:	f000 fb26 	bl	8005344 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop

08004cfc <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8004cfc:	b480      	push	{r7}
 8004cfe:	b087      	sub	sp, #28
 8004d00:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8004d02:	463b      	mov	r3, r7
 8004d04:	f04f 0200 	mov.w	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	f103 0304 	add.w	r3, r3, #4
 8004d0e:	f04f 0200 	mov.w	r2, #0
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	f103 0304 	add.w	r3, r3, #4
 8004d18:	f04f 0200 	mov.w	r2, #0
 8004d1c:	601a      	str	r2, [r3, #0]
 8004d1e:	f103 0304 	add.w	r3, r3, #4
 8004d22:	f04f 0200 	mov.w	r2, #0
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	f103 0304 	add.w	r3, r3, #4
 8004d2c:	f04f 0200 	mov.w	r2, #0
 8004d30:	601a      	str	r2, [r3, #0]
 8004d32:	f103 0304 	add.w	r3, r3, #4
 8004d36:	f04f 0200 	mov.w	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]
 8004d3c:	f103 0304 	add.w	r3, r3, #4
                  
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d46:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4c:	f003 030f 	and.w	r3, r3, #15
 8004d50:	4313      	orrs	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8004d54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d58:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004d5c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d60:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004d64:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004d66:	f022 020f 	bic.w	r2, r2, #15
 8004d6a:	641a      	str	r2, [r3, #64]	; 0x40
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
       						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8004d6c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d70:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004d74:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d78:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004d7c:	69d2      	ldr	r2, [r2, #28]
 8004d7e:	f022 0207 	bic.w	r2, r2, #7
 8004d82:	f042 0201 	orr.w	r2, r2, #1
 8004d86:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000002);		/*    DPTR = 2,  SIZE = 1 */ 
 8004d88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d8c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004d90:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d94:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004d98:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8004d9c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8004da0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004da4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004da8:	f042 0202 	orr.w	r2, r2, #2
 8004dac:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000000);		/*    DPTR = 0,  SIZE = 1 */ 
 8004db0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004db4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004db8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004dbc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004dc0:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8004dc4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8004dc8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004dcc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004dd0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
                
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 8004dd4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004dd8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	f002 010f 	and.w	r1, r2, #15
 8004de2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004de6:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004dea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004dec:	f022 020f 	bic.w	r2, r2, #15
 8004df0:	430a      	orrs	r2, r1
 8004df2:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 8004df4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004df8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004dfc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004e00:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004e04:	6912      	ldr	r2, [r2, #16]
 8004e06:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8004e0a:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 8004e0e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 8004e10:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004e14:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004e18:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004e1c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004e20:	6912      	ldr	r2, [r2, #16]
 8004e22:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8004e26:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 8004e2a:	611a      	str	r2, [r3, #16]
					      
   	 
            	         
                                              
}
 8004e2c:	f107 071c 	add.w	r7, r7, #28
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bc80      	pop	{r7}
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop

08004e38 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{        
 8004e38:	b480      	push	{r7}
 8004e3a:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                       
}
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bc80      	pop	{r7}
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop

08004e44 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8004e4c:	f04f 0300 	mov.w	r3, #0
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	e007      	b.n	8004e64 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8004e54:	bf00      	nop
 8004e56:	bf00      	nop
 8004e58:	bf00      	nop
 8004e5a:	bf00      	nop
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f103 0301 	add.w	r3, r3, #1
 8004e62:	60fb      	str	r3, [r7, #12]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d3f3      	bcc.n	8004e54 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8004e6c:	f107 0714 	add.w	r7, r7, #20
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bc80      	pop	{r7}
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop

08004e78 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8004e7e:	f04f 0301 	mov.w	r3, #1
 8004e82:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8004e84:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e8c:	685a      	ldr	r2, [r3, #4]
 8004e8e:	f04f 0302 	mov.w	r3, #2
 8004e92:	f2c0 0301 	movt	r3, #1
 8004e96:	4013      	ands	r3, r2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d002      	beq.n	8004ea2 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8004e9c:	f04f 0300 	mov.w	r3, #0
 8004ea0:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8004ea2:	687b      	ldr	r3, [r7, #4]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f107 070c 	add.w	r7, r7, #12
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bc80      	pop	{r7}
 8004eae:	4770      	bx	lr

08004eb0 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8004eb4:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8004eb8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10b      	bne.n	8004ede <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8004ec6:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8004eca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ece:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8004ed2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004ed6:	6852      	ldr	r2, [r2, #4]
 8004ed8:	f042 0201 	orr.w	r2, r2, #1
 8004edc:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8004ede:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004ee2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00b      	beq.n	8004f08 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8004ef0:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004ef4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ef8:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8004efc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f00:	6892      	ldr	r2, [r2, #8]
 8004f02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f06:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8004f08:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f0c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f10:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f14:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f18:	6852      	ldr	r2, [r2, #4]
 8004f1a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8004f1e:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8004f20:	f04f 0064 	mov.w	r0, #100	; 0x64
 8004f24:	f7ff ff8e 	bl	8004e44 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8004f28:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f2c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f30:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f34:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f38:	6852      	ldr	r2, [r2, #4]
 8004f3a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004f3e:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop

08004f44 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8004f4a:	f04f 0301 	mov.w	r3, #1
 8004f4e:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8004f50:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f54:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f58:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f5c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f60:	6852      	ldr	r2, [r2, #4]
 8004f62:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004f66:	f022 0202 	bic.w	r2, r2, #2
 8004f6a:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8004f6c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004f70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d054      	beq.n	8005028 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8004f7e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004f82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f86:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004f8a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f8e:	6852      	ldr	r2, [r2, #4]
 8004f90:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8004f94:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8004f96:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004f9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f9e:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004fa2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004fa6:	6852      	ldr	r2, [r2, #4]
 8004fa8:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004fac:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8004fae:	f244 7310 	movw	r3, #18192	; 0x4710
 8004fb2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004fb6:	f244 7210 	movw	r2, #18192	; 0x4710
 8004fba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004fbe:	68d2      	ldr	r2, [r2, #12]
 8004fc0:	f022 0201 	bic.w	r2, r2, #1
 8004fc4:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8004fc6:	f244 7310 	movw	r3, #18192	; 0x4710
 8004fca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004fce:	f244 7210 	movw	r2, #18192	; 0x4710
 8004fd2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004fd6:	6852      	ldr	r2, [r2, #4]
 8004fd8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004fdc:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8004fde:	f244 6350 	movw	r3, #18000	; 0x4650
 8004fe2:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8004fe4:	f04f 000a 	mov.w	r0, #10
 8004fe8:	f7ff ff2c 	bl	8004e44 <CLK001_Delay>
        timeout_count--;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ff2:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8004ff4:	f244 7310 	movw	r3, #18192	; 0x4710
 8004ff8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8005002:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005006:	d002      	beq.n	800500e <CLK001_SetMainPLLClkSrc+0xca>
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1ea      	bne.n	8004fe4 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 800500e:	f244 7310 	movw	r3, #18192	; 0x4710
 8005012:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800501c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005020:	d002      	beq.n	8005028 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8005022:	f04f 0300 	mov.w	r3, #0
 8005026:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8005028:	687b      	ldr	r3, [r7, #4]
}
 800502a:	4618      	mov	r0, r3
 800502c:	f107 0708 	add.w	r7, r7, #8
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 800503a:	f04f 0301 	mov.w	r3, #1
 800503e:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8005040:	f244 7310 	movw	r3, #18192	; 0x4710
 8005044:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0304 	and.w	r3, r3, #4
 800504e:	2b00      	cmp	r3, #0
 8005050:	f040 8097 	bne.w	8005182 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8005054:	f240 0344 	movw	r3, #68	; 0x44
 8005058:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800505c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005060:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8005064:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8005066:	f240 0344 	movw	r3, #68	; 0x44
 800506a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	f649 7381 	movw	r3, #40833	; 0x9f81
 8005074:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8005078:	fba3 1302 	umull	r1, r3, r3, r2
 800507c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8005080:	f103 32ff 	add.w	r2, r3, #4294967295
 8005084:	f240 0348 	movw	r3, #72	; 0x48
 8005088:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800508c:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 800508e:	f244 7310 	movw	r3, #18192	; 0x4710
 8005092:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005096:	f244 7210 	movw	r2, #18192	; 0x4710
 800509a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800509e:	6852      	ldr	r2, [r2, #4]
 80050a0:	f042 0201 	orr.w	r2, r2, #1
 80050a4:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 80050a6:	f244 7310 	movw	r3, #18192	; 0x4710
 80050aa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050ae:	f244 7210 	movw	r2, #18192	; 0x4710
 80050b2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80050b6:	6852      	ldr	r2, [r2, #4]
 80050b8:	f042 0210 	orr.w	r2, r2, #16
 80050bc:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80050be:	f244 7310 	movw	r3, #18192	; 0x4710
 80050c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 80050c6:	f240 0248 	movw	r2, #72	; 0x48
 80050ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80050ce:	6812      	ldr	r2, [r2, #0]
 80050d0:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80050d4:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80050d8:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80050da:	f244 7310 	movw	r3, #18192	; 0x4710
 80050de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050e2:	f244 7210 	movw	r2, #18192	; 0x4710
 80050e6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80050ea:	6852      	ldr	r2, [r2, #4]
 80050ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050f0:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 80050f2:	f244 7310 	movw	r3, #18192	; 0x4710
 80050f6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050fa:	f244 7210 	movw	r2, #18192	; 0x4710
 80050fe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005102:	6852      	ldr	r2, [r2, #4]
 8005104:	f022 0210 	bic.w	r2, r2, #16
 8005108:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 800510a:	f244 7310 	movw	r3, #18192	; 0x4710
 800510e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005112:	f244 7210 	movw	r2, #18192	; 0x4710
 8005116:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800511a:	6852      	ldr	r2, [r2, #4]
 800511c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005120:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8005122:	f244 6350 	movw	r3, #18000	; 0x4650
 8005126:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8005128:	f04f 000a 	mov.w	r0, #10
 800512c:	f7ff fe8a 	bl	8004e44 <CLK001_Delay>
        timeout_count--;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	f103 33ff 	add.w	r3, r3, #4294967295
 8005136:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8005138:	f244 7310 	movw	r3, #18192	; 0x4710
 800513c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8005146:	2b00      	cmp	r3, #0
 8005148:	d102      	bne.n	8005150 <CLK001_ConfigMainPLL+0x11c>
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1eb      	bne.n	8005128 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8005150:	f244 7310 	movw	r3, #18192	; 0x4710
 8005154:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0304 	and.w	r3, r3, #4
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00c      	beq.n	800517c <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005162:	f244 7310 	movw	r3, #18192	; 0x4710
 8005166:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800516a:	f244 7210 	movw	r2, #18192	; 0x4710
 800516e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005172:	6852      	ldr	r2, [r2, #4]
 8005174:	f022 0201 	bic.w	r2, r2, #1
 8005178:	605a      	str	r2, [r3, #4]
 800517a:	e002      	b.n	8005182 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 800517c:	f04f 0300 	mov.w	r3, #0
 8005180:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8005182:	687b      	ldr	r3, [r7, #4]
}
 8005184:	4618      	mov	r0, r3
 8005186:	f107 0708 	add.w	r7, r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop

08005190 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b082      	sub	sp, #8
 8005194:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8005196:	f04f 0301 	mov.w	r3, #1
 800519a:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800519c:	f244 7310 	movw	r3, #18192	; 0x4710
 80051a0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80051a4:	f244 7210 	movw	r2, #18192	; 0x4710
 80051a8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80051ac:	6852      	ldr	r2, [r2, #4]
 80051ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051b2:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80051b4:	f240 0344 	movw	r3, #68	; 0x44
 80051b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051bc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80051c0:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80051c4:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 80051c6:	f04f 0064 	mov.w	r0, #100	; 0x64
 80051ca:	f7ff fe3b 	bl	8004e44 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 80051ce:	f240 0344 	movw	r3, #68	; 0x44
 80051d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80051dc:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80051e0:	f2c0 131e 	movt	r3, #286	; 0x11e
 80051e4:	fba3 1302 	umull	r1, r3, r3, r2
 80051e8:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80051ec:	f103 32ff 	add.w	r2, r3, #4294967295
 80051f0:	f240 0348 	movw	r3, #72	; 0x48
 80051f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051f8:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80051fa:	f244 7310 	movw	r3, #18192	; 0x4710
 80051fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8005202:	f240 0248 	movw	r2, #72	; 0x48
 8005206:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800520a:	6812      	ldr	r2, [r2, #0]
 800520c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8005210:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8005214:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8005216:	f04f 0064 	mov.w	r0, #100	; 0x64
 800521a:	f7ff fe13 	bl	8004e44 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 800521e:	f240 0344 	movw	r3, #68	; 0x44
 8005222:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800522c:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8005230:	f2c0 03be 	movt	r3, #190	; 0xbe
 8005234:	fba3 1302 	umull	r1, r3, r3, r2
 8005238:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800523c:	f103 32ff 	add.w	r2, r3, #4294967295
 8005240:	f240 0348 	movw	r3, #72	; 0x48
 8005244:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005248:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800524a:	f244 7310 	movw	r3, #18192	; 0x4710
 800524e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8005252:	f240 0248 	movw	r2, #72	; 0x48
 8005256:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800525a:	6812      	ldr	r2, [r2, #0]
 800525c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8005260:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8005264:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8005266:	f04f 0096 	mov.w	r0, #150	; 0x96
 800526a:	f7ff fdeb 	bl	8004e44 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800526e:	f244 7310 	movw	r3, #18192	; 0x4710
 8005272:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005276:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 800527a:	f2c0 0203 	movt	r2, #3
 800527e:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8005280:	f244 7310 	movw	r3, #18192	; 0x4710
 8005284:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800528e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8005292:	2b00      	cmp	r3, #0
 8005294:	d11e      	bne.n	80052d4 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8005296:	f244 7310 	movw	r3, #18192	; 0x4710
 800529a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80052a4:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80052a8:	2b27      	cmp	r3, #39	; 0x27
 80052aa:	d113      	bne.n	80052d4 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80052ac:	f244 7310 	movw	r3, #18192	; 0x4710
 80052b0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10a      	bne.n	80052d4 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 80052be:	f244 7310 	movw	r3, #18192	; 0x4710
 80052c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80052cc:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80052d0:	2b03      	cmp	r3, #3
 80052d2:	d002      	beq.n	80052da <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 80052d4:	f04f 0300 	mov.w	r3, #0
 80052d8:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 80052da:	f244 1360 	movw	r3, #16736	; 0x4160
 80052de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80052e2:	f04f 0205 	mov.w	r2, #5
 80052e6:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 80052e8:	687b      	ldr	r3, [r7, #4]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	f107 0708 	add.w	r7, r7, #8
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 80052fa:	f04f 0301 	mov.w	r3, #1
 80052fe:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8005300:	f7ff fdd6 	bl	8004eb0 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8005304:	f04f 0064 	mov.w	r0, #100	; 0x64
 8005308:	f7ff fd9c 	bl	8004e44 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 800530c:	f7ff fe1a 	bl	8004f44 <CLK001_SetMainPLLClkSrc>
 8005310:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8005312:	f7ff fe8f 	bl	8005034 <CLK001_ConfigMainPLL>
 8005316:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8005318:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800531c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005320:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005324:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005328:	68d2      	ldr	r2, [r2, #12]
 800532a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800532e:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8005330:	f7ff ff2e 	bl	8005190 <CLK001_FreqStepupMainPLL>
 8005334:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8005336:	687b      	ldr	r3, [r7, #4]
}
 8005338:	4618      	mov	r0, r3
 800533a:	f107 0708 	add.w	r7, r7, #8
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop

08005344 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 800534a:	f04f 0300 	mov.w	r3, #0
 800534e:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8005350:	f7ff fd92 	bl	8004e78 <CLK001_SysClk_Valid>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d105      	bne.n	8005366 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 800535a:	f7ff ffcb 	bl	80052f4 <CLK001_SysClk_Init>
 800535e:	4603      	mov	r3, r0
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	4313      	orrs	r3, r2
 8005364:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8005366:	f7fd fe75 	bl	8003054 <SystemCoreClockUpdate>
}
 800536a:	f107 0708 	add.w	r7, r7, #8
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop

08005374 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8005378:	f04f 0300 	mov.w	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	46bd      	mov	sp, r7
 8005380:	bc80      	pop	{r7}
 8005382:	4770      	bx	lr
 8005384:	0000      	movs	r0, r0
	...

08005388 <ceil>:
 8005388:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800538c:	f3c1 590a 	ubfx	r9, r1, #20, #11
 8005390:	f2a9 36ff 	subw	r6, r9, #1023	; 0x3ff
 8005394:	2e13      	cmp	r6, #19
 8005396:	4602      	mov	r2, r0
 8005398:	460b      	mov	r3, r1
 800539a:	4604      	mov	r4, r0
 800539c:	460d      	mov	r5, r1
 800539e:	460f      	mov	r7, r1
 80053a0:	468a      	mov	sl, r1
 80053a2:	4680      	mov	r8, r0
 80053a4:	dc27      	bgt.n	80053f6 <ceil+0x6e>
 80053a6:	2e00      	cmp	r6, #0
 80053a8:	db59      	blt.n	800545e <ceil+0xd6>
 80053aa:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80053ae:	f2c0 040f 	movt	r4, #15
 80053b2:	fa44 f406 	asr.w	r4, r4, r6
 80053b6:	ea04 0501 	and.w	r5, r4, r1
 80053ba:	4305      	orrs	r5, r0
 80053bc:	d017      	beq.n	80053ee <ceil+0x66>
 80053be:	a338      	add	r3, pc, #224	; (adr r3, 80054a0 <ceil+0x118>)
 80053c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c4:	f000 f8c6 	bl	8005554 <__adddf3>
 80053c8:	2200      	movs	r2, #0
 80053ca:	2300      	movs	r3, #0
 80053cc:	f000 fd04 	bl	8005dd8 <__aeabi_dcmpgt>
 80053d0:	b158      	cbz	r0, 80053ea <ceil+0x62>
 80053d2:	2f00      	cmp	r7, #0
 80053d4:	dd05      	ble.n	80053e2 <ceil+0x5a>
 80053d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80053da:	fa43 f606 	asr.w	r6, r3, r6
 80053de:	eb07 0a06 	add.w	sl, r7, r6
 80053e2:	ea2a 0704 	bic.w	r7, sl, r4
 80053e6:	f04f 0800 	mov.w	r8, #0
 80053ea:	463b      	mov	r3, r7
 80053ec:	4642      	mov	r2, r8
 80053ee:	4610      	mov	r0, r2
 80053f0:	4619      	mov	r1, r3
 80053f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053f6:	2e33      	cmp	r6, #51	; 0x33
 80053f8:	dd07      	ble.n	800540a <ceil+0x82>
 80053fa:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80053fe:	d1f6      	bne.n	80053ee <ceil+0x66>
 8005400:	f000 f8a8 	bl	8005554 <__adddf3>
 8005404:	4602      	mov	r2, r0
 8005406:	460b      	mov	r3, r1
 8005408:	e7f1      	b.n	80053ee <ceil+0x66>
 800540a:	f2a9 4c13 	subw	ip, r9, #1043	; 0x413
 800540e:	f04f 3bff 	mov.w	fp, #4294967295
 8005412:	fa2b fb0c 	lsr.w	fp, fp, ip
 8005416:	ea1b 0f00 	tst.w	fp, r0
 800541a:	d0e8      	beq.n	80053ee <ceil+0x66>
 800541c:	a320      	add	r3, pc, #128	; (adr r3, 80054a0 <ceil+0x118>)
 800541e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005422:	f000 f897 	bl	8005554 <__adddf3>
 8005426:	2200      	movs	r2, #0
 8005428:	2300      	movs	r3, #0
 800542a:	f000 fcd5 	bl	8005dd8 <__aeabi_dcmpgt>
 800542e:	2800      	cmp	r0, #0
 8005430:	d0db      	beq.n	80053ea <ceil+0x62>
 8005432:	2d00      	cmp	r5, #0
 8005434:	dd0d      	ble.n	8005452 <ceil+0xca>
 8005436:	2e14      	cmp	r6, #20
 8005438:	d009      	beq.n	800544e <ceil+0xc6>
 800543a:	f5c9 6986 	rsb	r9, r9, #1072	; 0x430
 800543e:	2401      	movs	r4, #1
 8005440:	f109 0903 	add.w	r9, r9, #3
 8005444:	fa04 f009 	lsl.w	r0, r4, r9
 8005448:	eb10 0408 	adds.w	r4, r0, r8
 800544c:	d301      	bcc.n	8005452 <ceil+0xca>
 800544e:	f10a 0a01 	add.w	sl, sl, #1
 8005452:	ea24 080b 	bic.w	r8, r4, fp
 8005456:	4657      	mov	r7, sl
 8005458:	463b      	mov	r3, r7
 800545a:	4642      	mov	r2, r8
 800545c:	e7c7      	b.n	80053ee <ceil+0x66>
 800545e:	a310      	add	r3, pc, #64	; (adr r3, 80054a0 <ceil+0x118>)
 8005460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005464:	f000 f876 	bl	8005554 <__adddf3>
 8005468:	2200      	movs	r2, #0
 800546a:	2300      	movs	r3, #0
 800546c:	f000 fcb4 	bl	8005dd8 <__aeabi_dcmpgt>
 8005470:	2800      	cmp	r0, #0
 8005472:	d0ba      	beq.n	80053ea <ceil+0x62>
 8005474:	2d00      	cmp	r5, #0
 8005476:	db0b      	blt.n	8005490 <ceil+0x108>
 8005478:	2100      	movs	r1, #0
 800547a:	ea44 0205 	orr.w	r2, r4, r5
 800547e:	428a      	cmp	r2, r1
 8005480:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005484:	bf18      	it	ne
 8005486:	f04f 0800 	movne.w	r8, #0
 800548a:	bf18      	it	ne
 800548c:	460f      	movne	r7, r1
 800548e:	e7ac      	b.n	80053ea <ceil+0x62>
 8005490:	f04f 0800 	mov.w	r8, #0
 8005494:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8005498:	e7a7      	b.n	80053ea <ceil+0x62>
 800549a:	bf00      	nop
 800549c:	f3af 8000 	nop.w
 80054a0:	8800759c 	.word	0x8800759c
 80054a4:	7e37e43c 	.word	0x7e37e43c

080054a8 <round>:
 80054a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054aa:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80054ae:	f2a7 35ff 	subw	r5, r7, #1023	; 0x3ff
 80054b2:	2d13      	cmp	r5, #19
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4604      	mov	r4, r0
 80054ba:	460e      	mov	r6, r1
 80054bc:	dc16      	bgt.n	80054ec <round+0x44>
 80054be:	2d00      	cmp	r5, #0
 80054c0:	db35      	blt.n	800552e <round+0x86>
 80054c2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80054c6:	f2c0 000f 	movt	r0, #15
 80054ca:	fa40 f005 	asr.w	r0, r0, r5
 80054ce:	4208      	tst	r0, r1
 80054d0:	d02a      	beq.n	8005528 <round+0x80>
 80054d2:	f44f 2400 	mov.w	r4, #524288	; 0x80000
 80054d6:	fa44 f505 	asr.w	r5, r4, r5
 80054da:	19ae      	adds	r6, r5, r6
 80054dc:	ea26 0600 	bic.w	r6, r6, r0
 80054e0:	2400      	movs	r4, #0
 80054e2:	4633      	mov	r3, r6
 80054e4:	4622      	mov	r2, r4
 80054e6:	4610      	mov	r0, r2
 80054e8:	4619      	mov	r1, r3
 80054ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054ec:	2d33      	cmp	r5, #51	; 0x33
 80054ee:	dd07      	ble.n	8005500 <round+0x58>
 80054f0:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80054f4:	d1f7      	bne.n	80054e6 <round+0x3e>
 80054f6:	f000 f82d 	bl	8005554 <__adddf3>
 80054fa:	4602      	mov	r2, r0
 80054fc:	460b      	mov	r3, r1
 80054fe:	e7f2      	b.n	80054e6 <round+0x3e>
 8005500:	f2a7 4113 	subw	r1, r7, #1043	; 0x413
 8005504:	f04f 30ff 	mov.w	r0, #4294967295
 8005508:	fa20 f101 	lsr.w	r1, r0, r1
 800550c:	4211      	tst	r1, r2
 800550e:	d0ea      	beq.n	80054e6 <round+0x3e>
 8005510:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
 8005514:	2301      	movs	r3, #1
 8005516:	1cba      	adds	r2, r7, #2
 8005518:	fa03 f702 	lsl.w	r7, r3, r2
 800551c:	193c      	adds	r4, r7, r4
 800551e:	bf28      	it	cs
 8005520:	18f6      	addcs	r6, r6, r3
 8005522:	ea24 0401 	bic.w	r4, r4, r1
 8005526:	e7dc      	b.n	80054e2 <round+0x3a>
 8005528:	2a00      	cmp	r2, #0
 800552a:	d1d2      	bne.n	80054d2 <round+0x2a>
 800552c:	e7db      	b.n	80054e6 <round+0x3e>
 800552e:	1c6b      	adds	r3, r5, #1
 8005530:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8005534:	d001      	beq.n	800553a <round+0x92>
 8005536:	2400      	movs	r4, #0
 8005538:	e7d3      	b.n	80054e2 <round+0x3a>
 800553a:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800553e:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8005542:	2400      	movs	r4, #0
 8005544:	e7cd      	b.n	80054e2 <round+0x3a>
 8005546:	bf00      	nop

08005548 <__aeabi_drsub>:
 8005548:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800554c:	e002      	b.n	8005554 <__adddf3>
 800554e:	bf00      	nop

08005550 <__aeabi_dsub>:
 8005550:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08005554 <__adddf3>:
 8005554:	b530      	push	{r4, r5, lr}
 8005556:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800555a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800555e:	ea94 0f05 	teq	r4, r5
 8005562:	bf08      	it	eq
 8005564:	ea90 0f02 	teqeq	r0, r2
 8005568:	bf1f      	itttt	ne
 800556a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800556e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8005572:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8005576:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800557a:	f000 80e2 	beq.w	8005742 <__adddf3+0x1ee>
 800557e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8005582:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8005586:	bfb8      	it	lt
 8005588:	426d      	neglt	r5, r5
 800558a:	dd0c      	ble.n	80055a6 <__adddf3+0x52>
 800558c:	442c      	add	r4, r5
 800558e:	ea80 0202 	eor.w	r2, r0, r2
 8005592:	ea81 0303 	eor.w	r3, r1, r3
 8005596:	ea82 0000 	eor.w	r0, r2, r0
 800559a:	ea83 0101 	eor.w	r1, r3, r1
 800559e:	ea80 0202 	eor.w	r2, r0, r2
 80055a2:	ea81 0303 	eor.w	r3, r1, r3
 80055a6:	2d36      	cmp	r5, #54	; 0x36
 80055a8:	bf88      	it	hi
 80055aa:	bd30      	pophi	{r4, r5, pc}
 80055ac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80055b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80055b4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80055b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80055bc:	d002      	beq.n	80055c4 <__adddf3+0x70>
 80055be:	4240      	negs	r0, r0
 80055c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80055c4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80055c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80055cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80055d0:	d002      	beq.n	80055d8 <__adddf3+0x84>
 80055d2:	4252      	negs	r2, r2
 80055d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80055d8:	ea94 0f05 	teq	r4, r5
 80055dc:	f000 80a7 	beq.w	800572e <__adddf3+0x1da>
 80055e0:	f1a4 0401 	sub.w	r4, r4, #1
 80055e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80055e8:	db0d      	blt.n	8005606 <__adddf3+0xb2>
 80055ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80055ee:	fa22 f205 	lsr.w	r2, r2, r5
 80055f2:	1880      	adds	r0, r0, r2
 80055f4:	f141 0100 	adc.w	r1, r1, #0
 80055f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80055fc:	1880      	adds	r0, r0, r2
 80055fe:	fa43 f305 	asr.w	r3, r3, r5
 8005602:	4159      	adcs	r1, r3
 8005604:	e00e      	b.n	8005624 <__adddf3+0xd0>
 8005606:	f1a5 0520 	sub.w	r5, r5, #32
 800560a:	f10e 0e20 	add.w	lr, lr, #32
 800560e:	2a01      	cmp	r2, #1
 8005610:	fa03 fc0e 	lsl.w	ip, r3, lr
 8005614:	bf28      	it	cs
 8005616:	f04c 0c02 	orrcs.w	ip, ip, #2
 800561a:	fa43 f305 	asr.w	r3, r3, r5
 800561e:	18c0      	adds	r0, r0, r3
 8005620:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8005624:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005628:	d507      	bpl.n	800563a <__adddf3+0xe6>
 800562a:	f04f 0e00 	mov.w	lr, #0
 800562e:	f1dc 0c00 	rsbs	ip, ip, #0
 8005632:	eb7e 0000 	sbcs.w	r0, lr, r0
 8005636:	eb6e 0101 	sbc.w	r1, lr, r1
 800563a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800563e:	d31b      	bcc.n	8005678 <__adddf3+0x124>
 8005640:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8005644:	d30c      	bcc.n	8005660 <__adddf3+0x10c>
 8005646:	0849      	lsrs	r1, r1, #1
 8005648:	ea5f 0030 	movs.w	r0, r0, rrx
 800564c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8005650:	f104 0401 	add.w	r4, r4, #1
 8005654:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8005658:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800565c:	f080 809a 	bcs.w	8005794 <__adddf3+0x240>
 8005660:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8005664:	bf08      	it	eq
 8005666:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800566a:	f150 0000 	adcs.w	r0, r0, #0
 800566e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005672:	ea41 0105 	orr.w	r1, r1, r5
 8005676:	bd30      	pop	{r4, r5, pc}
 8005678:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800567c:	4140      	adcs	r0, r0
 800567e:	eb41 0101 	adc.w	r1, r1, r1
 8005682:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005686:	f1a4 0401 	sub.w	r4, r4, #1
 800568a:	d1e9      	bne.n	8005660 <__adddf3+0x10c>
 800568c:	f091 0f00 	teq	r1, #0
 8005690:	bf04      	itt	eq
 8005692:	4601      	moveq	r1, r0
 8005694:	2000      	moveq	r0, #0
 8005696:	fab1 f381 	clz	r3, r1
 800569a:	bf08      	it	eq
 800569c:	3320      	addeq	r3, #32
 800569e:	f1a3 030b 	sub.w	r3, r3, #11
 80056a2:	f1b3 0220 	subs.w	r2, r3, #32
 80056a6:	da0c      	bge.n	80056c2 <__adddf3+0x16e>
 80056a8:	320c      	adds	r2, #12
 80056aa:	dd08      	ble.n	80056be <__adddf3+0x16a>
 80056ac:	f102 0c14 	add.w	ip, r2, #20
 80056b0:	f1c2 020c 	rsb	r2, r2, #12
 80056b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80056b8:	fa21 f102 	lsr.w	r1, r1, r2
 80056bc:	e00c      	b.n	80056d8 <__adddf3+0x184>
 80056be:	f102 0214 	add.w	r2, r2, #20
 80056c2:	bfd8      	it	le
 80056c4:	f1c2 0c20 	rsble	ip, r2, #32
 80056c8:	fa01 f102 	lsl.w	r1, r1, r2
 80056cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80056d0:	bfdc      	itt	le
 80056d2:	ea41 010c 	orrle.w	r1, r1, ip
 80056d6:	4090      	lslle	r0, r2
 80056d8:	1ae4      	subs	r4, r4, r3
 80056da:	bfa2      	ittt	ge
 80056dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80056e0:	4329      	orrge	r1, r5
 80056e2:	bd30      	popge	{r4, r5, pc}
 80056e4:	ea6f 0404 	mvn.w	r4, r4
 80056e8:	3c1f      	subs	r4, #31
 80056ea:	da1c      	bge.n	8005726 <__adddf3+0x1d2>
 80056ec:	340c      	adds	r4, #12
 80056ee:	dc0e      	bgt.n	800570e <__adddf3+0x1ba>
 80056f0:	f104 0414 	add.w	r4, r4, #20
 80056f4:	f1c4 0220 	rsb	r2, r4, #32
 80056f8:	fa20 f004 	lsr.w	r0, r0, r4
 80056fc:	fa01 f302 	lsl.w	r3, r1, r2
 8005700:	ea40 0003 	orr.w	r0, r0, r3
 8005704:	fa21 f304 	lsr.w	r3, r1, r4
 8005708:	ea45 0103 	orr.w	r1, r5, r3
 800570c:	bd30      	pop	{r4, r5, pc}
 800570e:	f1c4 040c 	rsb	r4, r4, #12
 8005712:	f1c4 0220 	rsb	r2, r4, #32
 8005716:	fa20 f002 	lsr.w	r0, r0, r2
 800571a:	fa01 f304 	lsl.w	r3, r1, r4
 800571e:	ea40 0003 	orr.w	r0, r0, r3
 8005722:	4629      	mov	r1, r5
 8005724:	bd30      	pop	{r4, r5, pc}
 8005726:	fa21 f004 	lsr.w	r0, r1, r4
 800572a:	4629      	mov	r1, r5
 800572c:	bd30      	pop	{r4, r5, pc}
 800572e:	f094 0f00 	teq	r4, #0
 8005732:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005736:	bf06      	itte	eq
 8005738:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800573c:	3401      	addeq	r4, #1
 800573e:	3d01      	subne	r5, #1
 8005740:	e74e      	b.n	80055e0 <__adddf3+0x8c>
 8005742:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005746:	bf18      	it	ne
 8005748:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800574c:	d029      	beq.n	80057a2 <__adddf3+0x24e>
 800574e:	ea94 0f05 	teq	r4, r5
 8005752:	bf08      	it	eq
 8005754:	ea90 0f02 	teqeq	r0, r2
 8005758:	d005      	beq.n	8005766 <__adddf3+0x212>
 800575a:	ea54 0c00 	orrs.w	ip, r4, r0
 800575e:	bf04      	itt	eq
 8005760:	4619      	moveq	r1, r3
 8005762:	4610      	moveq	r0, r2
 8005764:	bd30      	pop	{r4, r5, pc}
 8005766:	ea91 0f03 	teq	r1, r3
 800576a:	bf1e      	ittt	ne
 800576c:	2100      	movne	r1, #0
 800576e:	2000      	movne	r0, #0
 8005770:	bd30      	popne	{r4, r5, pc}
 8005772:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8005776:	d105      	bne.n	8005784 <__adddf3+0x230>
 8005778:	0040      	lsls	r0, r0, #1
 800577a:	4149      	adcs	r1, r1
 800577c:	bf28      	it	cs
 800577e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8005782:	bd30      	pop	{r4, r5, pc}
 8005784:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8005788:	bf3c      	itt	cc
 800578a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800578e:	bd30      	popcc	{r4, r5, pc}
 8005790:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005794:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8005798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800579c:	f04f 0000 	mov.w	r0, #0
 80057a0:	bd30      	pop	{r4, r5, pc}
 80057a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80057a6:	bf1a      	itte	ne
 80057a8:	4619      	movne	r1, r3
 80057aa:	4610      	movne	r0, r2
 80057ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80057b0:	bf1c      	itt	ne
 80057b2:	460b      	movne	r3, r1
 80057b4:	4602      	movne	r2, r0
 80057b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80057ba:	bf06      	itte	eq
 80057bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80057c0:	ea91 0f03 	teqeq	r1, r3
 80057c4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80057c8:	bd30      	pop	{r4, r5, pc}
 80057ca:	bf00      	nop

080057cc <__aeabi_ui2d>:
 80057cc:	f090 0f00 	teq	r0, #0
 80057d0:	bf04      	itt	eq
 80057d2:	2100      	moveq	r1, #0
 80057d4:	4770      	bxeq	lr
 80057d6:	b530      	push	{r4, r5, lr}
 80057d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80057dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80057e0:	f04f 0500 	mov.w	r5, #0
 80057e4:	f04f 0100 	mov.w	r1, #0
 80057e8:	e750      	b.n	800568c <__adddf3+0x138>
 80057ea:	bf00      	nop

080057ec <__aeabi_i2d>:
 80057ec:	f090 0f00 	teq	r0, #0
 80057f0:	bf04      	itt	eq
 80057f2:	2100      	moveq	r1, #0
 80057f4:	4770      	bxeq	lr
 80057f6:	b530      	push	{r4, r5, lr}
 80057f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80057fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8005800:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8005804:	bf48      	it	mi
 8005806:	4240      	negmi	r0, r0
 8005808:	f04f 0100 	mov.w	r1, #0
 800580c:	e73e      	b.n	800568c <__adddf3+0x138>
 800580e:	bf00      	nop

08005810 <__aeabi_f2d>:
 8005810:	0042      	lsls	r2, r0, #1
 8005812:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8005816:	ea4f 0131 	mov.w	r1, r1, rrx
 800581a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800581e:	bf1f      	itttt	ne
 8005820:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8005824:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005828:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800582c:	4770      	bxne	lr
 800582e:	f092 0f00 	teq	r2, #0
 8005832:	bf14      	ite	ne
 8005834:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8005838:	4770      	bxeq	lr
 800583a:	b530      	push	{r4, r5, lr}
 800583c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8005840:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005844:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005848:	e720      	b.n	800568c <__adddf3+0x138>
 800584a:	bf00      	nop

0800584c <__aeabi_ul2d>:
 800584c:	ea50 0201 	orrs.w	r2, r0, r1
 8005850:	bf08      	it	eq
 8005852:	4770      	bxeq	lr
 8005854:	b530      	push	{r4, r5, lr}
 8005856:	f04f 0500 	mov.w	r5, #0
 800585a:	e00a      	b.n	8005872 <__aeabi_l2d+0x16>

0800585c <__aeabi_l2d>:
 800585c:	ea50 0201 	orrs.w	r2, r0, r1
 8005860:	bf08      	it	eq
 8005862:	4770      	bxeq	lr
 8005864:	b530      	push	{r4, r5, lr}
 8005866:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800586a:	d502      	bpl.n	8005872 <__aeabi_l2d+0x16>
 800586c:	4240      	negs	r0, r0
 800586e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005872:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8005876:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800587a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800587e:	f43f aedc 	beq.w	800563a <__adddf3+0xe6>
 8005882:	f04f 0203 	mov.w	r2, #3
 8005886:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800588a:	bf18      	it	ne
 800588c:	3203      	addne	r2, #3
 800588e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005892:	bf18      	it	ne
 8005894:	3203      	addne	r2, #3
 8005896:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800589a:	f1c2 0320 	rsb	r3, r2, #32
 800589e:	fa00 fc03 	lsl.w	ip, r0, r3
 80058a2:	fa20 f002 	lsr.w	r0, r0, r2
 80058a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80058aa:	ea40 000e 	orr.w	r0, r0, lr
 80058ae:	fa21 f102 	lsr.w	r1, r1, r2
 80058b2:	4414      	add	r4, r2
 80058b4:	e6c1      	b.n	800563a <__adddf3+0xe6>
 80058b6:	bf00      	nop

080058b8 <__aeabi_dmul>:
 80058b8:	b570      	push	{r4, r5, r6, lr}
 80058ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80058be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80058c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80058c6:	bf1d      	ittte	ne
 80058c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80058cc:	ea94 0f0c 	teqne	r4, ip
 80058d0:	ea95 0f0c 	teqne	r5, ip
 80058d4:	f000 f8de 	bleq	8005a94 <__aeabi_dmul+0x1dc>
 80058d8:	442c      	add	r4, r5
 80058da:	ea81 0603 	eor.w	r6, r1, r3
 80058de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80058e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80058e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80058ea:	bf18      	it	ne
 80058ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80058f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80058f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058f8:	d038      	beq.n	800596c <__aeabi_dmul+0xb4>
 80058fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80058fe:	f04f 0500 	mov.w	r5, #0
 8005902:	fbe1 e502 	umlal	lr, r5, r1, r2
 8005906:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800590a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800590e:	f04f 0600 	mov.w	r6, #0
 8005912:	fbe1 5603 	umlal	r5, r6, r1, r3
 8005916:	f09c 0f00 	teq	ip, #0
 800591a:	bf18      	it	ne
 800591c:	f04e 0e01 	orrne.w	lr, lr, #1
 8005920:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8005924:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8005928:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800592c:	d204      	bcs.n	8005938 <__aeabi_dmul+0x80>
 800592e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8005932:	416d      	adcs	r5, r5
 8005934:	eb46 0606 	adc.w	r6, r6, r6
 8005938:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800593c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8005940:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8005944:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8005948:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800594c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8005950:	bf88      	it	hi
 8005952:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8005956:	d81e      	bhi.n	8005996 <__aeabi_dmul+0xde>
 8005958:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800595c:	bf08      	it	eq
 800595e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8005962:	f150 0000 	adcs.w	r0, r0, #0
 8005966:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800596a:	bd70      	pop	{r4, r5, r6, pc}
 800596c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8005970:	ea46 0101 	orr.w	r1, r6, r1
 8005974:	ea40 0002 	orr.w	r0, r0, r2
 8005978:	ea81 0103 	eor.w	r1, r1, r3
 800597c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8005980:	bfc2      	ittt	gt
 8005982:	ebd4 050c 	rsbsgt	r5, r4, ip
 8005986:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800598a:	bd70      	popgt	{r4, r5, r6, pc}
 800598c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005990:	f04f 0e00 	mov.w	lr, #0
 8005994:	3c01      	subs	r4, #1
 8005996:	f300 80ab 	bgt.w	8005af0 <__aeabi_dmul+0x238>
 800599a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800599e:	bfde      	ittt	le
 80059a0:	2000      	movle	r0, #0
 80059a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80059a6:	bd70      	pople	{r4, r5, r6, pc}
 80059a8:	f1c4 0400 	rsb	r4, r4, #0
 80059ac:	3c20      	subs	r4, #32
 80059ae:	da35      	bge.n	8005a1c <__aeabi_dmul+0x164>
 80059b0:	340c      	adds	r4, #12
 80059b2:	dc1b      	bgt.n	80059ec <__aeabi_dmul+0x134>
 80059b4:	f104 0414 	add.w	r4, r4, #20
 80059b8:	f1c4 0520 	rsb	r5, r4, #32
 80059bc:	fa00 f305 	lsl.w	r3, r0, r5
 80059c0:	fa20 f004 	lsr.w	r0, r0, r4
 80059c4:	fa01 f205 	lsl.w	r2, r1, r5
 80059c8:	ea40 0002 	orr.w	r0, r0, r2
 80059cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80059d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80059d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80059d8:	fa21 f604 	lsr.w	r6, r1, r4
 80059dc:	eb42 0106 	adc.w	r1, r2, r6
 80059e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80059e4:	bf08      	it	eq
 80059e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80059ea:	bd70      	pop	{r4, r5, r6, pc}
 80059ec:	f1c4 040c 	rsb	r4, r4, #12
 80059f0:	f1c4 0520 	rsb	r5, r4, #32
 80059f4:	fa00 f304 	lsl.w	r3, r0, r4
 80059f8:	fa20 f005 	lsr.w	r0, r0, r5
 80059fc:	fa01 f204 	lsl.w	r2, r1, r4
 8005a00:	ea40 0002 	orr.w	r0, r0, r2
 8005a04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005a08:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8005a0c:	f141 0100 	adc.w	r1, r1, #0
 8005a10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005a14:	bf08      	it	eq
 8005a16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005a1a:	bd70      	pop	{r4, r5, r6, pc}
 8005a1c:	f1c4 0520 	rsb	r5, r4, #32
 8005a20:	fa00 f205 	lsl.w	r2, r0, r5
 8005a24:	ea4e 0e02 	orr.w	lr, lr, r2
 8005a28:	fa20 f304 	lsr.w	r3, r0, r4
 8005a2c:	fa01 f205 	lsl.w	r2, r1, r5
 8005a30:	ea43 0302 	orr.w	r3, r3, r2
 8005a34:	fa21 f004 	lsr.w	r0, r1, r4
 8005a38:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005a3c:	fa21 f204 	lsr.w	r2, r1, r4
 8005a40:	ea20 0002 	bic.w	r0, r0, r2
 8005a44:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8005a48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8005a4c:	bf08      	it	eq
 8005a4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8005a52:	bd70      	pop	{r4, r5, r6, pc}
 8005a54:	f094 0f00 	teq	r4, #0
 8005a58:	d10f      	bne.n	8005a7a <__aeabi_dmul+0x1c2>
 8005a5a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8005a5e:	0040      	lsls	r0, r0, #1
 8005a60:	eb41 0101 	adc.w	r1, r1, r1
 8005a64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005a68:	bf08      	it	eq
 8005a6a:	3c01      	subeq	r4, #1
 8005a6c:	d0f7      	beq.n	8005a5e <__aeabi_dmul+0x1a6>
 8005a6e:	ea41 0106 	orr.w	r1, r1, r6
 8005a72:	f095 0f00 	teq	r5, #0
 8005a76:	bf18      	it	ne
 8005a78:	4770      	bxne	lr
 8005a7a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8005a7e:	0052      	lsls	r2, r2, #1
 8005a80:	eb43 0303 	adc.w	r3, r3, r3
 8005a84:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005a88:	bf08      	it	eq
 8005a8a:	3d01      	subeq	r5, #1
 8005a8c:	d0f7      	beq.n	8005a7e <__aeabi_dmul+0x1c6>
 8005a8e:	ea43 0306 	orr.w	r3, r3, r6
 8005a92:	4770      	bx	lr
 8005a94:	ea94 0f0c 	teq	r4, ip
 8005a98:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8005a9c:	bf18      	it	ne
 8005a9e:	ea95 0f0c 	teqne	r5, ip
 8005aa2:	d00c      	beq.n	8005abe <__aeabi_dmul+0x206>
 8005aa4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005aa8:	bf18      	it	ne
 8005aaa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005aae:	d1d1      	bne.n	8005a54 <__aeabi_dmul+0x19c>
 8005ab0:	ea81 0103 	eor.w	r1, r1, r3
 8005ab4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005ab8:	f04f 0000 	mov.w	r0, #0
 8005abc:	bd70      	pop	{r4, r5, r6, pc}
 8005abe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005ac2:	bf06      	itte	eq
 8005ac4:	4610      	moveq	r0, r2
 8005ac6:	4619      	moveq	r1, r3
 8005ac8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005acc:	d019      	beq.n	8005b02 <__aeabi_dmul+0x24a>
 8005ace:	ea94 0f0c 	teq	r4, ip
 8005ad2:	d102      	bne.n	8005ada <__aeabi_dmul+0x222>
 8005ad4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8005ad8:	d113      	bne.n	8005b02 <__aeabi_dmul+0x24a>
 8005ada:	ea95 0f0c 	teq	r5, ip
 8005ade:	d105      	bne.n	8005aec <__aeabi_dmul+0x234>
 8005ae0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8005ae4:	bf1c      	itt	ne
 8005ae6:	4610      	movne	r0, r2
 8005ae8:	4619      	movne	r1, r3
 8005aea:	d10a      	bne.n	8005b02 <__aeabi_dmul+0x24a>
 8005aec:	ea81 0103 	eor.w	r1, r1, r3
 8005af0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005af4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8005af8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005afc:	f04f 0000 	mov.w	r0, #0
 8005b00:	bd70      	pop	{r4, r5, r6, pc}
 8005b02:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8005b06:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8005b0a:	bd70      	pop	{r4, r5, r6, pc}

08005b0c <__aeabi_ddiv>:
 8005b0c:	b570      	push	{r4, r5, r6, lr}
 8005b0e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8005b12:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8005b16:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8005b1a:	bf1d      	ittte	ne
 8005b1c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8005b20:	ea94 0f0c 	teqne	r4, ip
 8005b24:	ea95 0f0c 	teqne	r5, ip
 8005b28:	f000 f8a7 	bleq	8005c7a <__aeabi_ddiv+0x16e>
 8005b2c:	eba4 0405 	sub.w	r4, r4, r5
 8005b30:	ea81 0e03 	eor.w	lr, r1, r3
 8005b34:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8005b38:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005b3c:	f000 8088 	beq.w	8005c50 <__aeabi_ddiv+0x144>
 8005b40:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005b44:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8005b48:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8005b4c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8005b50:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8005b54:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8005b58:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8005b5c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8005b60:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8005b64:	429d      	cmp	r5, r3
 8005b66:	bf08      	it	eq
 8005b68:	4296      	cmpeq	r6, r2
 8005b6a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8005b6e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8005b72:	d202      	bcs.n	8005b7a <__aeabi_ddiv+0x6e>
 8005b74:	085b      	lsrs	r3, r3, #1
 8005b76:	ea4f 0232 	mov.w	r2, r2, rrx
 8005b7a:	1ab6      	subs	r6, r6, r2
 8005b7c:	eb65 0503 	sbc.w	r5, r5, r3
 8005b80:	085b      	lsrs	r3, r3, #1
 8005b82:	ea4f 0232 	mov.w	r2, r2, rrx
 8005b86:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005b8a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8005b8e:	ebb6 0e02 	subs.w	lr, r6, r2
 8005b92:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005b96:	bf22      	ittt	cs
 8005b98:	1ab6      	subcs	r6, r6, r2
 8005b9a:	4675      	movcs	r5, lr
 8005b9c:	ea40 000c 	orrcs.w	r0, r0, ip
 8005ba0:	085b      	lsrs	r3, r3, #1
 8005ba2:	ea4f 0232 	mov.w	r2, r2, rrx
 8005ba6:	ebb6 0e02 	subs.w	lr, r6, r2
 8005baa:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005bae:	bf22      	ittt	cs
 8005bb0:	1ab6      	subcs	r6, r6, r2
 8005bb2:	4675      	movcs	r5, lr
 8005bb4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8005bb8:	085b      	lsrs	r3, r3, #1
 8005bba:	ea4f 0232 	mov.w	r2, r2, rrx
 8005bbe:	ebb6 0e02 	subs.w	lr, r6, r2
 8005bc2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005bc6:	bf22      	ittt	cs
 8005bc8:	1ab6      	subcs	r6, r6, r2
 8005bca:	4675      	movcs	r5, lr
 8005bcc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8005bd0:	085b      	lsrs	r3, r3, #1
 8005bd2:	ea4f 0232 	mov.w	r2, r2, rrx
 8005bd6:	ebb6 0e02 	subs.w	lr, r6, r2
 8005bda:	eb75 0e03 	sbcs.w	lr, r5, r3
 8005bde:	bf22      	ittt	cs
 8005be0:	1ab6      	subcs	r6, r6, r2
 8005be2:	4675      	movcs	r5, lr
 8005be4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8005be8:	ea55 0e06 	orrs.w	lr, r5, r6
 8005bec:	d018      	beq.n	8005c20 <__aeabi_ddiv+0x114>
 8005bee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8005bf2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8005bf6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8005bfa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005bfe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8005c02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005c06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8005c0a:	d1c0      	bne.n	8005b8e <__aeabi_ddiv+0x82>
 8005c0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005c10:	d10b      	bne.n	8005c2a <__aeabi_ddiv+0x11e>
 8005c12:	ea41 0100 	orr.w	r1, r1, r0
 8005c16:	f04f 0000 	mov.w	r0, #0
 8005c1a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8005c1e:	e7b6      	b.n	8005b8e <__aeabi_ddiv+0x82>
 8005c20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005c24:	bf04      	itt	eq
 8005c26:	4301      	orreq	r1, r0
 8005c28:	2000      	moveq	r0, #0
 8005c2a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8005c2e:	bf88      	it	hi
 8005c30:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8005c34:	f63f aeaf 	bhi.w	8005996 <__aeabi_dmul+0xde>
 8005c38:	ebb5 0c03 	subs.w	ip, r5, r3
 8005c3c:	bf04      	itt	eq
 8005c3e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8005c42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005c46:	f150 0000 	adcs.w	r0, r0, #0
 8005c4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005c4e:	bd70      	pop	{r4, r5, r6, pc}
 8005c50:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8005c54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8005c58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8005c5c:	bfc2      	ittt	gt
 8005c5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8005c62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8005c66:	bd70      	popgt	{r4, r5, r6, pc}
 8005c68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005c6c:	f04f 0e00 	mov.w	lr, #0
 8005c70:	3c01      	subs	r4, #1
 8005c72:	e690      	b.n	8005996 <__aeabi_dmul+0xde>
 8005c74:	ea45 0e06 	orr.w	lr, r5, r6
 8005c78:	e68d      	b.n	8005996 <__aeabi_dmul+0xde>
 8005c7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8005c7e:	ea94 0f0c 	teq	r4, ip
 8005c82:	bf08      	it	eq
 8005c84:	ea95 0f0c 	teqeq	r5, ip
 8005c88:	f43f af3b 	beq.w	8005b02 <__aeabi_dmul+0x24a>
 8005c8c:	ea94 0f0c 	teq	r4, ip
 8005c90:	d10a      	bne.n	8005ca8 <__aeabi_ddiv+0x19c>
 8005c92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8005c96:	f47f af34 	bne.w	8005b02 <__aeabi_dmul+0x24a>
 8005c9a:	ea95 0f0c 	teq	r5, ip
 8005c9e:	f47f af25 	bne.w	8005aec <__aeabi_dmul+0x234>
 8005ca2:	4610      	mov	r0, r2
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	e72c      	b.n	8005b02 <__aeabi_dmul+0x24a>
 8005ca8:	ea95 0f0c 	teq	r5, ip
 8005cac:	d106      	bne.n	8005cbc <__aeabi_ddiv+0x1b0>
 8005cae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8005cb2:	f43f aefd 	beq.w	8005ab0 <__aeabi_dmul+0x1f8>
 8005cb6:	4610      	mov	r0, r2
 8005cb8:	4619      	mov	r1, r3
 8005cba:	e722      	b.n	8005b02 <__aeabi_dmul+0x24a>
 8005cbc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005cc0:	bf18      	it	ne
 8005cc2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005cc6:	f47f aec5 	bne.w	8005a54 <__aeabi_dmul+0x19c>
 8005cca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8005cce:	f47f af0d 	bne.w	8005aec <__aeabi_dmul+0x234>
 8005cd2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8005cd6:	f47f aeeb 	bne.w	8005ab0 <__aeabi_dmul+0x1f8>
 8005cda:	e712      	b.n	8005b02 <__aeabi_dmul+0x24a>

08005cdc <__gedf2>:
 8005cdc:	f04f 3cff 	mov.w	ip, #4294967295
 8005ce0:	e006      	b.n	8005cf0 <__cmpdf2+0x4>
 8005ce2:	bf00      	nop

08005ce4 <__ledf2>:
 8005ce4:	f04f 0c01 	mov.w	ip, #1
 8005ce8:	e002      	b.n	8005cf0 <__cmpdf2+0x4>
 8005cea:	bf00      	nop

08005cec <__cmpdf2>:
 8005cec:	f04f 0c01 	mov.w	ip, #1
 8005cf0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8005cf4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8005cf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005cfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005d00:	bf18      	it	ne
 8005d02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8005d06:	d01b      	beq.n	8005d40 <__cmpdf2+0x54>
 8005d08:	b001      	add	sp, #4
 8005d0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8005d0e:	bf0c      	ite	eq
 8005d10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8005d14:	ea91 0f03 	teqne	r1, r3
 8005d18:	bf02      	ittt	eq
 8005d1a:	ea90 0f02 	teqeq	r0, r2
 8005d1e:	2000      	moveq	r0, #0
 8005d20:	4770      	bxeq	lr
 8005d22:	f110 0f00 	cmn.w	r0, #0
 8005d26:	ea91 0f03 	teq	r1, r3
 8005d2a:	bf58      	it	pl
 8005d2c:	4299      	cmppl	r1, r3
 8005d2e:	bf08      	it	eq
 8005d30:	4290      	cmpeq	r0, r2
 8005d32:	bf2c      	ite	cs
 8005d34:	17d8      	asrcs	r0, r3, #31
 8005d36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8005d3a:	f040 0001 	orr.w	r0, r0, #1
 8005d3e:	4770      	bx	lr
 8005d40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8005d44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005d48:	d102      	bne.n	8005d50 <__cmpdf2+0x64>
 8005d4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8005d4e:	d107      	bne.n	8005d60 <__cmpdf2+0x74>
 8005d50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005d54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005d58:	d1d6      	bne.n	8005d08 <__cmpdf2+0x1c>
 8005d5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8005d5e:	d0d3      	beq.n	8005d08 <__cmpdf2+0x1c>
 8005d60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop

08005d68 <__aeabi_cdrcmple>:
 8005d68:	4684      	mov	ip, r0
 8005d6a:	4610      	mov	r0, r2
 8005d6c:	4662      	mov	r2, ip
 8005d6e:	468c      	mov	ip, r1
 8005d70:	4619      	mov	r1, r3
 8005d72:	4663      	mov	r3, ip
 8005d74:	e000      	b.n	8005d78 <__aeabi_cdcmpeq>
 8005d76:	bf00      	nop

08005d78 <__aeabi_cdcmpeq>:
 8005d78:	b501      	push	{r0, lr}
 8005d7a:	f7ff ffb7 	bl	8005cec <__cmpdf2>
 8005d7e:	2800      	cmp	r0, #0
 8005d80:	bf48      	it	mi
 8005d82:	f110 0f00 	cmnmi.w	r0, #0
 8005d86:	bd01      	pop	{r0, pc}

08005d88 <__aeabi_dcmpeq>:
 8005d88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005d8c:	f7ff fff4 	bl	8005d78 <__aeabi_cdcmpeq>
 8005d90:	bf0c      	ite	eq
 8005d92:	2001      	moveq	r0, #1
 8005d94:	2000      	movne	r0, #0
 8005d96:	f85d fb08 	ldr.w	pc, [sp], #8
 8005d9a:	bf00      	nop

08005d9c <__aeabi_dcmplt>:
 8005d9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005da0:	f7ff ffea 	bl	8005d78 <__aeabi_cdcmpeq>
 8005da4:	bf34      	ite	cc
 8005da6:	2001      	movcc	r0, #1
 8005da8:	2000      	movcs	r0, #0
 8005daa:	f85d fb08 	ldr.w	pc, [sp], #8
 8005dae:	bf00      	nop

08005db0 <__aeabi_dcmple>:
 8005db0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005db4:	f7ff ffe0 	bl	8005d78 <__aeabi_cdcmpeq>
 8005db8:	bf94      	ite	ls
 8005dba:	2001      	movls	r0, #1
 8005dbc:	2000      	movhi	r0, #0
 8005dbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8005dc2:	bf00      	nop

08005dc4 <__aeabi_dcmpge>:
 8005dc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005dc8:	f7ff ffce 	bl	8005d68 <__aeabi_cdrcmple>
 8005dcc:	bf94      	ite	ls
 8005dce:	2001      	movls	r0, #1
 8005dd0:	2000      	movhi	r0, #0
 8005dd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8005dd6:	bf00      	nop

08005dd8 <__aeabi_dcmpgt>:
 8005dd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005ddc:	f7ff ffc4 	bl	8005d68 <__aeabi_cdrcmple>
 8005de0:	bf34      	ite	cc
 8005de2:	2001      	movcc	r0, #1
 8005de4:	2000      	movcs	r0, #0
 8005de6:	f85d fb08 	ldr.w	pc, [sp], #8
 8005dea:	bf00      	nop

08005dec <__aeabi_d2iz>:
 8005dec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8005df0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8005df4:	d215      	bcs.n	8005e22 <__aeabi_d2iz+0x36>
 8005df6:	d511      	bpl.n	8005e1c <__aeabi_d2iz+0x30>
 8005df8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8005dfc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8005e00:	d912      	bls.n	8005e28 <__aeabi_d2iz+0x3c>
 8005e02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8005e06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8005e0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8005e12:	fa23 f002 	lsr.w	r0, r3, r2
 8005e16:	bf18      	it	ne
 8005e18:	4240      	negne	r0, r0
 8005e1a:	4770      	bx	lr
 8005e1c:	f04f 0000 	mov.w	r0, #0
 8005e20:	4770      	bx	lr
 8005e22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8005e26:	d105      	bne.n	8005e34 <__aeabi_d2iz+0x48>
 8005e28:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8005e2c:	bf08      	it	eq
 8005e2e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8005e32:	4770      	bx	lr
 8005e34:	f04f 0000 	mov.w	r0, #0
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop

08005e3c <__aeabi_d2f>:
 8005e3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8005e40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8005e44:	bf24      	itt	cs
 8005e46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8005e4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8005e4e:	d90d      	bls.n	8005e6c <__aeabi_d2f+0x30>
 8005e50:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8005e54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8005e58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8005e5c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8005e60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8005e64:	bf08      	it	eq
 8005e66:	f020 0001 	biceq.w	r0, r0, #1
 8005e6a:	4770      	bx	lr
 8005e6c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8005e70:	d121      	bne.n	8005eb6 <__aeabi_d2f+0x7a>
 8005e72:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8005e76:	bfbc      	itt	lt
 8005e78:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8005e7c:	4770      	bxlt	lr
 8005e7e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005e82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8005e86:	f1c2 0218 	rsb	r2, r2, #24
 8005e8a:	f1c2 0c20 	rsb	ip, r2, #32
 8005e8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8005e92:	fa20 f002 	lsr.w	r0, r0, r2
 8005e96:	bf18      	it	ne
 8005e98:	f040 0001 	orrne.w	r0, r0, #1
 8005e9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8005ea0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8005ea4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8005ea8:	ea40 000c 	orr.w	r0, r0, ip
 8005eac:	fa23 f302 	lsr.w	r3, r3, r2
 8005eb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005eb4:	e7cc      	b.n	8005e50 <__aeabi_d2f+0x14>
 8005eb6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8005eba:	d107      	bne.n	8005ecc <__aeabi_d2f+0x90>
 8005ebc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8005ec0:	bf1e      	ittt	ne
 8005ec2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8005ec6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8005eca:	4770      	bxne	lr
 8005ecc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8005ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8005ed4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop

08005edc <__libc_init_array>:
 8005edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ede:	4f20      	ldr	r7, [pc, #128]	; (8005f60 <__libc_init_array+0x84>)
 8005ee0:	4c20      	ldr	r4, [pc, #128]	; (8005f64 <__libc_init_array+0x88>)
 8005ee2:	1b38      	subs	r0, r7, r4
 8005ee4:	1087      	asrs	r7, r0, #2
 8005ee6:	d017      	beq.n	8005f18 <__libc_init_array+0x3c>
 8005ee8:	1e7a      	subs	r2, r7, #1
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	2501      	movs	r5, #1
 8005eee:	f002 0601 	and.w	r6, r2, #1
 8005ef2:	4798      	blx	r3
 8005ef4:	42af      	cmp	r7, r5
 8005ef6:	d00f      	beq.n	8005f18 <__libc_init_array+0x3c>
 8005ef8:	b12e      	cbz	r6, 8005f06 <__libc_init_array+0x2a>
 8005efa:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8005efe:	2502      	movs	r5, #2
 8005f00:	4788      	blx	r1
 8005f02:	42af      	cmp	r7, r5
 8005f04:	d008      	beq.n	8005f18 <__libc_init_array+0x3c>
 8005f06:	6860      	ldr	r0, [r4, #4]
 8005f08:	4780      	blx	r0
 8005f0a:	3502      	adds	r5, #2
 8005f0c:	68a2      	ldr	r2, [r4, #8]
 8005f0e:	1d26      	adds	r6, r4, #4
 8005f10:	4790      	blx	r2
 8005f12:	3408      	adds	r4, #8
 8005f14:	42af      	cmp	r7, r5
 8005f16:	d1f6      	bne.n	8005f06 <__libc_init_array+0x2a>
 8005f18:	4f13      	ldr	r7, [pc, #76]	; (8005f68 <__libc_init_array+0x8c>)
 8005f1a:	4c14      	ldr	r4, [pc, #80]	; (8005f6c <__libc_init_array+0x90>)
 8005f1c:	f7fd fca4 	bl	8003868 <_init>
 8005f20:	1b3b      	subs	r3, r7, r4
 8005f22:	109f      	asrs	r7, r3, #2
 8005f24:	d018      	beq.n	8005f58 <__libc_init_array+0x7c>
 8005f26:	1e7d      	subs	r5, r7, #1
 8005f28:	6821      	ldr	r1, [r4, #0]
 8005f2a:	f005 0601 	and.w	r6, r5, #1
 8005f2e:	2501      	movs	r5, #1
 8005f30:	4788      	blx	r1
 8005f32:	42af      	cmp	r7, r5
 8005f34:	d011      	beq.n	8005f5a <__libc_init_array+0x7e>
 8005f36:	b12e      	cbz	r6, 8005f44 <__libc_init_array+0x68>
 8005f38:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8005f3c:	2502      	movs	r5, #2
 8005f3e:	4780      	blx	r0
 8005f40:	42af      	cmp	r7, r5
 8005f42:	d00b      	beq.n	8005f5c <__libc_init_array+0x80>
 8005f44:	6862      	ldr	r2, [r4, #4]
 8005f46:	4790      	blx	r2
 8005f48:	3502      	adds	r5, #2
 8005f4a:	68a3      	ldr	r3, [r4, #8]
 8005f4c:	1d26      	adds	r6, r4, #4
 8005f4e:	4798      	blx	r3
 8005f50:	3408      	adds	r4, #8
 8005f52:	42af      	cmp	r7, r5
 8005f54:	d1f6      	bne.n	8005f44 <__libc_init_array+0x68>
 8005f56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	08005f70 	.word	0x08005f70
 8005f64:	08005f70 	.word	0x08005f70
 8005f68:	08005f70 	.word	0x08005f70
 8005f6c:	08005f70 	.word	0x08005f70
