
*** Running vivado
    with args -log ram_cell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_cell.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ram_cell.tcl -notrace
Command: synth_design -top ram_cell -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13344 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1268.750 ; gain = 84.875 ; free physical = 7537 ; free virtual = 26554
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram_cell' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:32]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter N bound to: 60 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
INFO: [Synth 8-638] synthesizing module 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:28]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_ram' (1#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:28]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:173]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter size bound to: 189 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter N bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mm_unit' [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:37]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter N bound to: 60 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'simple_multiplier' [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/multiplier.vhd:19]
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_multiplier' (2#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/multiplier.vhd:19]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element single_loop_counter_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'mm_unit' (3#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:37]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter N bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmx_unit' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/mmx_unit.vhd:33]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter N bound to: 60 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmx_unit' (4#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/new/mmx_unit.vhd:33]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter N bound to: 60 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter N bound to: 60 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mma_unit' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/mma_unit.vhd:33]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter N bound to: 60 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_with_adder' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:19]
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_with_adder' (5#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:19]
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mma_unit' (6#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/new/mma_unit.vhd:33]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sigmoid_unit' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/function_unit.vhd:24]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MULT_ACC_LD' [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:20]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MULT_ACC_LD' (7#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:20]
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sigmoid_unit' (8#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/new/function_unit.vhd:24]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tanh_unit' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/tanh_unit.vhd:24]
	Parameter data_width bound to: 16 - type: integer 
	Parameter H bound to: 128 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_unit' (9#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/new/tanh_unit.vhd:24]
WARNING: [Synth 8-3848] Net dummy_input[127] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[126] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[125] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[124] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[123] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[122] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[121] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[120] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[119] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[118] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[117] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[116] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[115] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[114] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[113] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[112] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[111] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[110] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[109] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[108] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[107] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[106] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[105] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[104] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[103] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[102] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[101] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[100] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[99] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[98] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[97] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[96] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[95] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[94] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[93] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[92] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[91] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[90] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[89] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[88] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[87] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[86] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[85] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[84] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[83] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[82] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[81] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[80] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[79] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[78] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[77] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[76] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[75] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[74] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[73] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[72] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[71] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[70] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[69] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[68] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[67] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[66] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[65] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[64] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[63] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[62] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[61] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[60] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[59] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[58] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[57] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[56] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[55] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[54] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[53] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[52] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[51] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[50] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[49] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[48] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[47] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[46] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[45] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[44] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[43] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[42] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[41] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[40] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[39] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[38] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[37] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[36] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[35] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[34] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[33] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[32] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[31] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[30] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[29] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
WARNING: [Synth 8-3848] Net dummy_input[28] in module/entity ram_cell does not have driver. [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:151]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ram_cell' (10#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:32]
WARNING: [Synth 8-3331] design ram_cell has unconnected port start_bram_read
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1485.320 ; gain = 301.445 ; free physical = 7352 ; free virtual = 26373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1485.320 ; gain = 301.445 ; free physical = 7381 ; free virtual = 26402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1493.324 ; gain = 309.449 ; free physical = 7379 ; free virtual = 26401
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element MULTR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/multiplier.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element MULTR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/multiplier.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/multiplier.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/multiplier.vhd:32]
INFO: [Synth 8-5546] ROM "done_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'mmx_unit'
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "present_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'mma_unit'
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "present_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:51]
INFO: [Synth 8-5544] ROM "C_vector[127]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[127]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[126]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[126]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[125]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[125]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[124]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[124]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[123]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[123]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[122]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[122]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[121]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[121]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[120]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[120]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[119]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[119]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[118]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[118]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[117]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[117]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[116]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[116]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[115]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[115]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[114]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[114]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[113]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[113]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[112]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[112]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[111]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[111]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[110]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[110]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[109]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[109]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[108]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[108]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[107]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[107]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[106]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[106]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[105]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[105]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[104]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[104]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[103]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[103]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[102]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[102]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[101]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[101]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[100]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[100]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[99]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[99]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[98]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[98]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[97]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[97]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[96]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[96]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[95]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[95]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[94]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[94]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[93]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[93]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[92]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[92]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[91]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[91]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[90]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[90]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[89]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[89]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[88]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[88]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[87]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[87]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[86]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[86]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[85]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[85]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[84]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[84]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[83]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[83]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[82]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[82]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[81]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[81]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[80]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[80]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C_vector[79]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_vector[79]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
*
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'mmx_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
*
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'mma_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1563.426 ; gain = 379.551 ; free physical = 7204 ; free virtual = 26230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |mma_unit__GB0      |           1|     24860|
|2     |mma_unit__GB1      |           1|      5868|
|3     |mma_unit__GB2      |           1|      6846|
|4     |mma_unit__GB3      |           1|      8802|
|5     |mma_unit__GB4      |           1|     10758|
|6     |mma_unit__GB5      |           1|     13872|
|7     |sigmoid_unit__GBM0 |           1|     22015|
|8     |sigmoid_unit__GBM1 |           1|     11655|
|9     |sigmoid_unit__GBM2 |           1|     16835|
|10    |sigmoid_unit__GBM3 |           1|     24605|
|11    |sigmoid_unit__GBM4 |           1|     23996|
|12    |sigmoid_unit__GBM5 |           1|      7770|
|13    |sigmoid_unit__GBM6 |           1|     26161|
|14    |sigmoid_unit__GBM7 |           1|     22015|
|15    |sigmoid_unit__GBM8 |           1|     10719|
|16    |tanh_unit__GB0     |           1|     24605|
|17    |tanh_unit__GB1     |           1|      6475|
|18    |tanh_unit__GB2     |           1|     14245|
|19    |tanh_unit__GB3     |           1|     29785|
|20    |tanh_unit__GB4     |           1|     13027|
|21    |tanh_unit__GB5     |           1|     16835|
|22    |tanh_unit__GB6     |           1|     25823|
|23    |tanh_unit__GB7     |           1|     23321|
|24    |tanh_unit__GB8     |           1|     11655|
|25    |ram_cell__GCB0     |           1|     22664|
|26    |ram_cell__GCB1     |           1|      2145|
|27    |ram_cell__GCB2     |           1|      2706|
|28    |ram_cell__GCB3     |           1|      3494|
|29    |ram_cell__GCB4     |           1|      6645|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 384   
	               64 Bit    Registers := 384   
	               33 Bit    Registers := 128   
	               32 Bit    Registers := 1280  
	               16 Bit    Registers := 768   
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 384   
+---RAMs : 
	               2K Bit         RAMs := 512   
+---Muxes : 
	   3 Input     65 Bit        Muxes := 384   
	   4 Input     33 Bit        Muxes := 128   
	   2 Input     32 Bit        Muxes := 2688  
	   7 Input     32 Bit        Muxes := 384   
	   2 Input     24 Bit        Muxes := 384   
	   2 Input     21 Bit        Muxes := 384   
	   3 Input     16 Bit        Muxes := 768   
	   2 Input     11 Bit        Muxes := 384   
	   2 Input      9 Bit        Muxes := 384   
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_cell 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module multiplier_with_adder__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__4 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__5 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__6 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__7 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__8 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__9 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__10 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__11 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__12 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__13 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__14 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__15 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__16 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__17 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__18 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__19 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__20 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__21 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__22 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__23 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__24 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__25 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__26 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__27 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__28 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__29 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__30 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__31 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__32 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__33 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__34 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__35 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__36 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__37 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__38 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__39 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__40 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__41 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__42 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__43 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__44 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__45 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__46 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__47 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__48 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__49 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__50 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__51 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__52 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__53 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__54 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__55 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__56 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__57 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__58 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__59 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__60 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__61 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__62 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__63 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__64 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__65 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__66 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__67 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__68 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__69 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__70 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__71 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__72 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__73 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__74 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__75 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__76 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__77 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__78 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__79 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__80 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__81 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__82 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__83 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__84 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__85 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__86 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__87 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__88 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__89 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__90 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__91 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__92 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__93 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__94 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__95 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__96 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__97 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__98 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__99 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__100 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__101 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__102 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__103 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__104 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__105 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__106 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__107 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__108 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__109 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__110 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__111 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__112 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__113 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__114 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__115 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__116 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__117 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__118 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__119 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__120 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__121 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__122 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__123 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__124 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__125 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__126 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder__127 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module multiplier_with_adder 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
Module mma_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 256   
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MULT_ACC_LD__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__7 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__8 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__9 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__10 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__11 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__12 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__13 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__14 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__15 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__16 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__17 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__18 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__19 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__20 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__21 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__22 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__23 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__24 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__25 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__26 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__27 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__28 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__29 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__30 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__31 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__32 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__33 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__34 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__35 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__36 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__37 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__38 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__39 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__40 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__41 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__42 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__43 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__44 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__45 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__46 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__47 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__48 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__49 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__50 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__51 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__52 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__53 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__54 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__55 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__56 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__57 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__58 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__59 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__60 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__61 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__62 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__63 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__64 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__66 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__67 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__68 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__69 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__70 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__71 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__72 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__73 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__74 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__75 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__76 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__77 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__78 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__79 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__80 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__81 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__82 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__83 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__84 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__85 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__86 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__87 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__88 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__89 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__90 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__91 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__92 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__93 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__94 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__95 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__96 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__97 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__98 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__99 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__100 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__101 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__102 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__103 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__104 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__105 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__106 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__107 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__108 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__109 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__110 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__111 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__112 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__113 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__114 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__115 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__116 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__117 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__118 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__119 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__120 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__121 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__122 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__123 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__124 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__125 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__126 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__127 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__128 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module sigmoid_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 896   
	   7 Input     32 Bit        Muxes := 128   
	   2 Input     24 Bit        Muxes := 128   
	   2 Input     21 Bit        Muxes := 128   
	   2 Input     11 Bit        Muxes := 128   
	   2 Input      9 Bit        Muxes := 128   
Module MULT_ACC_LD__129 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__130 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__131 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__132 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__133 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__134 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__135 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__136 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__137 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__138 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__139 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__140 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__141 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__142 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__143 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__144 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__145 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__146 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__147 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__148 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__149 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__150 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__151 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__152 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__153 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__154 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__155 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__156 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__157 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__158 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__159 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__160 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__161 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__162 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__163 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__164 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__165 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__166 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__167 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__168 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__169 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__170 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__171 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__172 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__173 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__174 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__175 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__176 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__177 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__178 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__179 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__180 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__181 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__182 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__183 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__184 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__185 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__186 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__187 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__188 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__189 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__190 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__191 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__192 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__193 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__194 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__195 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__196 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__197 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__198 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__199 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__200 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__201 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__202 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__203 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__204 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__205 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__206 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__207 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__208 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__209 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__210 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__211 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__212 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__213 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__214 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__215 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__216 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__217 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__218 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__219 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__220 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__221 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__222 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__223 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__224 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__225 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__226 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__227 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__228 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__229 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__230 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__231 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__232 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__233 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__234 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__235 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__236 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__237 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__238 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__239 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__240 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__241 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__242 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__243 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__244 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__245 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__246 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__247 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__248 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__249 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__250 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__251 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__252 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__253 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__254 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD__255 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module MULT_ACC_LD 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     65 Bit        Muxes := 1     
Module tanh_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 896   
	   7 Input     32 Bit        Muxes := 128   
	   2 Input     24 Bit        Muxes := 128   
	   2 Input     21 Bit        Muxes := 128   
	   2 Input     11 Bit        Muxes := 128   
	   2 Input      9 Bit        Muxes := 128   
Module simple_multiplier__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mm_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module simple_multiplier__383 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__382 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__381 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__380 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__379 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__378 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__377 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__376 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__375 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__374 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__373 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__372 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__371 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__370 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__369 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__368 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__367 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__366 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__365 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__364 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__363 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__362 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__361 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__360 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__359 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__358 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__357 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__356 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__355 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__354 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__353 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__352 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__351 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__350 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__349 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__348 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__347 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__346 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__345 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__344 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__343 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__342 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__341 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__340 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__339 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__338 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__337 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__336 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__335 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__334 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__333 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__332 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__331 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__330 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__329 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__328 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__327 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__326 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__325 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__324 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__323 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__322 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__321 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__320 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__319 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__318 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__316 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__315 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__314 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__312 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__311 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__310 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__309 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__308 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__307 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__306 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__305 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__304 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__303 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__302 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__301 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__300 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__299 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__298 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__297 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__296 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__295 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__294 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__293 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__292 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__291 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__290 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__289 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__288 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__287 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mmx_unit__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 256   
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module simple_multiplier__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module simple_multiplier__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mmx_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 256   
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__3 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__4 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__5 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__6 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__7 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__8 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__9 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__10 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__11 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__12 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__13 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__14 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__15 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__16 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__17 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__18 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__19 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__20 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__21 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__22 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__23 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__24 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__25 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__26 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__27 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__28 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__29 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__30 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__31 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__32 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__33 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__34 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__35 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__36 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__37 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__38 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__39 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__40 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__41 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__42 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__43 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__44 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__45 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__46 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__47 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__48 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__49 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__50 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__51 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__52 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__53 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__54 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__55 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__56 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__57 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__58 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__59 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__60 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__61 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__62 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__63 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__64 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__65 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__66 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__67 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__68 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__69 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__70 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__71 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__72 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__73 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__74 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__75 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__76 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__77 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__78 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__79 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__80 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__81 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__82 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__83 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__84 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__85 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__86 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__87 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__88 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__89 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__90 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__91 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__92 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__93 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__94 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__95 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__96 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__97 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__98 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__99 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__100 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__101 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__102 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__103 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__104 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__105 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__106 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__107 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__108 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__109 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__110 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__111 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__112 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__113 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__114 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__115 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__116 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__117 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__118 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__119 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__120 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__121 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__122 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__123 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__124 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__125 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__126 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__127 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__128 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__129 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__130 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__131 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__132 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__133 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__134 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__135 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__136 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__137 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__138 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__139 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__140 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__141 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__142 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__143 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__144 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__145 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__146 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__147 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__148 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__149 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__150 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__151 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__152 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__153 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__154 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__155 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__156 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__157 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__158 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__159 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__160 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__161 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__162 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__163 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__164 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__165 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__166 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__167 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__168 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__169 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__170 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__171 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__172 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__173 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__174 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__175 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__176 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__177 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__178 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__179 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__180 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__181 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__182 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__183 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__184 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__185 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__186 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__187 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__188 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__189 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__190 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__191 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__192 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__193 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__194 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__195 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__196 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__197 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__198 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__199 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__200 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__201 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__202 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__203 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__204 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__205 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__206 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__207 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__208 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__209 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__210 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__211 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__212 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__213 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__214 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__215 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__216 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__217 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__218 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__219 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__220 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__221 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__222 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__223 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__224 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__225 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__226 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__227 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__228 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__229 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__230 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__231 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__232 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__233 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__234 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__235 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__236 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__237 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__238 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__239 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__240 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__241 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__242 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__243 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__244 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__245 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__246 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__247 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__248 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__249 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__250 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__251 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__252 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__253 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__254 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__255 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__256 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__257 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__258 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__259 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__260 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__261 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__262 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__263 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__264 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__265 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__266 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__267 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__268 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__269 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__270 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__271 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__272 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__273 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__274 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__275 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__276 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__277 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__278 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__279 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__280 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__281 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__282 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__283 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__284 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__285 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__286 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__287 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__288 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__289 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__290 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__291 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__292 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__293 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__294 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__295 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__296 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__297 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__298 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__299 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__300 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__301 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__302 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__303 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__304 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__305 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__306 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__307 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__308 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__309 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__310 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__311 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__312 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__313 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__314 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__315 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__316 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__317 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__318 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__319 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__320 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__321 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__322 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__323 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__324 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__325 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__326 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__327 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__328 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__329 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__330 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__331 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__332 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__333 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__334 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__335 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__336 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__337 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__338 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__339 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__340 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__341 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__342 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__343 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__344 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__345 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__346 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__347 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__348 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__349 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__350 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__351 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__352 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__353 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__354 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__355 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__356 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__357 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__358 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__359 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__360 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__361 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__362 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__363 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__364 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__365 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__366 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__367 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__368 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__369 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__370 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__371 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__372 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__373 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__374 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__375 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__376 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__377 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__378 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__379 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__380 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__381 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__382 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__383 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__384 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__385 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__386 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__387 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__388 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__389 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__390 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__391 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__392 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__393 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__394 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__395 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__396 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__397 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__398 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__399 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__400 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__401 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__402 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__403 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__404 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__405 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__406 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__407 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__408 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__409 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__410 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__411 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__412 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__413 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__414 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__415 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__416 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__417 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__418 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__419 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__420 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__421 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__422 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__423 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__424 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__425 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__426 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__427 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__428 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__429 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__430 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__431 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__432 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__433 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__434 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__435 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__436 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__437 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__438 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__439 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__440 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__441 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__442 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__443 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__444 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__445 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__446 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__447 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__448 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__449 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__450 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__451 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__452 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__453 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__454 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__455 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__456 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__457 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__458 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__459 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__460 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__461 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__462 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__463 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__464 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__465 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__466 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__467 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__468 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__469 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__470 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__471 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__472 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__473 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__474 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__475 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__476 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__477 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__478 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__479 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__480 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__481 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__482 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__483 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__484 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__485 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__486 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__487 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__488 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__489 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__490 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__491 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__492 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__493 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__494 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__495 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__496 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__497 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__498 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__499 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__500 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__501 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__502 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__503 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__504 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__505 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__506 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__507 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__508 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__509 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__510 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram__511 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---RAMs : 
	               2K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element BinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element AinR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element MULTR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:38]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element MULTR_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
WARNING: [Synth 8-3331] design ram_cell has unconnected port start_bram_read
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[0]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[5]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[1]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[7]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[3]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[4]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[4]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[6]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[5]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[8]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[6]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[7]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[9]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[9]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[11]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[11]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[12]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[13]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[13]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[14]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[14]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[18]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[21]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[19]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[20]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[21]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[23]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[22]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[24]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[24]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[25]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[25]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[26]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[26]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[27]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[27]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[28]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[28]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[29]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[29]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[30]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[30]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[13].mul0/CinR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/AinR_reg[31] )
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[0]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[5]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[1]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[7]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[3]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[4]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[4]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[6]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[5]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[8]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[6]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[7]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[9]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[9]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[11]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[11]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[12]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[13]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[13]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[14]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[14]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[18]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[21]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[19]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[20]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[21]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[23]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[22]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[24]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[24]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[25]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[25]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[26]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[26]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[27]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[27]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[28]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[28]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[29]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[29]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[30]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[30]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[117].mul0/CinR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/AinR_reg[31] )
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[0]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[5]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[1]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[7]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[3]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[4]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[4]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[6]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[5]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[8]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[6]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[7]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[9]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[9]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[11]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[11]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[12]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[13]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[13]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[14]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[14]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[18]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[21]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[19]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[20]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[21]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[23]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[22]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[24]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[24]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[25]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[25]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[26]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[26]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[27]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[27]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[28]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[28]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[29]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[29]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[30]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[30]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[111].mul0/CinR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/AinR_reg[31] )
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[0]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[5]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[1]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[7]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[3]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[4]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[4]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[6]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[5]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[8]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[6]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[7]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[9]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[9]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[11]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[11]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[12]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[13]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[13]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[14]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[14]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[18]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[21]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[19]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[20]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[21]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[23]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[22]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[24]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[24]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[25]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[25]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[26]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[26]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[27]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[27]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[28]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[28]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[29]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[29]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[30]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[30]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[101].mul0/CinR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/AinR_reg[31] )
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[0]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[5]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[1]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[7]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[3]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[4]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[4]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[6]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[5]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[8]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[6]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[7]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[9]'
INFO: [Synth 8-3886] merging instance 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[9]' (FDE) to 'sigmoid_unit__GBM5:/generate_sigmoid_units[94].mul0/CinR_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/AinR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/AinR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[13].mul0/CinR2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[117].mul0/CinR2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[111].mul0/CinR2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[101].mul0/CinR2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[94].mul0/CinR2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_unit__GBM5:/\generate_sigmoid_units[77].mul0/CinR2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\generate_sigmoid_units[116].mul0/AinR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\generate_sigmoid_units[106].mul0/CinR2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\generate_sigmoid_units[113].mul0/CinR2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\generate_sigmoid_units[114].mul0/CinR2_reg[64] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-4471] merging register 'BinR_reg[15:0]' into 'BinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:34]
INFO: [Synth 8-4471] merging register 'AinR_reg[15:0]' into 'AinR_reg[15:0]' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/multiplier_with_adder.vhd:33]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register BinR_reg is absorbed into DSP MULTR0.
DSP Report: register AinR_reg is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[31]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[15]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[14]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[13]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[12]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[11]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[10]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[9]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[8]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[7]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[6]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[5]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[4]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[3]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[2]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[1]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[0]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[47]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[46]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[45]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[44]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[43]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[42]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[41]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[40]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[39]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[38]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[37]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[36]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[35]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[34]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[33]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[32]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[31]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[30]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[29]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[28]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[27]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[26]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[25]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[24]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[23]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[22]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[21]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[20]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[19]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[18]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[17]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[16]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[15]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[14]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[13]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[12]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[11]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[10]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[9]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[8]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[7]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[6]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[5]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[4]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[3]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[2]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[1]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (BinR_reg[0]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[47]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[46]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[45]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[44]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[43]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[42]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[41]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[40]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[39]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[38]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[37]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[36]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[35]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[34]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[33]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[32]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[31]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[30]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[29]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[28]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[27]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[26]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[25]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[24]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[23]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[22]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[21]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[20]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[19]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[18]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (MULTR_reg[17]__0) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (CinR2_reg[64]) is unused and will be removed from module MULT_ACC_LD__59.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[31]) is unused and will be removed from module MULT_ACC_LD__60.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[15]) is unused and will be removed from module MULT_ACC_LD__60.
WARNING: [Synth 8-3332] Sequential element (AinR_reg[14]) is unused and will be removed from module MULT_ACC_LD__60.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/new/max.vhd:47]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP generate_mac_units[0].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[0].mul0/BinR_reg is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: register generate_mac_units[0].mul0/AinR_reg is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: register generate_mac_units[0].mul0/ACC_reg is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: register generate_mac_units[0].mul0/MULTR_reg is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: operator generate_mac_units[0].mul0/plusOp is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: operator generate_mac_units[0].mul0/multOp is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[1].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[1].mul0/BinR_reg is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: register generate_mac_units[1].mul0/AinR_reg is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: register generate_mac_units[1].mul0/ACC_reg is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: register generate_mac_units[1].mul0/MULTR_reg is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: operator generate_mac_units[1].mul0/plusOp is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: operator generate_mac_units[1].mul0/multOp is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[2].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[2].mul0/BinR_reg is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: register generate_mac_units[2].mul0/AinR_reg is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: register generate_mac_units[2].mul0/ACC_reg is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: register generate_mac_units[2].mul0/MULTR_reg is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: operator generate_mac_units[2].mul0/plusOp is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: operator generate_mac_units[2].mul0/multOp is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[3].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[3].mul0/BinR_reg is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: register generate_mac_units[3].mul0/AinR_reg is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: register generate_mac_units[3].mul0/ACC_reg is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: register generate_mac_units[3].mul0/MULTR_reg is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: operator generate_mac_units[3].mul0/plusOp is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: operator generate_mac_units[3].mul0/multOp is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[4].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[4].mul0/BinR_reg is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: register generate_mac_units[4].mul0/AinR_reg is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: register generate_mac_units[4].mul0/ACC_reg is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: register generate_mac_units[4].mul0/MULTR_reg is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: operator generate_mac_units[4].mul0/plusOp is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: operator generate_mac_units[4].mul0/multOp is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[5].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[5].mul0/BinR_reg is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: register generate_mac_units[5].mul0/AinR_reg is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: register generate_mac_units[5].mul0/ACC_reg is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: register generate_mac_units[5].mul0/MULTR_reg is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: operator generate_mac_units[5].mul0/plusOp is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: operator generate_mac_units[5].mul0/multOp is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[6].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[6].mul0/BinR_reg is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: register generate_mac_units[6].mul0/AinR_reg is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: register generate_mac_units[6].mul0/ACC_reg is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: register generate_mac_units[6].mul0/MULTR_reg is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: operator generate_mac_units[6].mul0/plusOp is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: operator generate_mac_units[6].mul0/multOp is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[7].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[7].mul0/BinR_reg is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: register generate_mac_units[7].mul0/AinR_reg is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: register generate_mac_units[7].mul0/ACC_reg is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: register generate_mac_units[7].mul0/MULTR_reg is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: operator generate_mac_units[7].mul0/plusOp is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: operator generate_mac_units[7].mul0/multOp is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[8].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[8].mul0/BinR_reg is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: register generate_mac_units[8].mul0/AinR_reg is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: register generate_mac_units[8].mul0/ACC_reg is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: register generate_mac_units[8].mul0/MULTR_reg is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: operator generate_mac_units[8].mul0/plusOp is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: operator generate_mac_units[8].mul0/multOp is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[9].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[9].mul0/BinR_reg is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: register generate_mac_units[9].mul0/AinR_reg is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: register generate_mac_units[9].mul0/ACC_reg is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: register generate_mac_units[9].mul0/MULTR_reg is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: operator generate_mac_units[9].mul0/plusOp is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: operator generate_mac_units[9].mul0/multOp is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[10].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[10].mul0/BinR_reg is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: register generate_mac_units[10].mul0/AinR_reg is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: register generate_mac_units[10].mul0/ACC_reg is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: register generate_mac_units[10].mul0/MULTR_reg is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: operator generate_mac_units[10].mul0/plusOp is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: operator generate_mac_units[10].mul0/multOp is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[11].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[11].mul0/BinR_reg is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: register generate_mac_units[11].mul0/AinR_reg is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: register generate_mac_units[11].mul0/ACC_reg is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: register generate_mac_units[11].mul0/MULTR_reg is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: operator generate_mac_units[11].mul0/plusOp is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: operator generate_mac_units[11].mul0/multOp is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[12].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[12].mul0/BinR_reg is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: register generate_mac_units[12].mul0/AinR_reg is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: register generate_mac_units[12].mul0/ACC_reg is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: register generate_mac_units[12].mul0/MULTR_reg is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: operator generate_mac_units[12].mul0/plusOp is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: operator generate_mac_units[12].mul0/multOp is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[13].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[13].mul0/BinR_reg is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: register generate_mac_units[13].mul0/AinR_reg is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: register generate_mac_units[13].mul0/ACC_reg is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: register generate_mac_units[13].mul0/MULTR_reg is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: operator generate_mac_units[13].mul0/plusOp is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: operator generate_mac_units[13].mul0/multOp is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[14].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[14].mul0/BinR_reg is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: register generate_mac_units[14].mul0/AinR_reg is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: register generate_mac_units[14].mul0/ACC_reg is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: register generate_mac_units[14].mul0/MULTR_reg is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: operator generate_mac_units[14].mul0/plusOp is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: operator generate_mac_units[14].mul0/multOp is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[15].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[15].mul0/BinR_reg is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: register generate_mac_units[15].mul0/AinR_reg is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: register generate_mac_units[15].mul0/ACC_reg is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: register generate_mac_units[15].mul0/MULTR_reg is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: operator generate_mac_units[15].mul0/plusOp is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: operator generate_mac_units[15].mul0/multOp is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[16].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[16].mul0/BinR_reg is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: register generate_mac_units[16].mul0/AinR_reg is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: register generate_mac_units[16].mul0/ACC_reg is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: register generate_mac_units[16].mul0/MULTR_reg is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: operator generate_mac_units[16].mul0/plusOp is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: operator generate_mac_units[16].mul0/multOp is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[17].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[17].mul0/BinR_reg is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: register generate_mac_units[17].mul0/AinR_reg is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: register generate_mac_units[17].mul0/ACC_reg is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: register generate_mac_units[17].mul0/MULTR_reg is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: operator generate_mac_units[17].mul0/plusOp is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: operator generate_mac_units[17].mul0/multOp is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[18].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[18].mul0/BinR_reg is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: register generate_mac_units[18].mul0/AinR_reg is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: register generate_mac_units[18].mul0/ACC_reg is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: register generate_mac_units[18].mul0/MULTR_reg is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: operator generate_mac_units[18].mul0/plusOp is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: operator generate_mac_units[18].mul0/multOp is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[19].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[19].mul0/BinR_reg is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: register generate_mac_units[19].mul0/AinR_reg is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: register generate_mac_units[19].mul0/ACC_reg is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: register generate_mac_units[19].mul0/MULTR_reg is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: operator generate_mac_units[19].mul0/plusOp is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: operator generate_mac_units[19].mul0/multOp is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[20].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[20].mul0/BinR_reg is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: register generate_mac_units[20].mul0/AinR_reg is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: register generate_mac_units[20].mul0/ACC_reg is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: register generate_mac_units[20].mul0/MULTR_reg is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: operator generate_mac_units[20].mul0/plusOp is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: operator generate_mac_units[20].mul0/multOp is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[21].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[21].mul0/BinR_reg is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: register generate_mac_units[21].mul0/AinR_reg is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: register generate_mac_units[21].mul0/ACC_reg is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: register generate_mac_units[21].mul0/MULTR_reg is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: operator generate_mac_units[21].mul0/plusOp is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: operator generate_mac_units[21].mul0/multOp is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[22].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[22].mul0/BinR_reg is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: register generate_mac_units[22].mul0/AinR_reg is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: register generate_mac_units[22].mul0/ACC_reg is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: register generate_mac_units[22].mul0/MULTR_reg is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: operator generate_mac_units[22].mul0/plusOp is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: operator generate_mac_units[22].mul0/multOp is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[23].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[23].mul0/BinR_reg is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: register generate_mac_units[23].mul0/AinR_reg is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: register generate_mac_units[23].mul0/ACC_reg is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: register generate_mac_units[23].mul0/MULTR_reg is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: operator generate_mac_units[23].mul0/plusOp is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: operator generate_mac_units[23].mul0/multOp is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[24].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[24].mul0/BinR_reg is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: register generate_mac_units[24].mul0/AinR_reg is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: register generate_mac_units[24].mul0/ACC_reg is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: register generate_mac_units[24].mul0/MULTR_reg is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: operator generate_mac_units[24].mul0/plusOp is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: operator generate_mac_units[24].mul0/multOp is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[25].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[25].mul0/BinR_reg is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: register generate_mac_units[25].mul0/AinR_reg is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: register generate_mac_units[25].mul0/ACC_reg is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: register generate_mac_units[25].mul0/MULTR_reg is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: operator generate_mac_units[25].mul0/plusOp is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: operator generate_mac_units[25].mul0/multOp is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[26].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[26].mul0/BinR_reg is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: register generate_mac_units[26].mul0/AinR_reg is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: register generate_mac_units[26].mul0/ACC_reg is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: register generate_mac_units[26].mul0/MULTR_reg is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: operator generate_mac_units[26].mul0/plusOp is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: operator generate_mac_units[26].mul0/multOp is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[27].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[27].mul0/BinR_reg is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: register generate_mac_units[27].mul0/AinR_reg is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: register generate_mac_units[27].mul0/ACC_reg is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: register generate_mac_units[27].mul0/MULTR_reg is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: operator generate_mac_units[27].mul0/plusOp is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: operator generate_mac_units[27].mul0/multOp is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[28].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[28].mul0/BinR_reg is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: register generate_mac_units[28].mul0/AinR_reg is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: register generate_mac_units[28].mul0/ACC_reg is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: register generate_mac_units[28].mul0/MULTR_reg is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: operator generate_mac_units[28].mul0/plusOp is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: operator generate_mac_units[28].mul0/multOp is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[29].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[29].mul0/BinR_reg is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: register generate_mac_units[29].mul0/AinR_reg is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: register generate_mac_units[29].mul0/ACC_reg is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: register generate_mac_units[29].mul0/MULTR_reg is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: operator generate_mac_units[29].mul0/plusOp is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: operator generate_mac_units[29].mul0/multOp is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[30].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[30].mul0/BinR_reg is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: register generate_mac_units[30].mul0/AinR_reg is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: register generate_mac_units[30].mul0/ACC_reg is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: register generate_mac_units[30].mul0/MULTR_reg is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: operator generate_mac_units[30].mul0/plusOp is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: operator generate_mac_units[30].mul0/multOp is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[31].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[31].mul0/BinR_reg is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: register generate_mac_units[31].mul0/AinR_reg is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: register generate_mac_units[31].mul0/ACC_reg is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: register generate_mac_units[31].mul0/MULTR_reg is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: operator generate_mac_units[31].mul0/plusOp is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: operator generate_mac_units[31].mul0/multOp is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[32].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[32].mul0/BinR_reg is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: register generate_mac_units[32].mul0/AinR_reg is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: register generate_mac_units[32].mul0/ACC_reg is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: register generate_mac_units[32].mul0/MULTR_reg is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: operator generate_mac_units[32].mul0/plusOp is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: operator generate_mac_units[32].mul0/multOp is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[33].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[33].mul0/BinR_reg is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: register generate_mac_units[33].mul0/AinR_reg is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: register generate_mac_units[33].mul0/ACC_reg is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: register generate_mac_units[33].mul0/MULTR_reg is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: operator generate_mac_units[33].mul0/plusOp is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: operator generate_mac_units[33].mul0/multOp is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[34].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[34].mul0/BinR_reg is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: register generate_mac_units[34].mul0/AinR_reg is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: register generate_mac_units[34].mul0/ACC_reg is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: register generate_mac_units[34].mul0/MULTR_reg is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: operator generate_mac_units[34].mul0/plusOp is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: operator generate_mac_units[34].mul0/multOp is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[35].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[35].mul0/BinR_reg is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: register generate_mac_units[35].mul0/AinR_reg is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: register generate_mac_units[35].mul0/ACC_reg is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: register generate_mac_units[35].mul0/MULTR_reg is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: operator generate_mac_units[35].mul0/plusOp is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: operator generate_mac_units[35].mul0/multOp is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[36].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[36].mul0/BinR_reg is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: register generate_mac_units[36].mul0/AinR_reg is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: register generate_mac_units[36].mul0/ACC_reg is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: register generate_mac_units[36].mul0/MULTR_reg is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: operator generate_mac_units[36].mul0/plusOp is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: operator generate_mac_units[36].mul0/multOp is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[37].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[37].mul0/BinR_reg is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: register generate_mac_units[37].mul0/AinR_reg is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: register generate_mac_units[37].mul0/ACC_reg is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: register generate_mac_units[37].mul0/MULTR_reg is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: operator generate_mac_units[37].mul0/plusOp is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: operator generate_mac_units[37].mul0/multOp is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[38].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[38].mul0/BinR_reg is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: register generate_mac_units[38].mul0/AinR_reg is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: register generate_mac_units[38].mul0/ACC_reg is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: register generate_mac_units[38].mul0/MULTR_reg is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: operator generate_mac_units[38].mul0/plusOp is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: operator generate_mac_units[38].mul0/multOp is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[39].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[39].mul0/BinR_reg is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: register generate_mac_units[39].mul0/AinR_reg is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: register generate_mac_units[39].mul0/ACC_reg is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: register generate_mac_units[39].mul0/MULTR_reg is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: operator generate_mac_units[39].mul0/plusOp is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: operator generate_mac_units[39].mul0/multOp is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[40].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[40].mul0/BinR_reg is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: register generate_mac_units[40].mul0/AinR_reg is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: register generate_mac_units[40].mul0/ACC_reg is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: register generate_mac_units[40].mul0/MULTR_reg is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: operator generate_mac_units[40].mul0/plusOp is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: operator generate_mac_units[40].mul0/multOp is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[41].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[41].mul0/BinR_reg is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: register generate_mac_units[41].mul0/AinR_reg is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: register generate_mac_units[41].mul0/ACC_reg is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: register generate_mac_units[41].mul0/MULTR_reg is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: operator generate_mac_units[41].mul0/plusOp is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: operator generate_mac_units[41].mul0/multOp is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[42].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[42].mul0/BinR_reg is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: register generate_mac_units[42].mul0/AinR_reg is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: register generate_mac_units[42].mul0/ACC_reg is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: register generate_mac_units[42].mul0/MULTR_reg is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: operator generate_mac_units[42].mul0/plusOp is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: operator generate_mac_units[42].mul0/multOp is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[43].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[43].mul0/BinR_reg is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: register generate_mac_units[43].mul0/AinR_reg is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: register generate_mac_units[43].mul0/ACC_reg is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: register generate_mac_units[43].mul0/MULTR_reg is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: operator generate_mac_units[43].mul0/plusOp is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: operator generate_mac_units[43].mul0/multOp is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[44].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[44].mul0/BinR_reg is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: register generate_mac_units[44].mul0/AinR_reg is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: register generate_mac_units[44].mul0/ACC_reg is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: register generate_mac_units[44].mul0/MULTR_reg is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: operator generate_mac_units[44].mul0/plusOp is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: operator generate_mac_units[44].mul0/multOp is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[45].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[45].mul0/BinR_reg is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: register generate_mac_units[45].mul0/AinR_reg is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: register generate_mac_units[45].mul0/ACC_reg is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: register generate_mac_units[45].mul0/MULTR_reg is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: operator generate_mac_units[45].mul0/plusOp is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: operator generate_mac_units[45].mul0/multOp is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[46].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[46].mul0/BinR_reg is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: register generate_mac_units[46].mul0/AinR_reg is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: register generate_mac_units[46].mul0/ACC_reg is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: register generate_mac_units[46].mul0/MULTR_reg is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: operator generate_mac_units[46].mul0/plusOp is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: operator generate_mac_units[46].mul0/multOp is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[47].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[47].mul0/BinR_reg is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: register generate_mac_units[47].mul0/AinR_reg is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: register generate_mac_units[47].mul0/ACC_reg is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: register generate_mac_units[47].mul0/MULTR_reg is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: operator generate_mac_units[47].mul0/plusOp is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: operator generate_mac_units[47].mul0/multOp is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[48].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[48].mul0/BinR_reg is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: register generate_mac_units[48].mul0/AinR_reg is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: register generate_mac_units[48].mul0/ACC_reg is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: register generate_mac_units[48].mul0/MULTR_reg is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: operator generate_mac_units[48].mul0/plusOp is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: operator generate_mac_units[48].mul0/multOp is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[49].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[49].mul0/BinR_reg is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: register generate_mac_units[49].mul0/AinR_reg is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: register generate_mac_units[49].mul0/ACC_reg is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: register generate_mac_units[49].mul0/MULTR_reg is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: operator generate_mac_units[49].mul0/plusOp is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: operator generate_mac_units[49].mul0/multOp is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[50].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[50].mul0/BinR_reg is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: register generate_mac_units[50].mul0/AinR_reg is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: register generate_mac_units[50].mul0/ACC_reg is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: register generate_mac_units[50].mul0/MULTR_reg is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: operator generate_mac_units[50].mul0/plusOp is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: operator generate_mac_units[50].mul0/multOp is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[51].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[51].mul0/BinR_reg is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: register generate_mac_units[51].mul0/AinR_reg is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: register generate_mac_units[51].mul0/ACC_reg is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: register generate_mac_units[51].mul0/MULTR_reg is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: operator generate_mac_units[51].mul0/plusOp is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: operator generate_mac_units[51].mul0/multOp is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[52].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[52].mul0/BinR_reg is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: register generate_mac_units[52].mul0/AinR_reg is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: register generate_mac_units[52].mul0/ACC_reg is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: register generate_mac_units[52].mul0/MULTR_reg is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: operator generate_mac_units[52].mul0/plusOp is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: operator generate_mac_units[52].mul0/multOp is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[53].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[53].mul0/BinR_reg is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: register generate_mac_units[53].mul0/AinR_reg is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: register generate_mac_units[53].mul0/ACC_reg is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: register generate_mac_units[53].mul0/MULTR_reg is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: operator generate_mac_units[53].mul0/plusOp is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: operator generate_mac_units[53].mul0/multOp is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[54].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[54].mul0/BinR_reg is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: register generate_mac_units[54].mul0/AinR_reg is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: register generate_mac_units[54].mul0/ACC_reg is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: register generate_mac_units[54].mul0/MULTR_reg is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: operator generate_mac_units[54].mul0/plusOp is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: operator generate_mac_units[54].mul0/multOp is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[55].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[55].mul0/BinR_reg is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: register generate_mac_units[55].mul0/AinR_reg is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: register generate_mac_units[55].mul0/ACC_reg is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: register generate_mac_units[55].mul0/MULTR_reg is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: operator generate_mac_units[55].mul0/plusOp is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: operator generate_mac_units[55].mul0/multOp is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[56].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[56].mul0/BinR_reg is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: register generate_mac_units[56].mul0/AinR_reg is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: register generate_mac_units[56].mul0/ACC_reg is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: register generate_mac_units[56].mul0/MULTR_reg is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: operator generate_mac_units[56].mul0/plusOp is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: operator generate_mac_units[56].mul0/multOp is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[57].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[57].mul0/BinR_reg is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: register generate_mac_units[57].mul0/AinR_reg is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: register generate_mac_units[57].mul0/ACC_reg is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: register generate_mac_units[57].mul0/MULTR_reg is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: operator generate_mac_units[57].mul0/plusOp is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: operator generate_mac_units[57].mul0/multOp is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[58].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[58].mul0/BinR_reg is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: register generate_mac_units[58].mul0/AinR_reg is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: register generate_mac_units[58].mul0/ACC_reg is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: register generate_mac_units[58].mul0/MULTR_reg is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: operator generate_mac_units[58].mul0/plusOp is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: operator generate_mac_units[58].mul0/multOp is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[59].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[59].mul0/BinR_reg is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: register generate_mac_units[59].mul0/AinR_reg is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: register generate_mac_units[59].mul0/ACC_reg is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: register generate_mac_units[59].mul0/MULTR_reg is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: operator generate_mac_units[59].mul0/plusOp is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: operator generate_mac_units[59].mul0/multOp is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[60].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[60].mul0/BinR_reg is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: register generate_mac_units[60].mul0/AinR_reg is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: register generate_mac_units[60].mul0/ACC_reg is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: register generate_mac_units[60].mul0/MULTR_reg is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: operator generate_mac_units[60].mul0/plusOp is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: operator generate_mac_units[60].mul0/multOp is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[61].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[61].mul0/BinR_reg is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: register generate_mac_units[61].mul0/AinR_reg is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: register generate_mac_units[61].mul0/ACC_reg is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: register generate_mac_units[61].mul0/MULTR_reg is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: operator generate_mac_units[61].mul0/plusOp is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: operator generate_mac_units[61].mul0/multOp is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[62].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[62].mul0/BinR_reg is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: register generate_mac_units[62].mul0/AinR_reg is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: register generate_mac_units[62].mul0/ACC_reg is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: register generate_mac_units[62].mul0/MULTR_reg is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: operator generate_mac_units[62].mul0/plusOp is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: operator generate_mac_units[62].mul0/multOp is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[63].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[63].mul0/BinR_reg is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: register generate_mac_units[63].mul0/AinR_reg is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: register generate_mac_units[63].mul0/ACC_reg is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: register generate_mac_units[63].mul0/MULTR_reg is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: operator generate_mac_units[63].mul0/plusOp is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: operator generate_mac_units[63].mul0/multOp is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[64].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[64].mul0/BinR_reg is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: register generate_mac_units[64].mul0/AinR_reg is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: register generate_mac_units[64].mul0/ACC_reg is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: register generate_mac_units[64].mul0/MULTR_reg is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: operator generate_mac_units[64].mul0/plusOp is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: operator generate_mac_units[64].mul0/multOp is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[65].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[65].mul0/BinR_reg is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: register generate_mac_units[65].mul0/AinR_reg is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: register generate_mac_units[65].mul0/ACC_reg is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: register generate_mac_units[65].mul0/MULTR_reg is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: operator generate_mac_units[65].mul0/plusOp is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: operator generate_mac_units[65].mul0/multOp is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[66].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[66].mul0/BinR_reg is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: register generate_mac_units[66].mul0/AinR_reg is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: register generate_mac_units[66].mul0/ACC_reg is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: register generate_mac_units[66].mul0/MULTR_reg is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: operator generate_mac_units[66].mul0/plusOp is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: operator generate_mac_units[66].mul0/multOp is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[67].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[67].mul0/BinR_reg is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: register generate_mac_units[67].mul0/AinR_reg is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: register generate_mac_units[67].mul0/ACC_reg is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: register generate_mac_units[67].mul0/MULTR_reg is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: operator generate_mac_units[67].mul0/plusOp is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: operator generate_mac_units[67].mul0/multOp is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[68].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[68].mul0/BinR_reg is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: register generate_mac_units[68].mul0/AinR_reg is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: register generate_mac_units[68].mul0/ACC_reg is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: register generate_mac_units[68].mul0/MULTR_reg is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: operator generate_mac_units[68].mul0/plusOp is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: operator generate_mac_units[68].mul0/multOp is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[69].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[69].mul0/BinR_reg is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: register generate_mac_units[69].mul0/AinR_reg is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: register generate_mac_units[69].mul0/ACC_reg is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: register generate_mac_units[69].mul0/MULTR_reg is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: operator generate_mac_units[69].mul0/plusOp is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: operator generate_mac_units[69].mul0/multOp is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[70].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[70].mul0/BinR_reg is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: register generate_mac_units[70].mul0/AinR_reg is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: register generate_mac_units[70].mul0/ACC_reg is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: register generate_mac_units[70].mul0/MULTR_reg is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: operator generate_mac_units[70].mul0/plusOp is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: operator generate_mac_units[70].mul0/multOp is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[71].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[71].mul0/BinR_reg is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: register generate_mac_units[71].mul0/AinR_reg is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: register generate_mac_units[71].mul0/ACC_reg is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: register generate_mac_units[71].mul0/MULTR_reg is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: operator generate_mac_units[71].mul0/plusOp is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: operator generate_mac_units[71].mul0/multOp is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[72].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[72].mul0/BinR_reg is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: register generate_mac_units[72].mul0/AinR_reg is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: register generate_mac_units[72].mul0/ACC_reg is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: register generate_mac_units[72].mul0/MULTR_reg is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: operator generate_mac_units[72].mul0/plusOp is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: operator generate_mac_units[72].mul0/multOp is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[73].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[73].mul0/BinR_reg is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: register generate_mac_units[73].mul0/AinR_reg is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: register generate_mac_units[73].mul0/ACC_reg is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: register generate_mac_units[73].mul0/MULTR_reg is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: operator generate_mac_units[73].mul0/plusOp is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: operator generate_mac_units[73].mul0/multOp is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[74].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[74].mul0/BinR_reg is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: register generate_mac_units[74].mul0/AinR_reg is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: register generate_mac_units[74].mul0/ACC_reg is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: register generate_mac_units[74].mul0/MULTR_reg is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: operator generate_mac_units[74].mul0/plusOp is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: operator generate_mac_units[74].mul0/multOp is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[75].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[75].mul0/BinR_reg is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: register generate_mac_units[75].mul0/AinR_reg is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: register generate_mac_units[75].mul0/ACC_reg is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: register generate_mac_units[75].mul0/MULTR_reg is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: operator generate_mac_units[75].mul0/plusOp is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: operator generate_mac_units[75].mul0/multOp is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[76].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[76].mul0/BinR_reg is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: register generate_mac_units[76].mul0/AinR_reg is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: register generate_mac_units[76].mul0/ACC_reg is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: register generate_mac_units[76].mul0/MULTR_reg is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: operator generate_mac_units[76].mul0/plusOp is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: operator generate_mac_units[76].mul0/multOp is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[77].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[77].mul0/BinR_reg is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: register generate_mac_units[77].mul0/AinR_reg is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: register generate_mac_units[77].mul0/ACC_reg is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: register generate_mac_units[77].mul0/MULTR_reg is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: operator generate_mac_units[77].mul0/plusOp is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: operator generate_mac_units[77].mul0/multOp is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[78].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[78].mul0/BinR_reg is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: register generate_mac_units[78].mul0/AinR_reg is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: register generate_mac_units[78].mul0/ACC_reg is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: register generate_mac_units[78].mul0/MULTR_reg is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: operator generate_mac_units[78].mul0/plusOp is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: operator generate_mac_units[78].mul0/multOp is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[79].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[79].mul0/BinR_reg is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: register generate_mac_units[79].mul0/AinR_reg is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: register generate_mac_units[79].mul0/ACC_reg is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: register generate_mac_units[79].mul0/MULTR_reg is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: operator generate_mac_units[79].mul0/plusOp is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: operator generate_mac_units[79].mul0/multOp is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[80].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[80].mul0/BinR_reg is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: register generate_mac_units[80].mul0/AinR_reg is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: register generate_mac_units[80].mul0/ACC_reg is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: register generate_mac_units[80].mul0/MULTR_reg is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: operator generate_mac_units[80].mul0/plusOp is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: operator generate_mac_units[80].mul0/multOp is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[81].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[81].mul0/BinR_reg is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: register generate_mac_units[81].mul0/AinR_reg is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: register generate_mac_units[81].mul0/ACC_reg is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: register generate_mac_units[81].mul0/MULTR_reg is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: operator generate_mac_units[81].mul0/plusOp is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: operator generate_mac_units[81].mul0/multOp is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[82].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[82].mul0/BinR_reg is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: register generate_mac_units[82].mul0/AinR_reg is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: register generate_mac_units[82].mul0/ACC_reg is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: register generate_mac_units[82].mul0/MULTR_reg is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: operator generate_mac_units[82].mul0/plusOp is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: operator generate_mac_units[82].mul0/multOp is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[83].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[83].mul0/BinR_reg is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: register generate_mac_units[83].mul0/AinR_reg is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: register generate_mac_units[83].mul0/ACC_reg is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: register generate_mac_units[83].mul0/MULTR_reg is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: operator generate_mac_units[83].mul0/plusOp is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: operator generate_mac_units[83].mul0/multOp is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[84].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[84].mul0/BinR_reg is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: register generate_mac_units[84].mul0/AinR_reg is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: register generate_mac_units[84].mul0/ACC_reg is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: register generate_mac_units[84].mul0/MULTR_reg is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: operator generate_mac_units[84].mul0/plusOp is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: operator generate_mac_units[84].mul0/multOp is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[85].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[85].mul0/BinR_reg is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: register generate_mac_units[85].mul0/AinR_reg is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: register generate_mac_units[85].mul0/ACC_reg is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: register generate_mac_units[85].mul0/MULTR_reg is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: operator generate_mac_units[85].mul0/plusOp is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: operator generate_mac_units[85].mul0/multOp is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[86].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[86].mul0/BinR_reg is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: register generate_mac_units[86].mul0/AinR_reg is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: register generate_mac_units[86].mul0/ACC_reg is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: register generate_mac_units[86].mul0/MULTR_reg is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: operator generate_mac_units[86].mul0/plusOp is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: operator generate_mac_units[86].mul0/multOp is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[87].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[87].mul0/BinR_reg is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: register generate_mac_units[87].mul0/AinR_reg is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: register generate_mac_units[87].mul0/ACC_reg is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: register generate_mac_units[87].mul0/MULTR_reg is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: operator generate_mac_units[87].mul0/plusOp is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: operator generate_mac_units[87].mul0/multOp is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[88].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[88].mul0/BinR_reg is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: register generate_mac_units[88].mul0/AinR_reg is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: register generate_mac_units[88].mul0/ACC_reg is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: register generate_mac_units[88].mul0/MULTR_reg is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: operator generate_mac_units[88].mul0/plusOp is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: operator generate_mac_units[88].mul0/multOp is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[89].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[89].mul0/BinR_reg is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: register generate_mac_units[89].mul0/AinR_reg is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: register generate_mac_units[89].mul0/ACC_reg is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: register generate_mac_units[89].mul0/MULTR_reg is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: operator generate_mac_units[89].mul0/plusOp is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: operator generate_mac_units[89].mul0/multOp is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[90].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[90].mul0/BinR_reg is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: register generate_mac_units[90].mul0/AinR_reg is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: register generate_mac_units[90].mul0/ACC_reg is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: register generate_mac_units[90].mul0/MULTR_reg is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: operator generate_mac_units[90].mul0/plusOp is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: operator generate_mac_units[90].mul0/multOp is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[91].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[91].mul0/BinR_reg is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: register generate_mac_units[91].mul0/AinR_reg is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: register generate_mac_units[91].mul0/ACC_reg is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: register generate_mac_units[91].mul0/MULTR_reg is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: operator generate_mac_units[91].mul0/plusOp is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: operator generate_mac_units[91].mul0/multOp is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[92].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[92].mul0/BinR_reg is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: register generate_mac_units[92].mul0/AinR_reg is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: register generate_mac_units[92].mul0/ACC_reg is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: register generate_mac_units[92].mul0/MULTR_reg is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: operator generate_mac_units[92].mul0/plusOp is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: operator generate_mac_units[92].mul0/multOp is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[93].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[93].mul0/BinR_reg is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: register generate_mac_units[93].mul0/AinR_reg is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: register generate_mac_units[93].mul0/ACC_reg is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: register generate_mac_units[93].mul0/MULTR_reg is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: operator generate_mac_units[93].mul0/plusOp is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: operator generate_mac_units[93].mul0/multOp is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[94].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[94].mul0/BinR_reg is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: register generate_mac_units[94].mul0/AinR_reg is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: register generate_mac_units[94].mul0/ACC_reg is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: register generate_mac_units[94].mul0/MULTR_reg is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: operator generate_mac_units[94].mul0/plusOp is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: operator generate_mac_units[94].mul0/multOp is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[95].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[95].mul0/BinR_reg is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: register generate_mac_units[95].mul0/AinR_reg is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: register generate_mac_units[95].mul0/ACC_reg is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: register generate_mac_units[95].mul0/MULTR_reg is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: operator generate_mac_units[95].mul0/plusOp is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: operator generate_mac_units[95].mul0/multOp is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[96].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[96].mul0/BinR_reg is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: register generate_mac_units[96].mul0/AinR_reg is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: register generate_mac_units[96].mul0/ACC_reg is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: register generate_mac_units[96].mul0/MULTR_reg is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: operator generate_mac_units[96].mul0/plusOp is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: operator generate_mac_units[96].mul0/multOp is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[97].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[97].mul0/BinR_reg is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: register generate_mac_units[97].mul0/AinR_reg is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: register generate_mac_units[97].mul0/ACC_reg is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: register generate_mac_units[97].mul0/MULTR_reg is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: operator generate_mac_units[97].mul0/plusOp is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: operator generate_mac_units[97].mul0/multOp is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[98].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[98].mul0/BinR_reg is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: register generate_mac_units[98].mul0/AinR_reg is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: register generate_mac_units[98].mul0/ACC_reg is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: register generate_mac_units[98].mul0/MULTR_reg is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: operator generate_mac_units[98].mul0/plusOp is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: operator generate_mac_units[98].mul0/multOp is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[99].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[99].mul0/BinR_reg is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: register generate_mac_units[99].mul0/AinR_reg is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: register generate_mac_units[99].mul0/ACC_reg is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: register generate_mac_units[99].mul0/MULTR_reg is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: operator generate_mac_units[99].mul0/plusOp is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: operator generate_mac_units[99].mul0/multOp is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[100].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[100].mul0/BinR_reg is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: register generate_mac_units[100].mul0/AinR_reg is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: register generate_mac_units[100].mul0/ACC_reg is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: register generate_mac_units[100].mul0/MULTR_reg is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: operator generate_mac_units[100].mul0/plusOp is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: operator generate_mac_units[100].mul0/multOp is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[101].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[101].mul0/BinR_reg is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: register generate_mac_units[101].mul0/AinR_reg is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: register generate_mac_units[101].mul0/ACC_reg is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: register generate_mac_units[101].mul0/MULTR_reg is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: operator generate_mac_units[101].mul0/plusOp is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: operator generate_mac_units[101].mul0/multOp is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[102].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[102].mul0/BinR_reg is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: register generate_mac_units[102].mul0/AinR_reg is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: register generate_mac_units[102].mul0/ACC_reg is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: register generate_mac_units[102].mul0/MULTR_reg is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: operator generate_mac_units[102].mul0/plusOp is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: operator generate_mac_units[102].mul0/multOp is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[103].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[103].mul0/BinR_reg is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: register generate_mac_units[103].mul0/AinR_reg is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: register generate_mac_units[103].mul0/ACC_reg is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: register generate_mac_units[103].mul0/MULTR_reg is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: operator generate_mac_units[103].mul0/plusOp is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: operator generate_mac_units[103].mul0/multOp is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[104].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[104].mul0/BinR_reg is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: register generate_mac_units[104].mul0/AinR_reg is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: register generate_mac_units[104].mul0/ACC_reg is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: register generate_mac_units[104].mul0/MULTR_reg is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: operator generate_mac_units[104].mul0/plusOp is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: operator generate_mac_units[104].mul0/multOp is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[105].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[105].mul0/BinR_reg is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: register generate_mac_units[105].mul0/AinR_reg is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: register generate_mac_units[105].mul0/ACC_reg is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: register generate_mac_units[105].mul0/MULTR_reg is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: operator generate_mac_units[105].mul0/plusOp is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: operator generate_mac_units[105].mul0/multOp is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[106].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[106].mul0/BinR_reg is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: register generate_mac_units[106].mul0/AinR_reg is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: register generate_mac_units[106].mul0/ACC_reg is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: register generate_mac_units[106].mul0/MULTR_reg is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: operator generate_mac_units[106].mul0/plusOp is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: operator generate_mac_units[106].mul0/multOp is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[107].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[107].mul0/BinR_reg is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: register generate_mac_units[107].mul0/AinR_reg is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: register generate_mac_units[107].mul0/ACC_reg is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: register generate_mac_units[107].mul0/MULTR_reg is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: operator generate_mac_units[107].mul0/plusOp is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: operator generate_mac_units[107].mul0/multOp is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[108].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[108].mul0/BinR_reg is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: register generate_mac_units[108].mul0/AinR_reg is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: register generate_mac_units[108].mul0/ACC_reg is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: register generate_mac_units[108].mul0/MULTR_reg is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: operator generate_mac_units[108].mul0/plusOp is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: operator generate_mac_units[108].mul0/multOp is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[109].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[109].mul0/BinR_reg is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: register generate_mac_units[109].mul0/AinR_reg is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: register generate_mac_units[109].mul0/ACC_reg is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: register generate_mac_units[109].mul0/MULTR_reg is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: operator generate_mac_units[109].mul0/plusOp is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: operator generate_mac_units[109].mul0/multOp is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[110].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[110].mul0/BinR_reg is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: register generate_mac_units[110].mul0/AinR_reg is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: register generate_mac_units[110].mul0/ACC_reg is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: register generate_mac_units[110].mul0/MULTR_reg is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: operator generate_mac_units[110].mul0/plusOp is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: operator generate_mac_units[110].mul0/multOp is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[111].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[111].mul0/BinR_reg is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: register generate_mac_units[111].mul0/AinR_reg is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: register generate_mac_units[111].mul0/ACC_reg is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: register generate_mac_units[111].mul0/MULTR_reg is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: operator generate_mac_units[111].mul0/plusOp is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: operator generate_mac_units[111].mul0/multOp is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[112].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[112].mul0/BinR_reg is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: register generate_mac_units[112].mul0/AinR_reg is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: register generate_mac_units[112].mul0/ACC_reg is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: register generate_mac_units[112].mul0/MULTR_reg is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: operator generate_mac_units[112].mul0/plusOp is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: operator generate_mac_units[112].mul0/multOp is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[113].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[113].mul0/BinR_reg is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: register generate_mac_units[113].mul0/AinR_reg is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: register generate_mac_units[113].mul0/ACC_reg is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: register generate_mac_units[113].mul0/MULTR_reg is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: operator generate_mac_units[113].mul0/plusOp is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: operator generate_mac_units[113].mul0/multOp is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[114].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[114].mul0/BinR_reg is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: register generate_mac_units[114].mul0/AinR_reg is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: register generate_mac_units[114].mul0/ACC_reg is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: register generate_mac_units[114].mul0/MULTR_reg is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: operator generate_mac_units[114].mul0/plusOp is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: operator generate_mac_units[114].mul0/multOp is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[115].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[115].mul0/BinR_reg is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: register generate_mac_units[115].mul0/AinR_reg is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: register generate_mac_units[115].mul0/ACC_reg is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: register generate_mac_units[115].mul0/MULTR_reg is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: operator generate_mac_units[115].mul0/plusOp is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: operator generate_mac_units[115].mul0/multOp is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[116].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[116].mul0/BinR_reg is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: register generate_mac_units[116].mul0/AinR_reg is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: register generate_mac_units[116].mul0/ACC_reg is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: register generate_mac_units[116].mul0/MULTR_reg is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: operator generate_mac_units[116].mul0/plusOp is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: operator generate_mac_units[116].mul0/multOp is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[117].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[117].mul0/BinR_reg is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: register generate_mac_units[117].mul0/AinR_reg is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: register generate_mac_units[117].mul0/ACC_reg is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: register generate_mac_units[117].mul0/MULTR_reg is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: operator generate_mac_units[117].mul0/plusOp is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: operator generate_mac_units[117].mul0/multOp is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[118].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[118].mul0/BinR_reg is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: register generate_mac_units[118].mul0/AinR_reg is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: register generate_mac_units[118].mul0/ACC_reg is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: register generate_mac_units[118].mul0/MULTR_reg is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: operator generate_mac_units[118].mul0/plusOp is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: operator generate_mac_units[118].mul0/multOp is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[119].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[119].mul0/BinR_reg is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: register generate_mac_units[119].mul0/AinR_reg is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: register generate_mac_units[119].mul0/ACC_reg is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: register generate_mac_units[119].mul0/MULTR_reg is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: operator generate_mac_units[119].mul0/plusOp is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: operator generate_mac_units[119].mul0/multOp is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[120].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[120].mul0/BinR_reg is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: register generate_mac_units[120].mul0/AinR_reg is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: register generate_mac_units[120].mul0/ACC_reg is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: register generate_mac_units[120].mul0/MULTR_reg is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: operator generate_mac_units[120].mul0/plusOp is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: operator generate_mac_units[120].mul0/multOp is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[121].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[121].mul0/BinR_reg is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: register generate_mac_units[121].mul0/AinR_reg is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: register generate_mac_units[121].mul0/ACC_reg is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: register generate_mac_units[121].mul0/MULTR_reg is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: operator generate_mac_units[121].mul0/plusOp is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: operator generate_mac_units[121].mul0/multOp is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[122].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[122].mul0/BinR_reg is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: register generate_mac_units[122].mul0/AinR_reg is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: register generate_mac_units[122].mul0/ACC_reg is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: register generate_mac_units[122].mul0/MULTR_reg is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: operator generate_mac_units[122].mul0/plusOp is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: operator generate_mac_units[122].mul0/multOp is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[123].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[123].mul0/BinR_reg is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: register generate_mac_units[123].mul0/AinR_reg is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: register generate_mac_units[123].mul0/ACC_reg is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: register generate_mac_units[123].mul0/MULTR_reg is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: operator generate_mac_units[123].mul0/plusOp is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: operator generate_mac_units[123].mul0/multOp is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[124].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[124].mul0/BinR_reg is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: register generate_mac_units[124].mul0/AinR_reg is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: register generate_mac_units[124].mul0/ACC_reg is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: register generate_mac_units[124].mul0/MULTR_reg is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: operator generate_mac_units[124].mul0/plusOp is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: operator generate_mac_units[124].mul0/multOp is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[125].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[125].mul0/BinR_reg is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: register generate_mac_units[125].mul0/AinR_reg is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: register generate_mac_units[125].mul0/ACC_reg is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: register generate_mac_units[125].mul0/MULTR_reg is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: operator generate_mac_units[125].mul0/plusOp is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: operator generate_mac_units[125].mul0/multOp is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[126].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[126].mul0/BinR_reg is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: register generate_mac_units[126].mul0/AinR_reg is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: register generate_mac_units[126].mul0/ACC_reg is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: register generate_mac_units[126].mul0/MULTR_reg is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: operator generate_mac_units[126].mul0/plusOp is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: operator generate_mac_units[126].mul0/multOp is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[127].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[127].mul0/BinR_reg is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: register generate_mac_units[127].mul0/AinR_reg is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: register generate_mac_units[127].mul0/ACC_reg is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: register generate_mac_units[127].mul0/MULTR_reg is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: operator generate_mac_units[127].mul0/plusOp is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: operator generate_mac_units[127].mul0/multOp is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "present_state" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP generate_mac_units[0].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[0].mul0/BinR_reg is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: register generate_mac_units[0].mul0/AinR_reg is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: register generate_mac_units[0].mul0/ACC_reg is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: register generate_mac_units[0].mul0/MULTR_reg is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: operator generate_mac_units[0].mul0/plusOp is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: operator generate_mac_units[0].mul0/multOp is absorbed into DSP generate_mac_units[0].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[1].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[1].mul0/BinR_reg is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: register generate_mac_units[1].mul0/AinR_reg is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: register generate_mac_units[1].mul0/ACC_reg is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: register generate_mac_units[1].mul0/MULTR_reg is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: operator generate_mac_units[1].mul0/plusOp is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: operator generate_mac_units[1].mul0/multOp is absorbed into DSP generate_mac_units[1].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[2].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[2].mul0/BinR_reg is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: register generate_mac_units[2].mul0/AinR_reg is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: register generate_mac_units[2].mul0/ACC_reg is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: register generate_mac_units[2].mul0/MULTR_reg is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: operator generate_mac_units[2].mul0/plusOp is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: operator generate_mac_units[2].mul0/multOp is absorbed into DSP generate_mac_units[2].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[3].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[3].mul0/BinR_reg is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: register generate_mac_units[3].mul0/AinR_reg is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: register generate_mac_units[3].mul0/ACC_reg is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: register generate_mac_units[3].mul0/MULTR_reg is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: operator generate_mac_units[3].mul0/plusOp is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: operator generate_mac_units[3].mul0/multOp is absorbed into DSP generate_mac_units[3].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[4].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[4].mul0/BinR_reg is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: register generate_mac_units[4].mul0/AinR_reg is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: register generate_mac_units[4].mul0/ACC_reg is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: register generate_mac_units[4].mul0/MULTR_reg is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: operator generate_mac_units[4].mul0/plusOp is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: operator generate_mac_units[4].mul0/multOp is absorbed into DSP generate_mac_units[4].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[5].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[5].mul0/BinR_reg is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: register generate_mac_units[5].mul0/AinR_reg is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: register generate_mac_units[5].mul0/ACC_reg is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: register generate_mac_units[5].mul0/MULTR_reg is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: operator generate_mac_units[5].mul0/plusOp is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: operator generate_mac_units[5].mul0/multOp is absorbed into DSP generate_mac_units[5].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[6].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[6].mul0/BinR_reg is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: register generate_mac_units[6].mul0/AinR_reg is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: register generate_mac_units[6].mul0/ACC_reg is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: register generate_mac_units[6].mul0/MULTR_reg is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: operator generate_mac_units[6].mul0/plusOp is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: operator generate_mac_units[6].mul0/multOp is absorbed into DSP generate_mac_units[6].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[7].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[7].mul0/BinR_reg is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: register generate_mac_units[7].mul0/AinR_reg is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: register generate_mac_units[7].mul0/ACC_reg is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: register generate_mac_units[7].mul0/MULTR_reg is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: operator generate_mac_units[7].mul0/plusOp is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: operator generate_mac_units[7].mul0/multOp is absorbed into DSP generate_mac_units[7].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[8].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[8].mul0/BinR_reg is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: register generate_mac_units[8].mul0/AinR_reg is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: register generate_mac_units[8].mul0/ACC_reg is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: register generate_mac_units[8].mul0/MULTR_reg is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: operator generate_mac_units[8].mul0/plusOp is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: operator generate_mac_units[8].mul0/multOp is absorbed into DSP generate_mac_units[8].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[9].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[9].mul0/BinR_reg is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: register generate_mac_units[9].mul0/AinR_reg is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: register generate_mac_units[9].mul0/ACC_reg is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: register generate_mac_units[9].mul0/MULTR_reg is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: operator generate_mac_units[9].mul0/plusOp is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: operator generate_mac_units[9].mul0/multOp is absorbed into DSP generate_mac_units[9].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[10].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[10].mul0/BinR_reg is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: register generate_mac_units[10].mul0/AinR_reg is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: register generate_mac_units[10].mul0/ACC_reg is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: register generate_mac_units[10].mul0/MULTR_reg is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: operator generate_mac_units[10].mul0/plusOp is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: operator generate_mac_units[10].mul0/multOp is absorbed into DSP generate_mac_units[10].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[11].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[11].mul0/BinR_reg is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: register generate_mac_units[11].mul0/AinR_reg is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: register generate_mac_units[11].mul0/ACC_reg is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: register generate_mac_units[11].mul0/MULTR_reg is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: operator generate_mac_units[11].mul0/plusOp is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: operator generate_mac_units[11].mul0/multOp is absorbed into DSP generate_mac_units[11].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[12].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[12].mul0/BinR_reg is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: register generate_mac_units[12].mul0/AinR_reg is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: register generate_mac_units[12].mul0/ACC_reg is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: register generate_mac_units[12].mul0/MULTR_reg is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: operator generate_mac_units[12].mul0/plusOp is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: operator generate_mac_units[12].mul0/multOp is absorbed into DSP generate_mac_units[12].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[13].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[13].mul0/BinR_reg is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: register generate_mac_units[13].mul0/AinR_reg is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: register generate_mac_units[13].mul0/ACC_reg is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: register generate_mac_units[13].mul0/MULTR_reg is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: operator generate_mac_units[13].mul0/plusOp is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: operator generate_mac_units[13].mul0/multOp is absorbed into DSP generate_mac_units[13].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[14].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[14].mul0/BinR_reg is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: register generate_mac_units[14].mul0/AinR_reg is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: register generate_mac_units[14].mul0/ACC_reg is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: register generate_mac_units[14].mul0/MULTR_reg is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: operator generate_mac_units[14].mul0/plusOp is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: operator generate_mac_units[14].mul0/multOp is absorbed into DSP generate_mac_units[14].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[15].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[15].mul0/BinR_reg is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: register generate_mac_units[15].mul0/AinR_reg is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: register generate_mac_units[15].mul0/ACC_reg is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: register generate_mac_units[15].mul0/MULTR_reg is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: operator generate_mac_units[15].mul0/plusOp is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: operator generate_mac_units[15].mul0/multOp is absorbed into DSP generate_mac_units[15].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[16].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[16].mul0/BinR_reg is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: register generate_mac_units[16].mul0/AinR_reg is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: register generate_mac_units[16].mul0/ACC_reg is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: register generate_mac_units[16].mul0/MULTR_reg is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: operator generate_mac_units[16].mul0/plusOp is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: operator generate_mac_units[16].mul0/multOp is absorbed into DSP generate_mac_units[16].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[17].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[17].mul0/BinR_reg is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: register generate_mac_units[17].mul0/AinR_reg is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: register generate_mac_units[17].mul0/ACC_reg is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: register generate_mac_units[17].mul0/MULTR_reg is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: operator generate_mac_units[17].mul0/plusOp is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: operator generate_mac_units[17].mul0/multOp is absorbed into DSP generate_mac_units[17].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[18].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[18].mul0/BinR_reg is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: register generate_mac_units[18].mul0/AinR_reg is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: register generate_mac_units[18].mul0/ACC_reg is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: register generate_mac_units[18].mul0/MULTR_reg is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: operator generate_mac_units[18].mul0/plusOp is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: operator generate_mac_units[18].mul0/multOp is absorbed into DSP generate_mac_units[18].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[19].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[19].mul0/BinR_reg is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: register generate_mac_units[19].mul0/AinR_reg is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: register generate_mac_units[19].mul0/ACC_reg is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: register generate_mac_units[19].mul0/MULTR_reg is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: operator generate_mac_units[19].mul0/plusOp is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: operator generate_mac_units[19].mul0/multOp is absorbed into DSP generate_mac_units[19].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[20].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[20].mul0/BinR_reg is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: register generate_mac_units[20].mul0/AinR_reg is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: register generate_mac_units[20].mul0/ACC_reg is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: register generate_mac_units[20].mul0/MULTR_reg is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: operator generate_mac_units[20].mul0/plusOp is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: operator generate_mac_units[20].mul0/multOp is absorbed into DSP generate_mac_units[20].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[21].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[21].mul0/BinR_reg is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: register generate_mac_units[21].mul0/AinR_reg is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: register generate_mac_units[21].mul0/ACC_reg is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: register generate_mac_units[21].mul0/MULTR_reg is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: operator generate_mac_units[21].mul0/plusOp is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: operator generate_mac_units[21].mul0/multOp is absorbed into DSP generate_mac_units[21].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[22].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[22].mul0/BinR_reg is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: register generate_mac_units[22].mul0/AinR_reg is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: register generate_mac_units[22].mul0/ACC_reg is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: register generate_mac_units[22].mul0/MULTR_reg is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: operator generate_mac_units[22].mul0/plusOp is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: operator generate_mac_units[22].mul0/multOp is absorbed into DSP generate_mac_units[22].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[23].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[23].mul0/BinR_reg is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: register generate_mac_units[23].mul0/AinR_reg is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: register generate_mac_units[23].mul0/ACC_reg is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: register generate_mac_units[23].mul0/MULTR_reg is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: operator generate_mac_units[23].mul0/plusOp is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: operator generate_mac_units[23].mul0/multOp is absorbed into DSP generate_mac_units[23].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[24].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[24].mul0/BinR_reg is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: register generate_mac_units[24].mul0/AinR_reg is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: register generate_mac_units[24].mul0/ACC_reg is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: register generate_mac_units[24].mul0/MULTR_reg is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: operator generate_mac_units[24].mul0/plusOp is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: operator generate_mac_units[24].mul0/multOp is absorbed into DSP generate_mac_units[24].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[25].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[25].mul0/BinR_reg is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: register generate_mac_units[25].mul0/AinR_reg is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: register generate_mac_units[25].mul0/ACC_reg is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: register generate_mac_units[25].mul0/MULTR_reg is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: operator generate_mac_units[25].mul0/plusOp is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: operator generate_mac_units[25].mul0/multOp is absorbed into DSP generate_mac_units[25].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[26].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[26].mul0/BinR_reg is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: register generate_mac_units[26].mul0/AinR_reg is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: register generate_mac_units[26].mul0/ACC_reg is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: register generate_mac_units[26].mul0/MULTR_reg is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: operator generate_mac_units[26].mul0/plusOp is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: operator generate_mac_units[26].mul0/multOp is absorbed into DSP generate_mac_units[26].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[27].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[27].mul0/BinR_reg is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: register generate_mac_units[27].mul0/AinR_reg is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: register generate_mac_units[27].mul0/ACC_reg is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: register generate_mac_units[27].mul0/MULTR_reg is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: operator generate_mac_units[27].mul0/plusOp is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: operator generate_mac_units[27].mul0/multOp is absorbed into DSP generate_mac_units[27].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[28].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[28].mul0/BinR_reg is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: register generate_mac_units[28].mul0/AinR_reg is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: register generate_mac_units[28].mul0/ACC_reg is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: register generate_mac_units[28].mul0/MULTR_reg is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: operator generate_mac_units[28].mul0/plusOp is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: operator generate_mac_units[28].mul0/multOp is absorbed into DSP generate_mac_units[28].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[29].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[29].mul0/BinR_reg is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: register generate_mac_units[29].mul0/AinR_reg is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: register generate_mac_units[29].mul0/ACC_reg is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: register generate_mac_units[29].mul0/MULTR_reg is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: operator generate_mac_units[29].mul0/plusOp is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: operator generate_mac_units[29].mul0/multOp is absorbed into DSP generate_mac_units[29].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[30].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[30].mul0/BinR_reg is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: register generate_mac_units[30].mul0/AinR_reg is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: register generate_mac_units[30].mul0/ACC_reg is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: register generate_mac_units[30].mul0/MULTR_reg is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: operator generate_mac_units[30].mul0/plusOp is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: operator generate_mac_units[30].mul0/multOp is absorbed into DSP generate_mac_units[30].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[31].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[31].mul0/BinR_reg is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: register generate_mac_units[31].mul0/AinR_reg is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: register generate_mac_units[31].mul0/ACC_reg is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: register generate_mac_units[31].mul0/MULTR_reg is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: operator generate_mac_units[31].mul0/plusOp is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: operator generate_mac_units[31].mul0/multOp is absorbed into DSP generate_mac_units[31].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[32].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[32].mul0/BinR_reg is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: register generate_mac_units[32].mul0/AinR_reg is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: register generate_mac_units[32].mul0/ACC_reg is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: register generate_mac_units[32].mul0/MULTR_reg is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: operator generate_mac_units[32].mul0/plusOp is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: operator generate_mac_units[32].mul0/multOp is absorbed into DSP generate_mac_units[32].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[33].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[33].mul0/BinR_reg is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: register generate_mac_units[33].mul0/AinR_reg is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: register generate_mac_units[33].mul0/ACC_reg is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: register generate_mac_units[33].mul0/MULTR_reg is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: operator generate_mac_units[33].mul0/plusOp is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: operator generate_mac_units[33].mul0/multOp is absorbed into DSP generate_mac_units[33].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[34].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[34].mul0/BinR_reg is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: register generate_mac_units[34].mul0/AinR_reg is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: register generate_mac_units[34].mul0/ACC_reg is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: register generate_mac_units[34].mul0/MULTR_reg is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: operator generate_mac_units[34].mul0/plusOp is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: operator generate_mac_units[34].mul0/multOp is absorbed into DSP generate_mac_units[34].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[35].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[35].mul0/BinR_reg is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: register generate_mac_units[35].mul0/AinR_reg is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: register generate_mac_units[35].mul0/ACC_reg is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: register generate_mac_units[35].mul0/MULTR_reg is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: operator generate_mac_units[35].mul0/plusOp is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: operator generate_mac_units[35].mul0/multOp is absorbed into DSP generate_mac_units[35].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[36].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[36].mul0/BinR_reg is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: register generate_mac_units[36].mul0/AinR_reg is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: register generate_mac_units[36].mul0/ACC_reg is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: register generate_mac_units[36].mul0/MULTR_reg is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: operator generate_mac_units[36].mul0/plusOp is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: operator generate_mac_units[36].mul0/multOp is absorbed into DSP generate_mac_units[36].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[37].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[37].mul0/BinR_reg is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: register generate_mac_units[37].mul0/AinR_reg is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: register generate_mac_units[37].mul0/ACC_reg is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: register generate_mac_units[37].mul0/MULTR_reg is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: operator generate_mac_units[37].mul0/plusOp is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: operator generate_mac_units[37].mul0/multOp is absorbed into DSP generate_mac_units[37].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[38].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[38].mul0/BinR_reg is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: register generate_mac_units[38].mul0/AinR_reg is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: register generate_mac_units[38].mul0/ACC_reg is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: register generate_mac_units[38].mul0/MULTR_reg is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: operator generate_mac_units[38].mul0/plusOp is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: operator generate_mac_units[38].mul0/multOp is absorbed into DSP generate_mac_units[38].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[39].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[39].mul0/BinR_reg is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: register generate_mac_units[39].mul0/AinR_reg is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: register generate_mac_units[39].mul0/ACC_reg is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: register generate_mac_units[39].mul0/MULTR_reg is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: operator generate_mac_units[39].mul0/plusOp is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: operator generate_mac_units[39].mul0/multOp is absorbed into DSP generate_mac_units[39].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[40].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[40].mul0/BinR_reg is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: register generate_mac_units[40].mul0/AinR_reg is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: register generate_mac_units[40].mul0/ACC_reg is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: register generate_mac_units[40].mul0/MULTR_reg is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: operator generate_mac_units[40].mul0/plusOp is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: operator generate_mac_units[40].mul0/multOp is absorbed into DSP generate_mac_units[40].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[41].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[41].mul0/BinR_reg is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: register generate_mac_units[41].mul0/AinR_reg is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: register generate_mac_units[41].mul0/ACC_reg is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: register generate_mac_units[41].mul0/MULTR_reg is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: operator generate_mac_units[41].mul0/plusOp is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: operator generate_mac_units[41].mul0/multOp is absorbed into DSP generate_mac_units[41].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[42].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[42].mul0/BinR_reg is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: register generate_mac_units[42].mul0/AinR_reg is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: register generate_mac_units[42].mul0/ACC_reg is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: register generate_mac_units[42].mul0/MULTR_reg is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: operator generate_mac_units[42].mul0/plusOp is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: operator generate_mac_units[42].mul0/multOp is absorbed into DSP generate_mac_units[42].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[43].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[43].mul0/BinR_reg is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: register generate_mac_units[43].mul0/AinR_reg is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: register generate_mac_units[43].mul0/ACC_reg is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: register generate_mac_units[43].mul0/MULTR_reg is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: operator generate_mac_units[43].mul0/plusOp is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: operator generate_mac_units[43].mul0/multOp is absorbed into DSP generate_mac_units[43].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[44].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[44].mul0/BinR_reg is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: register generate_mac_units[44].mul0/AinR_reg is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: register generate_mac_units[44].mul0/ACC_reg is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: register generate_mac_units[44].mul0/MULTR_reg is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: operator generate_mac_units[44].mul0/plusOp is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: operator generate_mac_units[44].mul0/multOp is absorbed into DSP generate_mac_units[44].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[45].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[45].mul0/BinR_reg is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: register generate_mac_units[45].mul0/AinR_reg is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: register generate_mac_units[45].mul0/ACC_reg is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: register generate_mac_units[45].mul0/MULTR_reg is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: operator generate_mac_units[45].mul0/plusOp is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: operator generate_mac_units[45].mul0/multOp is absorbed into DSP generate_mac_units[45].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[46].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[46].mul0/BinR_reg is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: register generate_mac_units[46].mul0/AinR_reg is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: register generate_mac_units[46].mul0/ACC_reg is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: register generate_mac_units[46].mul0/MULTR_reg is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: operator generate_mac_units[46].mul0/plusOp is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: operator generate_mac_units[46].mul0/multOp is absorbed into DSP generate_mac_units[46].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[47].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[47].mul0/BinR_reg is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: register generate_mac_units[47].mul0/AinR_reg is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: register generate_mac_units[47].mul0/ACC_reg is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: register generate_mac_units[47].mul0/MULTR_reg is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: operator generate_mac_units[47].mul0/plusOp is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: operator generate_mac_units[47].mul0/multOp is absorbed into DSP generate_mac_units[47].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[48].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[48].mul0/BinR_reg is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: register generate_mac_units[48].mul0/AinR_reg is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: register generate_mac_units[48].mul0/ACC_reg is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: register generate_mac_units[48].mul0/MULTR_reg is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: operator generate_mac_units[48].mul0/plusOp is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: operator generate_mac_units[48].mul0/multOp is absorbed into DSP generate_mac_units[48].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[49].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[49].mul0/BinR_reg is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: register generate_mac_units[49].mul0/AinR_reg is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: register generate_mac_units[49].mul0/ACC_reg is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: register generate_mac_units[49].mul0/MULTR_reg is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: operator generate_mac_units[49].mul0/plusOp is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: operator generate_mac_units[49].mul0/multOp is absorbed into DSP generate_mac_units[49].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[50].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[50].mul0/BinR_reg is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: register generate_mac_units[50].mul0/AinR_reg is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: register generate_mac_units[50].mul0/ACC_reg is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: register generate_mac_units[50].mul0/MULTR_reg is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: operator generate_mac_units[50].mul0/plusOp is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: operator generate_mac_units[50].mul0/multOp is absorbed into DSP generate_mac_units[50].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[51].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[51].mul0/BinR_reg is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: register generate_mac_units[51].mul0/AinR_reg is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: register generate_mac_units[51].mul0/ACC_reg is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: register generate_mac_units[51].mul0/MULTR_reg is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: operator generate_mac_units[51].mul0/plusOp is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: operator generate_mac_units[51].mul0/multOp is absorbed into DSP generate_mac_units[51].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[52].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[52].mul0/BinR_reg is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: register generate_mac_units[52].mul0/AinR_reg is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: register generate_mac_units[52].mul0/ACC_reg is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: register generate_mac_units[52].mul0/MULTR_reg is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: operator generate_mac_units[52].mul0/plusOp is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: operator generate_mac_units[52].mul0/multOp is absorbed into DSP generate_mac_units[52].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[53].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[53].mul0/BinR_reg is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: register generate_mac_units[53].mul0/AinR_reg is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: register generate_mac_units[53].mul0/ACC_reg is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: register generate_mac_units[53].mul0/MULTR_reg is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: operator generate_mac_units[53].mul0/plusOp is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: operator generate_mac_units[53].mul0/multOp is absorbed into DSP generate_mac_units[53].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[54].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[54].mul0/BinR_reg is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: register generate_mac_units[54].mul0/AinR_reg is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: register generate_mac_units[54].mul0/ACC_reg is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: register generate_mac_units[54].mul0/MULTR_reg is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: operator generate_mac_units[54].mul0/plusOp is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: operator generate_mac_units[54].mul0/multOp is absorbed into DSP generate_mac_units[54].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[55].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[55].mul0/BinR_reg is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: register generate_mac_units[55].mul0/AinR_reg is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: register generate_mac_units[55].mul0/ACC_reg is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: register generate_mac_units[55].mul0/MULTR_reg is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: operator generate_mac_units[55].mul0/plusOp is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: operator generate_mac_units[55].mul0/multOp is absorbed into DSP generate_mac_units[55].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[56].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[56].mul0/BinR_reg is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: register generate_mac_units[56].mul0/AinR_reg is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: register generate_mac_units[56].mul0/ACC_reg is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: register generate_mac_units[56].mul0/MULTR_reg is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: operator generate_mac_units[56].mul0/plusOp is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: operator generate_mac_units[56].mul0/multOp is absorbed into DSP generate_mac_units[56].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[57].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[57].mul0/BinR_reg is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: register generate_mac_units[57].mul0/AinR_reg is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: register generate_mac_units[57].mul0/ACC_reg is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: register generate_mac_units[57].mul0/MULTR_reg is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: operator generate_mac_units[57].mul0/plusOp is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: operator generate_mac_units[57].mul0/multOp is absorbed into DSP generate_mac_units[57].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[58].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[58].mul0/BinR_reg is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: register generate_mac_units[58].mul0/AinR_reg is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: register generate_mac_units[58].mul0/ACC_reg is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: register generate_mac_units[58].mul0/MULTR_reg is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: operator generate_mac_units[58].mul0/plusOp is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: operator generate_mac_units[58].mul0/multOp is absorbed into DSP generate_mac_units[58].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[59].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[59].mul0/BinR_reg is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: register generate_mac_units[59].mul0/AinR_reg is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: register generate_mac_units[59].mul0/ACC_reg is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: register generate_mac_units[59].mul0/MULTR_reg is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: operator generate_mac_units[59].mul0/plusOp is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: operator generate_mac_units[59].mul0/multOp is absorbed into DSP generate_mac_units[59].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[60].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[60].mul0/BinR_reg is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: register generate_mac_units[60].mul0/AinR_reg is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: register generate_mac_units[60].mul0/ACC_reg is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: register generate_mac_units[60].mul0/MULTR_reg is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: operator generate_mac_units[60].mul0/plusOp is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: operator generate_mac_units[60].mul0/multOp is absorbed into DSP generate_mac_units[60].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[61].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[61].mul0/BinR_reg is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: register generate_mac_units[61].mul0/AinR_reg is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: register generate_mac_units[61].mul0/ACC_reg is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: register generate_mac_units[61].mul0/MULTR_reg is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: operator generate_mac_units[61].mul0/plusOp is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: operator generate_mac_units[61].mul0/multOp is absorbed into DSP generate_mac_units[61].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[62].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[62].mul0/BinR_reg is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: register generate_mac_units[62].mul0/AinR_reg is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: register generate_mac_units[62].mul0/ACC_reg is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: register generate_mac_units[62].mul0/MULTR_reg is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: operator generate_mac_units[62].mul0/plusOp is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: operator generate_mac_units[62].mul0/multOp is absorbed into DSP generate_mac_units[62].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[63].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[63].mul0/BinR_reg is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: register generate_mac_units[63].mul0/AinR_reg is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: register generate_mac_units[63].mul0/ACC_reg is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: register generate_mac_units[63].mul0/MULTR_reg is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: operator generate_mac_units[63].mul0/plusOp is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: operator generate_mac_units[63].mul0/multOp is absorbed into DSP generate_mac_units[63].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[64].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[64].mul0/BinR_reg is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: register generate_mac_units[64].mul0/AinR_reg is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: register generate_mac_units[64].mul0/ACC_reg is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: register generate_mac_units[64].mul0/MULTR_reg is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: operator generate_mac_units[64].mul0/plusOp is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: operator generate_mac_units[64].mul0/multOp is absorbed into DSP generate_mac_units[64].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[65].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[65].mul0/BinR_reg is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: register generate_mac_units[65].mul0/AinR_reg is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: register generate_mac_units[65].mul0/ACC_reg is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: register generate_mac_units[65].mul0/MULTR_reg is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: operator generate_mac_units[65].mul0/plusOp is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: operator generate_mac_units[65].mul0/multOp is absorbed into DSP generate_mac_units[65].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[66].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[66].mul0/BinR_reg is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: register generate_mac_units[66].mul0/AinR_reg is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: register generate_mac_units[66].mul0/ACC_reg is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: register generate_mac_units[66].mul0/MULTR_reg is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: operator generate_mac_units[66].mul0/plusOp is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: operator generate_mac_units[66].mul0/multOp is absorbed into DSP generate_mac_units[66].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[67].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[67].mul0/BinR_reg is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: register generate_mac_units[67].mul0/AinR_reg is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: register generate_mac_units[67].mul0/ACC_reg is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: register generate_mac_units[67].mul0/MULTR_reg is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: operator generate_mac_units[67].mul0/plusOp is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: operator generate_mac_units[67].mul0/multOp is absorbed into DSP generate_mac_units[67].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[68].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[68].mul0/BinR_reg is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: register generate_mac_units[68].mul0/AinR_reg is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: register generate_mac_units[68].mul0/ACC_reg is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: register generate_mac_units[68].mul0/MULTR_reg is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: operator generate_mac_units[68].mul0/plusOp is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: operator generate_mac_units[68].mul0/multOp is absorbed into DSP generate_mac_units[68].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[69].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[69].mul0/BinR_reg is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: register generate_mac_units[69].mul0/AinR_reg is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: register generate_mac_units[69].mul0/ACC_reg is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: register generate_mac_units[69].mul0/MULTR_reg is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: operator generate_mac_units[69].mul0/plusOp is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: operator generate_mac_units[69].mul0/multOp is absorbed into DSP generate_mac_units[69].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[70].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[70].mul0/BinR_reg is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: register generate_mac_units[70].mul0/AinR_reg is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: register generate_mac_units[70].mul0/ACC_reg is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: register generate_mac_units[70].mul0/MULTR_reg is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: operator generate_mac_units[70].mul0/plusOp is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: operator generate_mac_units[70].mul0/multOp is absorbed into DSP generate_mac_units[70].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[71].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[71].mul0/BinR_reg is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: register generate_mac_units[71].mul0/AinR_reg is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: register generate_mac_units[71].mul0/ACC_reg is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: register generate_mac_units[71].mul0/MULTR_reg is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: operator generate_mac_units[71].mul0/plusOp is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: operator generate_mac_units[71].mul0/multOp is absorbed into DSP generate_mac_units[71].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[72].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[72].mul0/BinR_reg is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: register generate_mac_units[72].mul0/AinR_reg is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: register generate_mac_units[72].mul0/ACC_reg is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: register generate_mac_units[72].mul0/MULTR_reg is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: operator generate_mac_units[72].mul0/plusOp is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: operator generate_mac_units[72].mul0/multOp is absorbed into DSP generate_mac_units[72].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[73].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[73].mul0/BinR_reg is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: register generate_mac_units[73].mul0/AinR_reg is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: register generate_mac_units[73].mul0/ACC_reg is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: register generate_mac_units[73].mul0/MULTR_reg is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: operator generate_mac_units[73].mul0/plusOp is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: operator generate_mac_units[73].mul0/multOp is absorbed into DSP generate_mac_units[73].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[74].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[74].mul0/BinR_reg is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: register generate_mac_units[74].mul0/AinR_reg is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: register generate_mac_units[74].mul0/ACC_reg is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: register generate_mac_units[74].mul0/MULTR_reg is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: operator generate_mac_units[74].mul0/plusOp is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: operator generate_mac_units[74].mul0/multOp is absorbed into DSP generate_mac_units[74].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[75].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[75].mul0/BinR_reg is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: register generate_mac_units[75].mul0/AinR_reg is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: register generate_mac_units[75].mul0/ACC_reg is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: register generate_mac_units[75].mul0/MULTR_reg is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: operator generate_mac_units[75].mul0/plusOp is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: operator generate_mac_units[75].mul0/multOp is absorbed into DSP generate_mac_units[75].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[76].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[76].mul0/BinR_reg is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: register generate_mac_units[76].mul0/AinR_reg is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: register generate_mac_units[76].mul0/ACC_reg is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: register generate_mac_units[76].mul0/MULTR_reg is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: operator generate_mac_units[76].mul0/plusOp is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: operator generate_mac_units[76].mul0/multOp is absorbed into DSP generate_mac_units[76].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[77].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[77].mul0/BinR_reg is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: register generate_mac_units[77].mul0/AinR_reg is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: register generate_mac_units[77].mul0/ACC_reg is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: register generate_mac_units[77].mul0/MULTR_reg is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: operator generate_mac_units[77].mul0/plusOp is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: operator generate_mac_units[77].mul0/multOp is absorbed into DSP generate_mac_units[77].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[78].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[78].mul0/BinR_reg is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: register generate_mac_units[78].mul0/AinR_reg is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: register generate_mac_units[78].mul0/ACC_reg is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: register generate_mac_units[78].mul0/MULTR_reg is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: operator generate_mac_units[78].mul0/plusOp is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: operator generate_mac_units[78].mul0/multOp is absorbed into DSP generate_mac_units[78].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[79].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[79].mul0/BinR_reg is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: register generate_mac_units[79].mul0/AinR_reg is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: register generate_mac_units[79].mul0/ACC_reg is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: register generate_mac_units[79].mul0/MULTR_reg is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: operator generate_mac_units[79].mul0/plusOp is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: operator generate_mac_units[79].mul0/multOp is absorbed into DSP generate_mac_units[79].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[80].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[80].mul0/BinR_reg is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: register generate_mac_units[80].mul0/AinR_reg is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: register generate_mac_units[80].mul0/ACC_reg is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: register generate_mac_units[80].mul0/MULTR_reg is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: operator generate_mac_units[80].mul0/plusOp is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: operator generate_mac_units[80].mul0/multOp is absorbed into DSP generate_mac_units[80].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[81].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[81].mul0/BinR_reg is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: register generate_mac_units[81].mul0/AinR_reg is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: register generate_mac_units[81].mul0/ACC_reg is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: register generate_mac_units[81].mul0/MULTR_reg is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: operator generate_mac_units[81].mul0/plusOp is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: operator generate_mac_units[81].mul0/multOp is absorbed into DSP generate_mac_units[81].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[82].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[82].mul0/BinR_reg is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: register generate_mac_units[82].mul0/AinR_reg is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: register generate_mac_units[82].mul0/ACC_reg is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: register generate_mac_units[82].mul0/MULTR_reg is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: operator generate_mac_units[82].mul0/plusOp is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: operator generate_mac_units[82].mul0/multOp is absorbed into DSP generate_mac_units[82].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[83].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[83].mul0/BinR_reg is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: register generate_mac_units[83].mul0/AinR_reg is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: register generate_mac_units[83].mul0/ACC_reg is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: register generate_mac_units[83].mul0/MULTR_reg is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: operator generate_mac_units[83].mul0/plusOp is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: operator generate_mac_units[83].mul0/multOp is absorbed into DSP generate_mac_units[83].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[84].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[84].mul0/BinR_reg is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: register generate_mac_units[84].mul0/AinR_reg is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: register generate_mac_units[84].mul0/ACC_reg is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: register generate_mac_units[84].mul0/MULTR_reg is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: operator generate_mac_units[84].mul0/plusOp is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: operator generate_mac_units[84].mul0/multOp is absorbed into DSP generate_mac_units[84].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[85].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[85].mul0/BinR_reg is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: register generate_mac_units[85].mul0/AinR_reg is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: register generate_mac_units[85].mul0/ACC_reg is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: register generate_mac_units[85].mul0/MULTR_reg is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: operator generate_mac_units[85].mul0/plusOp is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: operator generate_mac_units[85].mul0/multOp is absorbed into DSP generate_mac_units[85].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[86].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[86].mul0/BinR_reg is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: register generate_mac_units[86].mul0/AinR_reg is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: register generate_mac_units[86].mul0/ACC_reg is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: register generate_mac_units[86].mul0/MULTR_reg is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: operator generate_mac_units[86].mul0/plusOp is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: operator generate_mac_units[86].mul0/multOp is absorbed into DSP generate_mac_units[86].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[87].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[87].mul0/BinR_reg is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: register generate_mac_units[87].mul0/AinR_reg is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: register generate_mac_units[87].mul0/ACC_reg is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: register generate_mac_units[87].mul0/MULTR_reg is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: operator generate_mac_units[87].mul0/plusOp is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: operator generate_mac_units[87].mul0/multOp is absorbed into DSP generate_mac_units[87].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[88].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[88].mul0/BinR_reg is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: register generate_mac_units[88].mul0/AinR_reg is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: register generate_mac_units[88].mul0/ACC_reg is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: register generate_mac_units[88].mul0/MULTR_reg is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: operator generate_mac_units[88].mul0/plusOp is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: operator generate_mac_units[88].mul0/multOp is absorbed into DSP generate_mac_units[88].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[89].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[89].mul0/BinR_reg is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: register generate_mac_units[89].mul0/AinR_reg is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: register generate_mac_units[89].mul0/ACC_reg is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: register generate_mac_units[89].mul0/MULTR_reg is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: operator generate_mac_units[89].mul0/plusOp is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: operator generate_mac_units[89].mul0/multOp is absorbed into DSP generate_mac_units[89].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[90].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[90].mul0/BinR_reg is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: register generate_mac_units[90].mul0/AinR_reg is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: register generate_mac_units[90].mul0/ACC_reg is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: register generate_mac_units[90].mul0/MULTR_reg is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: operator generate_mac_units[90].mul0/plusOp is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: operator generate_mac_units[90].mul0/multOp is absorbed into DSP generate_mac_units[90].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[91].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[91].mul0/BinR_reg is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: register generate_mac_units[91].mul0/AinR_reg is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: register generate_mac_units[91].mul0/ACC_reg is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: register generate_mac_units[91].mul0/MULTR_reg is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: operator generate_mac_units[91].mul0/plusOp is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: operator generate_mac_units[91].mul0/multOp is absorbed into DSP generate_mac_units[91].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[92].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[92].mul0/BinR_reg is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: register generate_mac_units[92].mul0/AinR_reg is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: register generate_mac_units[92].mul0/ACC_reg is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: register generate_mac_units[92].mul0/MULTR_reg is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: operator generate_mac_units[92].mul0/plusOp is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: operator generate_mac_units[92].mul0/multOp is absorbed into DSP generate_mac_units[92].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[93].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[93].mul0/BinR_reg is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: register generate_mac_units[93].mul0/AinR_reg is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: register generate_mac_units[93].mul0/ACC_reg is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: register generate_mac_units[93].mul0/MULTR_reg is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: operator generate_mac_units[93].mul0/plusOp is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: operator generate_mac_units[93].mul0/multOp is absorbed into DSP generate_mac_units[93].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[94].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[94].mul0/BinR_reg is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: register generate_mac_units[94].mul0/AinR_reg is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: register generate_mac_units[94].mul0/ACC_reg is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: register generate_mac_units[94].mul0/MULTR_reg is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: operator generate_mac_units[94].mul0/plusOp is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: operator generate_mac_units[94].mul0/multOp is absorbed into DSP generate_mac_units[94].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[95].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[95].mul0/BinR_reg is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: register generate_mac_units[95].mul0/AinR_reg is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: register generate_mac_units[95].mul0/ACC_reg is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: register generate_mac_units[95].mul0/MULTR_reg is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: operator generate_mac_units[95].mul0/plusOp is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: operator generate_mac_units[95].mul0/multOp is absorbed into DSP generate_mac_units[95].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[96].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[96].mul0/BinR_reg is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: register generate_mac_units[96].mul0/AinR_reg is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: register generate_mac_units[96].mul0/ACC_reg is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: register generate_mac_units[96].mul0/MULTR_reg is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: operator generate_mac_units[96].mul0/plusOp is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: operator generate_mac_units[96].mul0/multOp is absorbed into DSP generate_mac_units[96].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[97].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[97].mul0/BinR_reg is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: register generate_mac_units[97].mul0/AinR_reg is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: register generate_mac_units[97].mul0/ACC_reg is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: register generate_mac_units[97].mul0/MULTR_reg is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: operator generate_mac_units[97].mul0/plusOp is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: operator generate_mac_units[97].mul0/multOp is absorbed into DSP generate_mac_units[97].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[98].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[98].mul0/BinR_reg is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: register generate_mac_units[98].mul0/AinR_reg is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: register generate_mac_units[98].mul0/ACC_reg is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: register generate_mac_units[98].mul0/MULTR_reg is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: operator generate_mac_units[98].mul0/plusOp is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: operator generate_mac_units[98].mul0/multOp is absorbed into DSP generate_mac_units[98].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[99].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[99].mul0/BinR_reg is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: register generate_mac_units[99].mul0/AinR_reg is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: register generate_mac_units[99].mul0/ACC_reg is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: register generate_mac_units[99].mul0/MULTR_reg is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: operator generate_mac_units[99].mul0/plusOp is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: operator generate_mac_units[99].mul0/multOp is absorbed into DSP generate_mac_units[99].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[100].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[100].mul0/BinR_reg is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: register generate_mac_units[100].mul0/AinR_reg is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: register generate_mac_units[100].mul0/ACC_reg is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: register generate_mac_units[100].mul0/MULTR_reg is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: operator generate_mac_units[100].mul0/plusOp is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: operator generate_mac_units[100].mul0/multOp is absorbed into DSP generate_mac_units[100].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[101].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[101].mul0/BinR_reg is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: register generate_mac_units[101].mul0/AinR_reg is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: register generate_mac_units[101].mul0/ACC_reg is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: register generate_mac_units[101].mul0/MULTR_reg is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: operator generate_mac_units[101].mul0/plusOp is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: operator generate_mac_units[101].mul0/multOp is absorbed into DSP generate_mac_units[101].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[102].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[102].mul0/BinR_reg is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: register generate_mac_units[102].mul0/AinR_reg is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: register generate_mac_units[102].mul0/ACC_reg is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: register generate_mac_units[102].mul0/MULTR_reg is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: operator generate_mac_units[102].mul0/plusOp is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: operator generate_mac_units[102].mul0/multOp is absorbed into DSP generate_mac_units[102].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[103].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[103].mul0/BinR_reg is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: register generate_mac_units[103].mul0/AinR_reg is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: register generate_mac_units[103].mul0/ACC_reg is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: register generate_mac_units[103].mul0/MULTR_reg is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: operator generate_mac_units[103].mul0/plusOp is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: operator generate_mac_units[103].mul0/multOp is absorbed into DSP generate_mac_units[103].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[104].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[104].mul0/BinR_reg is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: register generate_mac_units[104].mul0/AinR_reg is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: register generate_mac_units[104].mul0/ACC_reg is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: register generate_mac_units[104].mul0/MULTR_reg is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: operator generate_mac_units[104].mul0/plusOp is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: operator generate_mac_units[104].mul0/multOp is absorbed into DSP generate_mac_units[104].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[105].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[105].mul0/BinR_reg is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: register generate_mac_units[105].mul0/AinR_reg is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: register generate_mac_units[105].mul0/ACC_reg is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: register generate_mac_units[105].mul0/MULTR_reg is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: operator generate_mac_units[105].mul0/plusOp is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: operator generate_mac_units[105].mul0/multOp is absorbed into DSP generate_mac_units[105].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[106].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[106].mul0/BinR_reg is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: register generate_mac_units[106].mul0/AinR_reg is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: register generate_mac_units[106].mul0/ACC_reg is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: register generate_mac_units[106].mul0/MULTR_reg is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: operator generate_mac_units[106].mul0/plusOp is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: operator generate_mac_units[106].mul0/multOp is absorbed into DSP generate_mac_units[106].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[107].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[107].mul0/BinR_reg is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: register generate_mac_units[107].mul0/AinR_reg is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: register generate_mac_units[107].mul0/ACC_reg is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: register generate_mac_units[107].mul0/MULTR_reg is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: operator generate_mac_units[107].mul0/plusOp is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: operator generate_mac_units[107].mul0/multOp is absorbed into DSP generate_mac_units[107].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[108].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[108].mul0/BinR_reg is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: register generate_mac_units[108].mul0/AinR_reg is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: register generate_mac_units[108].mul0/ACC_reg is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: register generate_mac_units[108].mul0/MULTR_reg is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: operator generate_mac_units[108].mul0/plusOp is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: operator generate_mac_units[108].mul0/multOp is absorbed into DSP generate_mac_units[108].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[109].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[109].mul0/BinR_reg is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: register generate_mac_units[109].mul0/AinR_reg is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: register generate_mac_units[109].mul0/ACC_reg is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: register generate_mac_units[109].mul0/MULTR_reg is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: operator generate_mac_units[109].mul0/plusOp is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: operator generate_mac_units[109].mul0/multOp is absorbed into DSP generate_mac_units[109].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[110].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[110].mul0/BinR_reg is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: register generate_mac_units[110].mul0/AinR_reg is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: register generate_mac_units[110].mul0/ACC_reg is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: register generate_mac_units[110].mul0/MULTR_reg is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: operator generate_mac_units[110].mul0/plusOp is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: operator generate_mac_units[110].mul0/multOp is absorbed into DSP generate_mac_units[110].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[111].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[111].mul0/BinR_reg is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: register generate_mac_units[111].mul0/AinR_reg is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: register generate_mac_units[111].mul0/ACC_reg is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: register generate_mac_units[111].mul0/MULTR_reg is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: operator generate_mac_units[111].mul0/plusOp is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: operator generate_mac_units[111].mul0/multOp is absorbed into DSP generate_mac_units[111].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[112].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[112].mul0/BinR_reg is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: register generate_mac_units[112].mul0/AinR_reg is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: register generate_mac_units[112].mul0/ACC_reg is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: register generate_mac_units[112].mul0/MULTR_reg is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: operator generate_mac_units[112].mul0/plusOp is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: operator generate_mac_units[112].mul0/multOp is absorbed into DSP generate_mac_units[112].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[113].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[113].mul0/BinR_reg is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: register generate_mac_units[113].mul0/AinR_reg is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: register generate_mac_units[113].mul0/ACC_reg is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: register generate_mac_units[113].mul0/MULTR_reg is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: operator generate_mac_units[113].mul0/plusOp is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: operator generate_mac_units[113].mul0/multOp is absorbed into DSP generate_mac_units[113].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[114].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[114].mul0/BinR_reg is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: register generate_mac_units[114].mul0/AinR_reg is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: register generate_mac_units[114].mul0/ACC_reg is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: register generate_mac_units[114].mul0/MULTR_reg is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: operator generate_mac_units[114].mul0/plusOp is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: operator generate_mac_units[114].mul0/multOp is absorbed into DSP generate_mac_units[114].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[115].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[115].mul0/BinR_reg is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: register generate_mac_units[115].mul0/AinR_reg is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: register generate_mac_units[115].mul0/ACC_reg is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: register generate_mac_units[115].mul0/MULTR_reg is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: operator generate_mac_units[115].mul0/plusOp is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: operator generate_mac_units[115].mul0/multOp is absorbed into DSP generate_mac_units[115].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[116].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[116].mul0/BinR_reg is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: register generate_mac_units[116].mul0/AinR_reg is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: register generate_mac_units[116].mul0/ACC_reg is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: register generate_mac_units[116].mul0/MULTR_reg is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: operator generate_mac_units[116].mul0/plusOp is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: operator generate_mac_units[116].mul0/multOp is absorbed into DSP generate_mac_units[116].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[117].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[117].mul0/BinR_reg is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: register generate_mac_units[117].mul0/AinR_reg is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: register generate_mac_units[117].mul0/ACC_reg is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: register generate_mac_units[117].mul0/MULTR_reg is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: operator generate_mac_units[117].mul0/plusOp is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: operator generate_mac_units[117].mul0/multOp is absorbed into DSP generate_mac_units[117].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[118].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[118].mul0/BinR_reg is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: register generate_mac_units[118].mul0/AinR_reg is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: register generate_mac_units[118].mul0/ACC_reg is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: register generate_mac_units[118].mul0/MULTR_reg is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: operator generate_mac_units[118].mul0/plusOp is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: operator generate_mac_units[118].mul0/multOp is absorbed into DSP generate_mac_units[118].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[119].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[119].mul0/BinR_reg is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: register generate_mac_units[119].mul0/AinR_reg is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: register generate_mac_units[119].mul0/ACC_reg is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: register generate_mac_units[119].mul0/MULTR_reg is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: operator generate_mac_units[119].mul0/plusOp is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: operator generate_mac_units[119].mul0/multOp is absorbed into DSP generate_mac_units[119].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[120].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[120].mul0/BinR_reg is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: register generate_mac_units[120].mul0/AinR_reg is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: register generate_mac_units[120].mul0/ACC_reg is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: register generate_mac_units[120].mul0/MULTR_reg is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: operator generate_mac_units[120].mul0/plusOp is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: operator generate_mac_units[120].mul0/multOp is absorbed into DSP generate_mac_units[120].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[121].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[121].mul0/BinR_reg is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: register generate_mac_units[121].mul0/AinR_reg is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: register generate_mac_units[121].mul0/ACC_reg is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: register generate_mac_units[121].mul0/MULTR_reg is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: operator generate_mac_units[121].mul0/plusOp is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: operator generate_mac_units[121].mul0/multOp is absorbed into DSP generate_mac_units[121].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[122].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[122].mul0/BinR_reg is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: register generate_mac_units[122].mul0/AinR_reg is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: register generate_mac_units[122].mul0/ACC_reg is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: register generate_mac_units[122].mul0/MULTR_reg is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: operator generate_mac_units[122].mul0/plusOp is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: operator generate_mac_units[122].mul0/multOp is absorbed into DSP generate_mac_units[122].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[123].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[123].mul0/BinR_reg is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: register generate_mac_units[123].mul0/AinR_reg is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: register generate_mac_units[123].mul0/ACC_reg is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: register generate_mac_units[123].mul0/MULTR_reg is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: operator generate_mac_units[123].mul0/plusOp is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: operator generate_mac_units[123].mul0/multOp is absorbed into DSP generate_mac_units[123].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[124].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[124].mul0/BinR_reg is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: register generate_mac_units[124].mul0/AinR_reg is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: register generate_mac_units[124].mul0/ACC_reg is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: register generate_mac_units[124].mul0/MULTR_reg is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: operator generate_mac_units[124].mul0/plusOp is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: operator generate_mac_units[124].mul0/multOp is absorbed into DSP generate_mac_units[124].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[125].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[125].mul0/BinR_reg is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: register generate_mac_units[125].mul0/AinR_reg is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: register generate_mac_units[125].mul0/ACC_reg is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: register generate_mac_units[125].mul0/MULTR_reg is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: operator generate_mac_units[125].mul0/plusOp is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: operator generate_mac_units[125].mul0/multOp is absorbed into DSP generate_mac_units[125].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[126].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[126].mul0/BinR_reg is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: register generate_mac_units[126].mul0/AinR_reg is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: register generate_mac_units[126].mul0/ACC_reg is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: register generate_mac_units[126].mul0/MULTR_reg is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: operator generate_mac_units[126].mul0/plusOp is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: operator generate_mac_units[126].mul0/multOp is absorbed into DSP generate_mac_units[126].mul0/ACC_reg.
DSP Report: Generating DSP generate_mac_units[127].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register generate_mac_units[127].mul0/BinR_reg is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: register generate_mac_units[127].mul0/AinR_reg is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: register generate_mac_units[127].mul0/ACC_reg is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: register generate_mac_units[127].mul0/MULTR_reg is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: operator generate_mac_units[127].mul0/plusOp is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
DSP Report: operator generate_mac_units[127].mul0/multOp is absorbed into DSP generate_mac_units[127].mul0/ACC_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "mm_unit_instance/done_signal" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[0].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[0].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[0].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[0].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[0].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[0].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[0].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[0].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[0].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[1].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[1].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[1].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[1].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[1].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[1].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[1].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[1].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[1].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[1].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[1].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[1].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[2].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[2].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[2].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[2].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[2].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[2].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[2].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[2].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[2].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[2].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[2].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[2].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[3].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[3].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[3].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[3].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[3].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[3].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[3].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[3].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[3].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[3].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[3].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[3].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[4].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[4].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[4].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[4].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[4].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[4].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[4].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[4].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[4].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[4].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[4].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[4].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[5].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[5].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[5].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[5].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[5].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[5].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[5].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[5].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[5].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[5].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[5].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[5].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[6].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[6].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[6].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[6].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[6].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[6].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[6].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[6].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[6].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[6].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[6].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[6].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[7].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[7].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[7].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[7].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[7].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[7].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[7].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[7].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[7].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[7].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[7].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[7].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[8].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[8].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[8].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[8].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[8].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[8].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[8].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[8].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[8].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[8].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[8].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[8].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[9].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[9].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[9].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[9].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[9].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[9].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[9].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[9].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[9].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[9].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[9].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[9].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[10].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[10].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[10].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[10].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[10].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[10].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[10].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[10].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[10].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[10].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[10].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[10].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[11].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[11].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[11].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[11].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[11].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[11].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[11].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[11].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[11].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[11].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[11].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[11].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[12].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[12].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[12].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[12].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[12].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[12].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[12].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[12].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[12].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[12].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[12].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[12].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[13].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[13].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[13].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[13].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[13].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[13].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[13].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[13].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[13].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[13].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[13].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[13].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[14].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[14].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[14].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[14].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[14].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[14].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[14].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[14].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[14].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[14].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[14].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[14].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[15].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[15].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[15].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[15].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[15].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[15].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[15].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[15].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[15].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[15].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[15].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[15].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[16].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[16].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[16].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[16].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[16].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[16].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[16].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[16].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[16].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[16].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[16].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[16].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[17].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[17].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[17].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[17].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[17].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[17].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[17].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[17].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[17].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[17].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[17].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[17].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[18].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[18].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[18].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[18].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[18].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[18].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[18].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[18].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[18].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[18].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[18].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[18].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[19].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[19].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[19].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[19].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[19].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[19].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[19].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[19].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[19].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[19].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[19].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[19].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[20].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[20].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[20].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[20].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[20].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[20].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[20].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[20].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[20].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[20].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[20].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[20].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[21].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[21].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[21].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[21].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[21].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[21].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[21].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[21].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[21].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[21].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[21].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[21].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[22].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[22].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[22].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[22].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[22].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[22].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[22].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[22].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[22].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[22].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[22].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[22].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[23].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[23].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[23].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[23].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[23].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[23].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[23].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[23].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[23].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[23].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[23].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[23].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[24].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[24].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[24].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[24].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[24].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[24].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[24].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[24].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[24].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[24].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[24].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[24].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[25].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[25].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[25].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[25].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[25].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[25].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[25].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[25].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[25].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[25].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[25].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[25].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[26].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[26].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[26].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[26].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[26].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[26].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[26].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[26].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[26].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[26].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[26].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[26].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[27].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[27].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[27].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[27].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[27].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[27].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[27].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[27].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[27].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[27].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[27].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[27].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[28].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[28].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[28].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[28].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[28].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[28].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[28].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[28].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[28].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[28].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[28].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[28].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[29].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[29].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[29].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[29].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[29].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[29].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[29].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[29].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[29].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[29].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[29].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[29].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[30].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[30].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[30].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[30].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[30].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[30].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[30].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[30].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[30].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[30].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[30].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[30].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[31].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[31].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[31].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[31].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[31].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[31].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[31].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[31].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[31].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[31].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[31].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[31].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[32].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[32].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[32].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[32].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[32].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[32].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[32].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[32].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[32].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[32].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[32].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[32].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[33].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[33].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[33].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[33].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[33].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[33].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[33].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[33].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[33].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[33].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[33].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[33].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[34].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[34].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[34].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[34].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[34].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[34].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[34].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[34].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[34].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[34].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[34].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[34].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[35].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[35].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[35].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[35].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[35].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[35].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[35].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[35].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[35].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[35].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[35].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[35].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[36].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[36].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[36].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[36].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[36].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[36].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[36].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[36].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[36].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[36].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[36].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[36].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[37].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[37].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[37].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[37].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[37].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[37].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[37].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[37].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[37].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[37].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[37].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[37].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[38].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[38].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[38].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[38].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[38].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[38].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[38].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[38].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[38].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[38].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[38].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[38].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[39].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[39].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[39].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[39].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[39].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[39].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[39].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[39].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[39].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[39].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[39].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[39].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[40].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[40].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[40].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[40].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[40].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[40].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[40].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[40].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[40].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[40].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[40].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[40].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[41].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[41].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[41].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[41].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[41].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[41].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[41].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[41].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[41].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[41].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[41].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[41].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[42].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[42].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[42].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[42].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[42].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[42].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[42].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[42].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[42].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[42].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[42].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[42].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[43].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[43].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[43].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[43].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[43].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[43].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[43].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[43].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[43].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[43].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[43].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[43].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[44].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[44].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[44].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[44].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[44].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[44].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[44].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[44].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[44].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[44].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[44].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[44].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[45].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[45].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[45].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[45].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[45].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[45].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[45].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[45].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[45].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[45].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[45].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[45].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[46].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[46].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[46].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[46].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[46].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[46].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[46].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[46].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[46].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[46].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[46].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[46].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[47].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[47].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[47].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[47].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[47].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[47].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[47].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[47].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[47].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[47].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[47].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[47].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[48].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[48].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[48].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[48].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[48].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[48].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[48].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[48].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[48].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[48].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[48].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[48].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[49].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[49].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[49].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[49].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[49].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[49].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[49].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[49].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[49].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[49].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[49].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[49].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[50].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[50].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[50].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[50].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[50].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[50].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[50].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[50].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[50].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[50].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[50].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[50].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[51].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[51].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[51].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[51].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[51].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[51].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[51].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[51].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[51].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[51].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[51].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[51].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[52].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[52].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[52].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[52].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[52].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[52].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[52].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[52].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[52].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[52].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[52].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[52].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[53].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[53].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[53].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[53].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[53].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[53].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[53].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[53].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[53].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[53].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[53].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[53].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[54].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[54].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[54].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[54].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[54].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[54].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[54].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[54].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[54].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[54].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[54].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[54].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[55].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[55].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[55].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[55].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[55].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[55].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[55].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[55].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[55].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[55].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[55].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[55].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[56].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[56].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[56].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[56].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[56].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[56].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[56].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[56].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[56].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[56].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[56].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[56].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[57].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[57].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[57].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[57].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[57].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[57].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[57].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[57].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[57].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[57].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[57].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[57].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[58].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[58].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[58].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[58].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[58].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[58].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[58].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[58].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[58].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[58].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[58].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[58].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[59].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[59].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[59].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[59].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[59].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[59].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[59].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[59].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[59].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[59].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[59].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[59].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[60].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[60].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[60].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[60].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[60].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[60].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[60].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[60].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[60].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[60].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[60].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[60].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[61].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[61].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[61].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[61].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[61].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[61].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[61].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[61].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[61].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[61].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[61].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[61].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[62].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[62].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[62].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[62].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[62].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[62].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[62].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[62].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[62].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[62].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[62].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[62].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[63].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[63].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[63].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[63].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[63].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[63].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[63].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[63].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[63].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[63].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[63].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[63].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[64].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[64].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[64].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[64].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[64].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[64].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[64].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[64].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[64].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[64].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[64].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[64].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[65].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[65].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[65].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[65].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[65].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[65].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[65].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[65].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[65].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[65].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[65].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[65].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[66].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[66].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[66].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[66].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[66].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[66].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[66].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[66].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[66].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[66].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[66].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[66].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[67].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[67].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[67].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[67].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[67].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[67].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[67].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[67].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[67].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[67].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[67].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[67].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[68].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[68].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[68].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[68].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[68].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[68].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[68].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[68].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[68].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[68].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[68].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[68].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[69].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[69].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[69].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[69].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[69].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[69].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[69].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[69].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[69].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[69].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[69].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[69].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[70].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[70].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[70].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[70].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[70].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[70].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[70].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[70].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[70].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[70].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[70].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[70].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[71].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[71].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[71].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[71].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[71].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[71].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[71].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[71].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[71].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[71].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[71].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[71].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[72].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[72].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[72].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[72].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[72].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[72].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[72].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[72].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[72].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[72].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[72].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[72].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[73].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[73].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[73].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[73].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[73].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[73].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[73].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[73].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[73].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[73].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[73].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[73].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[74].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[74].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[74].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[74].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[74].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[74].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[74].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[74].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[74].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[74].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[74].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[74].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[75].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[75].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[75].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[75].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[75].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[75].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[75].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[75].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[75].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[75].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[75].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[75].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[76].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[76].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[76].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[76].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[76].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[76].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[76].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[76].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[76].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[76].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[76].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[76].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[77].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[77].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[77].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[77].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[77].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[77].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[77].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[77].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[77].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[77].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[77].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[77].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[78].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[78].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[78].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[78].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[78].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[78].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[78].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[78].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[78].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[78].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[78].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[78].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[79].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[79].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[79].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[79].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[79].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[79].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[79].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[79].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[79].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[79].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[79].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[79].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[80].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[80].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[80].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[80].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[80].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[80].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[80].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[80].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[80].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[80].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[80].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[80].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[81].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[81].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[81].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[81].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[81].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[81].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[81].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[81].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[81].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[81].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[81].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[81].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[82].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[82].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[82].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[82].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[82].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[82].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[82].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[82].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[82].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[82].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[82].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[82].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[83].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[83].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[83].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[83].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[83].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[83].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[83].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[83].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[83].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[83].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[83].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[83].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[84].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[84].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[84].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[84].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[84].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[84].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[84].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[84].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[84].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[84].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[84].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[84].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[85].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[85].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[85].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[85].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[85].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[85].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[85].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[85].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[85].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[85].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[85].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[85].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[86].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[86].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[86].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[86].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[86].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[86].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[86].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[86].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[86].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[86].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[86].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[86].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[87].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[87].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[87].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[87].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[87].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[87].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[87].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[87].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[87].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[87].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[87].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[87].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[88].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[88].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[88].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[88].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[88].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[88].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[88].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[88].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[88].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[88].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[88].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[88].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[89].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[89].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[89].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[89].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[89].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[89].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[89].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[89].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[89].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[89].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[89].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[89].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[90].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[90].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[90].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[90].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[90].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[90].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[90].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[90].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[90].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[90].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[90].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[90].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[91].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[91].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[91].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[91].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[91].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[91].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[91].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[91].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[91].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[91].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[91].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[91].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[92].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[92].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[92].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[92].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[92].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[92].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[92].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[92].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[92].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[92].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[92].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[92].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[93].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[93].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[93].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[93].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[93].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[93].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[93].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[93].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[93].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[93].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[93].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[93].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[94].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[94].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[94].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[94].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[94].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[94].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[94].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[94].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[94].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[94].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[94].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[94].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[95].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[95].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[95].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[95].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[95].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[95].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[95].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[95].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[95].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[95].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[95].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[95].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[96].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[96].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[96].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[96].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[96].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[96].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[96].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[96].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[96].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[96].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[96].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[96].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[97].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[97].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[97].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[97].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[97].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[97].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[97].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[97].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[97].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[97].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[97].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[97].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[98].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[98].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[98].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[98].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[98].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[98].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[98].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[98].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[98].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[98].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[98].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[98].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[99].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[99].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[99].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[99].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[99].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[99].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[99].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[99].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[99].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[99].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[99].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[99].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[100].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[100].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[100].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[100].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[100].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[100].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[100].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[100].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[100].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[100].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[100].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[100].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[101].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[101].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[101].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[101].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[101].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[101].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[101].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[101].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[101].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[101].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[101].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[101].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[102].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[102].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[102].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[102].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[102].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[102].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[102].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[102].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[102].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[102].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[102].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[102].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[103].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[103].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[103].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[103].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[103].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[103].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[103].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[103].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[103].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[103].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[103].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[103].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[104].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[104].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[104].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[104].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[104].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[104].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[104].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[104].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[104].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[104].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[104].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[104].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[105].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[105].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[105].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[105].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[105].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[105].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[105].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[105].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[105].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[105].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[105].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[105].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[106].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[106].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[106].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[106].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[106].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[106].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[106].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[106].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[106].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[106].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[106].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[106].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[107].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[107].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[107].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[107].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[107].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[107].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[107].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[107].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[107].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[107].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[107].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[107].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[108].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[108].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[108].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[108].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[108].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[108].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[108].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[108].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[108].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[108].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[108].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[108].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[109].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[109].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[109].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[109].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[109].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[109].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[109].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[109].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[109].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[109].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[109].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[109].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[110].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[110].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[110].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[110].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[110].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[110].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[110].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[110].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[110].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[110].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[110].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[110].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[111].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[111].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[111].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[111].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[111].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[111].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[111].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[111].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[111].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[111].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[111].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[111].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[112].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[112].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[112].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[112].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[112].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[112].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[112].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[112].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[112].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[112].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[112].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[112].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[113].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[113].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[113].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[113].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[113].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[113].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[113].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[113].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[113].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[113].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[113].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[113].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[114].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[114].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[114].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[114].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[114].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[114].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[114].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[114].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[114].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[114].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[114].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[114].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[115].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[115].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[115].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[115].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[115].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[115].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[115].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[115].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[115].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[115].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[115].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[115].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[116].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[116].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[116].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[116].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[116].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[116].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[116].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[116].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[116].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[116].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[116].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[116].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[117].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[117].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[117].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[117].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[117].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[117].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[117].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[117].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[117].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[117].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[117].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[117].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[118].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[118].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[118].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[118].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[118].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[118].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[118].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[118].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[118].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[118].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[118].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[118].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[119].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[119].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[119].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[119].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[119].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[119].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[119].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[119].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[119].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[119].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[119].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[119].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[120].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[120].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[120].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[120].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[120].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[120].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[120].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[120].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[120].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[120].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[120].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[120].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[121].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[121].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[121].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[121].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[121].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[121].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[121].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[121].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[121].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[121].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[121].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[121].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[122].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[122].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[122].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[122].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[122].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[122].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[122].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[122].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[122].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[122].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[122].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[122].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[123].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[123].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[123].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[123].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[123].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[123].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[123].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[123].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[123].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[123].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[123].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[123].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[124].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[124].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[124].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[124].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[124].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[124].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[124].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[124].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[124].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[124].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[124].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[124].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[125].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[125].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[125].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[125].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[125].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[125].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[125].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[125].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[125].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[125].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[125].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[125].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[126].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[126].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[126].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[126].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[126].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[126].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[126].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[126].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[126].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[126].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[126].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[126].mul0/ACC_reg.
DSP Report: Generating DSP mm_unit_instance/generate_mac_units[127].mul0/ACC_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register mm_unit_instance/generate_mac_units[127].mul0/BinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[127].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[0].mul0/AinR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[127].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[127].mul0/ACC_reg is absorbed into DSP mm_unit_instance/generate_mac_units[127].mul0/ACC_reg.
DSP Report: register mm_unit_instance/generate_mac_units[127].mul0/MULTR_reg is absorbed into DSP mm_unit_instance/generate_mac_units[127].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[127].mul0/plusOp is absorbed into DSP mm_unit_instance/generate_mac_units[127].mul0/ACC_reg.
DSP Report: operator mm_unit_instance/generate_mac_units[127].mul0/multOp is absorbed into DSP mm_unit_instance/generate_mac_units[127].mul0/ACC_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:34 . Memory (MB): peak = 1944.945 ; gain = 761.070 ; free physical = 4673 ; free virtual = 23826
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 2048, Available = 740. Use report_utilization command for details.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[110].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[110].mul0/A is absorbed into DSP generate_sigmoid_units[110].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[110].mul0/A is absorbed into DSP generate_sigmoid_units[110].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[110].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[110].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[110].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[110].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[110].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[110].mul0/A is absorbed into DSP generate_sigmoid_units[110].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[110].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[110].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[110].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[110].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[110].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[110].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[109].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[109].mul0/A is absorbed into DSP generate_sigmoid_units[109].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[109].mul0/A is absorbed into DSP generate_sigmoid_units[109].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[109].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[109].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[109].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[109].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[109].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[109].mul0/A is absorbed into DSP generate_sigmoid_units[109].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[109].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[109].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[109].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[109].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[109].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[109].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[108].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[108].mul0/A is absorbed into DSP generate_sigmoid_units[108].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[108].mul0/A is absorbed into DSP generate_sigmoid_units[108].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[108].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[108].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[108].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[108].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[108].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[108].mul0/A is absorbed into DSP generate_sigmoid_units[108].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[108].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[108].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[108].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[108].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[108].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[108].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[107].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[107].mul0/A is absorbed into DSP generate_sigmoid_units[107].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[107].mul0/A is absorbed into DSP generate_sigmoid_units[107].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[107].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[107].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[107].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[107].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[107].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[107].mul0/A is absorbed into DSP generate_sigmoid_units[107].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[107].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[107].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[107].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[107].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[107].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[107].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[105].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[105].mul0/A is absorbed into DSP generate_sigmoid_units[105].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[105].mul0/A is absorbed into DSP generate_sigmoid_units[105].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[105].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[105].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[105].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[105].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[105].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[105].mul0/A is absorbed into DSP generate_sigmoid_units[105].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[105].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[105].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[105].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[105].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[105].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[105].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[104].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[104].mul0/A is absorbed into DSP generate_sigmoid_units[104].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[104].mul0/A is absorbed into DSP generate_sigmoid_units[104].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[104].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[104].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[104].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[104].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[103].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[103].mul0/A is absorbed into DSP generate_sigmoid_units[103].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[103].mul0/A is absorbed into DSP generate_sigmoid_units[103].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[103].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[103].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[103].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[103].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[103].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[103].mul0/A is absorbed into DSP generate_sigmoid_units[103].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[103].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[103].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[103].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[103].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[103].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[103].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[71].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[71].mul0/A is absorbed into DSP generate_sigmoid_units[71].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[71].mul0/A is absorbed into DSP generate_sigmoid_units[71].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[71].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[71].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[71].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[71].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[71].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[71].mul0/A is absorbed into DSP generate_sigmoid_units[71].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[71].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[71].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[71].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[71].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[71].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[71].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[5].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[5].mul0/A is absorbed into DSP generate_sigmoid_units[5].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[5].mul0/A is absorbed into DSP generate_sigmoid_units[5].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[5].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[5].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[5].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[5].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[5].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[5].mul0/A is absorbed into DSP generate_sigmoid_units[5].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[5].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[5].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[5].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[5].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[5].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[5].mul0/MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[77].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[77].mul0/B is absorbed into DSP generate_sigmoid_units[77].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[77].mul0/A is absorbed into DSP generate_sigmoid_units[77].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[77].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[77].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[77].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[77].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[94].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[94].mul0/B is absorbed into DSP generate_sigmoid_units[94].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[94].mul0/A is absorbed into DSP generate_sigmoid_units[94].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[94].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[94].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[94].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[94].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[101].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[101].mul0/B is absorbed into DSP generate_sigmoid_units[101].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[101].mul0/A is absorbed into DSP generate_sigmoid_units[101].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[101].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[101].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[101].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[101].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[111].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[111].mul0/B is absorbed into DSP generate_sigmoid_units[111].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[111].mul0/A is absorbed into DSP generate_sigmoid_units[111].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[111].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[111].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[111].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[111].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[117].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[117].mul0/B is absorbed into DSP generate_sigmoid_units[117].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[117].mul0/A is absorbed into DSP generate_sigmoid_units[117].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[117].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[117].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[117].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[117].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[13].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[13].mul0/B is absorbed into DSP generate_sigmoid_units[13].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[13].mul0/A is absorbed into DSP generate_sigmoid_units[13].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[13].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[13].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[13].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[13].mul0/MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[106].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[106].mul0/A is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[106].mul0/A is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[106].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[106].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[106].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[106].mul0/A is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[106].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[106].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[106].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[102].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[102].mul0/A is absorbed into DSP generate_sigmoid_units[102].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[102].mul0/A is absorbed into DSP generate_sigmoid_units[102].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[102].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[102].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[102].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[102].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[102].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[102].mul0/A is absorbed into DSP generate_sigmoid_units[102].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[102].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[102].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[102].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[102].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[102].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[102].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[100].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[100].mul0/A is absorbed into DSP generate_sigmoid_units[100].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[100].mul0/A is absorbed into DSP generate_sigmoid_units[100].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[100].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[100].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[100].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[100].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[100].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[100].mul0/A is absorbed into DSP generate_sigmoid_units[100].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[100].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[100].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[100].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[100].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[100].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[100].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[97].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[97].mul0/A is absorbed into DSP generate_sigmoid_units[97].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[97].mul0/A is absorbed into DSP generate_sigmoid_units[97].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[97].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[97].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[97].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[97].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[97].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[97].mul0/A is absorbed into DSP generate_sigmoid_units[97].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[97].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[97].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[97].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[97].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[97].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[97].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[96].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[96].mul0/A is absorbed into DSP generate_sigmoid_units[96].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[96].mul0/A is absorbed into DSP generate_sigmoid_units[96].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[96].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[96].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[96].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[96].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[96].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[96].mul0/A is absorbed into DSP generate_sigmoid_units[96].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[96].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[96].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[96].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[96].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[96].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[96].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[91].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[91].mul0/A is absorbed into DSP generate_sigmoid_units[91].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[91].mul0/A is absorbed into DSP generate_sigmoid_units[91].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[91].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[91].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[91].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[91].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[91].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[91].mul0/A is absorbed into DSP generate_sigmoid_units[91].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[91].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[91].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[91].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[91].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[91].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[91].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[87].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[87].mul0/A is absorbed into DSP generate_sigmoid_units[87].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[87].mul0/A is absorbed into DSP generate_sigmoid_units[87].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[87].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[87].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[87].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[87].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[87].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[87].mul0/A is absorbed into DSP generate_sigmoid_units[87].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[87].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[87].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[87].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[87].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[87].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[87].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[77].mul0/MULTR0, operation Mode is (post resource management): (A:0x0)'*B2.
DSP Report: register generate_sigmoid_units[77].mul0/B is absorbed into DSP generate_sigmoid_units[77].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[77].mul0/A is absorbed into DSP generate_sigmoid_units[77].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[77].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[77].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[77].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[77].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[94].mul0/MULTR0, operation Mode is (post resource management): (A:0x0)'*B2.
DSP Report: register generate_sigmoid_units[94].mul0/B is absorbed into DSP generate_sigmoid_units[94].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[77].mul0/A is absorbed into DSP generate_sigmoid_units[94].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[94].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[94].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[94].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[94].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[101].mul0/MULTR0, operation Mode is (post resource management): (A:0x0)'*B2.
DSP Report: register generate_sigmoid_units[101].mul0/B is absorbed into DSP generate_sigmoid_units[101].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[77].mul0/A is absorbed into DSP generate_sigmoid_units[101].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[101].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[101].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[101].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[101].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[111].mul0/MULTR0, operation Mode is (post resource management): (A:0x0)'*B2.
DSP Report: register generate_sigmoid_units[111].mul0/B is absorbed into DSP generate_sigmoid_units[111].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[77].mul0/A is absorbed into DSP generate_sigmoid_units[111].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[111].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[111].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[111].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[111].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[117].mul0/MULTR0, operation Mode is (post resource management): (A:0x0)'*B2.
DSP Report: register generate_sigmoid_units[117].mul0/B is absorbed into DSP generate_sigmoid_units[117].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[77].mul0/A is absorbed into DSP generate_sigmoid_units[117].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[117].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[117].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[117].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[117].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[13].mul0/MULTR0, operation Mode is (post resource management): (A:0x0)'*B2.
DSP Report: register generate_sigmoid_units[13].mul0/B is absorbed into DSP generate_sigmoid_units[13].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[77].mul0/A is absorbed into DSP generate_sigmoid_units[13].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[13].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[13].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[13].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[13].mul0/MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[116].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[116].mul0/B is absorbed into DSP generate_sigmoid_units[116].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[116].mul0/A is absorbed into DSP generate_sigmoid_units[116].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[116].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[116].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[116].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[116].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[115].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[115].mul0/B is absorbed into DSP generate_sigmoid_units[115].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[115].mul0/A is absorbed into DSP generate_sigmoid_units[115].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[115].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[115].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[115].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[115].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[114].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[114].mul0/B is absorbed into DSP generate_sigmoid_units[114].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[114].mul0/A is absorbed into DSP generate_sigmoid_units[114].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[114].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[114].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[114].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[114].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[113].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[113].mul0/B is absorbed into DSP generate_sigmoid_units[113].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[113].mul0/A is absorbed into DSP generate_sigmoid_units[113].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[113].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[113].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[113].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[113].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[106].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[106].mul0/B is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[106].mul0/A is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[106].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[106].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[106].mul0/MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: register A is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: operator MULTR0 is absorbed into DSP MULTR0.
DSP Report: Generating DSP MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MULTR_reg.
DSP Report: register MULTR_reg is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: operator MULTR0 is absorbed into DSP MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[127].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[127].mul0/A is absorbed into DSP generate_sigmoid_units[127].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[127].mul0/A is absorbed into DSP generate_sigmoid_units[127].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[127].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[127].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[127].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[127].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[127].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[127].mul0/A is absorbed into DSP generate_sigmoid_units[127].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[127].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[127].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[127].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[127].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[127].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[127].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[81].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[81].mul0/A is absorbed into DSP generate_sigmoid_units[81].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[81].mul0/A is absorbed into DSP generate_sigmoid_units[81].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[81].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[81].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[81].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[81].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[81].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[81].mul0/A is absorbed into DSP generate_sigmoid_units[81].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[81].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[81].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[81].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[81].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[81].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[81].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[79].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[79].mul0/A is absorbed into DSP generate_sigmoid_units[79].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[79].mul0/A is absorbed into DSP generate_sigmoid_units[79].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[79].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[79].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[79].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[79].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[79].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[79].mul0/A is absorbed into DSP generate_sigmoid_units[79].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[79].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[79].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[79].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[79].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[79].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[79].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[76].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[76].mul0/A is absorbed into DSP generate_sigmoid_units[76].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[76].mul0/A is absorbed into DSP generate_sigmoid_units[76].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[76].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[76].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[76].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[76].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[76].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[76].mul0/A is absorbed into DSP generate_sigmoid_units[76].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[76].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[76].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[76].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[76].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[76].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[76].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[74].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[74].mul0/A is absorbed into DSP generate_sigmoid_units[74].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[74].mul0/A is absorbed into DSP generate_sigmoid_units[74].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[74].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[74].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[74].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[74].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[74].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[74].mul0/A is absorbed into DSP generate_sigmoid_units[74].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[74].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[74].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[74].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[74].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[74].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[74].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[8].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[8].mul0/A is absorbed into DSP generate_sigmoid_units[8].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[8].mul0/A is absorbed into DSP generate_sigmoid_units[8].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[8].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[8].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[8].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[8].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[8].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[8].mul0/A is absorbed into DSP generate_sigmoid_units[8].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[8].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[8].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[8].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[8].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[8].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[8].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[7].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[7].mul0/A is absorbed into DSP generate_sigmoid_units[7].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[7].mul0/A is absorbed into DSP generate_sigmoid_units[7].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[7].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[7].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[7].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[7].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[7].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[7].mul0/A is absorbed into DSP generate_sigmoid_units[7].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[7].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[7].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[7].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[7].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[7].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[7].mul0/MULTR_reg.
DSP Report: Generating DSP generate_sigmoid_units[0].mul0/MULTR0, operation Mode is (post resource management): A2*B2.
DSP Report: register generate_sigmoid_units[0].mul0/A is absorbed into DSP generate_sigmoid_units[0].mul0/MULTR0.
DSP Report: register generate_sigmoid_units[0].mul0/A is absorbed into DSP generate_sigmoid_units[0].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[0].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[0].mul0/MULTR0.
DSP Report: operator generate_sigmoid_units[0].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[0].mul0/MULTR0.
DSP Report: Generating DSP generate_sigmoid_units[0].mul0/MULTR_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register generate_sigmoid_units[0].mul0/A is absorbed into DSP generate_sigmoid_units[0].mul0/MULTR_reg.
DSP Report: register generate_sigmoid_units[0].mul0/MULTR_reg is absorbed into DSP generate_sigmoid_units[0].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[0].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[0].mul0/MULTR_reg.
DSP Report: operator generate_sigmoid_units[0].mul0/MULTR0 is absorbed into DSP generate_sigmoid_units[0].mul0/MULTR_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+--------------------------------------------------+-----------+----------------------+------------------------------------------------+
|Module Name    | RTL Object                                       | Inference | Size (Depth x Width) | Primitives                                     | 
+---------------+--------------------------------------------------+-----------+----------------------+------------------------------------------------+
|ram_cell__GCB0 | generate_BRAM_module1[0].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[1].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[2].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[3].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[4].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[5].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[6].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[7].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[8].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[9].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[10].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[11].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[12].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[13].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[14].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[15].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[16].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[17].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[18].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[19].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[20].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[21].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[22].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[23].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[24].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[25].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[26].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[27].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[28].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[29].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[30].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[31].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[30].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[29].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[28].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[27].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[26].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[25].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[24].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[23].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[22].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[21].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[20].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[19].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[18].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[17].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[16].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[15].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[14].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[13].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[12].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[11].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[52].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[53].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[54].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[55].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[56].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[74].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[75].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[76].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[56].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[76].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[75].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[74].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[73].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[56].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[55].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[54].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[53].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[52].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[55].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[54].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[53].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[73].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[74].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[75].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[76].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[25].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[24].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[23].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[22].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[21].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[20].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[19].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[18].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[17].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[16].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[15].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[14].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[13].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[12].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[11].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[10].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[9].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[8].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[7].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[6].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[5].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[4].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[3].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[2].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[1].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[0].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[26].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[27].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[28].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[29].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[30].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[31].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[10].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[9].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[8].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[7].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[6].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[5].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[4].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[3].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[2].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[1].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[0].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[52].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[53].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[54].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[55].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[56].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[52].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[76].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[75].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[0].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[1].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[2].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[3].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[4].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[5].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[6].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[7].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[8].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[9].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[10].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[11].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[12].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[13].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[14].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[15].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[16].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[17].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[18].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[19].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[20].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[21].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[22].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[23].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[24].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[25].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[26].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[27].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[28].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[29].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[30].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[74].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[73].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[62].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[63].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[64].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[65].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[66].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[67].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[68].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[69].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[70].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[71].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[72].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[61].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[60].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[59].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[58].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[57].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[72].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[71].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[70].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[69].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[68].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[67].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[66].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[65].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[57].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[58].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[59].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[60].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[61].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[62].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[63].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[64].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[65].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[66].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[67].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[68].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[69].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[70].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[71].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[72].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[64].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[63].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[62].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[61].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[60].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[59].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[58].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[57].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[73].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[72].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[71].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[70].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[69].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[68].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[67].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[66].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[65].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[64].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[63].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[62].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[61].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[60].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[59].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[58].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[57].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[51].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[51].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[50].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[49].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[48].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[47].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[46].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[45].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[44].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[43].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[42].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[41].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[40].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[39].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[38].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[37].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[36].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[35].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[34].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[33].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[32].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[31].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[50].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[49].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[48].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[47].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[46].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[45].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[44].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[43].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[42].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[41].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[40].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[39].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[38].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[37].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[36].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[35].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[34].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[33].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[32].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[51].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[50].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[49].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[48].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[47].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[46].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[45].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[44].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[43].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[42].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[41].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[40].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[39].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[38].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[37].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[36].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[35].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[34].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[33].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[32].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[31].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[32].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[33].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[34].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[35].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[36].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[37].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[38].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[39].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[40].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[41].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[42].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[43].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[44].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[45].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[46].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[47].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[48].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[49].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[50].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[51].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[77].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[101].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[100].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[99].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[98].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[97].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[96].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[95].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[94].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[93].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[92].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[91].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[90].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[89].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[88].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[87].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[86].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[85].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[84].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[83].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[82].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[81].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[80].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[79].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[78].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[77].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[78].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[79].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[80].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[81].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[82].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[83].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[84].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[85].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[86].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[87].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[88].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[89].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[90].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[91].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[92].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[93].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[94].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[95].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[96].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[97].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[98].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[99].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[100].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[101].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[77].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[78].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[79].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[80].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[81].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[82].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[83].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[84].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[85].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[86].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[87].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[88].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[89].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[90].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[91].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[92].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[93].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[94].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[95].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[96].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[97].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[98].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[99].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[100].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[101].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[101].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[100].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[99].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[98].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[97].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[96].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[95].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[94].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[93].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[92].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[91].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[90].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[89].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[88].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[87].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[86].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[85].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[84].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[83].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[82].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[81].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[80].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[79].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[78].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[77].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[127].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[126].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[125].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[124].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[123].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[122].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[121].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[120].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[119].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[118].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[117].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[116].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[115].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[114].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[113].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[112].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[111].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[110].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[109].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[108].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[107].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[106].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[105].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[104].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[103].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[102].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[127].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[126].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[125].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[124].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[123].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[122].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[121].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[120].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[119].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[118].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[117].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[116].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[115].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[114].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[113].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[112].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[111].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[110].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[109].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[108].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[107].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[106].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[105].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[104].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[103].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[102].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[127].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[126].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[125].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[124].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[123].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[122].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[121].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[120].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[119].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[118].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[117].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[116].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[115].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[114].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[113].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[112].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[111].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[110].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[109].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[108].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[107].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[106].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[105].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[104].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[102].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[103].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[104].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[105].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[106].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[107].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[108].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[109].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[110].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[111].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[112].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[113].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[114].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[115].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[116].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[117].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[118].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[119].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[120].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[121].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[122].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[123].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[124].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[125].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[126].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[127].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[103].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[102].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
+---------------+--------------------------------------------------+-----------+----------------------+------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplier_with_adder | A2*B2           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MULT_ACC_LD           | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MULT_ACC_LD           | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|simple_multiplier     | (P+(A2*B2)')'   | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |mma_unit__GB0         |           1|     78390|
|2     |mma_unit__GB1         |           1|     21900|
|3     |mma_unit__GB2         |           1|     25550|
|4     |mma_unit__GB3         |           1|     32850|
|5     |mma_unit__GB4         |           1|     45364|
|6     |mma_unit__GB5         |           1|     57825|
|7     |sigmoid_unit__GBM0    |           2|      9583|
|8     |sigmoid_unit__GBM1    |           2|      5967|
|9     |sigmoid_unit__GBM2    |           2|      7779|
|10    |sigmoid_unit__GBM3    |           2|     10485|
|11    |sigmoid_unit__GBM4    |           2|     10415|
|12    |sigmoid_unit__GBM5    |           1|       388|
|13    |sigmoid_unit__GBM6    |           2|     10978|
|14    |sigmoid_unit__GBM7    |           2|      9583|
|15    |sigmoid_unit__GBM8    |           2|      7841|
|16    |tanh_unit__GB0        |           1|     10485|
|17    |tanh_unit__GB1        |           1|       772|
|18    |tanh_unit__GB2        |           1|      6877|
|19    |tanh_unit__GB3        |           1|     12289|
|20    |tanh_unit__GB4        |           1|      9018|
|21    |tanh_unit__GB5        |           1|      7779|
|22    |tanh_unit__GB6        |           1|     10622|
|23    |tanh_unit__GB7        |           1|     10045|
|24    |tanh_unit__GB8        |           1|      8237|
|25    |ram_cell__GCB0        |           1|    735393|
|26    |ram_cell__GCB1        |           1|     10400|
|27    |ram_cell__GCB2        |           1|     13120|
|28    |ram_cell__GCB3        |           1|     16091|
|29    |ram_cell__GCB4        |           1|     19743|
|30    |sigmoid_unit__GBM5__1 |           1|       926|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:04:28 . Memory (MB): peak = 2343.555 ; gain = 1159.680 ; free physical = 4314 ; free virtual = 23469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+--------------------------------------------------+-----------+----------------------+------------------------------------------------+
|Module Name    | RTL Object                                       | Inference | Size (Depth x Width) | Primitives                                     | 
+---------------+--------------------------------------------------+-----------+----------------------+------------------------------------------------+
|ram_cell__GCB0 | generate_BRAM_module1[0].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[1].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[2].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[3].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[4].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[5].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[6].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[7].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[8].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[9].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[10].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[11].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[12].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[13].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[14].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[15].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[16].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[17].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[18].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[19].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[20].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[21].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[22].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[23].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[24].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[25].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[26].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[27].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[28].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[29].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[30].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[31].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[30].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[29].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[28].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[27].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[26].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[25].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[24].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[23].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[22].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[21].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[20].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[19].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[18].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[17].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[16].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[15].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[14].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[13].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[12].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[11].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[52].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[53].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[54].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[55].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[56].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[74].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[75].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[76].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[56].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[76].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[75].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[74].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[73].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[56].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[55].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[54].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[53].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[52].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[55].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[54].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[53].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[73].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[74].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[75].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module1[76].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[25].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[24].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[23].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[22].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[21].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[20].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[19].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[18].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[17].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[16].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[15].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[14].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[13].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[12].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[11].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[10].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[9].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[8].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[7].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[6].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[5].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[4].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[3].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[2].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[1].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[0].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[26].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[27].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[28].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[29].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[30].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[31].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[10].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[9].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[8].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[7].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[6].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[5].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[4].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[3].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[2].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[1].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[0].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[52].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[53].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[54].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[55].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[56].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module3[52].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[76].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[75].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[0].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[1].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[2].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[3].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[4].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[5].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[6].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[7].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[8].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[9].bram_instance/ram_reg   | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[10].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[11].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[12].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[13].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[14].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[15].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[16].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[17].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[18].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[19].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[20].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[21].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[22].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[23].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[24].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[25].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[26].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[27].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[28].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[29].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module2[30].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[74].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell__GCB0 | generate_BRAM_module4[73].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[62].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[63].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[64].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[65].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[66].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[67].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[68].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[69].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[70].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[71].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[72].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[61].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[60].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[59].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[58].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[57].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[72].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[71].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[70].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[69].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[68].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[67].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[66].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[65].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[57].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[58].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[59].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[60].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[61].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[62].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[63].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[64].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[65].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[66].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[67].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[68].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[69].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[70].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[71].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[72].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[64].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[63].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[62].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[61].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[60].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[59].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[58].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[57].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[73].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[72].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[71].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[70].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[69].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[68].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[67].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[66].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[65].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[64].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[63].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[62].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[61].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[60].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[59].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[58].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[57].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[51].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[51].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[50].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[49].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[48].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[47].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[46].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[45].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[44].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[43].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[42].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[41].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[40].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[39].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[38].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[37].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[36].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[35].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[34].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[33].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[32].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[31].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[50].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[49].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[48].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[47].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[46].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[45].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[44].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[43].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[42].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[41].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[40].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[39].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[38].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[37].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[36].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[35].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[34].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[33].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[32].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[51].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[50].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[49].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[48].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[47].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[46].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[45].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[44].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[43].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[42].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[41].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[40].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[39].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[38].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[37].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[36].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[35].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[34].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[33].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[32].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[31].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[32].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[33].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[34].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[35].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[36].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[37].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[38].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[39].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[40].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[41].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[42].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[43].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[44].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[45].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[46].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[47].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[48].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[49].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[50].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[51].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[77].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[101].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[100].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[99].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[98].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[97].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[96].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[95].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[94].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[93].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[92].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[91].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[90].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[89].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[88].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[87].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[86].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[85].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[84].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[83].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[82].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[81].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[80].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[79].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[78].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[77].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[78].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[79].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[80].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[81].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[82].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[83].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[84].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[85].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[86].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[87].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[88].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[89].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[90].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[91].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[92].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[93].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[94].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[95].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[96].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[97].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[98].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[99].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[100].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[101].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[77].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[78].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[79].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[80].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[81].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[82].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[83].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[84].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[85].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[86].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[87].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[88].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[89].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[90].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[91].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[92].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[93].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[94].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[95].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[96].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[97].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[98].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[99].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[100].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[101].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[101].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[100].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[99].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[98].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[97].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[96].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[95].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[94].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[93].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[92].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[91].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[90].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[89].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[88].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[87].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[86].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[85].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[84].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[83].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[82].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[81].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[80].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[79].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[78].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[77].bram_instance/ram_reg  | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[127].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[126].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[125].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[124].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[123].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[122].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[121].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[120].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[119].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[118].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[117].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[116].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[115].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[114].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[113].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[112].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[111].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[110].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[109].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[108].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[107].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[106].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[105].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[104].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[103].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module3[102].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[127].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[126].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[125].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[124].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[123].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[122].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[121].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[120].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[119].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[118].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[117].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[116].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[115].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[114].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[113].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[112].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[111].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[110].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[109].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[108].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[107].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[106].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[105].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[104].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[103].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module2[102].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[127].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[126].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[125].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[124].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[123].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[122].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[121].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[120].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[119].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[118].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[117].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[116].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[115].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[114].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[113].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[112].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[111].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[110].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[109].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[108].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[107].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[106].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[105].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[104].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[102].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[103].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[104].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[105].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[106].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[107].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[108].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[109].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[110].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[111].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[112].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[113].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[114].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[115].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[116].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[117].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[118].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[119].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[120].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[121].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[122].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[123].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[124].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[125].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[126].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module4[127].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[103].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
|ram_cell       | generate_BRAM_module1[102].bram_instance/ram_reg | Implied   | 256 x 16             | RAM16X1D x 32  RAM32X1D x 16  RAM128X1D x 16   | 
+---------------+--------------------------------------------------+-----------+----------------------+------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |mma_unit__GB0         |           1|     67473|
|2     |mma_unit__GB1         |           1|     21900|
|3     |mma_unit__GB2         |           1|     25550|
|4     |mma_unit__GB3         |           1|     32850|
|5     |mma_unit__GB4         |           1|     38302|
|6     |mma_unit__GB5         |           1|     48836|
|7     |sigmoid_unit__GBM0    |           1|      6087|
|8     |sigmoid_unit__GBM1    |           1|      4015|
|9     |sigmoid_unit__GBM2    |           1|      5055|
|10    |sigmoid_unit__GBM3    |           1|      6603|
|11    |sigmoid_unit__GBM4    |           1|      6531|
|12    |sigmoid_unit__GBM5    |           1|       388|
|13    |sigmoid_unit__GBM6    |           1|      6904|
|14    |sigmoid_unit__GBM7    |           1|      6087|
|15    |sigmoid_unit__GBM8    |           1|      6016|
|16    |tanh_unit__GB0        |           1|      6603|
|17    |tanh_unit__GB1        |           1|       772|
|18    |tanh_unit__GB2        |           1|      4539|
|19    |tanh_unit__GB3        |           1|      7635|
|20    |tanh_unit__GB4        |           1|      6625|
|21    |tanh_unit__GB5        |           1|      5055|
|22    |tanh_unit__GB6        |           1|      6743|
|23    |tanh_unit__GB7        |           1|      6356|
|24    |tanh_unit__GB8        |           1|      6218|
|25    |ram_cell__GCB0        |           1|    699665|
|26    |ram_cell__GCB1        |           1|     10400|
|27    |ram_cell__GCB2        |           1|     13120|
|28    |ram_cell__GCB3        |           1|     16091|
|29    |ram_cell__GCB4        |           1|     19743|
|30    |sigmoid_unit__GBM5__1 |           1|       926|
|31    |sigmoid_unit__GBM6__1 |           1|      5320|
|32    |sigmoid_unit__GBM4__1 |           1|      5105|
|33    |sigmoid_unit__GBM3__1 |           1|      5112|
|34    |sigmoid_unit__GBM7__1 |           1|      4702|
|35    |sigmoid_unit__GBM0__1 |           1|      4702|
|36    |sigmoid_unit__GBM2__1 |           1|      3882|
|37    |sigmoid_unit__GBM1__1 |           1|      3054|
|38    |sigmoid_unit__GBM8__1 |           1|      5071|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:24 ; elapsed = 00:06:19 . Memory (MB): peak = 2355.480 ; gain = 1171.605 ; free physical = 4253 ; free virtual = 23432
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |mma_unit__GB0         |           1|     21825|
|2     |mma_unit__GB1         |           1|      6156|
|3     |mma_unit__GB2         |           1|      7182|
|4     |mma_unit__GB3         |           1|      9234|
|5     |mma_unit__GB4         |           1|     11462|
|6     |mma_unit__GB5         |           1|     14623|
|7     |sigmoid_unit__GBM0    |           1|      3151|
|8     |sigmoid_unit__GBM1    |           1|      1783|
|9     |sigmoid_unit__GBM2    |           1|      2459|
|10    |sigmoid_unit__GBM3    |           1|      3491|
|11    |sigmoid_unit__GBM4    |           1|      3441|
|12    |sigmoid_unit__GBM5    |           1|       244|
|13    |sigmoid_unit__GBM6    |           1|      3685|
|14    |sigmoid_unit__GBM7    |           1|      3151|
|15    |sigmoid_unit__GBM8    |           1|      1561|
|16    |tanh_unit__GB0        |           1|      3491|
|17    |tanh_unit__GB1        |           1|       437|
|18    |tanh_unit__GB2        |           1|      2121|
|19    |tanh_unit__GB3        |           1|      4171|
|20    |tanh_unit__GB4        |           1|      1939|
|21    |tanh_unit__GB5        |           1|      2459|
|22    |tanh_unit__GB6        |           1|      3586|
|23    |tanh_unit__GB7        |           1|      3330|
|24    |tanh_unit__GB8        |           1|      1693|
|25    |ram_cell__GCB0        |           1|    221295|
|26    |ram_cell__GCB1        |           1|      7284|
|27    |ram_cell__GCB2        |           1|      9188|
|28    |ram_cell__GCB3        |           1|     11259|
|29    |ram_cell__GCB4        |           1|     13078|
|30    |sigmoid_unit__GBM5__1 |           1|       524|
|31    |sigmoid_unit__GBM6__1 |           1|      2576|
|32    |sigmoid_unit__GBM4__1 |           1|      2458|
|33    |sigmoid_unit__GBM3__1 |           1|      2445|
|34    |sigmoid_unit__GBM7__1 |           1|      2183|
|35    |sigmoid_unit__GBM0__1 |           1|      2183|
|36    |sigmoid_unit__GBM2__1 |           1|      1601|
|37    |sigmoid_unit__GBM1__1 |           1|      1097|
|38    |sigmoid_unit__GBM8__1 |           1|       987|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net port_en_1 is driving 1690 big block pins (URAM, BRAM and DSP loads). Created 169 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:33 ; elapsed = 00:07:30 . Memory (MB): peak = 2829.051 ; gain = 1645.176 ; free physical = 4142 ; free virtual = 23450
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:36 ; elapsed = 00:07:33 . Memory (MB): peak = 2829.051 ; gain = 1645.176 ; free physical = 4140 ; free virtual = 23448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:15 ; elapsed = 00:09:13 . Memory (MB): peak = 2829.051 ; gain = 1645.176 ; free physical = 4001 ; free virtual = 23357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:19 ; elapsed = 00:09:17 . Memory (MB): peak = 2829.051 ; gain = 1645.176 ; free physical = 3999 ; free virtual = 23355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:21 ; elapsed = 00:09:20 . Memory (MB): peak = 2829.051 ; gain = 1645.176 ; free physical = 3998 ; free virtual = 23354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:23 ; elapsed = 00:09:21 . Memory (MB): peak = 2829.051 ; gain = 1645.176 ; free physical = 3997 ; free virtual = 23353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    | 35996|
|3     |DSP48E1   |   723|
|4     |LUT1      |  1441|
|5     |LUT2      | 94948|
|6     |LUT3      | 41919|
|7     |LUT4      | 42071|
|8     |LUT5      |  7551|
|9     |LUT6      | 86065|
|10    |MUXF7     |   384|
|11    |MUXF8     |   160|
|12    |RAM128X1D |  8192|
|13    |RAM16X1D  | 16384|
|14    |RAM32X1D  |  8192|
|15    |FDRE      | 72409|
|16    |FDSE      |     3|
|17    |IBUF      | 11205|
|18    |OBUF      | 16907|
|19    |OBUFT     |  8192|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------+---------------------------+-------+
|      |Instance                                     |Module                     |Cells  |
+------+---------------------------------------------+---------------------------+-------+
|1     |top                                          |                           | 452743|
|2     |  \generate_BRAM_module1[0].bram_instance    |dual_port_ram              |    128|
|3     |  \generate_BRAM_module1[100].bram_instance  |dual_port_ram_0            |    128|
|4     |  \generate_BRAM_module1[101].bram_instance  |dual_port_ram_1            |    128|
|5     |  \generate_BRAM_module1[102].bram_instance  |dual_port_ram_2            |    129|
|6     |  \generate_BRAM_module1[103].bram_instance  |dual_port_ram_3            |    128|
|7     |  \generate_BRAM_module1[104].bram_instance  |dual_port_ram_4            |    128|
|8     |  \generate_BRAM_module1[105].bram_instance  |dual_port_ram_5            |    128|
|9     |  \generate_BRAM_module1[106].bram_instance  |dual_port_ram_6            |    128|
|10    |  \generate_BRAM_module1[107].bram_instance  |dual_port_ram_7            |    128|
|11    |  \generate_BRAM_module1[108].bram_instance  |dual_port_ram_8            |    128|
|12    |  \generate_BRAM_module1[109].bram_instance  |dual_port_ram_9            |    128|
|13    |  \generate_BRAM_module1[10].bram_instance   |dual_port_ram_10           |    128|
|14    |  \generate_BRAM_module1[110].bram_instance  |dual_port_ram_11           |    128|
|15    |  \generate_BRAM_module1[111].bram_instance  |dual_port_ram_12           |    128|
|16    |  \generate_BRAM_module1[112].bram_instance  |dual_port_ram_13           |    128|
|17    |  \generate_BRAM_module1[113].bram_instance  |dual_port_ram_14           |    128|
|18    |  \generate_BRAM_module1[114].bram_instance  |dual_port_ram_15           |    128|
|19    |  \generate_BRAM_module1[115].bram_instance  |dual_port_ram_16           |    128|
|20    |  \generate_BRAM_module1[116].bram_instance  |dual_port_ram_17           |    128|
|21    |  \generate_BRAM_module1[117].bram_instance  |dual_port_ram_18           |    128|
|22    |  \generate_BRAM_module1[118].bram_instance  |dual_port_ram_19           |    128|
|23    |  \generate_BRAM_module1[119].bram_instance  |dual_port_ram_20           |    128|
|24    |  \generate_BRAM_module1[11].bram_instance   |dual_port_ram_21           |    128|
|25    |  \generate_BRAM_module1[120].bram_instance  |dual_port_ram_22           |    128|
|26    |  \generate_BRAM_module1[121].bram_instance  |dual_port_ram_23           |    128|
|27    |  \generate_BRAM_module1[122].bram_instance  |dual_port_ram_24           |    128|
|28    |  \generate_BRAM_module1[123].bram_instance  |dual_port_ram_25           |    128|
|29    |  \generate_BRAM_module1[124].bram_instance  |dual_port_ram_26           |    128|
|30    |  \generate_BRAM_module1[125].bram_instance  |dual_port_ram_27           |    128|
|31    |  \generate_BRAM_module1[126].bram_instance  |dual_port_ram_28           |    128|
|32    |  \generate_BRAM_module1[127].bram_instance  |dual_port_ram_29           |    128|
|33    |  \generate_BRAM_module1[12].bram_instance   |dual_port_ram_30           |    128|
|34    |  \generate_BRAM_module1[13].bram_instance   |dual_port_ram_31           |    128|
|35    |  \generate_BRAM_module1[14].bram_instance   |dual_port_ram_32           |    128|
|36    |  \generate_BRAM_module1[15].bram_instance   |dual_port_ram_33           |    128|
|37    |  \generate_BRAM_module1[16].bram_instance   |dual_port_ram_34           |    128|
|38    |  \generate_BRAM_module1[17].bram_instance   |dual_port_ram_35           |    128|
|39    |  \generate_BRAM_module1[18].bram_instance   |dual_port_ram_36           |    128|
|40    |  \generate_BRAM_module1[19].bram_instance   |dual_port_ram_37           |    128|
|41    |  \generate_BRAM_module1[1].bram_instance    |dual_port_ram_38           |    128|
|42    |  \generate_BRAM_module1[20].bram_instance   |dual_port_ram_39           |    128|
|43    |  \generate_BRAM_module1[21].bram_instance   |dual_port_ram_40           |    128|
|44    |  \generate_BRAM_module1[22].bram_instance   |dual_port_ram_41           |    128|
|45    |  \generate_BRAM_module1[23].bram_instance   |dual_port_ram_42           |    128|
|46    |  \generate_BRAM_module1[24].bram_instance   |dual_port_ram_43           |    128|
|47    |  \generate_BRAM_module1[25].bram_instance   |dual_port_ram_44           |    128|
|48    |  \generate_BRAM_module1[26].bram_instance   |dual_port_ram_45           |    128|
|49    |  \generate_BRAM_module1[27].bram_instance   |dual_port_ram_46           |    128|
|50    |  \generate_BRAM_module1[28].bram_instance   |dual_port_ram_47           |    128|
|51    |  \generate_BRAM_module1[29].bram_instance   |dual_port_ram_48           |    128|
|52    |  \generate_BRAM_module1[2].bram_instance    |dual_port_ram_49           |    128|
|53    |  \generate_BRAM_module1[30].bram_instance   |dual_port_ram_50           |    128|
|54    |  \generate_BRAM_module1[31].bram_instance   |dual_port_ram_51           |    128|
|55    |  \generate_BRAM_module1[32].bram_instance   |dual_port_ram_52           |    128|
|56    |  \generate_BRAM_module1[33].bram_instance   |dual_port_ram_53           |    128|
|57    |  \generate_BRAM_module1[34].bram_instance   |dual_port_ram_54           |    128|
|58    |  \generate_BRAM_module1[35].bram_instance   |dual_port_ram_55           |    128|
|59    |  \generate_BRAM_module1[36].bram_instance   |dual_port_ram_56           |    128|
|60    |  \generate_BRAM_module1[37].bram_instance   |dual_port_ram_57           |    128|
|61    |  \generate_BRAM_module1[38].bram_instance   |dual_port_ram_58           |    128|
|62    |  \generate_BRAM_module1[39].bram_instance   |dual_port_ram_59           |    128|
|63    |  \generate_BRAM_module1[3].bram_instance    |dual_port_ram_60           |    128|
|64    |  \generate_BRAM_module1[40].bram_instance   |dual_port_ram_61           |    128|
|65    |  \generate_BRAM_module1[41].bram_instance   |dual_port_ram_62           |    128|
|66    |  \generate_BRAM_module1[42].bram_instance   |dual_port_ram_63           |    128|
|67    |  \generate_BRAM_module1[43].bram_instance   |dual_port_ram_64           |    128|
|68    |  \generate_BRAM_module1[44].bram_instance   |dual_port_ram_65           |    128|
|69    |  \generate_BRAM_module1[45].bram_instance   |dual_port_ram_66           |    128|
|70    |  \generate_BRAM_module1[46].bram_instance   |dual_port_ram_67           |    128|
|71    |  \generate_BRAM_module1[47].bram_instance   |dual_port_ram_68           |    128|
|72    |  \generate_BRAM_module1[48].bram_instance   |dual_port_ram_69           |    128|
|73    |  \generate_BRAM_module1[49].bram_instance   |dual_port_ram_70           |    128|
|74    |  \generate_BRAM_module1[4].bram_instance    |dual_port_ram_71           |    128|
|75    |  \generate_BRAM_module1[50].bram_instance   |dual_port_ram_72           |    128|
|76    |  \generate_BRAM_module1[51].bram_instance   |dual_port_ram_73           |    128|
|77    |  \generate_BRAM_module1[52].bram_instance   |dual_port_ram_74           |    128|
|78    |  \generate_BRAM_module1[53].bram_instance   |dual_port_ram_75           |    128|
|79    |  \generate_BRAM_module1[54].bram_instance   |dual_port_ram_76           |    128|
|80    |  \generate_BRAM_module1[55].bram_instance   |dual_port_ram_77           |    128|
|81    |  \generate_BRAM_module1[56].bram_instance   |dual_port_ram_78           |    128|
|82    |  \generate_BRAM_module1[57].bram_instance   |dual_port_ram_79           |    128|
|83    |  \generate_BRAM_module1[58].bram_instance   |dual_port_ram_80           |    128|
|84    |  \generate_BRAM_module1[59].bram_instance   |dual_port_ram_81           |    128|
|85    |  \generate_BRAM_module1[5].bram_instance    |dual_port_ram_82           |    128|
|86    |  \generate_BRAM_module1[60].bram_instance   |dual_port_ram_83           |    128|
|87    |  \generate_BRAM_module1[61].bram_instance   |dual_port_ram_84           |    128|
|88    |  \generate_BRAM_module1[62].bram_instance   |dual_port_ram_85           |    128|
|89    |  \generate_BRAM_module1[63].bram_instance   |dual_port_ram_86           |    128|
|90    |  \generate_BRAM_module1[64].bram_instance   |dual_port_ram_87           |    128|
|91    |  \generate_BRAM_module1[65].bram_instance   |dual_port_ram_88           |    128|
|92    |  \generate_BRAM_module1[66].bram_instance   |dual_port_ram_89           |    128|
|93    |  \generate_BRAM_module1[67].bram_instance   |dual_port_ram_90           |    128|
|94    |  \generate_BRAM_module1[68].bram_instance   |dual_port_ram_91           |    128|
|95    |  \generate_BRAM_module1[69].bram_instance   |dual_port_ram_92           |    128|
|96    |  \generate_BRAM_module1[6].bram_instance    |dual_port_ram_93           |    128|
|97    |  \generate_BRAM_module1[70].bram_instance   |dual_port_ram_94           |    128|
|98    |  \generate_BRAM_module1[71].bram_instance   |dual_port_ram_95           |    128|
|99    |  \generate_BRAM_module1[72].bram_instance   |dual_port_ram_96           |    128|
|100   |  \generate_BRAM_module1[73].bram_instance   |dual_port_ram_97           |    128|
|101   |  \generate_BRAM_module1[74].bram_instance   |dual_port_ram_98           |    128|
|102   |  \generate_BRAM_module1[75].bram_instance   |dual_port_ram_99           |    128|
|103   |  \generate_BRAM_module1[76].bram_instance   |dual_port_ram_100          |    128|
|104   |  \generate_BRAM_module1[77].bram_instance   |dual_port_ram_101          |    128|
|105   |  \generate_BRAM_module1[78].bram_instance   |dual_port_ram_102          |    128|
|106   |  \generate_BRAM_module1[79].bram_instance   |dual_port_ram_103          |    128|
|107   |  \generate_BRAM_module1[7].bram_instance    |dual_port_ram_104          |    128|
|108   |  \generate_BRAM_module1[80].bram_instance   |dual_port_ram_105          |    128|
|109   |  \generate_BRAM_module1[81].bram_instance   |dual_port_ram_106          |    128|
|110   |  \generate_BRAM_module1[82].bram_instance   |dual_port_ram_107          |    128|
|111   |  \generate_BRAM_module1[83].bram_instance   |dual_port_ram_108          |    128|
|112   |  \generate_BRAM_module1[84].bram_instance   |dual_port_ram_109          |    128|
|113   |  \generate_BRAM_module1[85].bram_instance   |dual_port_ram_110          |    128|
|114   |  \generate_BRAM_module1[86].bram_instance   |dual_port_ram_111          |    128|
|115   |  \generate_BRAM_module1[87].bram_instance   |dual_port_ram_112          |    128|
|116   |  \generate_BRAM_module1[88].bram_instance   |dual_port_ram_113          |    128|
|117   |  \generate_BRAM_module1[89].bram_instance   |dual_port_ram_114          |    128|
|118   |  \generate_BRAM_module1[8].bram_instance    |dual_port_ram_115          |    128|
|119   |  \generate_BRAM_module1[90].bram_instance   |dual_port_ram_116          |    128|
|120   |  \generate_BRAM_module1[91].bram_instance   |dual_port_ram_117          |    128|
|121   |  \generate_BRAM_module1[92].bram_instance   |dual_port_ram_118          |    128|
|122   |  \generate_BRAM_module1[93].bram_instance   |dual_port_ram_119          |    128|
|123   |  \generate_BRAM_module1[94].bram_instance   |dual_port_ram_120          |    128|
|124   |  \generate_BRAM_module1[95].bram_instance   |dual_port_ram_121          |    128|
|125   |  \generate_BRAM_module1[96].bram_instance   |dual_port_ram_122          |    128|
|126   |  \generate_BRAM_module1[97].bram_instance   |dual_port_ram_123          |    128|
|127   |  \generate_BRAM_module1[98].bram_instance   |dual_port_ram_124          |    128|
|128   |  \generate_BRAM_module1[99].bram_instance   |dual_port_ram_125          |    128|
|129   |  \generate_BRAM_module1[9].bram_instance    |dual_port_ram_126          |    128|
|130   |  \generate_BRAM_module2[0].bram_instance    |dual_port_ram_127          |    112|
|131   |  \generate_BRAM_module2[100].bram_instance  |dual_port_ram_128          |    112|
|132   |  \generate_BRAM_module2[101].bram_instance  |dual_port_ram_129          |    112|
|133   |  \generate_BRAM_module2[102].bram_instance  |dual_port_ram_130          |    112|
|134   |  \generate_BRAM_module2[103].bram_instance  |dual_port_ram_131          |    112|
|135   |  \generate_BRAM_module2[104].bram_instance  |dual_port_ram_132          |    112|
|136   |  \generate_BRAM_module2[105].bram_instance  |dual_port_ram_133          |    112|
|137   |  \generate_BRAM_module2[106].bram_instance  |dual_port_ram_134          |    112|
|138   |  \generate_BRAM_module2[107].bram_instance  |dual_port_ram_135          |    112|
|139   |  \generate_BRAM_module2[108].bram_instance  |dual_port_ram_136          |    112|
|140   |  \generate_BRAM_module2[109].bram_instance  |dual_port_ram_137          |    112|
|141   |  \generate_BRAM_module2[10].bram_instance   |dual_port_ram_138          |    112|
|142   |  \generate_BRAM_module2[110].bram_instance  |dual_port_ram_139          |    112|
|143   |  \generate_BRAM_module2[111].bram_instance  |dual_port_ram_140          |    112|
|144   |  \generate_BRAM_module2[112].bram_instance  |dual_port_ram_141          |    112|
|145   |  \generate_BRAM_module2[113].bram_instance  |dual_port_ram_142          |    112|
|146   |  \generate_BRAM_module2[114].bram_instance  |dual_port_ram_143          |    112|
|147   |  \generate_BRAM_module2[115].bram_instance  |dual_port_ram_144          |    112|
|148   |  \generate_BRAM_module2[116].bram_instance  |dual_port_ram_145          |    112|
|149   |  \generate_BRAM_module2[117].bram_instance  |dual_port_ram_146          |    112|
|150   |  \generate_BRAM_module2[118].bram_instance  |dual_port_ram_147          |    112|
|151   |  \generate_BRAM_module2[119].bram_instance  |dual_port_ram_148          |    112|
|152   |  \generate_BRAM_module2[11].bram_instance   |dual_port_ram_149          |    112|
|153   |  \generate_BRAM_module2[120].bram_instance  |dual_port_ram_150          |    112|
|154   |  \generate_BRAM_module2[121].bram_instance  |dual_port_ram_151          |    112|
|155   |  \generate_BRAM_module2[122].bram_instance  |dual_port_ram_152          |    112|
|156   |  \generate_BRAM_module2[123].bram_instance  |dual_port_ram_153          |    112|
|157   |  \generate_BRAM_module2[124].bram_instance  |dual_port_ram_154          |    112|
|158   |  \generate_BRAM_module2[125].bram_instance  |dual_port_ram_155          |    112|
|159   |  \generate_BRAM_module2[126].bram_instance  |dual_port_ram_156          |    112|
|160   |  \generate_BRAM_module2[127].bram_instance  |dual_port_ram_157          |    112|
|161   |  \generate_BRAM_module2[12].bram_instance   |dual_port_ram_158          |    112|
|162   |  \generate_BRAM_module2[13].bram_instance   |dual_port_ram_159          |    112|
|163   |  \generate_BRAM_module2[14].bram_instance   |dual_port_ram_160          |    112|
|164   |  \generate_BRAM_module2[15].bram_instance   |dual_port_ram_161          |    112|
|165   |  \generate_BRAM_module2[16].bram_instance   |dual_port_ram_162          |    112|
|166   |  \generate_BRAM_module2[17].bram_instance   |dual_port_ram_163          |    112|
|167   |  \generate_BRAM_module2[18].bram_instance   |dual_port_ram_164          |    112|
|168   |  \generate_BRAM_module2[19].bram_instance   |dual_port_ram_165          |    112|
|169   |  \generate_BRAM_module2[1].bram_instance    |dual_port_ram_166          |    112|
|170   |  \generate_BRAM_module2[20].bram_instance   |dual_port_ram_167          |    112|
|171   |  \generate_BRAM_module2[21].bram_instance   |dual_port_ram_168          |    112|
|172   |  \generate_BRAM_module2[22].bram_instance   |dual_port_ram_169          |    112|
|173   |  \generate_BRAM_module2[23].bram_instance   |dual_port_ram_170          |    112|
|174   |  \generate_BRAM_module2[24].bram_instance   |dual_port_ram_171          |    112|
|175   |  \generate_BRAM_module2[25].bram_instance   |dual_port_ram_172          |    112|
|176   |  \generate_BRAM_module2[26].bram_instance   |dual_port_ram_173          |    112|
|177   |  \generate_BRAM_module2[27].bram_instance   |dual_port_ram_174          |    112|
|178   |  \generate_BRAM_module2[28].bram_instance   |dual_port_ram_175          |    112|
|179   |  \generate_BRAM_module2[29].bram_instance   |dual_port_ram_176          |    112|
|180   |  \generate_BRAM_module2[2].bram_instance    |dual_port_ram_177          |    112|
|181   |  \generate_BRAM_module2[30].bram_instance   |dual_port_ram_178          |    112|
|182   |  \generate_BRAM_module2[31].bram_instance   |dual_port_ram_179          |    112|
|183   |  \generate_BRAM_module2[32].bram_instance   |dual_port_ram_180          |    112|
|184   |  \generate_BRAM_module2[33].bram_instance   |dual_port_ram_181          |    112|
|185   |  \generate_BRAM_module2[34].bram_instance   |dual_port_ram_182          |    112|
|186   |  \generate_BRAM_module2[35].bram_instance   |dual_port_ram_183          |    112|
|187   |  \generate_BRAM_module2[36].bram_instance   |dual_port_ram_184          |    112|
|188   |  \generate_BRAM_module2[37].bram_instance   |dual_port_ram_185          |    112|
|189   |  \generate_BRAM_module2[38].bram_instance   |dual_port_ram_186          |    112|
|190   |  \generate_BRAM_module2[39].bram_instance   |dual_port_ram_187          |    112|
|191   |  \generate_BRAM_module2[3].bram_instance    |dual_port_ram_188          |    112|
|192   |  \generate_BRAM_module2[40].bram_instance   |dual_port_ram_189          |    112|
|193   |  \generate_BRAM_module2[41].bram_instance   |dual_port_ram_190          |    112|
|194   |  \generate_BRAM_module2[42].bram_instance   |dual_port_ram_191          |    112|
|195   |  \generate_BRAM_module2[43].bram_instance   |dual_port_ram_192          |    112|
|196   |  \generate_BRAM_module2[44].bram_instance   |dual_port_ram_193          |    112|
|197   |  \generate_BRAM_module2[45].bram_instance   |dual_port_ram_194          |    112|
|198   |  \generate_BRAM_module2[46].bram_instance   |dual_port_ram_195          |    112|
|199   |  \generate_BRAM_module2[47].bram_instance   |dual_port_ram_196          |    112|
|200   |  \generate_BRAM_module2[48].bram_instance   |dual_port_ram_197          |    112|
|201   |  \generate_BRAM_module2[49].bram_instance   |dual_port_ram_198          |    112|
|202   |  \generate_BRAM_module2[4].bram_instance    |dual_port_ram_199          |    112|
|203   |  \generate_BRAM_module2[50].bram_instance   |dual_port_ram_200          |    112|
|204   |  \generate_BRAM_module2[51].bram_instance   |dual_port_ram_201          |    112|
|205   |  \generate_BRAM_module2[52].bram_instance   |dual_port_ram_202          |    112|
|206   |  \generate_BRAM_module2[53].bram_instance   |dual_port_ram_203          |    112|
|207   |  \generate_BRAM_module2[54].bram_instance   |dual_port_ram_204          |    112|
|208   |  \generate_BRAM_module2[55].bram_instance   |dual_port_ram_205          |    112|
|209   |  \generate_BRAM_module2[56].bram_instance   |dual_port_ram_206          |    112|
|210   |  \generate_BRAM_module2[57].bram_instance   |dual_port_ram_207          |    112|
|211   |  \generate_BRAM_module2[58].bram_instance   |dual_port_ram_208          |    112|
|212   |  \generate_BRAM_module2[59].bram_instance   |dual_port_ram_209          |    112|
|213   |  \generate_BRAM_module2[5].bram_instance    |dual_port_ram_210          |    112|
|214   |  \generate_BRAM_module2[60].bram_instance   |dual_port_ram_211          |    112|
|215   |  \generate_BRAM_module2[61].bram_instance   |dual_port_ram_212          |    112|
|216   |  \generate_BRAM_module2[62].bram_instance   |dual_port_ram_213          |    112|
|217   |  \generate_BRAM_module2[63].bram_instance   |dual_port_ram_214          |    112|
|218   |  \generate_BRAM_module2[64].bram_instance   |dual_port_ram_215          |    112|
|219   |  \generate_BRAM_module2[65].bram_instance   |dual_port_ram_216          |    112|
|220   |  \generate_BRAM_module2[66].bram_instance   |dual_port_ram_217          |    112|
|221   |  \generate_BRAM_module2[67].bram_instance   |dual_port_ram_218          |    112|
|222   |  \generate_BRAM_module2[68].bram_instance   |dual_port_ram_219          |    112|
|223   |  \generate_BRAM_module2[69].bram_instance   |dual_port_ram_220          |    112|
|224   |  \generate_BRAM_module2[6].bram_instance    |dual_port_ram_221          |    112|
|225   |  \generate_BRAM_module2[70].bram_instance   |dual_port_ram_222          |    112|
|226   |  \generate_BRAM_module2[71].bram_instance   |dual_port_ram_223          |    112|
|227   |  \generate_BRAM_module2[72].bram_instance   |dual_port_ram_224          |    112|
|228   |  \generate_BRAM_module2[73].bram_instance   |dual_port_ram_225          |    112|
|229   |  \generate_BRAM_module2[74].bram_instance   |dual_port_ram_226          |    112|
|230   |  \generate_BRAM_module2[75].bram_instance   |dual_port_ram_227          |    112|
|231   |  \generate_BRAM_module2[76].bram_instance   |dual_port_ram_228          |    112|
|232   |  \generate_BRAM_module2[77].bram_instance   |dual_port_ram_229          |    112|
|233   |  \generate_BRAM_module2[78].bram_instance   |dual_port_ram_230          |    112|
|234   |  \generate_BRAM_module2[79].bram_instance   |dual_port_ram_231          |    112|
|235   |  \generate_BRAM_module2[7].bram_instance    |dual_port_ram_232          |    112|
|236   |  \generate_BRAM_module2[80].bram_instance   |dual_port_ram_233          |    112|
|237   |  \generate_BRAM_module2[81].bram_instance   |dual_port_ram_234          |    112|
|238   |  \generate_BRAM_module2[82].bram_instance   |dual_port_ram_235          |    112|
|239   |  \generate_BRAM_module2[83].bram_instance   |dual_port_ram_236          |    112|
|240   |  \generate_BRAM_module2[84].bram_instance   |dual_port_ram_237          |    112|
|241   |  \generate_BRAM_module2[85].bram_instance   |dual_port_ram_238          |    112|
|242   |  \generate_BRAM_module2[86].bram_instance   |dual_port_ram_239          |    112|
|243   |  \generate_BRAM_module2[87].bram_instance   |dual_port_ram_240          |    112|
|244   |  \generate_BRAM_module2[88].bram_instance   |dual_port_ram_241          |    112|
|245   |  \generate_BRAM_module2[89].bram_instance   |dual_port_ram_242          |    112|
|246   |  \generate_BRAM_module2[8].bram_instance    |dual_port_ram_243          |    112|
|247   |  \generate_BRAM_module2[90].bram_instance   |dual_port_ram_244          |    112|
|248   |  \generate_BRAM_module2[91].bram_instance   |dual_port_ram_245          |    112|
|249   |  \generate_BRAM_module2[92].bram_instance   |dual_port_ram_246          |    112|
|250   |  \generate_BRAM_module2[93].bram_instance   |dual_port_ram_247          |    112|
|251   |  \generate_BRAM_module2[94].bram_instance   |dual_port_ram_248          |    112|
|252   |  \generate_BRAM_module2[95].bram_instance   |dual_port_ram_249          |    112|
|253   |  \generate_BRAM_module2[96].bram_instance   |dual_port_ram_250          |    112|
|254   |  \generate_BRAM_module2[97].bram_instance   |dual_port_ram_251          |    112|
|255   |  \generate_BRAM_module2[98].bram_instance   |dual_port_ram_252          |    112|
|256   |  \generate_BRAM_module2[99].bram_instance   |dual_port_ram_253          |    112|
|257   |  \generate_BRAM_module2[9].bram_instance    |dual_port_ram_254          |    112|
|258   |  \generate_BRAM_module3[0].bram_instance    |dual_port_ram_255          |    112|
|259   |  \generate_BRAM_module3[100].bram_instance  |dual_port_ram_256          |    112|
|260   |  \generate_BRAM_module3[101].bram_instance  |dual_port_ram_257          |    112|
|261   |  \generate_BRAM_module3[102].bram_instance  |dual_port_ram_258          |    112|
|262   |  \generate_BRAM_module3[103].bram_instance  |dual_port_ram_259          |    112|
|263   |  \generate_BRAM_module3[104].bram_instance  |dual_port_ram_260          |    112|
|264   |  \generate_BRAM_module3[105].bram_instance  |dual_port_ram_261          |    112|
|265   |  \generate_BRAM_module3[106].bram_instance  |dual_port_ram_262          |    112|
|266   |  \generate_BRAM_module3[107].bram_instance  |dual_port_ram_263          |    112|
|267   |  \generate_BRAM_module3[108].bram_instance  |dual_port_ram_264          |    112|
|268   |  \generate_BRAM_module3[109].bram_instance  |dual_port_ram_265          |    112|
|269   |  \generate_BRAM_module3[10].bram_instance   |dual_port_ram_266          |    112|
|270   |  \generate_BRAM_module3[110].bram_instance  |dual_port_ram_267          |    112|
|271   |  \generate_BRAM_module3[111].bram_instance  |dual_port_ram_268          |    112|
|272   |  \generate_BRAM_module3[112].bram_instance  |dual_port_ram_269          |    112|
|273   |  \generate_BRAM_module3[113].bram_instance  |dual_port_ram_270          |    112|
|274   |  \generate_BRAM_module3[114].bram_instance  |dual_port_ram_271          |    112|
|275   |  \generate_BRAM_module3[115].bram_instance  |dual_port_ram_272          |    112|
|276   |  \generate_BRAM_module3[116].bram_instance  |dual_port_ram_273          |    112|
|277   |  \generate_BRAM_module3[117].bram_instance  |dual_port_ram_274          |    112|
|278   |  \generate_BRAM_module3[118].bram_instance  |dual_port_ram_275          |    112|
|279   |  \generate_BRAM_module3[119].bram_instance  |dual_port_ram_276          |    112|
|280   |  \generate_BRAM_module3[11].bram_instance   |dual_port_ram_277          |    112|
|281   |  \generate_BRAM_module3[120].bram_instance  |dual_port_ram_278          |    112|
|282   |  \generate_BRAM_module3[121].bram_instance  |dual_port_ram_279          |    112|
|283   |  \generate_BRAM_module3[122].bram_instance  |dual_port_ram_280          |    112|
|284   |  \generate_BRAM_module3[123].bram_instance  |dual_port_ram_281          |    112|
|285   |  \generate_BRAM_module3[124].bram_instance  |dual_port_ram_282          |    112|
|286   |  \generate_BRAM_module3[125].bram_instance  |dual_port_ram_283          |    112|
|287   |  \generate_BRAM_module3[126].bram_instance  |dual_port_ram_284          |    115|
|288   |  \generate_BRAM_module3[127].bram_instance  |dual_port_ram_285          |    112|
|289   |  \generate_BRAM_module3[12].bram_instance   |dual_port_ram_286          |    112|
|290   |  \generate_BRAM_module3[13].bram_instance   |dual_port_ram_287          |    112|
|291   |  \generate_BRAM_module3[14].bram_instance   |dual_port_ram_288          |    112|
|292   |  \generate_BRAM_module3[15].bram_instance   |dual_port_ram_289          |    112|
|293   |  \generate_BRAM_module3[16].bram_instance   |dual_port_ram_290          |    112|
|294   |  \generate_BRAM_module3[17].bram_instance   |dual_port_ram_291          |    112|
|295   |  \generate_BRAM_module3[18].bram_instance   |dual_port_ram_292          |    112|
|296   |  \generate_BRAM_module3[19].bram_instance   |dual_port_ram_293          |    112|
|297   |  \generate_BRAM_module3[1].bram_instance    |dual_port_ram_294          |    112|
|298   |  \generate_BRAM_module3[20].bram_instance   |dual_port_ram_295          |    112|
|299   |  \generate_BRAM_module3[21].bram_instance   |dual_port_ram_296          |    112|
|300   |  \generate_BRAM_module3[22].bram_instance   |dual_port_ram_297          |    112|
|301   |  \generate_BRAM_module3[23].bram_instance   |dual_port_ram_298          |    112|
|302   |  \generate_BRAM_module3[24].bram_instance   |dual_port_ram_299          |    112|
|303   |  \generate_BRAM_module3[25].bram_instance   |dual_port_ram_300          |    112|
|304   |  \generate_BRAM_module3[26].bram_instance   |dual_port_ram_301          |    112|
|305   |  \generate_BRAM_module3[27].bram_instance   |dual_port_ram_302          |    112|
|306   |  \generate_BRAM_module3[28].bram_instance   |dual_port_ram_303          |    112|
|307   |  \generate_BRAM_module3[29].bram_instance   |dual_port_ram_304          |    112|
|308   |  \generate_BRAM_module3[2].bram_instance    |dual_port_ram_305          |    112|
|309   |  \generate_BRAM_module3[30].bram_instance   |dual_port_ram_306          |    112|
|310   |  \generate_BRAM_module3[31].bram_instance   |dual_port_ram_307          |    112|
|311   |  \generate_BRAM_module3[32].bram_instance   |dual_port_ram_308          |    112|
|312   |  \generate_BRAM_module3[33].bram_instance   |dual_port_ram_309          |    112|
|313   |  \generate_BRAM_module3[34].bram_instance   |dual_port_ram_310          |    112|
|314   |  \generate_BRAM_module3[35].bram_instance   |dual_port_ram_311          |    112|
|315   |  \generate_BRAM_module3[36].bram_instance   |dual_port_ram_312          |    112|
|316   |  \generate_BRAM_module3[37].bram_instance   |dual_port_ram_313          |    112|
|317   |  \generate_BRAM_module3[38].bram_instance   |dual_port_ram_314          |    112|
|318   |  \generate_BRAM_module3[39].bram_instance   |dual_port_ram_315          |    112|
|319   |  \generate_BRAM_module3[3].bram_instance    |dual_port_ram_316          |    112|
|320   |  \generate_BRAM_module3[40].bram_instance   |dual_port_ram_317          |    112|
|321   |  \generate_BRAM_module3[41].bram_instance   |dual_port_ram_318          |    112|
|322   |  \generate_BRAM_module3[42].bram_instance   |dual_port_ram_319          |    112|
|323   |  \generate_BRAM_module3[43].bram_instance   |dual_port_ram_320          |    112|
|324   |  \generate_BRAM_module3[44].bram_instance   |dual_port_ram_321          |    112|
|325   |  \generate_BRAM_module3[45].bram_instance   |dual_port_ram_322          |    112|
|326   |  \generate_BRAM_module3[46].bram_instance   |dual_port_ram_323          |    112|
|327   |  \generate_BRAM_module3[47].bram_instance   |dual_port_ram_324          |    112|
|328   |  \generate_BRAM_module3[48].bram_instance   |dual_port_ram_325          |    112|
|329   |  \generate_BRAM_module3[49].bram_instance   |dual_port_ram_326          |    112|
|330   |  \generate_BRAM_module3[4].bram_instance    |dual_port_ram_327          |    112|
|331   |  \generate_BRAM_module3[50].bram_instance   |dual_port_ram_328          |    112|
|332   |  \generate_BRAM_module3[51].bram_instance   |dual_port_ram_329          |    112|
|333   |  \generate_BRAM_module3[52].bram_instance   |dual_port_ram_330          |    112|
|334   |  \generate_BRAM_module3[53].bram_instance   |dual_port_ram_331          |    112|
|335   |  \generate_BRAM_module3[54].bram_instance   |dual_port_ram_332          |    112|
|336   |  \generate_BRAM_module3[55].bram_instance   |dual_port_ram_333          |    112|
|337   |  \generate_BRAM_module3[56].bram_instance   |dual_port_ram_334          |    112|
|338   |  \generate_BRAM_module3[57].bram_instance   |dual_port_ram_335          |    112|
|339   |  \generate_BRAM_module3[58].bram_instance   |dual_port_ram_336          |    112|
|340   |  \generate_BRAM_module3[59].bram_instance   |dual_port_ram_337          |    112|
|341   |  \generate_BRAM_module3[5].bram_instance    |dual_port_ram_338          |    112|
|342   |  \generate_BRAM_module3[60].bram_instance   |dual_port_ram_339          |    112|
|343   |  \generate_BRAM_module3[61].bram_instance   |dual_port_ram_340          |    112|
|344   |  \generate_BRAM_module3[62].bram_instance   |dual_port_ram_341          |    112|
|345   |  \generate_BRAM_module3[63].bram_instance   |dual_port_ram_342          |    112|
|346   |  \generate_BRAM_module3[64].bram_instance   |dual_port_ram_343          |    112|
|347   |  \generate_BRAM_module3[65].bram_instance   |dual_port_ram_344          |    112|
|348   |  \generate_BRAM_module3[66].bram_instance   |dual_port_ram_345          |    112|
|349   |  \generate_BRAM_module3[67].bram_instance   |dual_port_ram_346          |    112|
|350   |  \generate_BRAM_module3[68].bram_instance   |dual_port_ram_347          |    112|
|351   |  \generate_BRAM_module3[69].bram_instance   |dual_port_ram_348          |    112|
|352   |  \generate_BRAM_module3[6].bram_instance    |dual_port_ram_349          |    112|
|353   |  \generate_BRAM_module3[70].bram_instance   |dual_port_ram_350          |    112|
|354   |  \generate_BRAM_module3[71].bram_instance   |dual_port_ram_351          |    112|
|355   |  \generate_BRAM_module3[72].bram_instance   |dual_port_ram_352          |    112|
|356   |  \generate_BRAM_module3[73].bram_instance   |dual_port_ram_353          |    112|
|357   |  \generate_BRAM_module3[74].bram_instance   |dual_port_ram_354          |    112|
|358   |  \generate_BRAM_module3[75].bram_instance   |dual_port_ram_355          |    112|
|359   |  \generate_BRAM_module3[76].bram_instance   |dual_port_ram_356          |    112|
|360   |  \generate_BRAM_module3[77].bram_instance   |dual_port_ram_357          |    112|
|361   |  \generate_BRAM_module3[78].bram_instance   |dual_port_ram_358          |    112|
|362   |  \generate_BRAM_module3[79].bram_instance   |dual_port_ram_359          |    112|
|363   |  \generate_BRAM_module3[7].bram_instance    |dual_port_ram_360          |    112|
|364   |  \generate_BRAM_module3[80].bram_instance   |dual_port_ram_361          |    112|
|365   |  \generate_BRAM_module3[81].bram_instance   |dual_port_ram_362          |    112|
|366   |  \generate_BRAM_module3[82].bram_instance   |dual_port_ram_363          |    112|
|367   |  \generate_BRAM_module3[83].bram_instance   |dual_port_ram_364          |    112|
|368   |  \generate_BRAM_module3[84].bram_instance   |dual_port_ram_365          |    112|
|369   |  \generate_BRAM_module3[85].bram_instance   |dual_port_ram_366          |    112|
|370   |  \generate_BRAM_module3[86].bram_instance   |dual_port_ram_367          |    112|
|371   |  \generate_BRAM_module3[87].bram_instance   |dual_port_ram_368          |    112|
|372   |  \generate_BRAM_module3[88].bram_instance   |dual_port_ram_369          |    112|
|373   |  \generate_BRAM_module3[89].bram_instance   |dual_port_ram_370          |    112|
|374   |  \generate_BRAM_module3[8].bram_instance    |dual_port_ram_371          |    112|
|375   |  \generate_BRAM_module3[90].bram_instance   |dual_port_ram_372          |    112|
|376   |  \generate_BRAM_module3[91].bram_instance   |dual_port_ram_373          |    112|
|377   |  \generate_BRAM_module3[92].bram_instance   |dual_port_ram_374          |    112|
|378   |  \generate_BRAM_module3[93].bram_instance   |dual_port_ram_375          |    112|
|379   |  \generate_BRAM_module3[94].bram_instance   |dual_port_ram_376          |    112|
|380   |  \generate_BRAM_module3[95].bram_instance   |dual_port_ram_377          |    112|
|381   |  \generate_BRAM_module3[96].bram_instance   |dual_port_ram_378          |    112|
|382   |  \generate_BRAM_module3[97].bram_instance   |dual_port_ram_379          |    112|
|383   |  \generate_BRAM_module3[98].bram_instance   |dual_port_ram_380          |    112|
|384   |  \generate_BRAM_module3[99].bram_instance   |dual_port_ram_381          |    112|
|385   |  \generate_BRAM_module3[9].bram_instance    |dual_port_ram_382          |    112|
|386   |  \generate_BRAM_module4[0].bram_instance    |dual_port_ram_383          |    112|
|387   |  \generate_BRAM_module4[100].bram_instance  |dual_port_ram_384          |    112|
|388   |  \generate_BRAM_module4[101].bram_instance  |dual_port_ram_385          |    112|
|389   |  \generate_BRAM_module4[102].bram_instance  |dual_port_ram_386          |    112|
|390   |  \generate_BRAM_module4[103].bram_instance  |dual_port_ram_387          |    112|
|391   |  \generate_BRAM_module4[104].bram_instance  |dual_port_ram_388          |    112|
|392   |  \generate_BRAM_module4[105].bram_instance  |dual_port_ram_389          |    112|
|393   |  \generate_BRAM_module4[106].bram_instance  |dual_port_ram_390          |    112|
|394   |  \generate_BRAM_module4[107].bram_instance  |dual_port_ram_391          |    112|
|395   |  \generate_BRAM_module4[108].bram_instance  |dual_port_ram_392          |    112|
|396   |  \generate_BRAM_module4[109].bram_instance  |dual_port_ram_393          |    112|
|397   |  \generate_BRAM_module4[10].bram_instance   |dual_port_ram_394          |    112|
|398   |  \generate_BRAM_module4[110].bram_instance  |dual_port_ram_395          |    112|
|399   |  \generate_BRAM_module4[111].bram_instance  |dual_port_ram_396          |    112|
|400   |  \generate_BRAM_module4[112].bram_instance  |dual_port_ram_397          |    112|
|401   |  \generate_BRAM_module4[113].bram_instance  |dual_port_ram_398          |    112|
|402   |  \generate_BRAM_module4[114].bram_instance  |dual_port_ram_399          |    112|
|403   |  \generate_BRAM_module4[115].bram_instance  |dual_port_ram_400          |    112|
|404   |  \generate_BRAM_module4[116].bram_instance  |dual_port_ram_401          |    112|
|405   |  \generate_BRAM_module4[117].bram_instance  |dual_port_ram_402          |    112|
|406   |  \generate_BRAM_module4[118].bram_instance  |dual_port_ram_403          |    112|
|407   |  \generate_BRAM_module4[119].bram_instance  |dual_port_ram_404          |    112|
|408   |  \generate_BRAM_module4[11].bram_instance   |dual_port_ram_405          |    112|
|409   |  \generate_BRAM_module4[120].bram_instance  |dual_port_ram_406          |    112|
|410   |  \generate_BRAM_module4[121].bram_instance  |dual_port_ram_407          |    112|
|411   |  \generate_BRAM_module4[122].bram_instance  |dual_port_ram_408          |    112|
|412   |  \generate_BRAM_module4[123].bram_instance  |dual_port_ram_409          |    112|
|413   |  \generate_BRAM_module4[124].bram_instance  |dual_port_ram_410          |    112|
|414   |  \generate_BRAM_module4[125].bram_instance  |dual_port_ram_411          |    112|
|415   |  \generate_BRAM_module4[126].bram_instance  |dual_port_ram_412          |    112|
|416   |  \generate_BRAM_module4[127].bram_instance  |dual_port_ram_413          |    112|
|417   |  \generate_BRAM_module4[12].bram_instance   |dual_port_ram_414          |    112|
|418   |  \generate_BRAM_module4[13].bram_instance   |dual_port_ram_415          |    112|
|419   |  \generate_BRAM_module4[14].bram_instance   |dual_port_ram_416          |    112|
|420   |  \generate_BRAM_module4[15].bram_instance   |dual_port_ram_417          |    112|
|421   |  \generate_BRAM_module4[16].bram_instance   |dual_port_ram_418          |    112|
|422   |  \generate_BRAM_module4[17].bram_instance   |dual_port_ram_419          |    112|
|423   |  \generate_BRAM_module4[18].bram_instance   |dual_port_ram_420          |    112|
|424   |  \generate_BRAM_module4[19].bram_instance   |dual_port_ram_421          |    112|
|425   |  \generate_BRAM_module4[1].bram_instance    |dual_port_ram_422          |    112|
|426   |  \generate_BRAM_module4[20].bram_instance   |dual_port_ram_423          |    112|
|427   |  \generate_BRAM_module4[21].bram_instance   |dual_port_ram_424          |    112|
|428   |  \generate_BRAM_module4[22].bram_instance   |dual_port_ram_425          |    112|
|429   |  \generate_BRAM_module4[23].bram_instance   |dual_port_ram_426          |    112|
|430   |  \generate_BRAM_module4[24].bram_instance   |dual_port_ram_427          |    112|
|431   |  \generate_BRAM_module4[25].bram_instance   |dual_port_ram_428          |    112|
|432   |  \generate_BRAM_module4[26].bram_instance   |dual_port_ram_429          |    112|
|433   |  \generate_BRAM_module4[27].bram_instance   |dual_port_ram_430          |    112|
|434   |  \generate_BRAM_module4[28].bram_instance   |dual_port_ram_431          |    112|
|435   |  \generate_BRAM_module4[29].bram_instance   |dual_port_ram_432          |    112|
|436   |  \generate_BRAM_module4[2].bram_instance    |dual_port_ram_433          |    112|
|437   |  \generate_BRAM_module4[30].bram_instance   |dual_port_ram_434          |    112|
|438   |  \generate_BRAM_module4[31].bram_instance   |dual_port_ram_435          |    112|
|439   |  \generate_BRAM_module4[32].bram_instance   |dual_port_ram_436          |    112|
|440   |  \generate_BRAM_module4[33].bram_instance   |dual_port_ram_437          |    112|
|441   |  \generate_BRAM_module4[34].bram_instance   |dual_port_ram_438          |    112|
|442   |  \generate_BRAM_module4[35].bram_instance   |dual_port_ram_439          |    112|
|443   |  \generate_BRAM_module4[36].bram_instance   |dual_port_ram_440          |    112|
|444   |  \generate_BRAM_module4[37].bram_instance   |dual_port_ram_441          |    112|
|445   |  \generate_BRAM_module4[38].bram_instance   |dual_port_ram_442          |    112|
|446   |  \generate_BRAM_module4[39].bram_instance   |dual_port_ram_443          |    112|
|447   |  \generate_BRAM_module4[3].bram_instance    |dual_port_ram_444          |    112|
|448   |  \generate_BRAM_module4[40].bram_instance   |dual_port_ram_445          |    112|
|449   |  \generate_BRAM_module4[41].bram_instance   |dual_port_ram_446          |    112|
|450   |  \generate_BRAM_module4[42].bram_instance   |dual_port_ram_447          |    112|
|451   |  \generate_BRAM_module4[43].bram_instance   |dual_port_ram_448          |    112|
|452   |  \generate_BRAM_module4[44].bram_instance   |dual_port_ram_449          |    112|
|453   |  \generate_BRAM_module4[45].bram_instance   |dual_port_ram_450          |    112|
|454   |  \generate_BRAM_module4[46].bram_instance   |dual_port_ram_451          |    112|
|455   |  \generate_BRAM_module4[47].bram_instance   |dual_port_ram_452          |    112|
|456   |  \generate_BRAM_module4[48].bram_instance   |dual_port_ram_453          |    112|
|457   |  \generate_BRAM_module4[49].bram_instance   |dual_port_ram_454          |    112|
|458   |  \generate_BRAM_module4[4].bram_instance    |dual_port_ram_455          |    112|
|459   |  \generate_BRAM_module4[50].bram_instance   |dual_port_ram_456          |    112|
|460   |  \generate_BRAM_module4[51].bram_instance   |dual_port_ram_457          |    112|
|461   |  \generate_BRAM_module4[52].bram_instance   |dual_port_ram_458          |    112|
|462   |  \generate_BRAM_module4[53].bram_instance   |dual_port_ram_459          |    112|
|463   |  \generate_BRAM_module4[54].bram_instance   |dual_port_ram_460          |    112|
|464   |  \generate_BRAM_module4[55].bram_instance   |dual_port_ram_461          |    112|
|465   |  \generate_BRAM_module4[56].bram_instance   |dual_port_ram_462          |    112|
|466   |  \generate_BRAM_module4[57].bram_instance   |dual_port_ram_463          |    112|
|467   |  \generate_BRAM_module4[58].bram_instance   |dual_port_ram_464          |    112|
|468   |  \generate_BRAM_module4[59].bram_instance   |dual_port_ram_465          |    112|
|469   |  \generate_BRAM_module4[5].bram_instance    |dual_port_ram_466          |    112|
|470   |  \generate_BRAM_module4[60].bram_instance   |dual_port_ram_467          |    112|
|471   |  \generate_BRAM_module4[61].bram_instance   |dual_port_ram_468          |    112|
|472   |  \generate_BRAM_module4[62].bram_instance   |dual_port_ram_469          |    112|
|473   |  \generate_BRAM_module4[63].bram_instance   |dual_port_ram_470          |    112|
|474   |  \generate_BRAM_module4[64].bram_instance   |dual_port_ram_471          |    112|
|475   |  \generate_BRAM_module4[65].bram_instance   |dual_port_ram_472          |    112|
|476   |  \generate_BRAM_module4[66].bram_instance   |dual_port_ram_473          |    112|
|477   |  \generate_BRAM_module4[67].bram_instance   |dual_port_ram_474          |    112|
|478   |  \generate_BRAM_module4[68].bram_instance   |dual_port_ram_475          |    112|
|479   |  \generate_BRAM_module4[69].bram_instance   |dual_port_ram_476          |    112|
|480   |  \generate_BRAM_module4[6].bram_instance    |dual_port_ram_477          |    112|
|481   |  \generate_BRAM_module4[70].bram_instance   |dual_port_ram_478          |    112|
|482   |  \generate_BRAM_module4[71].bram_instance   |dual_port_ram_479          |    112|
|483   |  \generate_BRAM_module4[72].bram_instance   |dual_port_ram_480          |    112|
|484   |  \generate_BRAM_module4[73].bram_instance   |dual_port_ram_481          |    112|
|485   |  \generate_BRAM_module4[74].bram_instance   |dual_port_ram_482          |    112|
|486   |  \generate_BRAM_module4[75].bram_instance   |dual_port_ram_483          |    112|
|487   |  \generate_BRAM_module4[76].bram_instance   |dual_port_ram_484          |    116|
|488   |  \generate_BRAM_module4[77].bram_instance   |dual_port_ram_485          |    112|
|489   |  \generate_BRAM_module4[78].bram_instance   |dual_port_ram_486          |    112|
|490   |  \generate_BRAM_module4[79].bram_instance   |dual_port_ram_487          |    112|
|491   |  \generate_BRAM_module4[7].bram_instance    |dual_port_ram_488          |    112|
|492   |  \generate_BRAM_module4[80].bram_instance   |dual_port_ram_489          |    112|
|493   |  \generate_BRAM_module4[81].bram_instance   |dual_port_ram_490          |    112|
|494   |  \generate_BRAM_module4[82].bram_instance   |dual_port_ram_491          |    112|
|495   |  \generate_BRAM_module4[83].bram_instance   |dual_port_ram_492          |    112|
|496   |  \generate_BRAM_module4[84].bram_instance   |dual_port_ram_493          |    112|
|497   |  \generate_BRAM_module4[85].bram_instance   |dual_port_ram_494          |    112|
|498   |  \generate_BRAM_module4[86].bram_instance   |dual_port_ram_495          |    112|
|499   |  \generate_BRAM_module4[87].bram_instance   |dual_port_ram_496          |    112|
|500   |  \generate_BRAM_module4[88].bram_instance   |dual_port_ram_497          |    112|
|501   |  \generate_BRAM_module4[89].bram_instance   |dual_port_ram_498          |    112|
|502   |  \generate_BRAM_module4[8].bram_instance    |dual_port_ram_499          |    112|
|503   |  \generate_BRAM_module4[90].bram_instance   |dual_port_ram_500          |    112|
|504   |  \generate_BRAM_module4[91].bram_instance   |dual_port_ram_501          |    112|
|505   |  \generate_BRAM_module4[92].bram_instance   |dual_port_ram_502          |    112|
|506   |  \generate_BRAM_module4[93].bram_instance   |dual_port_ram_503          |    112|
|507   |  \generate_BRAM_module4[94].bram_instance   |dual_port_ram_504          |    112|
|508   |  \generate_BRAM_module4[95].bram_instance   |dual_port_ram_505          |    112|
|509   |  \generate_BRAM_module4[96].bram_instance   |dual_port_ram_506          |    112|
|510   |  \generate_BRAM_module4[97].bram_instance   |dual_port_ram_507          |    112|
|511   |  \generate_BRAM_module4[98].bram_instance   |dual_port_ram_508          |    112|
|512   |  \generate_BRAM_module4[99].bram_instance   |dual_port_ram_509          |    112|
|513   |  \generate_BRAM_module4[9].bram_instance    |dual_port_ram_510          |    112|
|514   |  mm_unit_instance                           |mm_unit                    |  69993|
|515   |    \generate_mac_units[0].mul0              |simple_multiplier_1278     |   3548|
|516   |    \generate_mac_units[100].mul0            |simple_multiplier_1279     |    523|
|517   |    \generate_mac_units[101].mul0            |simple_multiplier_1280     |    523|
|518   |    \generate_mac_units[102].mul0            |simple_multiplier_1281     |    523|
|519   |    \generate_mac_units[103].mul0            |simple_multiplier_1282     |    523|
|520   |    \generate_mac_units[104].mul0            |simple_multiplier_1283     |    523|
|521   |    \generate_mac_units[105].mul0            |simple_multiplier_1284     |    523|
|522   |    \generate_mac_units[106].mul0            |simple_multiplier_1285     |    523|
|523   |    \generate_mac_units[107].mul0            |simple_multiplier_1286     |    523|
|524   |    \generate_mac_units[108].mul0            |simple_multiplier_1287     |    523|
|525   |    \generate_mac_units[109].mul0            |simple_multiplier_1288     |    523|
|526   |    \generate_mac_units[10].mul0             |simple_multiplier_1289     |    523|
|527   |    \generate_mac_units[110].mul0            |simple_multiplier_1290     |    523|
|528   |    \generate_mac_units[111].mul0            |simple_multiplier_1291     |    523|
|529   |    \generate_mac_units[112].mul0            |simple_multiplier_1292     |    523|
|530   |    \generate_mac_units[113].mul0            |simple_multiplier_1293     |    523|
|531   |    \generate_mac_units[114].mul0            |simple_multiplier_1294     |    523|
|532   |    \generate_mac_units[115].mul0            |simple_multiplier_1295     |    523|
|533   |    \generate_mac_units[116].mul0            |simple_multiplier_1296     |    523|
|534   |    \generate_mac_units[117].mul0            |simple_multiplier_1297     |    523|
|535   |    \generate_mac_units[118].mul0            |simple_multiplier_1298     |    523|
|536   |    \generate_mac_units[119].mul0            |simple_multiplier_1299     |    523|
|537   |    \generate_mac_units[11].mul0             |simple_multiplier_1300     |    523|
|538   |    \generate_mac_units[120].mul0            |simple_multiplier_1301     |    523|
|539   |    \generate_mac_units[121].mul0            |simple_multiplier_1302     |    523|
|540   |    \generate_mac_units[122].mul0            |simple_multiplier_1303     |    523|
|541   |    \generate_mac_units[123].mul0            |simple_multiplier_1304     |    523|
|542   |    \generate_mac_units[124].mul0            |simple_multiplier_1305     |    523|
|543   |    \generate_mac_units[125].mul0            |simple_multiplier_1306     |    523|
|544   |    \generate_mac_units[126].mul0            |simple_multiplier_1307     |    523|
|545   |    \generate_mac_units[127].mul0            |simple_multiplier_1308     |    523|
|546   |    \generate_mac_units[12].mul0             |simple_multiplier_1309     |    523|
|547   |    \generate_mac_units[13].mul0             |simple_multiplier_1310     |    523|
|548   |    \generate_mac_units[14].mul0             |simple_multiplier_1311     |    523|
|549   |    \generate_mac_units[15].mul0             |simple_multiplier_1312     |    523|
|550   |    \generate_mac_units[16].mul0             |simple_multiplier_1313     |    523|
|551   |    \generate_mac_units[17].mul0             |simple_multiplier_1314     |    523|
|552   |    \generate_mac_units[18].mul0             |simple_multiplier_1315     |    523|
|553   |    \generate_mac_units[19].mul0             |simple_multiplier_1316     |    523|
|554   |    \generate_mac_units[1].mul0              |simple_multiplier_1317     |    523|
|555   |    \generate_mac_units[20].mul0             |simple_multiplier_1318     |    523|
|556   |    \generate_mac_units[21].mul0             |simple_multiplier_1319     |    523|
|557   |    \generate_mac_units[22].mul0             |simple_multiplier_1320     |    523|
|558   |    \generate_mac_units[23].mul0             |simple_multiplier_1321     |    523|
|559   |    \generate_mac_units[24].mul0             |simple_multiplier_1322     |    523|
|560   |    \generate_mac_units[25].mul0             |simple_multiplier_1323     |    523|
|561   |    \generate_mac_units[26].mul0             |simple_multiplier_1324     |    523|
|562   |    \generate_mac_units[27].mul0             |simple_multiplier_1325     |    523|
|563   |    \generate_mac_units[28].mul0             |simple_multiplier_1326     |    523|
|564   |    \generate_mac_units[29].mul0             |simple_multiplier_1327     |    523|
|565   |    \generate_mac_units[2].mul0              |simple_multiplier_1328     |    523|
|566   |    \generate_mac_units[30].mul0             |simple_multiplier_1329     |    523|
|567   |    \generate_mac_units[31].mul0             |simple_multiplier_1330     |    523|
|568   |    \generate_mac_units[32].mul0             |simple_multiplier_1331     |    523|
|569   |    \generate_mac_units[33].mul0             |simple_multiplier_1332     |    523|
|570   |    \generate_mac_units[34].mul0             |simple_multiplier_1333     |    523|
|571   |    \generate_mac_units[35].mul0             |simple_multiplier_1334     |    523|
|572   |    \generate_mac_units[36].mul0             |simple_multiplier_1335     |    523|
|573   |    \generate_mac_units[37].mul0             |simple_multiplier_1336     |    523|
|574   |    \generate_mac_units[38].mul0             |simple_multiplier_1337     |    523|
|575   |    \generate_mac_units[39].mul0             |simple_multiplier_1338     |    523|
|576   |    \generate_mac_units[3].mul0              |simple_multiplier_1339     |    523|
|577   |    \generate_mac_units[40].mul0             |simple_multiplier_1340     |    523|
|578   |    \generate_mac_units[41].mul0             |simple_multiplier_1341     |    523|
|579   |    \generate_mac_units[42].mul0             |simple_multiplier_1342     |    523|
|580   |    \generate_mac_units[43].mul0             |simple_multiplier_1343     |    523|
|581   |    \generate_mac_units[44].mul0             |simple_multiplier_1344     |    523|
|582   |    \generate_mac_units[45].mul0             |simple_multiplier_1345     |    523|
|583   |    \generate_mac_units[46].mul0             |simple_multiplier_1346     |    523|
|584   |    \generate_mac_units[47].mul0             |simple_multiplier_1347     |    523|
|585   |    \generate_mac_units[48].mul0             |simple_multiplier_1348     |    523|
|586   |    \generate_mac_units[49].mul0             |simple_multiplier_1349     |    523|
|587   |    \generate_mac_units[4].mul0              |simple_multiplier_1350     |    523|
|588   |    \generate_mac_units[50].mul0             |simple_multiplier_1351     |    523|
|589   |    \generate_mac_units[51].mul0             |simple_multiplier_1352     |    523|
|590   |    \generate_mac_units[52].mul0             |simple_multiplier_1353     |    523|
|591   |    \generate_mac_units[53].mul0             |simple_multiplier_1354     |    523|
|592   |    \generate_mac_units[54].mul0             |simple_multiplier_1355     |    523|
|593   |    \generate_mac_units[55].mul0             |simple_multiplier_1356     |    523|
|594   |    \generate_mac_units[56].mul0             |simple_multiplier_1357     |    523|
|595   |    \generate_mac_units[57].mul0             |simple_multiplier_1358     |    523|
|596   |    \generate_mac_units[58].mul0             |simple_multiplier_1359     |    523|
|597   |    \generate_mac_units[59].mul0             |simple_multiplier_1360     |    523|
|598   |    \generate_mac_units[5].mul0              |simple_multiplier_1361     |    523|
|599   |    \generate_mac_units[60].mul0             |simple_multiplier_1362     |    523|
|600   |    \generate_mac_units[61].mul0             |simple_multiplier_1363     |    523|
|601   |    \generate_mac_units[62].mul0             |simple_multiplier_1364     |    523|
|602   |    \generate_mac_units[63].mul0             |simple_multiplier_1365     |    523|
|603   |    \generate_mac_units[64].mul0             |simple_multiplier_1366     |    523|
|604   |    \generate_mac_units[65].mul0             |simple_multiplier_1367     |    523|
|605   |    \generate_mac_units[66].mul0             |simple_multiplier_1368     |    523|
|606   |    \generate_mac_units[67].mul0             |simple_multiplier_1369     |    523|
|607   |    \generate_mac_units[68].mul0             |simple_multiplier_1370     |    523|
|608   |    \generate_mac_units[69].mul0             |simple_multiplier_1371     |    523|
|609   |    \generate_mac_units[6].mul0              |simple_multiplier_1372     |    523|
|610   |    \generate_mac_units[70].mul0             |simple_multiplier_1373     |    523|
|611   |    \generate_mac_units[71].mul0             |simple_multiplier_1374     |    523|
|612   |    \generate_mac_units[72].mul0             |simple_multiplier_1375     |    523|
|613   |    \generate_mac_units[73].mul0             |simple_multiplier_1376     |    523|
|614   |    \generate_mac_units[74].mul0             |simple_multiplier_1377     |    523|
|615   |    \generate_mac_units[75].mul0             |simple_multiplier_1378     |    523|
|616   |    \generate_mac_units[76].mul0             |simple_multiplier_1379     |    523|
|617   |    \generate_mac_units[77].mul0             |simple_multiplier_1380     |    523|
|618   |    \generate_mac_units[78].mul0             |simple_multiplier_1381     |    523|
|619   |    \generate_mac_units[79].mul0             |simple_multiplier_1382     |    523|
|620   |    \generate_mac_units[7].mul0              |simple_multiplier_1383     |    523|
|621   |    \generate_mac_units[80].mul0             |simple_multiplier_1384     |    523|
|622   |    \generate_mac_units[81].mul0             |simple_multiplier_1385     |    523|
|623   |    \generate_mac_units[82].mul0             |simple_multiplier_1386     |    523|
|624   |    \generate_mac_units[83].mul0             |simple_multiplier_1387     |    523|
|625   |    \generate_mac_units[84].mul0             |simple_multiplier_1388     |    523|
|626   |    \generate_mac_units[85].mul0             |simple_multiplier_1389     |    523|
|627   |    \generate_mac_units[86].mul0             |simple_multiplier_1390     |    523|
|628   |    \generate_mac_units[87].mul0             |simple_multiplier_1391     |    523|
|629   |    \generate_mac_units[88].mul0             |simple_multiplier_1392     |    523|
|630   |    \generate_mac_units[89].mul0             |simple_multiplier_1393     |    523|
|631   |    \generate_mac_units[8].mul0              |simple_multiplier_1394     |    523|
|632   |    \generate_mac_units[90].mul0             |simple_multiplier_1395     |    523|
|633   |    \generate_mac_units[91].mul0             |simple_multiplier_1396     |    523|
|634   |    \generate_mac_units[92].mul0             |simple_multiplier_1397     |    523|
|635   |    \generate_mac_units[93].mul0             |simple_multiplier_1398     |    523|
|636   |    \generate_mac_units[94].mul0             |simple_multiplier_1399     |    523|
|637   |    \generate_mac_units[95].mul0             |simple_multiplier_1400     |    523|
|638   |    \generate_mac_units[96].mul0             |simple_multiplier_1401     |    523|
|639   |    \generate_mac_units[97].mul0             |simple_multiplier_1402     |    523|
|640   |    \generate_mac_units[98].mul0             |simple_multiplier_1403     |    523|
|641   |    \generate_mac_units[99].mul0             |simple_multiplier_1404     |    523|
|642   |    \generate_mac_units[9].mul0              |simple_multiplier_1405     |    523|
|643   |  mma_unit_1                                 |mma_unit                   |  77064|
|644   |    \generate_mac_units[0].mul0              |multiplier_with_adder      |    605|
|645   |    \generate_mac_units[100].mul0            |multiplier_with_adder_1151 |    605|
|646   |    \generate_mac_units[101].mul0            |multiplier_with_adder_1152 |    597|
|647   |    \generate_mac_units[102].mul0            |multiplier_with_adder_1153 |    597|
|648   |    \generate_mac_units[103].mul0            |multiplier_with_adder_1154 |    597|
|649   |    \generate_mac_units[104].mul0            |multiplier_with_adder_1155 |    597|
|650   |    \generate_mac_units[105].mul0            |multiplier_with_adder_1156 |    597|
|651   |    \generate_mac_units[106].mul0            |multiplier_with_adder_1157 |    586|
|652   |    \generate_mac_units[107].mul0            |multiplier_with_adder_1158 |    605|
|653   |    \generate_mac_units[108].mul0            |multiplier_with_adder_1159 |    605|
|654   |    \generate_mac_units[109].mul0            |multiplier_with_adder_1160 |    605|
|655   |    \generate_mac_units[10].mul0             |multiplier_with_adder_1161 |    605|
|656   |    \generate_mac_units[110].mul0            |multiplier_with_adder_1162 |    605|
|657   |    \generate_mac_units[111].mul0            |multiplier_with_adder_1163 |    605|
|658   |    \generate_mac_units[112].mul0            |multiplier_with_adder_1164 |    605|
|659   |    \generate_mac_units[113].mul0            |multiplier_with_adder_1165 |    586|
|660   |    \generate_mac_units[114].mul0            |multiplier_with_adder_1166 |    586|
|661   |    \generate_mac_units[115].mul0            |multiplier_with_adder_1167 |    586|
|662   |    \generate_mac_units[116].mul0            |multiplier_with_adder_1168 |    586|
|663   |    \generate_mac_units[117].mul0            |multiplier_with_adder_1169 |    605|
|664   |    \generate_mac_units[118].mul0            |multiplier_with_adder_1170 |    605|
|665   |    \generate_mac_units[119].mul0            |multiplier_with_adder_1171 |    605|
|666   |    \generate_mac_units[11].mul0             |multiplier_with_adder_1172 |    605|
|667   |    \generate_mac_units[120].mul0            |multiplier_with_adder_1173 |    605|
|668   |    \generate_mac_units[121].mul0            |multiplier_with_adder_1174 |    605|
|669   |    \generate_mac_units[122].mul0            |multiplier_with_adder_1175 |    605|
|670   |    \generate_mac_units[123].mul0            |multiplier_with_adder_1176 |    605|
|671   |    \generate_mac_units[124].mul0            |multiplier_with_adder_1177 |    605|
|672   |    \generate_mac_units[125].mul0            |multiplier_with_adder_1178 |    605|
|673   |    \generate_mac_units[126].mul0            |multiplier_with_adder_1179 |    605|
|674   |    \generate_mac_units[127].mul0            |multiplier_with_adder_1180 |    605|
|675   |    \generate_mac_units[12].mul0             |multiplier_with_adder_1181 |    605|
|676   |    \generate_mac_units[13].mul0             |multiplier_with_adder_1182 |    605|
|677   |    \generate_mac_units[14].mul0             |multiplier_with_adder_1183 |    605|
|678   |    \generate_mac_units[15].mul0             |multiplier_with_adder_1184 |    605|
|679   |    \generate_mac_units[16].mul0             |multiplier_with_adder_1185 |    605|
|680   |    \generate_mac_units[17].mul0             |multiplier_with_adder_1186 |    605|
|681   |    \generate_mac_units[18].mul0             |multiplier_with_adder_1187 |    605|
|682   |    \generate_mac_units[19].mul0             |multiplier_with_adder_1188 |    605|
|683   |    \generate_mac_units[1].mul0              |multiplier_with_adder_1189 |    605|
|684   |    \generate_mac_units[20].mul0             |multiplier_with_adder_1190 |    605|
|685   |    \generate_mac_units[21].mul0             |multiplier_with_adder_1191 |    605|
|686   |    \generate_mac_units[22].mul0             |multiplier_with_adder_1192 |    605|
|687   |    \generate_mac_units[23].mul0             |multiplier_with_adder_1193 |    605|
|688   |    \generate_mac_units[24].mul0             |multiplier_with_adder_1194 |    605|
|689   |    \generate_mac_units[25].mul0             |multiplier_with_adder_1195 |    605|
|690   |    \generate_mac_units[26].mul0             |multiplier_with_adder_1196 |    605|
|691   |    \generate_mac_units[27].mul0             |multiplier_with_adder_1197 |    607|
|692   |    \generate_mac_units[28].mul0             |multiplier_with_adder_1198 |    607|
|693   |    \generate_mac_units[29].mul0             |multiplier_with_adder_1199 |    607|
|694   |    \generate_mac_units[2].mul0              |multiplier_with_adder_1200 |    605|
|695   |    \generate_mac_units[30].mul0             |multiplier_with_adder_1201 |    607|
|696   |    \generate_mac_units[31].mul0             |multiplier_with_adder_1202 |    607|
|697   |    \generate_mac_units[32].mul0             |multiplier_with_adder_1203 |    607|
|698   |    \generate_mac_units[33].mul0             |multiplier_with_adder_1204 |    607|
|699   |    \generate_mac_units[34].mul0             |multiplier_with_adder_1205 |    607|
|700   |    \generate_mac_units[35].mul0             |multiplier_with_adder_1206 |    607|
|701   |    \generate_mac_units[36].mul0             |multiplier_with_adder_1207 |    607|
|702   |    \generate_mac_units[37].mul0             |multiplier_with_adder_1208 |    607|
|703   |    \generate_mac_units[38].mul0             |multiplier_with_adder_1209 |    607|
|704   |    \generate_mac_units[39].mul0             |multiplier_with_adder_1210 |    607|
|705   |    \generate_mac_units[3].mul0              |multiplier_with_adder_1211 |    605|
|706   |    \generate_mac_units[40].mul0             |multiplier_with_adder_1212 |    607|
|707   |    \generate_mac_units[41].mul0             |multiplier_with_adder_1213 |    607|
|708   |    \generate_mac_units[42].mul0             |multiplier_with_adder_1214 |    607|
|709   |    \generate_mac_units[43].mul0             |multiplier_with_adder_1215 |    607|
|710   |    \generate_mac_units[44].mul0             |multiplier_with_adder_1216 |    607|
|711   |    \generate_mac_units[45].mul0             |multiplier_with_adder_1217 |    607|
|712   |    \generate_mac_units[46].mul0             |multiplier_with_adder_1218 |    597|
|713   |    \generate_mac_units[47].mul0             |multiplier_with_adder_1219 |    607|
|714   |    \generate_mac_units[48].mul0             |multiplier_with_adder_1220 |    607|
|715   |    \generate_mac_units[49].mul0             |multiplier_with_adder_1221 |    607|
|716   |    \generate_mac_units[4].mul0              |multiplier_with_adder_1222 |    605|
|717   |    \generate_mac_units[50].mul0             |multiplier_with_adder_1223 |    607|
|718   |    \generate_mac_units[51].mul0             |multiplier_with_adder_1224 |    607|
|719   |    \generate_mac_units[52].mul0             |multiplier_with_adder_1225 |    607|
|720   |    \generate_mac_units[53].mul0             |multiplier_with_adder_1226 |    607|
|721   |    \generate_mac_units[54].mul0             |multiplier_with_adder_1227 |    607|
|722   |    \generate_mac_units[55].mul0             |multiplier_with_adder_1228 |    607|
|723   |    \generate_mac_units[56].mul0             |multiplier_with_adder_1229 |    607|
|724   |    \generate_mac_units[57].mul0             |multiplier_with_adder_1230 |    607|
|725   |    \generate_mac_units[58].mul0             |multiplier_with_adder_1231 |    607|
|726   |    \generate_mac_units[59].mul0             |multiplier_with_adder_1232 |    607|
|727   |    \generate_mac_units[5].mul0              |multiplier_with_adder_1233 |    605|
|728   |    \generate_mac_units[60].mul0             |multiplier_with_adder_1234 |    597|
|729   |    \generate_mac_units[61].mul0             |multiplier_with_adder_1235 |    587|
|730   |    \generate_mac_units[62].mul0             |multiplier_with_adder_1236 |    607|
|731   |    \generate_mac_units[63].mul0             |multiplier_with_adder_1237 |    597|
|732   |    \generate_mac_units[64].mul0             |multiplier_with_adder_1238 |    597|
|733   |    \generate_mac_units[65].mul0             |multiplier_with_adder_1239 |    597|
|734   |    \generate_mac_units[66].mul0             |multiplier_with_adder_1240 |    597|
|735   |    \generate_mac_units[67].mul0             |multiplier_with_adder_1241 |    597|
|736   |    \generate_mac_units[68].mul0             |multiplier_with_adder_1242 |    597|
|737   |    \generate_mac_units[69].mul0             |multiplier_with_adder_1243 |    597|
|738   |    \generate_mac_units[6].mul0              |multiplier_with_adder_1244 |    605|
|739   |    \generate_mac_units[70].mul0             |multiplier_with_adder_1245 |    597|
|740   |    \generate_mac_units[71].mul0             |multiplier_with_adder_1246 |    597|
|741   |    \generate_mac_units[72].mul0             |multiplier_with_adder_1247 |    597|
|742   |    \generate_mac_units[73].mul0             |multiplier_with_adder_1248 |    577|
|743   |    \generate_mac_units[74].mul0             |multiplier_with_adder_1249 |    597|
|744   |    \generate_mac_units[75].mul0             |multiplier_with_adder_1250 |    597|
|745   |    \generate_mac_units[76].mul0             |multiplier_with_adder_1251 |    597|
|746   |    \generate_mac_units[77].mul0             |multiplier_with_adder_1252 |    597|
|747   |    \generate_mac_units[78].mul0             |multiplier_with_adder_1253 |    597|
|748   |    \generate_mac_units[79].mul0             |multiplier_with_adder_1254 |    597|
|749   |    \generate_mac_units[7].mul0              |multiplier_with_adder_1255 |    605|
|750   |    \generate_mac_units[80].mul0             |multiplier_with_adder_1256 |    597|
|751   |    \generate_mac_units[81].mul0             |multiplier_with_adder_1257 |    597|
|752   |    \generate_mac_units[82].mul0             |multiplier_with_adder_1258 |    597|
|753   |    \generate_mac_units[83].mul0             |multiplier_with_adder_1259 |    597|
|754   |    \generate_mac_units[84].mul0             |multiplier_with_adder_1260 |    597|
|755   |    \generate_mac_units[85].mul0             |multiplier_with_adder_1261 |    597|
|756   |    \generate_mac_units[86].mul0             |multiplier_with_adder_1262 |    597|
|757   |    \generate_mac_units[87].mul0             |multiplier_with_adder_1263 |    597|
|758   |    \generate_mac_units[88].mul0             |multiplier_with_adder_1264 |    597|
|759   |    \generate_mac_units[89].mul0             |multiplier_with_adder_1265 |    597|
|760   |    \generate_mac_units[8].mul0              |multiplier_with_adder_1266 |    605|
|761   |    \generate_mac_units[90].mul0             |multiplier_with_adder_1267 |    597|
|762   |    \generate_mac_units[91].mul0             |multiplier_with_adder_1268 |    597|
|763   |    \generate_mac_units[92].mul0             |multiplier_with_adder_1269 |    597|
|764   |    \generate_mac_units[93].mul0             |multiplier_with_adder_1270 |    597|
|765   |    \generate_mac_units[94].mul0             |multiplier_with_adder_1271 |    597|
|766   |    \generate_mac_units[95].mul0             |multiplier_with_adder_1272 |    597|
|767   |    \generate_mac_units[96].mul0             |multiplier_with_adder_1273 |    597|
|768   |    \generate_mac_units[97].mul0             |multiplier_with_adder_1274 |    597|
|769   |    \generate_mac_units[98].mul0             |multiplier_with_adder_1275 |    597|
|770   |    \generate_mac_units[99].mul0             |multiplier_with_adder_1276 |    597|
|771   |    \generate_mac_units[9].mul0              |multiplier_with_adder_1277 |    605|
|772   |  mmx_unit_1                                 |mmx_unit                   |  75648|
|773   |    \generate_mac_units[0].mul0              |simple_multiplier_1023     |   1945|
|774   |    \generate_mac_units[100].mul0            |simple_multiplier_1024     |    581|
|775   |    \generate_mac_units[101].mul0            |simple_multiplier_1025     |    562|
|776   |    \generate_mac_units[102].mul0            |simple_multiplier_1026     |    581|
|777   |    \generate_mac_units[103].mul0            |simple_multiplier_1027     |    581|
|778   |    \generate_mac_units[104].mul0            |simple_multiplier_1028     |    581|
|779   |    \generate_mac_units[105].mul0            |simple_multiplier_1029     |    582|
|780   |    \generate_mac_units[106].mul0            |simple_multiplier_1030     |    581|
|781   |    \generate_mac_units[107].mul0            |simple_multiplier_1031     |    581|
|782   |    \generate_mac_units[108].mul0            |simple_multiplier_1032     |    581|
|783   |    \generate_mac_units[109].mul0            |simple_multiplier_1033     |    581|
|784   |    \generate_mac_units[10].mul0             |simple_multiplier_1034     |    582|
|785   |    \generate_mac_units[110].mul0            |simple_multiplier_1035     |    581|
|786   |    \generate_mac_units[111].mul0            |simple_multiplier_1036     |    562|
|787   |    \generate_mac_units[112].mul0            |simple_multiplier_1037     |    581|
|788   |    \generate_mac_units[113].mul0            |simple_multiplier_1038     |    582|
|789   |    \generate_mac_units[114].mul0            |simple_multiplier_1039     |    581|
|790   |    \generate_mac_units[115].mul0            |simple_multiplier_1040     |    581|
|791   |    \generate_mac_units[116].mul0            |simple_multiplier_1041     |    581|
|792   |    \generate_mac_units[117].mul0            |simple_multiplier_1042     |    562|
|793   |    \generate_mac_units[118].mul0            |simple_multiplier_1043     |    581|
|794   |    \generate_mac_units[119].mul0            |simple_multiplier_1044     |    581|
|795   |    \generate_mac_units[11].mul0             |simple_multiplier_1045     |    581|
|796   |    \generate_mac_units[120].mul0            |simple_multiplier_1046     |    581|
|797   |    \generate_mac_units[121].mul0            |simple_multiplier_1047     |    582|
|798   |    \generate_mac_units[122].mul0            |simple_multiplier_1048     |    581|
|799   |    \generate_mac_units[123].mul0            |simple_multiplier_1049     |    581|
|800   |    \generate_mac_units[124].mul0            |simple_multiplier_1050     |    581|
|801   |    \generate_mac_units[125].mul0            |simple_multiplier_1051     |    581|
|802   |    \generate_mac_units[126].mul0            |simple_multiplier_1052     |    581|
|803   |    \generate_mac_units[127].mul0            |simple_multiplier_1053     |    581|
|804   |    \generate_mac_units[12].mul0             |simple_multiplier_1054     |    581|
|805   |    \generate_mac_units[13].mul0             |simple_multiplier_1055     |    562|
|806   |    \generate_mac_units[14].mul0             |simple_multiplier_1056     |    581|
|807   |    \generate_mac_units[15].mul0             |simple_multiplier_1057     |    581|
|808   |    \generate_mac_units[16].mul0             |simple_multiplier_1058     |    581|
|809   |    \generate_mac_units[17].mul0             |simple_multiplier_1059     |    581|
|810   |    \generate_mac_units[18].mul0             |simple_multiplier_1060     |    582|
|811   |    \generate_mac_units[19].mul0             |simple_multiplier_1061     |    581|
|812   |    \generate_mac_units[1].mul0              |simple_multiplier_1062     |    581|
|813   |    \generate_mac_units[20].mul0             |simple_multiplier_1063     |    581|
|814   |    \generate_mac_units[21].mul0             |simple_multiplier_1064     |    581|
|815   |    \generate_mac_units[22].mul0             |simple_multiplier_1065     |    581|
|816   |    \generate_mac_units[23].mul0             |simple_multiplier_1066     |    581|
|817   |    \generate_mac_units[24].mul0             |simple_multiplier_1067     |    581|
|818   |    \generate_mac_units[25].mul0             |simple_multiplier_1068     |    581|
|819   |    \generate_mac_units[26].mul0             |simple_multiplier_1069     |    582|
|820   |    \generate_mac_units[27].mul0             |simple_multiplier_1070     |    581|
|821   |    \generate_mac_units[28].mul0             |simple_multiplier_1071     |    581|
|822   |    \generate_mac_units[29].mul0             |simple_multiplier_1072     |    581|
|823   |    \generate_mac_units[2].mul0              |simple_multiplier_1073     |    582|
|824   |    \generate_mac_units[30].mul0             |simple_multiplier_1074     |    581|
|825   |    \generate_mac_units[31].mul0             |simple_multiplier_1075     |    581|
|826   |    \generate_mac_units[32].mul0             |simple_multiplier_1076     |    581|
|827   |    \generate_mac_units[33].mul0             |simple_multiplier_1077     |    581|
|828   |    \generate_mac_units[34].mul0             |simple_multiplier_1078     |    582|
|829   |    \generate_mac_units[35].mul0             |simple_multiplier_1079     |    581|
|830   |    \generate_mac_units[36].mul0             |simple_multiplier_1080     |    581|
|831   |    \generate_mac_units[37].mul0             |simple_multiplier_1081     |    581|
|832   |    \generate_mac_units[38].mul0             |simple_multiplier_1082     |    581|
|833   |    \generate_mac_units[39].mul0             |simple_multiplier_1083     |    581|
|834   |    \generate_mac_units[3].mul0              |simple_multiplier_1084     |    581|
|835   |    \generate_mac_units[40].mul0             |simple_multiplier_1085     |    581|
|836   |    \generate_mac_units[41].mul0             |simple_multiplier_1086     |    582|
|837   |    \generate_mac_units[42].mul0             |simple_multiplier_1087     |    581|
|838   |    \generate_mac_units[43].mul0             |simple_multiplier_1088     |    581|
|839   |    \generate_mac_units[44].mul0             |simple_multiplier_1089     |    581|
|840   |    \generate_mac_units[45].mul0             |simple_multiplier_1090     |    581|
|841   |    \generate_mac_units[46].mul0             |simple_multiplier_1091     |    581|
|842   |    \generate_mac_units[47].mul0             |simple_multiplier_1092     |    581|
|843   |    \generate_mac_units[48].mul0             |simple_multiplier_1093     |    581|
|844   |    \generate_mac_units[49].mul0             |simple_multiplier_1094     |    582|
|845   |    \generate_mac_units[4].mul0              |simple_multiplier_1095     |    581|
|846   |    \generate_mac_units[50].mul0             |simple_multiplier_1096     |    581|
|847   |    \generate_mac_units[51].mul0             |simple_multiplier_1097     |    581|
|848   |    \generate_mac_units[52].mul0             |simple_multiplier_1098     |    581|
|849   |    \generate_mac_units[53].mul0             |simple_multiplier_1099     |    581|
|850   |    \generate_mac_units[54].mul0             |simple_multiplier_1100     |    581|
|851   |    \generate_mac_units[55].mul0             |simple_multiplier_1101     |    581|
|852   |    \generate_mac_units[56].mul0             |simple_multiplier_1102     |    581|
|853   |    \generate_mac_units[57].mul0             |simple_multiplier_1103     |    582|
|854   |    \generate_mac_units[58].mul0             |simple_multiplier_1104     |    581|
|855   |    \generate_mac_units[59].mul0             |simple_multiplier_1105     |    581|
|856   |    \generate_mac_units[5].mul0              |simple_multiplier_1106     |    581|
|857   |    \generate_mac_units[60].mul0             |simple_multiplier_1107     |    581|
|858   |    \generate_mac_units[61].mul0             |simple_multiplier_1108     |    581|
|859   |    \generate_mac_units[62].mul0             |simple_multiplier_1109     |    581|
|860   |    \generate_mac_units[63].mul0             |simple_multiplier_1110     |    581|
|861   |    \generate_mac_units[64].mul0             |simple_multiplier_1111     |    581|
|862   |    \generate_mac_units[65].mul0             |simple_multiplier_1112     |    582|
|863   |    \generate_mac_units[66].mul0             |simple_multiplier_1113     |    581|
|864   |    \generate_mac_units[67].mul0             |simple_multiplier_1114     |    581|
|865   |    \generate_mac_units[68].mul0             |simple_multiplier_1115     |    581|
|866   |    \generate_mac_units[69].mul0             |simple_multiplier_1116     |    581|
|867   |    \generate_mac_units[6].mul0              |simple_multiplier_1117     |    581|
|868   |    \generate_mac_units[70].mul0             |simple_multiplier_1118     |    581|
|869   |    \generate_mac_units[71].mul0             |simple_multiplier_1119     |    581|
|870   |    \generate_mac_units[72].mul0             |simple_multiplier_1120     |    581|
|871   |    \generate_mac_units[73].mul0             |simple_multiplier_1121     |    582|
|872   |    \generate_mac_units[74].mul0             |simple_multiplier_1122     |    581|
|873   |    \generate_mac_units[75].mul0             |simple_multiplier_1123     |    581|
|874   |    \generate_mac_units[76].mul0             |simple_multiplier_1124     |    581|
|875   |    \generate_mac_units[77].mul0             |simple_multiplier_1125     |    562|
|876   |    \generate_mac_units[78].mul0             |simple_multiplier_1126     |    581|
|877   |    \generate_mac_units[79].mul0             |simple_multiplier_1127     |    581|
|878   |    \generate_mac_units[7].mul0              |simple_multiplier_1128     |    581|
|879   |    \generate_mac_units[80].mul0             |simple_multiplier_1129     |    581|
|880   |    \generate_mac_units[81].mul0             |simple_multiplier_1130     |    582|
|881   |    \generate_mac_units[82].mul0             |simple_multiplier_1131     |    581|
|882   |    \generate_mac_units[83].mul0             |simple_multiplier_1132     |    581|
|883   |    \generate_mac_units[84].mul0             |simple_multiplier_1133     |    581|
|884   |    \generate_mac_units[85].mul0             |simple_multiplier_1134     |    581|
|885   |    \generate_mac_units[86].mul0             |simple_multiplier_1135     |    581|
|886   |    \generate_mac_units[87].mul0             |simple_multiplier_1136     |    581|
|887   |    \generate_mac_units[88].mul0             |simple_multiplier_1137     |    581|
|888   |    \generate_mac_units[89].mul0             |simple_multiplier_1138     |    582|
|889   |    \generate_mac_units[8].mul0              |simple_multiplier_1139     |    581|
|890   |    \generate_mac_units[90].mul0             |simple_multiplier_1140     |    581|
|891   |    \generate_mac_units[91].mul0             |simple_multiplier_1141     |    581|
|892   |    \generate_mac_units[92].mul0             |simple_multiplier_1142     |    561|
|893   |    \generate_mac_units[93].mul0             |simple_multiplier_1143     |    581|
|894   |    \generate_mac_units[94].mul0             |simple_multiplier_1144     |    562|
|895   |    \generate_mac_units[95].mul0             |simple_multiplier_1145     |    581|
|896   |    \generate_mac_units[96].mul0             |simple_multiplier_1146     |    581|
|897   |    \generate_mac_units[97].mul0             |simple_multiplier_1147     |    582|
|898   |    \generate_mac_units[98].mul0             |simple_multiplier_1148     |    581|
|899   |    \generate_mac_units[99].mul0             |simple_multiplier_1149     |    581|
|900   |    \generate_mac_units[9].mul0              |simple_multiplier_1150     |    581|
|901   |  mmx_unit_2                                 |mmx_unit_511               |  68511|
|902   |    \generate_mac_units[0].mul0              |simple_multiplier          |    535|
|903   |    \generate_mac_units[100].mul0            |simple_multiplier_896      |    535|
|904   |    \generate_mac_units[101].mul0            |simple_multiplier_897      |    535|
|905   |    \generate_mac_units[102].mul0            |simple_multiplier_898      |    535|
|906   |    \generate_mac_units[103].mul0            |simple_multiplier_899      |    535|
|907   |    \generate_mac_units[104].mul0            |simple_multiplier_900      |    535|
|908   |    \generate_mac_units[105].mul0            |simple_multiplier_901      |    535|
|909   |    \generate_mac_units[106].mul0            |simple_multiplier_902      |    535|
|910   |    \generate_mac_units[107].mul0            |simple_multiplier_903      |    535|
|911   |    \generate_mac_units[108].mul0            |simple_multiplier_904      |    535|
|912   |    \generate_mac_units[109].mul0            |simple_multiplier_905      |    535|
|913   |    \generate_mac_units[10].mul0             |simple_multiplier_906      |    535|
|914   |    \generate_mac_units[110].mul0            |simple_multiplier_907      |    535|
|915   |    \generate_mac_units[111].mul0            |simple_multiplier_908      |    535|
|916   |    \generate_mac_units[112].mul0            |simple_multiplier_909      |    535|
|917   |    \generate_mac_units[113].mul0            |simple_multiplier_910      |    535|
|918   |    \generate_mac_units[114].mul0            |simple_multiplier_911      |    535|
|919   |    \generate_mac_units[115].mul0            |simple_multiplier_912      |    535|
|920   |    \generate_mac_units[116].mul0            |simple_multiplier_913      |    535|
|921   |    \generate_mac_units[117].mul0            |simple_multiplier_914      |    535|
|922   |    \generate_mac_units[118].mul0            |simple_multiplier_915      |    535|
|923   |    \generate_mac_units[119].mul0            |simple_multiplier_916      |    535|
|924   |    \generate_mac_units[11].mul0             |simple_multiplier_917      |    535|
|925   |    \generate_mac_units[120].mul0            |simple_multiplier_918      |    535|
|926   |    \generate_mac_units[121].mul0            |simple_multiplier_919      |    535|
|927   |    \generate_mac_units[122].mul0            |simple_multiplier_920      |    535|
|928   |    \generate_mac_units[123].mul0            |simple_multiplier_921      |    535|
|929   |    \generate_mac_units[124].mul0            |simple_multiplier_922      |    535|
|930   |    \generate_mac_units[125].mul0            |simple_multiplier_923      |    535|
|931   |    \generate_mac_units[126].mul0            |simple_multiplier_924      |    535|
|932   |    \generate_mac_units[127].mul0            |simple_multiplier_925      |    535|
|933   |    \generate_mac_units[12].mul0             |simple_multiplier_926      |    535|
|934   |    \generate_mac_units[13].mul0             |simple_multiplier_927      |    535|
|935   |    \generate_mac_units[14].mul0             |simple_multiplier_928      |    535|
|936   |    \generate_mac_units[15].mul0             |simple_multiplier_929      |    535|
|937   |    \generate_mac_units[16].mul0             |simple_multiplier_930      |    535|
|938   |    \generate_mac_units[17].mul0             |simple_multiplier_931      |    535|
|939   |    \generate_mac_units[18].mul0             |simple_multiplier_932      |    535|
|940   |    \generate_mac_units[19].mul0             |simple_multiplier_933      |    535|
|941   |    \generate_mac_units[1].mul0              |simple_multiplier_934      |    535|
|942   |    \generate_mac_units[20].mul0             |simple_multiplier_935      |    535|
|943   |    \generate_mac_units[21].mul0             |simple_multiplier_936      |    535|
|944   |    \generate_mac_units[22].mul0             |simple_multiplier_937      |    535|
|945   |    \generate_mac_units[23].mul0             |simple_multiplier_938      |    535|
|946   |    \generate_mac_units[24].mul0             |simple_multiplier_939      |    535|
|947   |    \generate_mac_units[25].mul0             |simple_multiplier_940      |    535|
|948   |    \generate_mac_units[26].mul0             |simple_multiplier_941      |    535|
|949   |    \generate_mac_units[27].mul0             |simple_multiplier_942      |    535|
|950   |    \generate_mac_units[28].mul0             |simple_multiplier_943      |    535|
|951   |    \generate_mac_units[29].mul0             |simple_multiplier_944      |    535|
|952   |    \generate_mac_units[2].mul0              |simple_multiplier_945      |    535|
|953   |    \generate_mac_units[30].mul0             |simple_multiplier_946      |    535|
|954   |    \generate_mac_units[31].mul0             |simple_multiplier_947      |    535|
|955   |    \generate_mac_units[32].mul0             |simple_multiplier_948      |    535|
|956   |    \generate_mac_units[33].mul0             |simple_multiplier_949      |    535|
|957   |    \generate_mac_units[34].mul0             |simple_multiplier_950      |    535|
|958   |    \generate_mac_units[35].mul0             |simple_multiplier_951      |    535|
|959   |    \generate_mac_units[36].mul0             |simple_multiplier_952      |    535|
|960   |    \generate_mac_units[37].mul0             |simple_multiplier_953      |    535|
|961   |    \generate_mac_units[38].mul0             |simple_multiplier_954      |    535|
|962   |    \generate_mac_units[39].mul0             |simple_multiplier_955      |    535|
|963   |    \generate_mac_units[3].mul0              |simple_multiplier_956      |    535|
|964   |    \generate_mac_units[40].mul0             |simple_multiplier_957      |    535|
|965   |    \generate_mac_units[41].mul0             |simple_multiplier_958      |    535|
|966   |    \generate_mac_units[42].mul0             |simple_multiplier_959      |    535|
|967   |    \generate_mac_units[43].mul0             |simple_multiplier_960      |    535|
|968   |    \generate_mac_units[44].mul0             |simple_multiplier_961      |    535|
|969   |    \generate_mac_units[45].mul0             |simple_multiplier_962      |    535|
|970   |    \generate_mac_units[46].mul0             |simple_multiplier_963      |    535|
|971   |    \generate_mac_units[47].mul0             |simple_multiplier_964      |    535|
|972   |    \generate_mac_units[48].mul0             |simple_multiplier_965      |    535|
|973   |    \generate_mac_units[49].mul0             |simple_multiplier_966      |    535|
|974   |    \generate_mac_units[4].mul0              |simple_multiplier_967      |    535|
|975   |    \generate_mac_units[50].mul0             |simple_multiplier_968      |    535|
|976   |    \generate_mac_units[51].mul0             |simple_multiplier_969      |    535|
|977   |    \generate_mac_units[52].mul0             |simple_multiplier_970      |    535|
|978   |    \generate_mac_units[53].mul0             |simple_multiplier_971      |    535|
|979   |    \generate_mac_units[54].mul0             |simple_multiplier_972      |    535|
|980   |    \generate_mac_units[55].mul0             |simple_multiplier_973      |    535|
|981   |    \generate_mac_units[56].mul0             |simple_multiplier_974      |    535|
|982   |    \generate_mac_units[57].mul0             |simple_multiplier_975      |    535|
|983   |    \generate_mac_units[58].mul0             |simple_multiplier_976      |    535|
|984   |    \generate_mac_units[59].mul0             |simple_multiplier_977      |    535|
|985   |    \generate_mac_units[5].mul0              |simple_multiplier_978      |    535|
|986   |    \generate_mac_units[60].mul0             |simple_multiplier_979      |    535|
|987   |    \generate_mac_units[61].mul0             |simple_multiplier_980      |    535|
|988   |    \generate_mac_units[62].mul0             |simple_multiplier_981      |    535|
|989   |    \generate_mac_units[63].mul0             |simple_multiplier_982      |    535|
|990   |    \generate_mac_units[64].mul0             |simple_multiplier_983      |    535|
|991   |    \generate_mac_units[65].mul0             |simple_multiplier_984      |    535|
|992   |    \generate_mac_units[66].mul0             |simple_multiplier_985      |    535|
|993   |    \generate_mac_units[67].mul0             |simple_multiplier_986      |    535|
|994   |    \generate_mac_units[68].mul0             |simple_multiplier_987      |    535|
|995   |    \generate_mac_units[69].mul0             |simple_multiplier_988      |    535|
|996   |    \generate_mac_units[6].mul0              |simple_multiplier_989      |    535|
|997   |    \generate_mac_units[70].mul0             |simple_multiplier_990      |    535|
|998   |    \generate_mac_units[71].mul0             |simple_multiplier_991      |    535|
|999   |    \generate_mac_units[72].mul0             |simple_multiplier_992      |    535|
|1000  |    \generate_mac_units[73].mul0             |simple_multiplier_993      |    535|
|1001  |    \generate_mac_units[74].mul0             |simple_multiplier_994      |    535|
|1002  |    \generate_mac_units[75].mul0             |simple_multiplier_995      |    535|
|1003  |    \generate_mac_units[76].mul0             |simple_multiplier_996      |    535|
|1004  |    \generate_mac_units[77].mul0             |simple_multiplier_997      |    535|
|1005  |    \generate_mac_units[78].mul0             |simple_multiplier_998      |    535|
|1006  |    \generate_mac_units[79].mul0             |simple_multiplier_999      |    535|
|1007  |    \generate_mac_units[7].mul0              |simple_multiplier_1000     |    535|
|1008  |    \generate_mac_units[80].mul0             |simple_multiplier_1001     |    535|
|1009  |    \generate_mac_units[81].mul0             |simple_multiplier_1002     |    535|
|1010  |    \generate_mac_units[82].mul0             |simple_multiplier_1003     |    535|
|1011  |    \generate_mac_units[83].mul0             |simple_multiplier_1004     |    535|
|1012  |    \generate_mac_units[84].mul0             |simple_multiplier_1005     |    535|
|1013  |    \generate_mac_units[85].mul0             |simple_multiplier_1006     |    535|
|1014  |    \generate_mac_units[86].mul0             |simple_multiplier_1007     |    535|
|1015  |    \generate_mac_units[87].mul0             |simple_multiplier_1008     |    535|
|1016  |    \generate_mac_units[88].mul0             |simple_multiplier_1009     |    535|
|1017  |    \generate_mac_units[89].mul0             |simple_multiplier_1010     |    535|
|1018  |    \generate_mac_units[8].mul0              |simple_multiplier_1011     |    535|
|1019  |    \generate_mac_units[90].mul0             |simple_multiplier_1012     |    535|
|1020  |    \generate_mac_units[91].mul0             |simple_multiplier_1013     |    535|
|1021  |    \generate_mac_units[92].mul0             |simple_multiplier_1014     |    535|
|1022  |    \generate_mac_units[93].mul0             |simple_multiplier_1015     |    535|
|1023  |    \generate_mac_units[94].mul0             |simple_multiplier_1016     |    535|
|1024  |    \generate_mac_units[95].mul0             |simple_multiplier_1017     |    535|
|1025  |    \generate_mac_units[96].mul0             |simple_multiplier_1018     |    535|
|1026  |    \generate_mac_units[97].mul0             |simple_multiplier_1019     |    535|
|1027  |    \generate_mac_units[98].mul0             |simple_multiplier_1020     |    535|
|1028  |    \generate_mac_units[99].mul0             |simple_multiplier_1021     |    535|
|1029  |    \generate_mac_units[9].mul0              |simple_multiplier_1022     |    535|
|1030  |  sigmoid_unit_1                             |sigmoid_unit               |  15126|
|1031  |    \generate_sigmoid_units[0].mul0          |MULT_ACC_LD_768            |    109|
|1032  |    \generate_sigmoid_units[100].mul0        |MULT_ACC_LD_769            |    108|
|1033  |    \generate_sigmoid_units[101].mul0        |MULT_ACC_LD_770            |     44|
|1034  |    \generate_sigmoid_units[102].mul0        |MULT_ACC_LD_771            |    108|
|1035  |    \generate_sigmoid_units[103].mul0        |MULT_ACC_LD_772            |    108|
|1036  |    \generate_sigmoid_units[104].mul0        |MULT_ACC_LD_773            |    316|
|1037  |    \generate_sigmoid_units[105].mul0        |MULT_ACC_LD_774            |    107|
|1038  |    \generate_sigmoid_units[106].mul0        |MULT_ACC_LD_775            |    110|
|1039  |    \generate_sigmoid_units[107].mul0        |MULT_ACC_LD_776            |    108|
|1040  |    \generate_sigmoid_units[108].mul0        |MULT_ACC_LD_777            |    107|
|1041  |    \generate_sigmoid_units[109].mul0        |MULT_ACC_LD_778            |    108|
|1042  |    \generate_sigmoid_units[10].mul0         |MULT_ACC_LD_779            |    109|
|1043  |    \generate_sigmoid_units[110].mul0        |MULT_ACC_LD_780            |    110|
|1044  |    \generate_sigmoid_units[111].mul0        |MULT_ACC_LD_781            |     44|
|1045  |    \generate_sigmoid_units[112].mul0        |MULT_ACC_LD_782            |    108|
|1046  |    \generate_sigmoid_units[113].mul0        |MULT_ACC_LD_783            |    109|
|1047  |    \generate_sigmoid_units[114].mul0        |MULT_ACC_LD_784            |    109|
|1048  |    \generate_sigmoid_units[115].mul0        |MULT_ACC_LD_785            |    109|
|1049  |    \generate_sigmoid_units[116].mul0        |MULT_ACC_LD_786            |    111|
|1050  |    \generate_sigmoid_units[117].mul0        |MULT_ACC_LD_787            |     44|
|1051  |    \generate_sigmoid_units[118].mul0        |MULT_ACC_LD_788            |    110|
|1052  |    \generate_sigmoid_units[119].mul0        |MULT_ACC_LD_789            |    317|
|1053  |    \generate_sigmoid_units[11].mul0         |MULT_ACC_LD_790            |    108|
|1054  |    \generate_sigmoid_units[120].mul0        |MULT_ACC_LD_791            |    108|
|1055  |    \generate_sigmoid_units[121].mul0        |MULT_ACC_LD_792            |    110|
|1056  |    \generate_sigmoid_units[122].mul0        |MULT_ACC_LD_793            |    108|
|1057  |    \generate_sigmoid_units[123].mul0        |MULT_ACC_LD_794            |    109|
|1058  |    \generate_sigmoid_units[124].mul0        |MULT_ACC_LD_795            |    108|
|1059  |    \generate_sigmoid_units[125].mul0        |MULT_ACC_LD_796            |    109|
|1060  |    \generate_sigmoid_units[126].mul0        |MULT_ACC_LD_797            |    108|
|1061  |    \generate_sigmoid_units[127].mul0        |MULT_ACC_LD_798            |    110|
|1062  |    \generate_sigmoid_units[12].mul0         |MULT_ACC_LD_799            |    110|
|1063  |    \generate_sigmoid_units[13].mul0         |MULT_ACC_LD_800            |     46|
|1064  |    \generate_sigmoid_units[14].mul0         |MULT_ACC_LD_801            |    108|
|1065  |    \generate_sigmoid_units[15].mul0         |MULT_ACC_LD_802            |    109|
|1066  |    \generate_sigmoid_units[16].mul0         |MULT_ACC_LD_803            |    109|
|1067  |    \generate_sigmoid_units[17].mul0         |MULT_ACC_LD_804            |    109|
|1068  |    \generate_sigmoid_units[18].mul0         |MULT_ACC_LD_805            |    109|
|1069  |    \generate_sigmoid_units[19].mul0         |MULT_ACC_LD_806            |    109|
|1070  |    \generate_sigmoid_units[1].mul0          |MULT_ACC_LD_807            |    111|
|1071  |    \generate_sigmoid_units[20].mul0         |MULT_ACC_LD_808            |    317|
|1072  |    \generate_sigmoid_units[21].mul0         |MULT_ACC_LD_809            |    109|
|1073  |    \generate_sigmoid_units[22].mul0         |MULT_ACC_LD_810            |    109|
|1074  |    \generate_sigmoid_units[23].mul0         |MULT_ACC_LD_811            |    109|
|1075  |    \generate_sigmoid_units[24].mul0         |MULT_ACC_LD_812            |    111|
|1076  |    \generate_sigmoid_units[25].mul0         |MULT_ACC_LD_813            |    110|
|1077  |    \generate_sigmoid_units[26].mul0         |MULT_ACC_LD_814            |    109|
|1078  |    \generate_sigmoid_units[27].mul0         |MULT_ACC_LD_815            |    110|
|1079  |    \generate_sigmoid_units[28].mul0         |MULT_ACC_LD_816            |    108|
|1080  |    \generate_sigmoid_units[29].mul0         |MULT_ACC_LD_817            |    108|
|1081  |    \generate_sigmoid_units[2].mul0          |MULT_ACC_LD_818            |    108|
|1082  |    \generate_sigmoid_units[30].mul0         |MULT_ACC_LD_819            |    108|
|1083  |    \generate_sigmoid_units[31].mul0         |MULT_ACC_LD_820            |    318|
|1084  |    \generate_sigmoid_units[32].mul0         |MULT_ACC_LD_821            |    109|
|1085  |    \generate_sigmoid_units[33].mul0         |MULT_ACC_LD_822            |    109|
|1086  |    \generate_sigmoid_units[34].mul0         |MULT_ACC_LD_823            |    109|
|1087  |    \generate_sigmoid_units[35].mul0         |MULT_ACC_LD_824            |    317|
|1088  |    \generate_sigmoid_units[36].mul0         |MULT_ACC_LD_825            |    108|
|1089  |    \generate_sigmoid_units[37].mul0         |MULT_ACC_LD_826            |    108|
|1090  |    \generate_sigmoid_units[38].mul0         |MULT_ACC_LD_827            |    109|
|1091  |    \generate_sigmoid_units[39].mul0         |MULT_ACC_LD_828            |    109|
|1092  |    \generate_sigmoid_units[3].mul0          |MULT_ACC_LD_829            |    108|
|1093  |    \generate_sigmoid_units[40].mul0         |MULT_ACC_LD_830            |    109|
|1094  |    \generate_sigmoid_units[41].mul0         |MULT_ACC_LD_831            |    108|
|1095  |    \generate_sigmoid_units[42].mul0         |MULT_ACC_LD_832            |    108|
|1096  |    \generate_sigmoid_units[43].mul0         |MULT_ACC_LD_833            |    108|
|1097  |    \generate_sigmoid_units[44].mul0         |MULT_ACC_LD_834            |    109|
|1098  |    \generate_sigmoid_units[45].mul0         |MULT_ACC_LD_835            |    108|
|1099  |    \generate_sigmoid_units[46].mul0         |MULT_ACC_LD_836            |    109|
|1100  |    \generate_sigmoid_units[47].mul0         |MULT_ACC_LD_837            |    110|
|1101  |    \generate_sigmoid_units[48].mul0         |MULT_ACC_LD_838            |    109|
|1102  |    \generate_sigmoid_units[49].mul0         |MULT_ACC_LD_839            |    110|
|1103  |    \generate_sigmoid_units[4].mul0          |MULT_ACC_LD_840            |    108|
|1104  |    \generate_sigmoid_units[50].mul0         |MULT_ACC_LD_841            |    108|
|1105  |    \generate_sigmoid_units[51].mul0         |MULT_ACC_LD_842            |    109|
|1106  |    \generate_sigmoid_units[52].mul0         |MULT_ACC_LD_843            |    109|
|1107  |    \generate_sigmoid_units[53].mul0         |MULT_ACC_LD_844            |    110|
|1108  |    \generate_sigmoid_units[54].mul0         |MULT_ACC_LD_845            |    108|
|1109  |    \generate_sigmoid_units[55].mul0         |MULT_ACC_LD_846            |    110|
|1110  |    \generate_sigmoid_units[56].mul0         |MULT_ACC_LD_847            |    109|
|1111  |    \generate_sigmoid_units[57].mul0         |MULT_ACC_LD_848            |    108|
|1112  |    \generate_sigmoid_units[58].mul0         |MULT_ACC_LD_849            |    317|
|1113  |    \generate_sigmoid_units[59].mul0         |MULT_ACC_LD_850            |    109|
|1114  |    \generate_sigmoid_units[5].mul0          |MULT_ACC_LD_851            |    109|
|1115  |    \generate_sigmoid_units[60].mul0         |MULT_ACC_LD_852            |    110|
|1116  |    \generate_sigmoid_units[61].mul0         |MULT_ACC_LD_853            |    108|
|1117  |    \generate_sigmoid_units[62].mul0         |MULT_ACC_LD_854            |    108|
|1118  |    \generate_sigmoid_units[63].mul0         |MULT_ACC_LD_855            |    109|
|1119  |    \generate_sigmoid_units[64].mul0         |MULT_ACC_LD_856            |    108|
|1120  |    \generate_sigmoid_units[65].mul0         |MULT_ACC_LD_857            |    108|
|1121  |    \generate_sigmoid_units[66].mul0         |MULT_ACC_LD_858            |    109|
|1122  |    \generate_sigmoid_units[67].mul0         |MULT_ACC_LD_859            |    108|
|1123  |    \generate_sigmoid_units[68].mul0         |MULT_ACC_LD_860            |    108|
|1124  |    \generate_sigmoid_units[69].mul0         |MULT_ACC_LD_861            |    111|
|1125  |    \generate_sigmoid_units[6].mul0          |MULT_ACC_LD_862            |    108|
|1126  |    \generate_sigmoid_units[70].mul0         |MULT_ACC_LD_863            |    110|
|1127  |    \generate_sigmoid_units[71].mul0         |MULT_ACC_LD_864            |    108|
|1128  |    \generate_sigmoid_units[72].mul0         |MULT_ACC_LD_865            |    108|
|1129  |    \generate_sigmoid_units[73].mul0         |MULT_ACC_LD_866            |    110|
|1130  |    \generate_sigmoid_units[74].mul0         |MULT_ACC_LD_867            |    108|
|1131  |    \generate_sigmoid_units[75].mul0         |MULT_ACC_LD_868            |    110|
|1132  |    \generate_sigmoid_units[76].mul0         |MULT_ACC_LD_869            |    109|
|1133  |    \generate_sigmoid_units[77].mul0         |MULT_ACC_LD_870            |     46|
|1134  |    \generate_sigmoid_units[78].mul0         |MULT_ACC_LD_871            |    109|
|1135  |    \generate_sigmoid_units[79].mul0         |MULT_ACC_LD_872            |    108|
|1136  |    \generate_sigmoid_units[7].mul0          |MULT_ACC_LD_873            |    112|
|1137  |    \generate_sigmoid_units[80].mul0         |MULT_ACC_LD_874            |    108|
|1138  |    \generate_sigmoid_units[81].mul0         |MULT_ACC_LD_875            |    107|
|1139  |    \generate_sigmoid_units[82].mul0         |MULT_ACC_LD_876            |    108|
|1140  |    \generate_sigmoid_units[83].mul0         |MULT_ACC_LD_877            |    109|
|1141  |    \generate_sigmoid_units[84].mul0         |MULT_ACC_LD_878            |    108|
|1142  |    \generate_sigmoid_units[85].mul0         |MULT_ACC_LD_879            |    316|
|1143  |    \generate_sigmoid_units[86].mul0         |MULT_ACC_LD_880            |    108|
|1144  |    \generate_sigmoid_units[87].mul0         |MULT_ACC_LD_881            |    109|
|1145  |    \generate_sigmoid_units[88].mul0         |MULT_ACC_LD_882            |    107|
|1146  |    \generate_sigmoid_units[89].mul0         |MULT_ACC_LD_883            |    107|
|1147  |    \generate_sigmoid_units[8].mul0          |MULT_ACC_LD_884            |    108|
|1148  |    \generate_sigmoid_units[90].mul0         |MULT_ACC_LD_885            |    110|
|1149  |    \generate_sigmoid_units[91].mul0         |MULT_ACC_LD_886            |    107|
|1150  |    \generate_sigmoid_units[92].mul0         |MULT_ACC_LD_887            |    239|
|1151  |    \generate_sigmoid_units[93].mul0         |MULT_ACC_LD_888            |    108|
|1152  |    \generate_sigmoid_units[94].mul0         |MULT_ACC_LD_889            |     45|
|1153  |    \generate_sigmoid_units[95].mul0         |MULT_ACC_LD_890            |    109|
|1154  |    \generate_sigmoid_units[96].mul0         |MULT_ACC_LD_891            |    107|
|1155  |    \generate_sigmoid_units[97].mul0         |MULT_ACC_LD_892            |    107|
|1156  |    \generate_sigmoid_units[98].mul0         |MULT_ACC_LD_893            |    109|
|1157  |    \generate_sigmoid_units[99].mul0         |MULT_ACC_LD_894            |    108|
|1158  |    \generate_sigmoid_units[9].mul0          |MULT_ACC_LD_895            |    108|
|1159  |  sigmoid_unit_2                             |sigmoid_unit_512           |  14678|
|1160  |    \generate_sigmoid_units[0].mul0          |MULT_ACC_LD_640            |    121|
|1161  |    \generate_sigmoid_units[100].mul0        |MULT_ACC_LD_641            |    117|
|1162  |    \generate_sigmoid_units[101].mul0        |MULT_ACC_LD_642            |     40|
|1163  |    \generate_sigmoid_units[102].mul0        |MULT_ACC_LD_643            |    117|
|1164  |    \generate_sigmoid_units[103].mul0        |MULT_ACC_LD_644            |    116|
|1165  |    \generate_sigmoid_units[104].mul0        |MULT_ACC_LD_645            |     72|
|1166  |    \generate_sigmoid_units[105].mul0        |MULT_ACC_LD_646            |    116|
|1167  |    \generate_sigmoid_units[106].mul0        |MULT_ACC_LD_647            |    116|
|1168  |    \generate_sigmoid_units[107].mul0        |MULT_ACC_LD_648            |    116|
|1169  |    \generate_sigmoid_units[108].mul0        |MULT_ACC_LD_649            |    117|
|1170  |    \generate_sigmoid_units[109].mul0        |MULT_ACC_LD_650            |    116|
|1171  |    \generate_sigmoid_units[10].mul0         |MULT_ACC_LD_651            |    117|
|1172  |    \generate_sigmoid_units[110].mul0        |MULT_ACC_LD_652            |    123|
|1173  |    \generate_sigmoid_units[111].mul0        |MULT_ACC_LD_653            |     40|
|1174  |    \generate_sigmoid_units[112].mul0        |MULT_ACC_LD_654            |    121|
|1175  |    \generate_sigmoid_units[113].mul0        |MULT_ACC_LD_655            |    122|
|1176  |    \generate_sigmoid_units[114].mul0        |MULT_ACC_LD_656            |    122|
|1177  |    \generate_sigmoid_units[115].mul0        |MULT_ACC_LD_657            |    122|
|1178  |    \generate_sigmoid_units[116].mul0        |MULT_ACC_LD_658            |    123|
|1179  |    \generate_sigmoid_units[117].mul0        |MULT_ACC_LD_659            |     40|
|1180  |    \generate_sigmoid_units[118].mul0        |MULT_ACC_LD_660            |    121|
|1181  |    \generate_sigmoid_units[119].mul0        |MULT_ACC_LD_661            |     75|
|1182  |    \generate_sigmoid_units[11].mul0         |MULT_ACC_LD_662            |    121|
|1183  |    \generate_sigmoid_units[120].mul0        |MULT_ACC_LD_663            |    123|
|1184  |    \generate_sigmoid_units[121].mul0        |MULT_ACC_LD_664            |    122|
|1185  |    \generate_sigmoid_units[122].mul0        |MULT_ACC_LD_665            |    122|
|1186  |    \generate_sigmoid_units[123].mul0        |MULT_ACC_LD_666            |    122|
|1187  |    \generate_sigmoid_units[124].mul0        |MULT_ACC_LD_667            |    121|
|1188  |    \generate_sigmoid_units[125].mul0        |MULT_ACC_LD_668            |    121|
|1189  |    \generate_sigmoid_units[126].mul0        |MULT_ACC_LD_669            |    121|
|1190  |    \generate_sigmoid_units[127].mul0        |MULT_ACC_LD_670            |    122|
|1191  |    \generate_sigmoid_units[12].mul0         |MULT_ACC_LD_671            |    122|
|1192  |    \generate_sigmoid_units[13].mul0         |MULT_ACC_LD_672            |     41|
|1193  |    \generate_sigmoid_units[14].mul0         |MULT_ACC_LD_673            |    117|
|1194  |    \generate_sigmoid_units[15].mul0         |MULT_ACC_LD_674            |    122|
|1195  |    \generate_sigmoid_units[16].mul0         |MULT_ACC_LD_675            |    122|
|1196  |    \generate_sigmoid_units[17].mul0         |MULT_ACC_LD_676            |    122|
|1197  |    \generate_sigmoid_units[18].mul0         |MULT_ACC_LD_677            |    121|
|1198  |    \generate_sigmoid_units[19].mul0         |MULT_ACC_LD_678            |    121|
|1199  |    \generate_sigmoid_units[1].mul0          |MULT_ACC_LD_679            |    123|
|1200  |    \generate_sigmoid_units[20].mul0         |MULT_ACC_LD_680            |     75|
|1201  |    \generate_sigmoid_units[21].mul0         |MULT_ACC_LD_681            |    121|
|1202  |    \generate_sigmoid_units[22].mul0         |MULT_ACC_LD_682            |    121|
|1203  |    \generate_sigmoid_units[23].mul0         |MULT_ACC_LD_683            |    123|
|1204  |    \generate_sigmoid_units[24].mul0         |MULT_ACC_LD_684            |    121|
|1205  |    \generate_sigmoid_units[25].mul0         |MULT_ACC_LD_685            |    122|
|1206  |    \generate_sigmoid_units[26].mul0         |MULT_ACC_LD_686            |    121|
|1207  |    \generate_sigmoid_units[27].mul0         |MULT_ACC_LD_687            |    121|
|1208  |    \generate_sigmoid_units[28].mul0         |MULT_ACC_LD_688            |    121|
|1209  |    \generate_sigmoid_units[29].mul0         |MULT_ACC_LD_689            |    122|
|1210  |    \generate_sigmoid_units[2].mul0          |MULT_ACC_LD_690            |    122|
|1211  |    \generate_sigmoid_units[30].mul0         |MULT_ACC_LD_691            |    121|
|1212  |    \generate_sigmoid_units[31].mul0         |MULT_ACC_LD_692            |     75|
|1213  |    \generate_sigmoid_units[32].mul0         |MULT_ACC_LD_693            |    121|
|1214  |    \generate_sigmoid_units[33].mul0         |MULT_ACC_LD_694            |    121|
|1215  |    \generate_sigmoid_units[34].mul0         |MULT_ACC_LD_695            |    121|
|1216  |    \generate_sigmoid_units[35].mul0         |MULT_ACC_LD_696            |     75|
|1217  |    \generate_sigmoid_units[36].mul0         |MULT_ACC_LD_697            |    121|
|1218  |    \generate_sigmoid_units[37].mul0         |MULT_ACC_LD_698            |    122|
|1219  |    \generate_sigmoid_units[38].mul0         |MULT_ACC_LD_699            |    122|
|1220  |    \generate_sigmoid_units[39].mul0         |MULT_ACC_LD_700            |    121|
|1221  |    \generate_sigmoid_units[3].mul0          |MULT_ACC_LD_701            |    122|
|1222  |    \generate_sigmoid_units[40].mul0         |MULT_ACC_LD_702            |    121|
|1223  |    \generate_sigmoid_units[41].mul0         |MULT_ACC_LD_703            |    121|
|1224  |    \generate_sigmoid_units[42].mul0         |MULT_ACC_LD_704            |    121|
|1225  |    \generate_sigmoid_units[43].mul0         |MULT_ACC_LD_705            |    121|
|1226  |    \generate_sigmoid_units[44].mul0         |MULT_ACC_LD_706            |    122|
|1227  |    \generate_sigmoid_units[45].mul0         |MULT_ACC_LD_707            |    121|
|1228  |    \generate_sigmoid_units[46].mul0         |MULT_ACC_LD_708            |    121|
|1229  |    \generate_sigmoid_units[47].mul0         |MULT_ACC_LD_709            |    122|
|1230  |    \generate_sigmoid_units[48].mul0         |MULT_ACC_LD_710            |    122|
|1231  |    \generate_sigmoid_units[49].mul0         |MULT_ACC_LD_711            |    122|
|1232  |    \generate_sigmoid_units[4].mul0          |MULT_ACC_LD_712            |    121|
|1233  |    \generate_sigmoid_units[50].mul0         |MULT_ACC_LD_713            |    121|
|1234  |    \generate_sigmoid_units[51].mul0         |MULT_ACC_LD_714            |    121|
|1235  |    \generate_sigmoid_units[52].mul0         |MULT_ACC_LD_715            |    121|
|1236  |    \generate_sigmoid_units[53].mul0         |MULT_ACC_LD_716            |    121|
|1237  |    \generate_sigmoid_units[54].mul0         |MULT_ACC_LD_717            |    116|
|1238  |    \generate_sigmoid_units[55].mul0         |MULT_ACC_LD_718            |    121|
|1239  |    \generate_sigmoid_units[56].mul0         |MULT_ACC_LD_719            |    123|
|1240  |    \generate_sigmoid_units[57].mul0         |MULT_ACC_LD_720            |    122|
|1241  |    \generate_sigmoid_units[58].mul0         |MULT_ACC_LD_721            |     75|
|1242  |    \generate_sigmoid_units[59].mul0         |MULT_ACC_LD_722            |    121|
|1243  |    \generate_sigmoid_units[5].mul0          |MULT_ACC_LD_723            |    117|
|1244  |    \generate_sigmoid_units[60].mul0         |MULT_ACC_LD_724            |    121|
|1245  |    \generate_sigmoid_units[61].mul0         |MULT_ACC_LD_725            |    121|
|1246  |    \generate_sigmoid_units[62].mul0         |MULT_ACC_LD_726            |    122|
|1247  |    \generate_sigmoid_units[63].mul0         |MULT_ACC_LD_727            |    121|
|1248  |    \generate_sigmoid_units[64].mul0         |MULT_ACC_LD_728            |    121|
|1249  |    \generate_sigmoid_units[65].mul0         |MULT_ACC_LD_729            |    122|
|1250  |    \generate_sigmoid_units[66].mul0         |MULT_ACC_LD_730            |    122|
|1251  |    \generate_sigmoid_units[67].mul0         |MULT_ACC_LD_731            |    121|
|1252  |    \generate_sigmoid_units[68].mul0         |MULT_ACC_LD_732            |    121|
|1253  |    \generate_sigmoid_units[69].mul0         |MULT_ACC_LD_733            |    122|
|1254  |    \generate_sigmoid_units[6].mul0          |MULT_ACC_LD_734            |    122|
|1255  |    \generate_sigmoid_units[70].mul0         |MULT_ACC_LD_735            |    130|
|1256  |    \generate_sigmoid_units[71].mul0         |MULT_ACC_LD_736            |    117|
|1257  |    \generate_sigmoid_units[72].mul0         |MULT_ACC_LD_737            |    121|
|1258  |    \generate_sigmoid_units[73].mul0         |MULT_ACC_LD_738            |    121|
|1259  |    \generate_sigmoid_units[74].mul0         |MULT_ACC_LD_739            |    121|
|1260  |    \generate_sigmoid_units[75].mul0         |MULT_ACC_LD_740            |    122|
|1261  |    \generate_sigmoid_units[76].mul0         |MULT_ACC_LD_741            |    122|
|1262  |    \generate_sigmoid_units[77].mul0         |MULT_ACC_LD_742            |     44|
|1263  |    \generate_sigmoid_units[78].mul0         |MULT_ACC_LD_743            |    121|
|1264  |    \generate_sigmoid_units[79].mul0         |MULT_ACC_LD_744            |    116|
|1265  |    \generate_sigmoid_units[7].mul0          |MULT_ACC_LD_745            |    122|
|1266  |    \generate_sigmoid_units[80].mul0         |MULT_ACC_LD_746            |    121|
|1267  |    \generate_sigmoid_units[81].mul0         |MULT_ACC_LD_747            |    116|
|1268  |    \generate_sigmoid_units[82].mul0         |MULT_ACC_LD_748            |    117|
|1269  |    \generate_sigmoid_units[83].mul0         |MULT_ACC_LD_749            |    122|
|1270  |    \generate_sigmoid_units[84].mul0         |MULT_ACC_LD_750            |    117|
|1271  |    \generate_sigmoid_units[85].mul0         |MULT_ACC_LD_751            |     72|
|1272  |    \generate_sigmoid_units[86].mul0         |MULT_ACC_LD_752            |    116|
|1273  |    \generate_sigmoid_units[87].mul0         |MULT_ACC_LD_753            |    116|
|1274  |    \generate_sigmoid_units[88].mul0         |MULT_ACC_LD_754            |    116|
|1275  |    \generate_sigmoid_units[89].mul0         |MULT_ACC_LD_755            |    116|
|1276  |    \generate_sigmoid_units[8].mul0          |MULT_ACC_LD_756            |    121|
|1277  |    \generate_sigmoid_units[90].mul0         |MULT_ACC_LD_757            |    116|
|1278  |    \generate_sigmoid_units[91].mul0         |MULT_ACC_LD_758            |    116|
|1279  |    \generate_sigmoid_units[92].mul0         |MULT_ACC_LD_759            |     13|
|1280  |    \generate_sigmoid_units[93].mul0         |MULT_ACC_LD_760            |    123|
|1281  |    \generate_sigmoid_units[94].mul0         |MULT_ACC_LD_761            |     41|
|1282  |    \generate_sigmoid_units[95].mul0         |MULT_ACC_LD_762            |    121|
|1283  |    \generate_sigmoid_units[96].mul0         |MULT_ACC_LD_763            |    125|
|1284  |    \generate_sigmoid_units[97].mul0         |MULT_ACC_LD_764            |    116|
|1285  |    \generate_sigmoid_units[98].mul0         |MULT_ACC_LD_765            |    121|
|1286  |    \generate_sigmoid_units[99].mul0         |MULT_ACC_LD_766            |    132|
|1287  |    \generate_sigmoid_units[9].mul0          |MULT_ACC_LD_767            |    121|
|1288  |  tanh_unit_1                                |tanh_unit                  |  15100|
|1289  |    \generate_sigmoid_units[0].mul0          |MULT_ACC_LD                |    109|
|1290  |    \generate_sigmoid_units[100].mul0        |MULT_ACC_LD_513            |    108|
|1291  |    \generate_sigmoid_units[101].mul0        |MULT_ACC_LD_514            |    111|
|1292  |    \generate_sigmoid_units[102].mul0        |MULT_ACC_LD_515            |    108|
|1293  |    \generate_sigmoid_units[103].mul0        |MULT_ACC_LD_516            |    109|
|1294  |    \generate_sigmoid_units[104].mul0        |MULT_ACC_LD_517            |    107|
|1295  |    \generate_sigmoid_units[105].mul0        |MULT_ACC_LD_518            |    110|
|1296  |    \generate_sigmoid_units[106].mul0        |MULT_ACC_LD_519            |     46|
|1297  |    \generate_sigmoid_units[107].mul0        |MULT_ACC_LD_520            |    108|
|1298  |    \generate_sigmoid_units[108].mul0        |MULT_ACC_LD_521            |    108|
|1299  |    \generate_sigmoid_units[109].mul0        |MULT_ACC_LD_522            |    317|
|1300  |    \generate_sigmoid_units[10].mul0         |MULT_ACC_LD_523            |    110|
|1301  |    \generate_sigmoid_units[110].mul0        |MULT_ACC_LD_524            |    110|
|1302  |    \generate_sigmoid_units[111].mul0        |MULT_ACC_LD_525            |    108|
|1303  |    \generate_sigmoid_units[112].mul0        |MULT_ACC_LD_526            |    108|
|1304  |    \generate_sigmoid_units[113].mul0        |MULT_ACC_LD_527            |     44|
|1305  |    \generate_sigmoid_units[114].mul0        |MULT_ACC_LD_528            |     44|
|1306  |    \generate_sigmoid_units[115].mul0        |MULT_ACC_LD_529            |     44|
|1307  |    \generate_sigmoid_units[116].mul0        |MULT_ACC_LD_530            |     47|
|1308  |    \generate_sigmoid_units[117].mul0        |MULT_ACC_LD_531            |    110|
|1309  |    \generate_sigmoid_units[118].mul0        |MULT_ACC_LD_532            |    108|
|1310  |    \generate_sigmoid_units[119].mul0        |MULT_ACC_LD_533            |    108|
|1311  |    \generate_sigmoid_units[11].mul0         |MULT_ACC_LD_534            |    109|
|1312  |    \generate_sigmoid_units[120].mul0        |MULT_ACC_LD_535            |    110|
|1313  |    \generate_sigmoid_units[121].mul0        |MULT_ACC_LD_536            |    109|
|1314  |    \generate_sigmoid_units[122].mul0        |MULT_ACC_LD_537            |    108|
|1315  |    \generate_sigmoid_units[123].mul0        |MULT_ACC_LD_538            |    109|
|1316  |    \generate_sigmoid_units[124].mul0        |MULT_ACC_LD_539            |    109|
|1317  |    \generate_sigmoid_units[125].mul0        |MULT_ACC_LD_540            |    108|
|1318  |    \generate_sigmoid_units[126].mul0        |MULT_ACC_LD_541            |    110|
|1319  |    \generate_sigmoid_units[127].mul0        |MULT_ACC_LD_542            |    108|
|1320  |    \generate_sigmoid_units[12].mul0         |MULT_ACC_LD_543            |    108|
|1321  |    \generate_sigmoid_units[13].mul0         |MULT_ACC_LD_544            |    109|
|1322  |    \generate_sigmoid_units[14].mul0         |MULT_ACC_LD_545            |    108|
|1323  |    \generate_sigmoid_units[15].mul0         |MULT_ACC_LD_546            |    109|
|1324  |    \generate_sigmoid_units[16].mul0         |MULT_ACC_LD_547            |    110|
|1325  |    \generate_sigmoid_units[17].mul0         |MULT_ACC_LD_548            |    109|
|1326  |    \generate_sigmoid_units[18].mul0         |MULT_ACC_LD_549            |    110|
|1327  |    \generate_sigmoid_units[19].mul0         |MULT_ACC_LD_550            |    109|
|1328  |    \generate_sigmoid_units[1].mul0          |MULT_ACC_LD_551            |    109|
|1329  |    \generate_sigmoid_units[20].mul0         |MULT_ACC_LD_552            |    108|
|1330  |    \generate_sigmoid_units[21].mul0         |MULT_ACC_LD_553            |    111|
|1331  |    \generate_sigmoid_units[22].mul0         |MULT_ACC_LD_554            |    109|
|1332  |    \generate_sigmoid_units[23].mul0         |MULT_ACC_LD_555            |    110|
|1333  |    \generate_sigmoid_units[24].mul0         |MULT_ACC_LD_556            |    109|
|1334  |    \generate_sigmoid_units[25].mul0         |MULT_ACC_LD_557            |    109|
|1335  |    \generate_sigmoid_units[26].mul0         |MULT_ACC_LD_558            |    109|
|1336  |    \generate_sigmoid_units[27].mul0         |MULT_ACC_LD_559            |    108|
|1337  |    \generate_sigmoid_units[28].mul0         |MULT_ACC_LD_560            |    109|
|1338  |    \generate_sigmoid_units[29].mul0         |MULT_ACC_LD_561            |    109|
|1339  |    \generate_sigmoid_units[2].mul0          |MULT_ACC_LD_562            |    108|
|1340  |    \generate_sigmoid_units[30].mul0         |MULT_ACC_LD_563            |    107|
|1341  |    \generate_sigmoid_units[31].mul0         |MULT_ACC_LD_564            |    109|
|1342  |    \generate_sigmoid_units[32].mul0         |MULT_ACC_LD_565            |    107|
|1343  |    \generate_sigmoid_units[33].mul0         |MULT_ACC_LD_566            |    108|
|1344  |    \generate_sigmoid_units[34].mul0         |MULT_ACC_LD_567            |    107|
|1345  |    \generate_sigmoid_units[35].mul0         |MULT_ACC_LD_568            |    319|
|1346  |    \generate_sigmoid_units[36].mul0         |MULT_ACC_LD_569            |    109|
|1347  |    \generate_sigmoid_units[37].mul0         |MULT_ACC_LD_570            |    109|
|1348  |    \generate_sigmoid_units[38].mul0         |MULT_ACC_LD_571            |    109|
|1349  |    \generate_sigmoid_units[39].mul0         |MULT_ACC_LD_572            |    109|
|1350  |    \generate_sigmoid_units[3].mul0          |MULT_ACC_LD_573            |    107|
|1351  |    \generate_sigmoid_units[40].mul0         |MULT_ACC_LD_574            |    108|
|1352  |    \generate_sigmoid_units[41].mul0         |MULT_ACC_LD_575            |    109|
|1353  |    \generate_sigmoid_units[42].mul0         |MULT_ACC_LD_576            |    108|
|1354  |    \generate_sigmoid_units[43].mul0         |MULT_ACC_LD_577            |    109|
|1355  |    \generate_sigmoid_units[44].mul0         |MULT_ACC_LD_578            |    110|
|1356  |    \generate_sigmoid_units[45].mul0         |MULT_ACC_LD_579            |    108|
|1357  |    \generate_sigmoid_units[46].mul0         |MULT_ACC_LD_580            |    110|
|1358  |    \generate_sigmoid_units[47].mul0         |MULT_ACC_LD_581            |    108|
|1359  |    \generate_sigmoid_units[48].mul0         |MULT_ACC_LD_582            |    107|
|1360  |    \generate_sigmoid_units[49].mul0         |MULT_ACC_LD_583            |    110|
|1361  |    \generate_sigmoid_units[4].mul0          |MULT_ACC_LD_584            |    108|
|1362  |    \generate_sigmoid_units[50].mul0         |MULT_ACC_LD_585            |    110|
|1363  |    \generate_sigmoid_units[51].mul0         |MULT_ACC_LD_586            |    109|
|1364  |    \generate_sigmoid_units[52].mul0         |MULT_ACC_LD_587            |    108|
|1365  |    \generate_sigmoid_units[53].mul0         |MULT_ACC_LD_588            |    108|
|1366  |    \generate_sigmoid_units[54].mul0         |MULT_ACC_LD_589            |    108|
|1367  |    \generate_sigmoid_units[55].mul0         |MULT_ACC_LD_590            |    107|
|1368  |    \generate_sigmoid_units[56].mul0         |MULT_ACC_LD_591            |    316|
|1369  |    \generate_sigmoid_units[57].mul0         |MULT_ACC_LD_592            |    108|
|1370  |    \generate_sigmoid_units[58].mul0         |MULT_ACC_LD_593            |    107|
|1371  |    \generate_sigmoid_units[59].mul0         |MULT_ACC_LD_594            |    109|
|1372  |    \generate_sigmoid_units[5].mul0          |MULT_ACC_LD_595            |    110|
|1373  |    \generate_sigmoid_units[60].mul0         |MULT_ACC_LD_596            |    107|
|1374  |    \generate_sigmoid_units[61].mul0         |MULT_ACC_LD_597            |    238|
|1375  |    \generate_sigmoid_units[62].mul0         |MULT_ACC_LD_598            |    108|
|1376  |    \generate_sigmoid_units[63].mul0         |MULT_ACC_LD_599            |    108|
|1377  |    \generate_sigmoid_units[64].mul0         |MULT_ACC_LD_600            |    110|
|1378  |    \generate_sigmoid_units[65].mul0         |MULT_ACC_LD_601            |    109|
|1379  |    \generate_sigmoid_units[66].mul0         |MULT_ACC_LD_602            |    109|
|1380  |    \generate_sigmoid_units[67].mul0         |MULT_ACC_LD_603            |    108|
|1381  |    \generate_sigmoid_units[68].mul0         |MULT_ACC_LD_604            |    316|
|1382  |    \generate_sigmoid_units[69].mul0         |MULT_ACC_LD_605            |    108|
|1383  |    \generate_sigmoid_units[6].mul0          |MULT_ACC_LD_606            |    107|
|1384  |    \generate_sigmoid_units[70].mul0         |MULT_ACC_LD_607            |    109|
|1385  |    \generate_sigmoid_units[71].mul0         |MULT_ACC_LD_608            |    108|
|1386  |    \generate_sigmoid_units[72].mul0         |MULT_ACC_LD_609            |    109|
|1387  |    \generate_sigmoid_units[73].mul0         |MULT_ACC_LD_610            |    239|
|1388  |    \generate_sigmoid_units[74].mul0         |MULT_ACC_LD_611            |    108|
|1389  |    \generate_sigmoid_units[75].mul0         |MULT_ACC_LD_612            |    108|
|1390  |    \generate_sigmoid_units[76].mul0         |MULT_ACC_LD_613            |    109|
|1391  |    \generate_sigmoid_units[77].mul0         |MULT_ACC_LD_614            |    317|
|1392  |    \generate_sigmoid_units[78].mul0         |MULT_ACC_LD_615            |    109|
|1393  |    \generate_sigmoid_units[79].mul0         |MULT_ACC_LD_616            |    107|
|1394  |    \generate_sigmoid_units[7].mul0          |MULT_ACC_LD_617            |    109|
|1395  |    \generate_sigmoid_units[80].mul0         |MULT_ACC_LD_618            |    109|
|1396  |    \generate_sigmoid_units[81].mul0         |MULT_ACC_LD_619            |    108|
|1397  |    \generate_sigmoid_units[82].mul0         |MULT_ACC_LD_620            |    109|
|1398  |    \generate_sigmoid_units[83].mul0         |MULT_ACC_LD_621            |    317|
|1399  |    \generate_sigmoid_units[84].mul0         |MULT_ACC_LD_622            |    109|
|1400  |    \generate_sigmoid_units[85].mul0         |MULT_ACC_LD_623            |    109|
|1401  |    \generate_sigmoid_units[86].mul0         |MULT_ACC_LD_624            |    109|
|1402  |    \generate_sigmoid_units[87].mul0         |MULT_ACC_LD_625            |    107|
|1403  |    \generate_sigmoid_units[88].mul0         |MULT_ACC_LD_626            |    109|
|1404  |    \generate_sigmoid_units[89].mul0         |MULT_ACC_LD_627            |    109|
|1405  |    \generate_sigmoid_units[8].mul0          |MULT_ACC_LD_628            |    107|
|1406  |    \generate_sigmoid_units[90].mul0         |MULT_ACC_LD_629            |    108|
|1407  |    \generate_sigmoid_units[91].mul0         |MULT_ACC_LD_630            |    108|
|1408  |    \generate_sigmoid_units[92].mul0         |MULT_ACC_LD_631            |    107|
|1409  |    \generate_sigmoid_units[93].mul0         |MULT_ACC_LD_632            |    111|
|1410  |    \generate_sigmoid_units[94].mul0         |MULT_ACC_LD_633            |    110|
|1411  |    \generate_sigmoid_units[95].mul0         |MULT_ACC_LD_634            |    108|
|1412  |    \generate_sigmoid_units[96].mul0         |MULT_ACC_LD_635            |    108|
|1413  |    \generate_sigmoid_units[97].mul0         |MULT_ACC_LD_636            |    108|
|1414  |    \generate_sigmoid_units[98].mul0         |MULT_ACC_LD_637            |    109|
|1415  |    \generate_sigmoid_units[99].mul0         |MULT_ACC_LD_638            |    107|
|1416  |    \generate_sigmoid_units[9].mul0          |MULT_ACC_LD_639            |    109|
+------+---------------------------------------------+---------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:23 ; elapsed = 00:09:22 . Memory (MB): peak = 2829.051 ; gain = 1645.176 ; free physical = 3997 ; free virtual = 23353
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27769 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:24 ; elapsed = 00:09:25 . Memory (MB): peak = 2832.961 ; gain = 1649.086 ; free physical = 6369 ; free virtual = 25726
Synthesis Optimization Complete : Time (s): cpu = 00:08:24 ; elapsed = 00:09:25 . Memory (MB): peak = 2832.961 ; gain = 1649.086 ; free physical = 6392 ; free virtual = 25726
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 20 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32768 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 8192 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 16384 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8192 instances

INFO: [Common 17-83] Releasing license: Synthesis
674 Infos, 303 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:31 ; elapsed = 00:11:22 . Memory (MB): peak = 3021.113 ; gain = 1843.090 ; free physical = 5741 ; free virtual = 25084
INFO: [Common 17-1381] The checkpoint '/home/vighnesh/project_4/project_4.runs/synth_1/ram_cell.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3057.125 ; gain = 36.012 ; free physical = 5504 ; free virtual = 24952
INFO: [runtcl-4] Executing : report_utilization -file ram_cell_utilization_synth.rpt -pb ram_cell_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3057.125 ; gain = 0.000 ; free physical = 5500 ; free virtual = 24948
INFO: [Common 17-206] Exiting Vivado at Fri Jul 20 13:39:23 2018...
