$date
  Tue Apr  1 17:39:19 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module biestablejk_sincrono_tb $end
$var reg 1 ! j $end
$var reg 1 " k $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % q $end
$scope module uut $end
$var reg 1 & j $end
$var reg 1 ' k $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 1 * q $end
$var reg 1 + dato $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
U%
0&
0'
0(
0)
U*
U+
#50000000
1#
1(
#100000000
0#
0%
0(
0*
0+
#150000000
1#
1$
1(
1)
#200000000
0#
0(
#250000000
1"
1#
1'
1(
#300000000
0#
0(
#350000000
1!
0"
1#
1&
0'
1(
#400000000
0#
1%
0(
1*
1+
#450000000
1"
1#
1'
1(
#500000000
0#
0%
0(
0*
0+
#550000000
1#
1(
#600000000
0#
1%
0(
1*
1+
#650000000
1#
1(
#700000000
0#
0%
0(
0*
0+
#750000000
1#
1(
#800000000
0#
1%
0(
1*
1+
#850000000
1#
1(
#900000000
0#
0%
0(
0*
0+
#950000000
1#
1(
#1000000000
0#
1%
0(
1*
1+
