{
  "module_name": "exynos5260-clk.h",
  "hash_id": "f403af192cfc71abd9fa9570242ffde76f6b87e39f71c8a0bfd750162eeb32a9",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/exynos5260-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_EXYNOS5260_H\n#define _DT_BINDINGS_CLK_EXYNOS5260_H\n\n \n\n \n\n#define TOP_FOUT_DISP_PLL\t\t\t\t1\n#define TOP_FOUT_AUD_PLL\t\t\t\t2\n#define TOP_MOUT_AUDTOP_PLL_USER\t\t\t3\n#define TOP_MOUT_AUD_PLL\t\t\t\t4\n#define TOP_MOUT_DISP_PLL\t\t\t\t5\n#define TOP_MOUT_BUSTOP_PLL_USER\t\t\t6\n#define TOP_MOUT_MEMTOP_PLL_USER\t\t\t7\n#define TOP_MOUT_MEDIATOP_PLL_USER\t\t\t8\n#define TOP_MOUT_DISP_DISP_333\t\t\t\t9\n#define TOP_MOUT_ACLK_DISP_333\t\t\t\t10\n#define TOP_MOUT_DISP_DISP_222\t\t\t\t11\n#define TOP_MOUT_ACLK_DISP_222\t\t\t\t12\n#define TOP_MOUT_DISP_MEDIA_PIXEL\t\t\t13\n#define TOP_MOUT_FIMD1\t\t\t\t\t14\n#define TOP_MOUT_SCLK_PERI_SPI0_CLK\t\t\t15\n#define TOP_MOUT_SCLK_PERI_SPI1_CLK\t\t\t16\n#define TOP_MOUT_SCLK_PERI_SPI2_CLK\t\t\t17\n#define TOP_MOUT_SCLK_PERI_UART0_UCLK\t\t\t18\n#define TOP_MOUT_SCLK_PERI_UART2_UCLK\t\t\t19\n#define TOP_MOUT_SCLK_PERI_UART1_UCLK\t\t\t20\n#define TOP_MOUT_BUS4_BUSTOP_100\t\t\t21\n#define TOP_MOUT_BUS4_BUSTOP_400\t\t\t22\n#define TOP_MOUT_BUS3_BUSTOP_100\t\t\t23\n#define TOP_MOUT_BUS3_BUSTOP_400\t\t\t24\n#define TOP_MOUT_BUS2_BUSTOP_400\t\t\t25\n#define TOP_MOUT_BUS2_BUSTOP_100\t\t\t26\n#define TOP_MOUT_BUS1_BUSTOP_100\t\t\t27\n#define TOP_MOUT_BUS1_BUSTOP_400\t\t\t28\n#define TOP_MOUT_SCLK_FSYS_USB\t\t\t\t29\n#define TOP_MOUT_SCLK_FSYS_MMC0_SDCLKIN_A\t\t30\n#define TOP_MOUT_SCLK_FSYS_MMC1_SDCLKIN_A\t\t31\n#define TOP_MOUT_SCLK_FSYS_MMC2_SDCLKIN_A\t\t32\n#define TOP_MOUT_SCLK_FSYS_MMC0_SDCLKIN_B\t\t33\n#define TOP_MOUT_SCLK_FSYS_MMC1_SDCLKIN_B\t\t34\n#define TOP_MOUT_SCLK_FSYS_MMC2_SDCLKIN_B\t\t35\n#define TOP_MOUT_ACLK_ISP1_266\t\t\t\t36\n#define TOP_MOUT_ISP1_MEDIA_266\t\t\t\t37\n#define TOP_MOUT_ACLK_ISP1_400\t\t\t\t38\n#define TOP_MOUT_ISP1_MEDIA_400\t\t\t\t39\n#define TOP_MOUT_SCLK_ISP1_SPI0\t\t\t\t40\n#define TOP_MOUT_SCLK_ISP1_SPI1\t\t\t\t41\n#define TOP_MOUT_SCLK_ISP1_UART\t\t\t\t42\n#define TOP_MOUT_SCLK_ISP1_SENSOR2\t\t\t43\n#define TOP_MOUT_SCLK_ISP1_SENSOR1\t\t\t44\n#define TOP_MOUT_SCLK_ISP1_SENSOR0\t\t\t45\n#define TOP_MOUT_ACLK_MFC_333\t\t\t\t46\n#define TOP_MOUT_MFC_BUSTOP_333\t\t\t\t47\n#define TOP_MOUT_ACLK_G2D_333\t\t\t\t48\n#define TOP_MOUT_G2D_BUSTOP_333\t\t\t\t49\n#define TOP_MOUT_ACLK_GSCL_FIMC\t\t\t\t50\n#define TOP_MOUT_GSCL_BUSTOP_FIMC\t\t\t51\n#define TOP_MOUT_ACLK_GSCL_333\t\t\t\t52\n#define TOP_MOUT_GSCL_BUSTOP_333\t\t\t53\n#define TOP_MOUT_ACLK_GSCL_400\t\t\t\t54\n#define TOP_MOUT_M2M_MEDIATOP_400\t\t\t55\n#define TOP_DOUT_ACLK_MFC_333\t\t\t\t56\n#define TOP_DOUT_ACLK_G2D_333\t\t\t\t57\n#define TOP_DOUT_SCLK_ISP1_SENSOR2_A\t\t\t58\n#define TOP_DOUT_SCLK_ISP1_SENSOR1_A\t\t\t59\n#define TOP_DOUT_SCLK_ISP1_SENSOR0_A\t\t\t60\n#define TOP_DOUT_ACLK_GSCL_FIMC\t\t\t\t61\n#define TOP_DOUT_ACLK_GSCL_400\t\t\t\t62\n#define TOP_DOUT_ACLK_GSCL_333\t\t\t\t63\n#define TOP_DOUT_SCLK_ISP1_SPI0_B\t\t\t64\n#define TOP_DOUT_SCLK_ISP1_SPI0_A\t\t\t65\n#define TOP_DOUT_ACLK_ISP1_400\t\t\t\t66\n#define TOP_DOUT_ACLK_ISP1_266\t\t\t\t67\n#define TOP_DOUT_SCLK_ISP1_UART\t\t\t\t68\n#define TOP_DOUT_SCLK_ISP1_SPI1_B\t\t\t69\n#define TOP_DOUT_SCLK_ISP1_SPI1_A\t\t\t70\n#define TOP_DOUT_SCLK_ISP1_SENSOR2_B\t\t\t71\n#define TOP_DOUT_SCLK_ISP1_SENSOR1_B\t\t\t72\n#define TOP_DOUT_SCLK_ISP1_SENSOR0_B\t\t\t73\n#define TOP_DOUTTOP__SCLK_HPM_TARGETCLK\t\t\t74\n#define TOP_DOUT_SCLK_DISP_PIXEL\t\t\t75\n#define TOP_DOUT_ACLK_DISP_222\t\t\t\t76\n#define TOP_DOUT_ACLK_DISP_333\t\t\t\t77\n#define TOP_DOUT_ACLK_BUS4_100\t\t\t\t78\n#define TOP_DOUT_ACLK_BUS4_400\t\t\t\t79\n#define TOP_DOUT_ACLK_BUS3_100\t\t\t\t80\n#define TOP_DOUT_ACLK_BUS3_400\t\t\t\t81\n#define TOP_DOUT_ACLK_BUS2_100\t\t\t\t82\n#define TOP_DOUT_ACLK_BUS2_400\t\t\t\t83\n#define TOP_DOUT_ACLK_BUS1_100\t\t\t\t84\n#define TOP_DOUT_ACLK_BUS1_400\t\t\t\t85\n#define TOP_DOUT_SCLK_PERI_SPI1_B\t\t\t86\n#define TOP_DOUT_SCLK_PERI_SPI1_A\t\t\t87\n#define TOP_DOUT_SCLK_PERI_SPI0_B\t\t\t88\n#define TOP_DOUT_SCLK_PERI_SPI0_A\t\t\t89\n#define TOP_DOUT_SCLK_PERI_UART0\t\t\t90\n#define TOP_DOUT_SCLK_PERI_UART2\t\t\t91\n#define TOP_DOUT_SCLK_PERI_UART1\t\t\t92\n#define TOP_DOUT_SCLK_PERI_SPI2_B\t\t\t93\n#define TOP_DOUT_SCLK_PERI_SPI2_A\t\t\t94\n#define TOP_DOUT_ACLK_PERI_AUD\t\t\t\t95\n#define TOP_DOUT_ACLK_PERI_66\t\t\t\t96\n#define TOP_DOUT_SCLK_FSYS_MMC0_SDCLKIN_B\t\t97\n#define TOP_DOUT_SCLK_FSYS_MMC0_SDCLKIN_A\t\t98\n#define TOP_DOUT_SCLK_FSYS_USBDRD30_SUSPEND_CLK\t\t99\n#define TOP_DOUT_ACLK_FSYS_200\t\t\t\t100\n#define TOP_DOUT_SCLK_FSYS_MMC2_SDCLKIN_B\t\t101\n#define TOP_DOUT_SCLK_FSYS_MMC2_SDCLKIN_A\t\t102\n#define TOP_DOUT_SCLK_FSYS_MMC1_SDCLKIN_B\t\t103\n#define TOP_DOUT_SCLK_FSYS_MMC1_SDCLKIN_A\t\t104\n#define TOP_SCLK_FIMD1\t\t\t\t\t105\n#define TOP_SCLK_MMC2\t\t\t\t\t106\n#define TOP_SCLK_MMC1\t\t\t\t\t107\n#define TOP_SCLK_MMC0\t\t\t\t\t108\n#define PHYCLK_DPTX_PHY_CH3_TXD_CLK\t\t\t109\n#define PHYCLK_DPTX_PHY_CH2_TXD_CLK\t\t\t110\n#define PHYCLK_DPTX_PHY_CH1_TXD_CLK\t\t\t111\n#define PHYCLK_DPTX_PHY_CH0_TXD_CLK\t\t\t112\n#define phyclk_hdmi_phy_tmds_clko\t\t\t113\n#define PHYCLK_HDMI_PHY_PIXEL_CLKO\t\t\t114\n#define PHYCLK_HDMI_LINK_O_TMDS_CLKHI\t\t\t115\n#define PHYCLK_MIPI_DPHY_4L_M_TXBYTECLKHS\t\t116\n#define PHYCLK_DPTX_PHY_O_REF_CLK_24M\t\t\t117\n#define PHYCLK_DPTX_PHY_CLK_DIV2\t\t\t118\n#define PHYCLK_MIPI_DPHY_4L_M_RXCLKESC0\t\t\t119\n#define PHYCLK_USBHOST20_PHY_PHYCLOCK\t\t\t120\n#define PHYCLK_USBHOST20_PHY_FREECLK\t\t\t121\n#define PHYCLK_USBHOST20_PHY_CLK48MOHCI\t\t\t122\n#define PHYCLK_USBDRD30_UDRD30_PIPE_PCLK\t\t123\n#define PHYCLK_USBDRD30_UDRD30_PHYCLOCK\t\t\t124\n\n \n\n#define EGL_FOUT_EGL_PLL\t\t\t\t1\n#define EGL_FOUT_EGL_DPLL\t\t\t\t2\n#define EGL_MOUT_EGL_B\t\t\t\t\t3\n#define EGL_MOUT_EGL_PLL\t\t\t\t4\n#define EGL_DOUT_EGL_PLL\t\t\t\t5\n#define EGL_DOUT_EGL_PCLK_DBG\t\t\t\t6\n#define EGL_DOUT_EGL_ATCLK\t\t\t\t7\n#define EGL_DOUT_PCLK_EGL\t\t\t\t8\n#define EGL_DOUT_ACLK_EGL\t\t\t\t9\n#define EGL_DOUT_EGL2\t\t\t\t\t10\n#define EGL_DOUT_EGL1\t\t\t\t\t11\n\n \n\n#define KFC_FOUT_KFC_PLL\t\t\t\t1\n#define KFC_MOUT_KFC_PLL\t\t\t\t2\n#define KFC_MOUT_KFC\t\t\t\t\t3\n#define KFC_DOUT_KFC_PLL\t\t\t\t4\n#define KFC_DOUT_PCLK_KFC\t\t\t\t5\n#define KFC_DOUT_ACLK_KFC\t\t\t\t6\n#define KFC_DOUT_KFC_PCLK_DBG\t\t\t\t7\n#define KFC_DOUT_KFC_ATCLK\t\t\t\t8\n#define KFC_DOUT_KFC2\t\t\t\t\t9\n#define KFC_DOUT_KFC1\t\t\t\t\t10\n\n \n\n#define MIF_FOUT_MEM_PLL\t\t\t\t1\n#define MIF_FOUT_MEDIA_PLL\t\t\t\t2\n#define MIF_FOUT_BUS_PLL\t\t\t\t3\n#define MIF_MOUT_CLK2X_PHY\t\t\t\t4\n#define MIF_MOUT_MIF_DREX2X\t\t\t\t5\n#define MIF_MOUT_CLKM_PHY\t\t\t\t6\n#define MIF_MOUT_MIF_DREX\t\t\t\t7\n#define MIF_MOUT_MEDIA_PLL\t\t\t\t8\n#define MIF_MOUT_BUS_PLL\t\t\t\t9\n#define MIF_MOUT_MEM_PLL\t\t\t\t10\n#define MIF_DOUT_ACLK_BUS_100\t\t\t\t11\n#define MIF_DOUT_ACLK_BUS_200\t\t\t\t12\n#define MIF_DOUT_ACLK_MIF_466\t\t\t\t13\n#define MIF_DOUT_CLK2X_PHY\t\t\t\t14\n#define MIF_DOUT_CLKM_PHY\t\t\t\t15\n#define MIF_DOUT_BUS_PLL\t\t\t\t16\n#define MIF_DOUT_MEM_PLL\t\t\t\t17\n#define MIF_DOUT_MEDIA_PLL\t\t\t\t18\n#define MIF_CLK_LPDDR3PHY_WRAP1\t\t\t\t19\n#define MIF_CLK_LPDDR3PHY_WRAP0\t\t\t\t20\n#define MIF_CLK_MONOCNT\t\t\t\t\t21\n#define MIF_CLK_MIF_RTC\t\t\t\t\t22\n#define MIF_CLK_DREX1\t\t\t\t\t23\n#define MIF_CLK_DREX0\t\t\t\t\t24\n#define MIF_CLK_INTMEM\t\t\t\t\t25\n#define MIF_SCLK_LPDDR3PHY_WRAP_U1\t\t\t26\n#define MIF_SCLK_LPDDR3PHY_WRAP_U0\t\t\t27\n\n \n\n#define G3D_FOUT_G3D_PLL\t\t\t\t1\n#define G3D_MOUT_G3D_PLL\t\t\t\t2\n#define G3D_DOUT_PCLK_G3D\t\t\t\t3\n#define G3D_DOUT_ACLK_G3D\t\t\t\t4\n#define G3D_CLK_G3D_HPM\t\t\t\t\t5\n#define G3D_CLK_G3D\t\t\t\t\t6\n\n \n\n#define AUD_MOUT_SCLK_AUD_PCM\t\t\t\t1\n#define AUD_MOUT_SCLK_AUD_I2S\t\t\t\t2\n#define AUD_MOUT_AUD_PLL_USER\t\t\t\t3\n#define AUD_DOUT_ACLK_AUD_131\t\t\t\t4\n#define AUD_DOUT_SCLK_AUD_UART\t\t\t\t5\n#define AUD_DOUT_SCLK_AUD_PCM\t\t\t\t6\n#define AUD_DOUT_SCLK_AUD_I2S\t\t\t\t7\n#define AUD_CLK_AUD_UART\t\t\t\t8\n#define AUD_CLK_PCM\t\t\t\t\t9\n#define AUD_CLK_I2S\t\t\t\t\t10\n#define AUD_CLK_DMAC\t\t\t\t\t11\n#define AUD_CLK_SRAMC\t\t\t\t\t12\n#define AUD_SCLK_AUD_UART\t\t\t\t13\n#define AUD_SCLK_PCM\t\t\t\t\t14\n#define AUD_SCLK_I2S\t\t\t\t\t15\n\n \n\n#define MFC_MOUT_ACLK_MFC_333_USER\t\t\t1\n#define MFC_DOUT_PCLK_MFC_83\t\t\t\t2\n#define MFC_CLK_MFC\t\t\t\t\t3\n#define MFC_CLK_SMMU2_MFCM1\t\t\t\t4\n#define MFC_CLK_SMMU2_MFCM0\t\t\t\t5\n\n \n\n#define GSCL_MOUT_ACLK_CSIS\t\t\t\t1\n#define GSCL_MOUT_ACLK_GSCL_FIMC_USER\t\t\t2\n#define GSCL_MOUT_ACLK_M2M_400_USER\t\t\t3\n#define GSCL_MOUT_ACLK_GSCL_333_USER\t\t\t4\n#define GSCL_DOUT_ACLK_CSIS_200\t\t\t\t5\n#define GSCL_DOUT_PCLK_M2M_100\t\t\t\t6\n#define GSCL_CLK_PIXEL_GSCL1\t\t\t\t7\n#define GSCL_CLK_PIXEL_GSCL0\t\t\t\t8\n#define GSCL_CLK_MSCL1\t\t\t\t\t9\n#define GSCL_CLK_MSCL0\t\t\t\t\t10\n#define GSCL_CLK_GSCL1\t\t\t\t\t11\n#define GSCL_CLK_GSCL0\t\t\t\t\t12\n#define GSCL_CLK_FIMC_LITE_D\t\t\t\t13\n#define GSCL_CLK_FIMC_LITE_B\t\t\t\t14\n#define GSCL_CLK_FIMC_LITE_A\t\t\t\t15\n#define GSCL_CLK_CSIS1\t\t\t\t\t16\n#define GSCL_CLK_CSIS0\t\t\t\t\t17\n#define GSCL_CLK_SMMU3_LITE_D\t\t\t\t18\n#define GSCL_CLK_SMMU3_LITE_B\t\t\t\t19\n#define GSCL_CLK_SMMU3_LITE_A\t\t\t\t20\n#define GSCL_CLK_SMMU3_GSCL0\t\t\t\t21\n#define GSCL_CLK_SMMU3_GSCL1\t\t\t\t22\n#define GSCL_CLK_SMMU3_MSCL0\t\t\t\t23\n#define GSCL_CLK_SMMU3_MSCL1\t\t\t\t24\n#define GSCL_SCLK_CSIS1_WRAP\t\t\t\t25\n#define GSCL_SCLK_CSIS0_WRAP\t\t\t\t26\n\n \n\n#define FSYS_MOUT_PHYCLK_USBHOST20_PHYCLK_USER\t\t1\n#define FSYS_MOUT_PHYCLK_USBHOST20_FREECLK_USER\t\t2\n#define FSYS_MOUT_PHYCLK_USBHOST20_CLK48MOHCI_USER\t3\n#define FSYS_MOUT_PHYCLK_USBDRD30_PIPE_PCLK_USER\t4\n#define FSYS_MOUT_PHYCLK_USBDRD30_PHYCLOCK_USER\t\t5\n#define FSYS_CLK_TSI\t\t\t\t\t6\n#define FSYS_CLK_USBLINK\t\t\t\t7\n#define FSYS_CLK_USBHOST20\t\t\t\t8\n#define FSYS_CLK_USBDRD30\t\t\t\t9\n#define FSYS_CLK_SROMC\t\t\t\t\t10\n#define FSYS_CLK_PDMA\t\t\t\t\t11\n#define FSYS_CLK_MMC2\t\t\t\t\t12\n#define FSYS_CLK_MMC1\t\t\t\t\t13\n#define FSYS_CLK_MMC0\t\t\t\t\t14\n#define FSYS_CLK_RTIC\t\t\t\t\t15\n#define FSYS_CLK_SMMU_RTIC\t\t\t\t16\n#define FSYS_PHYCLK_USBDRD30\t\t\t\t17\n#define FSYS_PHYCLK_USBHOST20\t\t\t\t18\n\n \n\n#define PERI_MOUT_SCLK_SPDIF\t\t\t\t1\n#define PERI_MOUT_SCLK_I2SCOD\t\t\t\t2\n#define PERI_MOUT_SCLK_PCM\t\t\t\t3\n#define PERI_DOUT_I2S\t\t\t\t\t4\n#define PERI_DOUT_PCM\t\t\t\t\t5\n#define PERI_CLK_WDT_KFC\t\t\t\t6\n#define PERI_CLK_WDT_EGL\t\t\t\t7\n#define PERI_CLK_HSIC3\t\t\t\t\t8\n#define PERI_CLK_HSIC2\t\t\t\t\t9\n#define PERI_CLK_HSIC1\t\t\t\t\t10\n#define PERI_CLK_HSIC0\t\t\t\t\t11\n#define PERI_CLK_PCM\t\t\t\t\t12\n#define PERI_CLK_MCT\t\t\t\t\t13\n#define PERI_CLK_I2S\t\t\t\t\t14\n#define PERI_CLK_I2CHDMI\t\t\t\t15\n#define PERI_CLK_I2C7\t\t\t\t\t16\n#define PERI_CLK_I2C6\t\t\t\t\t17\n#define PERI_CLK_I2C5\t\t\t\t\t18\n#define PERI_CLK_I2C4\t\t\t\t\t19\n#define PERI_CLK_I2C9\t\t\t\t\t20\n#define PERI_CLK_I2C8\t\t\t\t\t21\n#define PERI_CLK_I2C11\t\t\t\t\t22\n#define PERI_CLK_I2C10\t\t\t\t\t23\n#define PERI_CLK_HDMICEC\t\t\t\t24\n#define PERI_CLK_EFUSE_WRITER\t\t\t\t25\n#define PERI_CLK_ABB\t\t\t\t\t26\n#define PERI_CLK_UART2\t\t\t\t\t27\n#define PERI_CLK_UART1\t\t\t\t\t28\n#define PERI_CLK_UART0\t\t\t\t\t29\n#define PERI_CLK_ADC\t\t\t\t\t30\n#define PERI_CLK_TMU4\t\t\t\t\t31\n#define PERI_CLK_TMU3\t\t\t\t\t32\n#define PERI_CLK_TMU2\t\t\t\t\t33\n#define PERI_CLK_TMU1\t\t\t\t\t34\n#define PERI_CLK_TMU0\t\t\t\t\t35\n#define PERI_CLK_SPI2\t\t\t\t\t36\n#define PERI_CLK_SPI1\t\t\t\t\t37\n#define PERI_CLK_SPI0\t\t\t\t\t38\n#define PERI_CLK_SPDIF\t\t\t\t\t39\n#define PERI_CLK_PWM\t\t\t\t\t40\n#define PERI_CLK_UART4\t\t\t\t\t41\n#define PERI_CLK_CHIPID\t\t\t\t\t42\n#define PERI_CLK_PROVKEY0\t\t\t\t43\n#define PERI_CLK_PROVKEY1\t\t\t\t44\n#define PERI_CLK_SECKEY\t\t\t\t\t45\n#define PERI_CLK_TOP_RTC\t\t\t\t46\n#define PERI_CLK_TZPC10\t\t\t\t\t47\n#define PERI_CLK_TZPC9\t\t\t\t\t48\n#define PERI_CLK_TZPC8\t\t\t\t\t49\n#define PERI_CLK_TZPC7\t\t\t\t\t50\n#define PERI_CLK_TZPC6\t\t\t\t\t51\n#define PERI_CLK_TZPC5\t\t\t\t\t52\n#define PERI_CLK_TZPC4\t\t\t\t\t53\n#define PERI_CLK_TZPC3\t\t\t\t\t54\n#define PERI_CLK_TZPC2\t\t\t\t\t55\n#define PERI_CLK_TZPC1\t\t\t\t\t56\n#define PERI_CLK_TZPC0\t\t\t\t\t57\n#define PERI_SCLK_UART2\t\t\t\t\t58\n#define PERI_SCLK_UART1\t\t\t\t\t59\n#define PERI_SCLK_UART0\t\t\t\t\t60\n#define PERI_SCLK_SPI2\t\t\t\t\t61\n#define PERI_SCLK_SPI1\t\t\t\t\t62\n#define PERI_SCLK_SPI0\t\t\t\t\t63\n#define PERI_SCLK_SPDIF\t\t\t\t\t64\n#define PERI_SCLK_I2S\t\t\t\t\t65\n#define PERI_SCLK_PCM1\t\t\t\t\t66\n\n \n\n#define DISP_MOUT_SCLK_HDMI_SPDIF\t\t\t1\n#define DISP_MOUT_SCLK_HDMI_PIXEL\t\t\t2\n#define DISP_MOUT_PHYCLK_MIPI_DPHY_4LMRXCLK_ESC0_USER\t3\n#define DISP_MOUT_PHYCLK_HDMI_PHY_TMDS_CLKO_USER\t4\n#define DISP_MOUT_PHYCLK_HDMI_PHY_REF_CLKO_USER\t\t5\n#define DISP_MOUT_HDMI_PHY_PIXEL\t\t\t6\n#define DISP_MOUT_PHYCLK_HDMI_LINK_O_TMDS_CLKHI_USER\t7\n#define DISP_MOUT_PHYCLK_MIPI_DPHY_4L_M_TXBYTE_CLKHS\t8\n#define DISP_MOUT_PHYCLK_DPTX_PHY_O_REF_CLK_24M_USER\t9\n#define DISP_MOUT_PHYCLK_DPTX_PHY_CLK_DIV2_USER\t\t10\n#define DISP_MOUT_PHYCLK_DPTX_PHY_CH3_TXD_CLK_USER\t11\n#define DISP_MOUT_PHYCLK_DPTX_PHY_CH2_TXD_CLK_USER\t12\n#define DISP_MOUT_PHYCLK_DPTX_PHY_CH1_TXD_CLK_USER\t13\n#define DISP_MOUT_PHYCLK_DPTX_PHY_CH0_TXD_CLK_USER\t14\n#define DISP_MOUT_ACLK_DISP_222_USER\t\t\t15\n#define DISP_MOUT_SCLK_DISP_PIXEL_USER\t\t\t16\n#define DISP_MOUT_ACLK_DISP_333_USER\t\t\t17\n#define DISP_DOUT_SCLK_HDMI_PHY_PIXEL_CLKI\t\t18\n#define DISP_DOUT_SCLK_FIMD1_EXTCLKPLL\t\t\t19\n#define DISP_DOUT_PCLK_DISP_111\t\t\t\t20\n#define DISP_CLK_SMMU_TV\t\t\t\t21\n#define DISP_CLK_SMMU_FIMD1M1\t\t\t\t22\n#define DISP_CLK_SMMU_FIMD1M0\t\t\t\t23\n#define DISP_CLK_PIXEL_MIXER\t\t\t\t24\n#define DISP_CLK_PIXEL_DISP\t\t\t\t25\n#define DISP_CLK_MIXER\t\t\t\t\t26\n#define DISP_CLK_MIPIPHY\t\t\t\t27\n#define DISP_CLK_HDMIPHY\t\t\t\t28\n#define DISP_CLK_HDMI\t\t\t\t\t29\n#define DISP_CLK_FIMD1\t\t\t\t\t30\n#define DISP_CLK_DSIM1\t\t\t\t\t31\n#define DISP_CLK_DPPHY\t\t\t\t\t32\n#define DISP_CLK_DP\t\t\t\t\t33\n#define DISP_SCLK_PIXEL\t\t\t\t\t34\n#define DISP_MOUT_HDMI_PHY_PIXEL_USER\t\t\t35\n\n \n\n#define G2D_MOUT_ACLK_G2D_333_USER\t\t\t1\n#define G2D_DOUT_PCLK_G2D_83\t\t\t\t2\n#define G2D_CLK_SMMU3_JPEG\t\t\t\t3\n#define G2D_CLK_MDMA\t\t\t\t\t4\n#define G2D_CLK_JPEG\t\t\t\t\t5\n#define G2D_CLK_G2D\t\t\t\t\t6\n#define G2D_CLK_SSS\t\t\t\t\t7\n#define G2D_CLK_SLIM_SSS\t\t\t\t8\n#define G2D_CLK_SMMU_SLIM_SSS\t\t\t\t9\n#define G2D_CLK_SMMU_SSS\t\t\t\t10\n#define G2D_CLK_SMMU_MDMA\t\t\t\t11\n#define G2D_CLK_SMMU3_G2D\t\t\t\t12\n\n \n\n#define ISP_MOUT_ISP_400_USER\t\t\t\t1\n#define ISP_MOUT_ISP_266_USER\t\t\t\t2\n#define ISP_DOUT_SCLK_MPWM\t\t\t\t3\n#define ISP_DOUT_CA5_PCLKDBG\t\t\t\t4\n#define ISP_DOUT_CA5_ATCLKIN\t\t\t\t5\n#define ISP_DOUT_PCLK_ISP_133\t\t\t\t6\n#define ISP_DOUT_PCLK_ISP_66\t\t\t\t7\n#define ISP_CLK_GIC\t\t\t\t\t8\n#define ISP_CLK_WDT\t\t\t\t\t9\n#define ISP_CLK_UART\t\t\t\t\t10\n#define ISP_CLK_SPI1\t\t\t\t\t11\n#define ISP_CLK_SPI0\t\t\t\t\t12\n#define ISP_CLK_SMMU_SCALERP\t\t\t\t13\n#define ISP_CLK_SMMU_SCALERC\t\t\t\t14\n#define ISP_CLK_SMMU_ISPCX\t\t\t\t15\n#define ISP_CLK_SMMU_ISP\t\t\t\t16\n#define ISP_CLK_SMMU_FD\t\t\t\t\t17\n#define ISP_CLK_SMMU_DRC\t\t\t\t18\n#define ISP_CLK_PWM\t\t\t\t\t19\n#define ISP_CLK_MTCADC\t\t\t\t\t20\n#define ISP_CLK_MPWM\t\t\t\t\t21\n#define ISP_CLK_MCUCTL\t\t\t\t\t22\n#define ISP_CLK_I2C1\t\t\t\t\t23\n#define ISP_CLK_I2C0\t\t\t\t\t24\n#define ISP_CLK_FIMC_SCALERP\t\t\t\t25\n#define ISP_CLK_FIMC_SCALERC\t\t\t\t26\n#define ISP_CLK_FIMC\t\t\t\t\t27\n#define ISP_CLK_FIMC_FD\t\t\t\t\t28\n#define ISP_CLK_FIMC_DRC\t\t\t\t29\n#define ISP_CLK_CA5\t\t\t\t\t30\n#define ISP_SCLK_SPI0_EXT\t\t\t\t31\n#define ISP_SCLK_SPI1_EXT\t\t\t\t32\n#define ISP_SCLK_UART_EXT\t\t\t\t33\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}