
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
################################################################################
## DO NOT EDIT THESE FILES BY HAND
##
## CONFIGURATION HAS BEEN MOVED TO THE MAKEFILE
################################################################################
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following lines are set from environment variables
#/* automatically by the Makefile
#/***********************************************************/
lappend search_path ../
./ /afs/umich.edu/class/eecs470/lib/synopsys/ ../
set cache_module [getenv CACHE_NAME]
cache
read_file -f ddc [list ${cache_module}.ddc]
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Reading ddc file '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/synth/cache.ddc'.
Loaded 1 design.
Current design is 'cache'.
cache
set_dont_touch ${cache_module}
1
set headers [getenv HEADERS]
sys_defs.svh ISA.svh
set sources [getenv PIPEFILES]
verilog/prf.sv verilog/dcache.sv verilog/freelist.sv verilog/dcachemem.sv verilog/MSHR.sv verilog/brat.sv verilog/mult.sv verilog/if_stage.sv verilog/psel_gen.sv verilog/rat.sv verilog/pipeline.sv verilog/lsq.sv verilog/id_stage.sv verilog/pe.sv verilog/cdb.sv verilog/rob.sv verilog/rs.sv verilog/predictor.sv verilog/icache.sv verilog/ex_stage.sv
read_file -f sverilog [list ${headers} ${sources}]
Loading sverilog files: '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/sys_defs.svh' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/ISA.svh' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/prf.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcache.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/freelist.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcachemem.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/if_stage.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/psel_gen.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rat.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/id_stage.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pe.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rs.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/icache.sv' '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/sys_defs.svh
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/ISA.svh
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/prf.sv
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcache.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcache.sv:34: Redeclaration of port 'mshr_arr_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcache.sv:36: Redeclaration of port 'retire_pkt'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcache.sv:37: Redeclaration of port 'retire_pkt_valid'. (VER-331)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/freelist.sv
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcachemem.sv
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv:51: Redeclaration of port 'HEAD'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv:51: Redeclaration of port 'TAIL'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv:51: Redeclaration of port 'SEND'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv:56: Redeclaration of port 'mshr_arr_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv:57: Redeclaration of port 'retire_pkt'. (VER-331)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv:145: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/if_stage.sv
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/psel_gen.sv
Module 'psel_gen' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rat.sv
Module 'wand_sel' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rat.sv:46: Redeclaration of port 'rat11_reg'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rat.sv:46: Redeclaration of port 'rat12_reg'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rat.sv:46: Redeclaration of port 'rat21_reg'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rat.sv:46: Redeclaration of port 'rat22_reg'. (VER-331)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:252: Redeclaration of port 'retire_packet'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:253: Redeclaration of port 'cdb_head_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:253: Redeclaration of port 'cdb_tail_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:256: Redeclaration of port 'rob_full'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:258: Redeclaration of port 'tail_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:258: Redeclaration of port 'head_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:260: Redeclaration of port 'rob_arr_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:263: Redeclaration of port 'listOut'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:266: Redeclaration of port 'brat_listOut1'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:266: Redeclaration of port 'brat_listOut2'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:269: Redeclaration of port 'rat_inst1_valid'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:269: Redeclaration of port 'rat_inst2_valid'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:270: Redeclaration of port 'rat_inst1_reg1'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:270: Redeclaration of port 'rat_inst1_reg2'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:270: Redeclaration of port 'rat_inst2_reg1'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:270: Redeclaration of port 'rat_inst2_reg2'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:271: Redeclaration of port 'rat_out1'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:271: Redeclaration of port 'rat_out2'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:272: Redeclaration of port 'rat_arr_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:273: Redeclaration of port 'ar1_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:273: Redeclaration of port 'ar2_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:274: Redeclaration of port 'pr1_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:274: Redeclaration of port 'pr2_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:275: Redeclaration of port 'pr1_valid'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:275: Redeclaration of port 'pr2_valid'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:283: Redeclaration of port 'registerFile'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:284: Redeclaration of port 'validOut'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:287: Redeclaration of port 'brat_full'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:288: Redeclaration of port 'brat_copy_enable'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:289: Redeclaration of port 'brat_arr_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:293: Redeclaration of port 'b_freelist_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:294: Redeclaration of port 'brat_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:296: Redeclaration of port 'brat_in_use1'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:296: Redeclaration of port 'brat_in_use2'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:297: Redeclaration of port 'brat_freelist_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:298: Redeclaration of port 'brat_sequence_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:299: Redeclaration of port 'brat_valid_out'. (VER-331)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:94: Redeclaration of port 'lq_valid'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:94: Port lq_valid is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:95: Redeclaration of port 'lq_dest_addr'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:95: Port lq_dest_addr is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:96: Redeclaration of port 'lq_dest_regs'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:96: Port lq_dest_regs is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:97: Redeclaration of port 'lq_addr_valid'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:97: Port lq_addr_valid is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:98: Redeclaration of port 'lq_need_mem'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:98: Port lq_need_mem is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:99: Redeclaration of port 'lq_need_store'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:99: Port lq_need_store is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:100: Redeclaration of port 'lq_done'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:100: Port lq_done is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:101: Redeclaration of port 'lq_brat_vec'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:101: Port lq_brat_vec is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:102: Redeclaration of port 'lq_rob_nums'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:102: Port lq_rob_nums is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:103: Redeclaration of port 'lq_age'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:103: Port lq_age is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:104: Redeclaration of port 'lq_value'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:104: Port lq_value is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:105: Redeclaration of port 'lq_tags'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:105: Port lq_tags is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:106: Redeclaration of port 'lq_issued'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:106: Port lq_issued is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:108: Redeclaration of port 'lq_full'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:108: Port lq_full is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:129: Redeclaration of port 'sq_head'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:129: Port sq_head is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:130: Redeclaration of port 'sq_tail'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:130: Port sq_tail is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:131: Redeclaration of port 'sq_valid'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:131: Port sq_valid is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:132: Redeclaration of port 'sq_dest_addr'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:132: Port sq_dest_addr is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:133: Redeclaration of port 'sq_value'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:133: Port sq_value is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:134: Redeclaration of port 'sq_addr_done'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:134: Port sq_addr_done is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:135: Redeclaration of port 'sq_done'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:135: Port sq_done is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:136: Redeclaration of port 'sq_brat_vec'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:136: Port sq_brat_vec is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:137: Redeclaration of port 'sq_full'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:137: Port sq_full is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:138: Redeclaration of port 'sq_rob_nums'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:138: Port sq_rob_nums is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:149: Redeclaration of port 'map_lsq_num'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:149: Port map_lsq_num is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:150: Redeclaration of port 'map_valid'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:150: Port map_valid is implicitly typed  (VER-987)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/id_stage.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/id_stage.sv:193: The 'white space before ``' syntax is non-standard. Those spaces are discarded (VER-730)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/id_stage.sv:197: The 'white space before ``' syntax is non-standard. Those spaces are discarded (VER-730)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/id_stage.sv:205: The 'white space before ``' syntax is non-standard. Those spaces are discarded (VER-730)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pe.sv
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv
Module 'pe' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:153: Redeclaration of port 'rob_arr_out'. (VER-331)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rs.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rs.sv:145: Redeclaration of port 'rs_arr_out'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rs.sv:162: Redeclaration of port 'rs_empty_idx1'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rs.sv:162: Redeclaration of port 'rs_empty_idx2'. (VER-331)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv:21: Redeclaration of port 'state'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv:21: Port state is implicitly typed  (VER-987)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv:138: Redeclaration of port 'predictor_states'. (VER-331)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv:138: Port predictor_states is implicitly typed  (VER-987)
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/icache.sv
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv

Inferred memory devices in process
	in routine prf line 53 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/prf.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   rat22_valid_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   rat11_value_reg   | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|   rat11_valid_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   rat12_value_reg   | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|   rat12_valid_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   rat21_value_reg   | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|   rat21_valid_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   rat22_value_reg   | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine prf line 156 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/prf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    validList_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|  registerFile_reg   | Flip-flop | 2048  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      prf/63      |   64   |    1    |      6       |
|      prf/67      |   64   |    1    |      6       |
|      prf/90      |   64   |    1    |      6       |
|      prf/91      |   64   |   32    |      6       |
|     prf/104      |   64   |    1    |      6       |
|     prf/105      |   64   |   32    |      6       |
|     prf/118      |   64   |    1    |      6       |
|     prf/119      |   64   |   32    |      6       |
|     prf/132      |   64   |    1    |      6       |
|     prf/133      |   64   |   32    |      6       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/prf.sv:53: Netlist for always_comb block contains a latch. (ELAB-974)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcache.sv:74: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine freelist line 52 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/freelist.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    success2_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    success1_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine freelist line 84 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/freelist.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     listOut_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/freelist.sv:52: Netlist for always_comb block contains a latch. (ELAB-974)

Inferred memory devices in process
	in routine datacache line 27 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcachemem.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     valids_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine datacache line 34 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/dcachemem.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tags_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
|      data_reg       | Flip-flop | 2048  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   datacache/24   |   32   |   64    |      5       |
|   datacache/25   |   32   |    1    |      5       |
|   datacache/25   |   32   |    8    |      5       |
======================================================

Inferred memory devices in process
	in routine MSHR_ENTRY line 14 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mshr_pkt_reg     | Flip-flop |  105  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv:166: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv:172: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv:178: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine MSHR line 196 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/MSHR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SEND_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|      HEAD_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|      TAIL_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     MSHR/66      |   4    |    3    |      2       |
|     MSHR/71      |   4    |   105   |      2       |
|     MSHR/75      |   4    |    1    |      2       |
|     MSHR/80      |   4    |   29    |      2       |
|     MSHR/80      |   4    |   29    |      2       |
|     MSHR/82      |   4    |   64    |      2       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv:146: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv:156: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv:172: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv:180: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv:200: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv:216: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv:235: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv:273: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine brat line 95 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   empty_slot_reg    | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
| correct_index2_reg  | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|    brat_mis_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|  brat_arr_out_reg   | Latch |  192  |  Y  | N  | N  | N  | -  | -  | -  |
| b_freelist_out_reg  | Latch |  64   |  Y  | N  | N  | N  | -  | -  | -  |
| correct_index1_reg  | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine brat line 264 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|   brat_sequence_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | Y  | N  |
|   brat_sequence_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|     brat_out_reg      | Flip-flop |  768  |  Y  | N  | N  | N  | Y  | N  | N  |
| brat_freelist_out_reg | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
|    brat_valid_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
=================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     brat/151     |   4    |    2    |      2       |
|     brat/151     |   4    |   192   |      2       |
|     brat/152     |   4    |   64    |      2       |
|     brat/187     |   4    |    2    |      2       |
|     brat/223     |   4    |    2    |      2       |
|     brat/241     |   4    |    2    |      2       |
|     brat/253     |   4    |    2    |      2       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/brat.sv:95: Netlist for always_comb block contains a latch. (ELAB-974)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv:77: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv:78: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv:80: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv:81: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv:85: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv:86: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mult line 73 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv'.
================================================================================
|      Register Name       | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| brat_idx_reg_updated_reg | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
================================================================================

Inferred memory devices in process
	in routine mult line 108 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cache_reg      | Flip-flop |  209  |  Y  | N  | N  | N  | N  | N  | N  |
|  brat_idx_reg_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   in_use_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     mult/76      |   4    |    2    |      2       |
|     mult/84      |   4    |    4    |      2       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv:73: Netlist for always_comb block contains a latch. (ELAB-974)

Inferred memory devices in process
	in routine mult_stage line 158 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   prod_in_reg_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|  partial_prod_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|   mplier_out_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    mcand_out_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mult_stage line 166 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine if_stage line 89 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/if_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PC_reg_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rat line 96 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rat.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rat_arr_out_reg   | Flip-flop |  192  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      rat/75      |   32   |    6    |      5       |
|      rat/76      |   32   |    6    |      5       |
|      rat/77      |   32   |    6    |      5       |
|      rat/84      |   32   |    6    |      5       |
|      rat/85      |   32   |    6    |      5       |
|      rat/86      |   32   |    6    |      5       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:393: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:405: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:410: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine pipeline line 358 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  halt_when_st_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pipeline line 514 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  if_id_packet2_reg  | Flip-flop |  94   |  Y  | N  | N  | N  | Y  | N  | N  |
|  if_id_packet2_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|  if_id_packet2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  if_id_packet_reg   | Flip-flop |  94   |  Y  | N  | N  | N  | Y  | N  | N  |
|  if_id_packet_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|  if_id_packet_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pipeline line 581 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| id_dispatch_packet2_reg | Flip-flop |  209  |  Y  | N  | N  | N  | N  | N  | N  |
| id_dispatch_packet_reg  | Flip-flop |  209  |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine pipeline line 892 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  is_ex_packet2_reg  | Flip-flop |  209  |  Y  | N  | N  | N  | Y  | N  | N  |
|  is_ex_packet_reg   | Flip-flop |  209  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pipeline line 997 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv'.
==============================================================================
|     Register Name      | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================
| true_branch_target_reg | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
==============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   pipeline/404   |   64   |   32    |      6       |
|   pipeline/409   |   64   |   32    |      6       |
|   pipeline/748   |   32   |   32    |      5       |
|   pipeline/749   |   32   |   32    |      5       |
|   pipeline/797   |   32   |   123   |      5       |
|   pipeline/797   |   32   |   123   |      5       |
|   pipeline/797   |   32   |    1    |      5       |
|   pipeline/797   |   32   |    1    |      5       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.sv:997: Netlist for always_comb block contains a latch. (ELAB-974)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:307: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:309: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:310: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:316: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:421: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:425: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:443: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:445: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:448: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:450: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:457: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:460: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:548: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:548: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:550: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:550: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:568: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:579: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:575: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:575: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:586: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:582: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:582: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine lsq line 322 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
| sq_mispred_tail_reg | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine lsq line 623 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   lq_mem_size_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | Y  | N  | N  |
|    lq_valid_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|  lq_dest_addr_reg   | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
|  lq_dest_regs_reg   | Flip-flop |  48   |  Y  | N  | N  | N  | Y  | N  | N  |
|  lq_addr_valid_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   lq_need_mem_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|  lq_need_store_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|     lq_done_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   lq_brat_vec_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   lq_rob_nums_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     lq_age_reg      | Flip-flop |  24   |  Y  | N  | N  | N  | Y  | N  | N  |
|    lq_value_reg     | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
|     lq_tags_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|    lq_issued_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   map_lsq_num_reg   | Flip-flop |  36   |  Y  | N  | N  | N  | Y  | N  | N  |
|   map_lsq_num_reg   | Flip-flop |  12   |  Y  | N  | N  | N  | Y  | N  | N  |
|    map_valid_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine lsq line 665 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sq_mem_size_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | Y  | N  | N  |
|     sq_head_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|     sq_tail_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|  sq_dest_addr_reg   | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
|    sq_valid_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|  sq_addr_done_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|     sq_done_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   sq_brat_vec_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|    sq_value_reg     | Flip-flop |  256  |  Y  | N  | N  | N  | Y  | N  | N  |
|   sq_rob_nums_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     lsq/175      |   8    |    1    |      3       |
|     lsq/175      |   8    |    1    |      3       |
|     lsq/230      |   8    |    8    |      3       |
|     lsq/232      |   8    |    8    |      3       |
|     lsq/236      |   8    |    6    |      3       |
|     lsq/237      |   8    |    6    |      3       |
|     lsq/243      |   8    |    3    |      3       |
|     lsq/244      |   8    |    2    |      3       |
|     lsq/245      |   8    |    8    |      3       |
|     lsq/247      |   8    |   16    |      3       |
|     lsq/248      |   8    |   32    |      3       |
|     lsq/256      |   8    |    3    |      3       |
|     lsq/257      |   8    |    2    |      3       |
|     lsq/258      |   8    |    8    |      3       |
|     lsq/260      |   8    |   16    |      3       |
|     lsq/261      |   8    |   32    |      3       |
|     lsq/293      |   8    |    4    |      3       |
|     lsq/296      |   8    |    4    |      3       |
|     lsq/296      |   8    |    8    |      3       |
|     lsq/301      |   8    |   128   |      3       |
|     lsq/301      |   8    |   32    |      3       |
|     lsq/304      |   8    |    4    |      3       |
|     lsq/404      |   16   |    1    |      4       |
|     lsq/406      |   16   |    3    |      4       |
|     lsq/442      |   4    |   16    |      2       |
|     lsq/444      |   4    |   32    |      2       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
|     lsq/575      |   8    |    2    |      3       |
|     lsq/582      |   8    |    2    |      3       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/lsq.sv:322: Netlist for always_comb block contains a latch. (ELAB-974)

Statistics for case statements in always block at line 52 in file
	'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 293 in file
	'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           294            |    auto/auto     |
|           299            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cdb_quque_entry line 61 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ld_addr_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  dest_phy_reg_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|   dest_result_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     cdb_tag_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|   branch_rst_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   cond_branch_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  uncond_branch_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    brat_vec_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|       NPC_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     rd_mem_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     wr_mem_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      halt_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     illegal_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     csr_op_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    rs2_value_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:157: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:158: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:159: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:160: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:161: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:162: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:163: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:164: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:242: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:249: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:255: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:268: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:284: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:296: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:313: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:325: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv:341: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine cdb line 393 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/cdb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tail_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|      head_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     cdb/168      |   32   |    5    |      5       |
|     cdb/169      |   32   |    5    |      5       |
|     cdb/172      |   32   |    8    |      5       |
|     cdb/173      |   32   |    6    |      5       |
|     cdb/175      |   32   |   32    |      5       |
|     cdb/180      |   32   |    8    |      5       |
|     cdb/181      |   32   |    6    |      5       |
|     cdb/183      |   32   |   32    |      5       |
|     cdb/259      |   32   |    1    |      5       |
======================================================

Inferred memory devices in process
	in routine rob_entry line 42 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| decoded_packet_reg  | Flip-flop |  206  |  Y  | N  | N  | N  | Y  | N  | N  |
| decoded_packet_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    arch_reg_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|     phy_reg_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|  prev_phy_reg_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|       pc_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   pred_taken_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   branch_rst_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:166: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:167: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:168: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:169: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:207: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:255: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:300: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:301: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:306: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:309: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv:307: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rob line 384 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rob.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tail_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|      head_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     rob/171      |   16   |    2    |      4       |
|     rob/172      |   16   |    2    |      4       |
|     rob/179      |   16   |    2    |      4       |
|     rob/182      |   16   |    2    |      4       |
|     rob/185      |   16   |    5    |      4       |
|     rob/186      |   16   |   12    |      4       |
|     rob/188      |   16   |   32    |      4       |
|     rob/189      |   16   |   209   |      4       |
|     rob/194      |   16   |    5    |      4       |
|     rob/195      |   16   |   12    |      4       |
|     rob/197      |   16   |   32    |      4       |
|     rob/198      |   16   |   209   |      4       |
|     rob/212      |   16   |    4    |      4       |
|     rob/214      |   16   |    4    |      4       |
|     rob/368      |   16   |   32    |      4       |
|     rob/376      |   16   |   32    |      4       |
======================================================

Inferred memory devices in process
	in routine rs_entry line 37 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rob_num_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|       tag_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|      tag1_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|      tag2_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|       pc_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|    tag1_rdy_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    tag2_rdy_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  id_ex_packet_reg   | Flip-flop |  206  |  Y  | N  | N  | N  | Y  | N  | N  |
|  id_ex_packet_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|    brat_vec_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rs.sv:528: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rs.sv:530: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/rs.sv:542: signed to unsigned conversion occurs. (VER-318)
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      rs/244      |   8    |   160   |      3       |
|      rs/248      |   8    |   20    |      3       |
|      rs/250      |   8    |    2    |      3       |
|      rs/251      |   8    |   16    |      3       |
|      rs/253      |   8    |    6    |      3       |
|      rs/255      |   8    |    9    |      3       |
|      rs/273      |   8    |   160   |      3       |
|      rs/277      |   8    |   20    |      3       |
|      rs/279      |   8    |    2    |      3       |
|      rs/280      |   8    |   16    |      3       |
|      rs/282      |   8    |    6    |      3       |
|      rs/284      |   8    |    9    |      3       |
|      rs/525      |   4    |    8    |      2       |
|      rs/529      |   4    |   16    |      2       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv:26: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 24 in file
	'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine stateSelector line 55 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine btb line 103 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/predictor.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tags_reg       | Flip-flop |  216  |  Y  | N  | N  | N  | N  | N  | N  |
|     buffer_reg      | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      btb/98      |   8    |    1    |      3       |
|      btb/98      |   8    |   27    |      3       |
|      btb/99      |   8    |    1    |      3       |
|      btb/99      |   8    |   27    |      3       |
|     btb/100      |   8    |   32    |      3       |
|     btb/101      |   8    |   32    |      3       |
======================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  predictor/146   |   8    |    2    |      3       |
|  predictor/147   |   8    |    2    |      3       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/icache.sv:56: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/icache.sv:57: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine icache line 54 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/icache.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| miss_outstanding_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    last_index_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | Y  | N  |
|     last_tag_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | Y  | N  |
| current_mem_tag_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
================================================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv:51: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv:52: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv:67: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 55 in file
	'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv:86: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv:87: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 88 in file
	'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            90            |     no/auto      |
===============================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv:242: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv:244: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv:247: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 129 in file
	'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 140 in file
	'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           142            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ex line 198 in file
		'/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv'.
=============================================================================
|     Register Name     | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================
| ex_packet_out_mul_reg | Latch |  120  |  Y  | N  | N  | N  | -  | -  | -  |
=============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      ex/241      |   4    |    1    |      2       |
|      ex/246      |   4    |    2    |      2       |
======================================================
Warning:  /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/ex_stage.sv:198: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/prf.db:prf'
Loaded 29 designs.
Current design is 'prf'.
prf dcache freelist datacache MSHR_ENTRY MSHR brat mult mult_stage if_stage rat pipeline lsq decoder id_stage cdb_quque_entry cdb rob_entry rob rs_entry rs stateSelector btb predictor icache adder_substractor brcond ex ex_stage
set design_name [getenv PIPELINE_NAME]
pipeline
set clock_name [getenv CLOCK_NET_NAME]
clock
set reset_name [getenv RESET_NET_NAME]
reset
set CLK_PERIOD [getenv CLOCK_PERIOD]
11	
set SYN_DIR ./
./
#/***********************************************************/
#/* You should NOT edit anything below this line for 470    */
#/***********************************************************/
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
set compile_seqmap_synchronous_extraction "true"
true
# uncomment this and change number appropriately if on multi-core machine
#set_host_options -max_cores 2
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./pipeline.vg
set svsim_file [format "%s%s%s" $SYN_DIR $design_name "_svsim.sv"]
./pipeline_svsim.sv
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./pipeline.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./pipeline.rep
set res_file [format "%s%s%s" $SYN_DIR $design_name ".res"]
./pipeline.res
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./pipeline.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
  current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  write -format svsim -output $svsim_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  redirect $res_file { report_resources -hier }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
  quit
}
Current design is 'pipeline'.

  Linking design 'pipeline'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/verilog/pipeline.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Information: Building the design 'psel_gen' instantiated from design 'freelist' with
	the parameters "REQS=2,WIDTH=64". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'pe' instantiated from design 'freelist' with
	the parameters "OUT_WIDTH=6". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'psel_gen' instantiated from design 'lsq' with
	the parameters "REQS=2,WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'pe' instantiated from design 'lsq' with
	the parameters "OUT_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'psel_gen' instantiated from design 'lsq' with
	the parameters "REQS=1,WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_REQS2_WIDTH64' with
	the parameters "64". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'psel_gen_REQS2_WIDTH8' with
	the parameters "8". (HDL-193)
Presto compilation completed successfully.
Current design is 'pipeline'.
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Information: Uniquified 4 instances of design 'MSHR_ENTRY'. (OPT-1056)
Information: Uniquified 2 instances of design 'ex'. (OPT-1056)
Information: Uniquified 2 instances of design 'mult'. (OPT-1056)
Information: Uniquified 8 instances of design 'mult_stage'. (OPT-1056)
Information: Uniquified 2 instances of design 'decoder'. (OPT-1056)
Information: Uniquified 32 instances of design 'cdb_quque_entry'. (OPT-1056)
Information: Uniquified 16 instances of design 'rob_entry'. (OPT-1056)
Information: Uniquified 8 instances of design 'rs_entry'. (OPT-1056)
Information: Uniquified 8 instances of design 'stateSelector'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder_substractor'. (OPT-1056)
Information: Uniquified 2 instances of design 'brcond'. (OPT-1056)
Information: Uniquified 2 instances of design 'pe_OUT_WIDTH6'. (OPT-1056)
Information: Uniquified 4 instances of design 'psel_gen_REQS2_WIDTH8'. (OPT-1056)
Information: Uniquified 9 instances of design 'pe_OUT_WIDTH3'. (OPT-1056)
Information: Uniquified 2 instances of design 'wand_sel_WIDTH64'. (OPT-1056)
Information: Uniquified 9 instances of design 'wand_sel_WIDTH8'. (OPT-1056)
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Information: Updating graph... (UID-83)
Warning: Design 'pipeline' contains 51 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)

Information: There are 4385 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pipeline'
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[12]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mplier_out_reg[0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[12]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/mcand_out_reg[0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mplier_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][12]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[PC][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][12]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_value][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_reg][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_reg][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_reg][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_reg][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs1_reg][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs2_reg][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs2_reg][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs2_reg][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs2_reg][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[rs2_reg][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[opa_select][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[opa_select][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[opb_select][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[opb_select][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[opb_select][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[opb_select][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[dest_reg_idx][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[dest_reg_idx][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[dest_reg_idx][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[dest_reg_idx][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[dest_reg_idx][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[valid]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[pred_taken]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[brat_vec][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[brat_vec][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[brat_vec][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[brat_vec][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[12]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mplier_out_reg[0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[12]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/mcand_out_reg[0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[47]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[46]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[45]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[44]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[43]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[42]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[41]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[40]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[39]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[38]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[37]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[36]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[35]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[34]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[33]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[32]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[63]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[62]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[61]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[60]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[59]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[58]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[57]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[56]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[55]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[54]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[53]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[52]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[51]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[50]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[49]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mplier_out_reg[48]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][12]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[PC][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][12]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_value][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_reg][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_reg][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_reg][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_reg][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs1_reg][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs2_reg][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs2_reg][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs2_reg][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs2_reg][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[rs2_reg][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[opa_select][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[opa_select][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[opb_select][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[opb_select][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[opb_select][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[opb_select][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][31]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][30]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][29]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][28]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][27]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][26]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][25]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][24]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][23]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][22]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][21]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][20]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][19]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][18]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][17]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][16]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][15]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][11]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][10]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][9]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][8]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][7]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][6]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][5]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[dest_reg_idx][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[dest_reg_idx][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[dest_reg_idx][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[dest_reg_idx][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[dest_reg_idx][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[valid]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[pred_taken]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[brat_vec][3]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[brat_vec][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[brat_vec][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[brat_vec][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[15][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[15][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[15][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[14][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[14][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[13][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[13][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[12][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[12][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[11][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[11][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[10][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[10][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[9][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[9][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[8][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[8][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[7][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[7][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[6][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[6][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[5][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[5][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[4][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[4][1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_lsq_num_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_done_reg[7]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_done_reg[6]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_done_reg[5]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_done_reg[4]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_done_reg[3]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_done_reg[2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_done_reg[1]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_done_reg[0]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[pred_taken]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[dest_reg_idx][0]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[dest_reg_idx][1]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[dest_reg_idx][2]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[dest_reg_idx][3]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[dest_reg_idx][4]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs2_reg][0]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs2_reg][1]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs2_reg][2]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs2_reg][3]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs2_reg][4]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs1_reg][0]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs1_reg][1]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs1_reg][2]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs1_reg][3]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet_reg[rs1_reg][4]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[pred_taken]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[dest_reg_idx][0]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[dest_reg_idx][1]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[dest_reg_idx][2]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[dest_reg_idx][3]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[dest_reg_idx][4]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs2_reg][0]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs2_reg][1]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs2_reg][2]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs2_reg][3]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs2_reg][4]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs1_reg][0]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs1_reg][1]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs1_reg][2]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs1_reg][3]' will be removed. (OPT-1207)
Information: The register 'is_ex_packet2_reg[rs1_reg][4]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/ex_packet_out_mul_reg[mem_size][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/ex_packet_out_mul_reg[mem_size][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/ex_packet_out_mul_reg[mem_size][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/ex_packet_out_mul_reg[mem_size][2]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/ex_packet_out_mul_reg[mem_size][1]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/ex_packet_out_mul_reg[mem_size][0]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_2/mul_0/cache_reg[inst][12]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][14]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][13]' will be removed. (OPT-1207)
Information: The register 'ex_stage_0/ex_1/mul_0/cache_reg[inst][12]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_mem_size_reg[7][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_mem_size_reg[6][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_mem_size_reg[5][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_mem_size_reg[4][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_mem_size_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_mem_size_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_mem_size_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/sq_mem_size_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[15]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[14]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[13]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[12]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[11]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[10]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[9]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[8]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[7]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[6]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[5]' will be removed. (OPT-1207)
Information: The register 'load_store_queue/map_valid_reg[4]' will be removed. (OPT-1207)
Information: The register 'id_dispatch_packet2_reg[rs1_value][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs1_value][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rs2_value][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[opb_select][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[dest_phy_reg][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[dest_phy_reg][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[dest_phy_reg][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[dest_phy_reg][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[dest_phy_reg][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[dest_phy_reg][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[alu_func][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[brat_vec][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[brat_vec][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[brat_vec][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[brat_vec][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rob_num][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rob_num][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rob_num][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet2_reg[rob_num][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs1_value][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rs2_value][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[opb_select][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[dest_phy_reg][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[dest_phy_reg][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[dest_phy_reg][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[dest_phy_reg][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[dest_phy_reg][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[dest_phy_reg][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[alu_func][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[brat_vec][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[brat_vec][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[brat_vec][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[brat_vec][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rob_num][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rob_num][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rob_num][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_dispatch_packet_reg[rob_num][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'branch_rat/brat_mis_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/registerFile_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'physical_register_file/validList_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'load_store_queue/lq_tags_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/mcand_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[52]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[53]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[56]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[57]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[58]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[59]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[60]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[61]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[0].ms/prod_in_reg_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/mcand_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/mcand_out_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/mcand_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[52]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[53]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[56]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[57]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[58]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[59]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[60]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[61]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[0].ms/prod_in_reg_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/mcand_out_reg[47]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'pipeline_DW01_cmp6_0'
  Processing 'pipeline_DW01_inc_0'
  Processing 'pipeline_DW01_inc_1'
  Processing 'pipeline_DW01_inc_2'
  Processing 'pipeline_DW01_inc_3'
  Processing 'pipeline_DW01_cmp6_1'
  Processing 'pipeline_DW01_cmp2_0'
  Processing 'pipeline_DW01_cmp2_1'
  Processing 'pipeline_DW01_cmp2_2'
  Processing 'pipeline_DW01_cmp2_3'
  Processing 'pipeline_DW01_cmp2_4'
  Processing 'pipeline_DW01_cmp2_5'
  Processing 'pipeline_DW01_cmp2_6'
  Processing 'pipeline_DW01_cmp2_7'
  Processing 'pipeline_DW01_cmp2_8'
  Processing 'pipeline_DW01_cmp2_9'
  Processing 'pipeline_DW01_cmp2_10'
  Processing 'pipeline_DW01_cmp2_11'
  Processing 'pipeline_DW01_cmp2_12'
  Processing 'pipeline_DW01_cmp2_13'
  Processing 'pipeline_DW01_cmp2_14'
  Processing 'pipeline_DW01_cmp2_15'
  Processing 'pipeline_DW01_cmp2_16'
  Processing 'pipeline_DW01_cmp2_17'
  Processing 'pipeline_DW01_cmp2_18'
  Processing 'pipeline_DW01_cmp2_19'
  Processing 'pipeline_DW01_cmp2_20'
  Processing 'pipeline_DW01_cmp2_21'
  Processing 'pipeline_DW01_cmp2_22'
  Processing 'pipeline_DW01_cmp2_23'
  Processing 'pipeline_DW01_cmp2_24'
  Processing 'pipeline_DW01_cmp2_25'
  Processing 'pipeline_DW01_cmp2_26'
  Processing 'pipeline_DW01_cmp2_27'
  Processing 'pipeline_DW01_cmp2_28'
  Processing 'pipeline_DW01_cmp2_29'
  Processing 'pipeline_DW01_cmp2_30'
  Processing 'pipeline_DW01_cmp2_31'
  Processing 'pipeline_DW01_cmp2_32'
  Processing 'pipeline_DW01_cmp2_33'
  Processing 'pipeline_DW01_cmp2_34'
  Processing 'pipeline_DW01_cmp2_35'
  Processing 'pipeline_DW01_cmp2_36'
  Processing 'pipeline_DW01_cmp2_37'
  Processing 'pipeline_DW01_cmp2_38'
  Processing 'pipeline_DW01_cmp2_39'
  Processing 'pipeline_DW01_cmp2_40'
  Processing 'pipeline_DW01_cmp2_41'
  Processing 'pipeline_DW01_cmp2_42'
  Processing 'pipeline_DW01_cmp2_43'
  Processing 'pipeline_DW01_cmp2_44'
  Processing 'pipeline_DW01_cmp2_45'
  Processing 'pipeline_DW01_cmp2_46'
  Processing 'pipeline_DW01_cmp2_47'
  Processing 'pipeline_DW01_cmp2_48'
  Processing 'pipeline_DW01_cmp2_49'
  Processing 'pipeline_DW01_cmp2_50'
  Processing 'pipeline_DW01_cmp2_51'
  Processing 'pipeline_DW01_cmp2_52'
  Processing 'pipeline_DW01_cmp2_53'
  Processing 'pipeline_DW01_cmp2_54'
  Processing 'pipeline_DW01_cmp2_55'
  Processing 'pipeline_DW01_cmp2_56'
  Processing 'pipeline_DW01_cmp2_57'
  Processing 'pipeline_DW01_cmp2_58'
  Processing 'pipeline_DW01_cmp2_59'
  Processing 'pipeline_DW01_cmp2_60'
  Processing 'pipeline_DW01_cmp2_61'
  Processing 'pipeline_DW01_cmp2_62'
  Processing 'pipeline_DW01_cmp2_63'
  Processing 'pipeline_DW01_dec_0'
  Processing 'pipeline_DW01_inc_4'
  Processing 'pipeline_DW01_inc_5'
  Processing 'pipeline_DW01_inc_6'
  Processing 'pipeline_DW01_inc_7'
  Processing 'pipeline_DW01_inc_8'
  Processing 'pipeline_DW01_inc_9'
  Processing 'pipeline_DW01_add_0'
  Processing 'pipeline_DW01_add_1'
  Processing 'pipeline_DW01_add_2'
  Processing 'pipeline_DW01_add_3'
  Processing 'pipeline_DW_rash_0'
  Processing 'pipeline_DW01_ash_0'
  Processing 'pipeline_DW_rash_1'
  Processing 'pipeline_DW01_cmp2_64'
  Processing 'pipeline_DW01_cmp2_65'
  Processing 'pipeline_DW01_sub_0'
  Processing 'pipeline_DW01_add_4'
  Processing 'pipeline_DW01_add_5'
  Processing 'pipeline_DW01_add_6'
  Processing 'pipeline_DW01_add_7'
  Processing 'pipeline_DW01_add_8'
  Processing 'pipeline_DW_rash_2'
  Processing 'pipeline_DW01_ash_1'
  Processing 'pipeline_DW_rash_3'
  Processing 'pipeline_DW01_cmp2_66'
  Processing 'pipeline_DW01_cmp2_67'
  Processing 'pipeline_DW01_sub_1'
  Processing 'pipeline_DW01_add_9'
  Processing 'pipeline_DW01_cmp6_2'
  Processing 'pipeline_DW01_cmp6_3'
  Processing 'pipeline_DW01_cmp6_4'
  Processing 'pipeline_DW01_cmp6_5'
  Processing 'pipeline_DW01_cmp6_6'
  Processing 'pipeline_DW01_cmp6_7'
  Processing 'pipeline_DW01_cmp6_8'
  Processing 'pipeline_DW01_cmp6_9'
  Processing 'pipeline_DW01_cmp6_10'
  Processing 'pipeline_DW01_cmp6_11'
  Processing 'pipeline_DW01_cmp6_12'
  Processing 'pipeline_DW01_cmp6_13'
  Processing 'pipeline_DW01_cmp6_14'
  Processing 'pipeline_DW01_cmp6_15'
  Processing 'pipeline_DW01_cmp6_16'
  Processing 'pipeline_DW01_cmp6_17'
  Processing 'pipeline_DW01_cmp6_18'
  Processing 'pipeline_DW01_cmp6_19'
  Processing 'pipeline_DW01_cmp6_20'
  Processing 'pipeline_DW01_cmp6_21'
  Processing 'pipeline_DW01_cmp6_22'
  Processing 'pipeline_DW01_cmp6_23'
  Processing 'pipeline_DW01_cmp6_24'
  Processing 'pipeline_DW01_cmp6_25'
  Processing 'pipeline_DW01_cmp6_26'
  Processing 'pipeline_DW01_cmp6_27'
  Processing 'pipeline_DW01_cmp6_28'
  Processing 'pipeline_DW01_cmp6_29'
  Processing 'pipeline_DW01_cmp6_30'
  Processing 'pipeline_DW01_cmp6_31'
  Processing 'pipeline_DW01_cmp6_32'
  Processing 'pipeline_DW01_cmp6_33'
  Processing 'pipeline_DW01_cmp2_68'
  Processing 'pipeline_DW01_cmp2_69'
  Processing 'pipeline_DW01_cmp2_70'
  Processing 'pipeline_DW01_cmp2_71'
  Processing 'pipeline_DW01_cmp2_72'
  Processing 'pipeline_DW01_cmp2_73'
  Processing 'pipeline_DW01_cmp2_74'
  Processing 'pipeline_DW01_cmp2_75'
  Processing 'pipeline_DW01_cmp2_76'
  Processing 'pipeline_DW01_cmp2_77'
  Processing 'pipeline_DW01_cmp2_78'
  Processing 'pipeline_DW01_cmp2_79'
  Processing 'pipeline_DW01_cmp2_80'
  Processing 'pipeline_DW01_cmp2_81'
  Processing 'pipeline_DW01_cmp2_82'
  Processing 'pipeline_DW01_cmp2_83'
  Processing 'pipeline_DW01_cmp2_84'
  Processing 'pipeline_DW01_cmp2_85'
  Processing 'pipeline_DW01_cmp2_86'
  Processing 'pipeline_DW01_cmp2_87'
  Processing 'pipeline_DW01_cmp2_88'
  Processing 'pipeline_DW01_cmp2_89'
  Processing 'pipeline_DW01_cmp2_90'
  Processing 'pipeline_DW01_cmp6_34'
  Processing 'pipeline_DW01_cmp6_35'
  Processing 'pipeline_DW01_cmp6_36'
  Processing 'pipeline_DW01_cmp6_37'
  Processing 'pipeline_DW01_cmp6_38'
  Processing 'pipeline_DW01_cmp6_39'
  Processing 'pipeline_DW01_cmp6_40'
  Processing 'pipeline_DW01_cmp6_41'
  Processing 'pipeline_DW01_cmp6_42'
  Processing 'pipeline_DW01_cmp6_43'
  Processing 'pipeline_DW01_cmp6_44'
  Processing 'pipeline_DW01_cmp6_45'
  Processing 'pipeline_DW01_cmp6_46'
  Processing 'pipeline_DW01_cmp6_47'
  Processing 'pipeline_DW01_cmp6_48'
  Processing 'pipeline_DW01_cmp6_49'
  Processing 'pipeline_DW01_cmp6_50'
  Processing 'pipeline_DW01_cmp6_51'
  Processing 'pipeline_DW01_cmp6_52'
  Processing 'pipeline_DW01_cmp6_53'
  Processing 'pipeline_DW01_cmp6_54'
  Processing 'pipeline_DW01_cmp6_55'
  Processing 'pipeline_DW01_cmp6_56'
  Processing 'pipeline_DW01_cmp6_57'
  Processing 'pipeline_DW01_cmp6_58'
  Processing 'pipeline_DW01_cmp6_59'
  Processing 'pipeline_DW01_cmp6_60'
  Processing 'pipeline_DW01_cmp6_61'
  Processing 'pipeline_DW01_cmp6_62'
  Processing 'pipeline_DW01_cmp6_63'
  Processing 'pipeline_DW01_cmp6_64'
  Processing 'pipeline_DW01_cmp6_65'
  Processing 'pipeline_DW01_cmp6_66'
  Processing 'pipeline_DW01_cmp6_67'
  Processing 'pipeline_DW01_cmp6_68'
  Processing 'pipeline_DW01_cmp6_69'
  Processing 'pipeline_DW01_cmp6_70'
  Processing 'pipeline_DW01_cmp6_71'
  Processing 'pipeline_DW01_cmp6_72'
  Processing 'pipeline_DW01_cmp6_73'
  Processing 'pipeline_DW01_cmp6_74'
  Processing 'pipeline_DW01_cmp6_75'
  Processing 'pipeline_DW01_cmp6_76'
  Processing 'pipeline_DW01_cmp6_77'
  Processing 'pipeline_DW01_cmp6_78'
  Processing 'pipeline_DW01_cmp6_79'
  Processing 'pipeline_DW01_cmp6_80'
  Processing 'pipeline_DW01_cmp6_81'
  Processing 'pipeline_DW01_cmp6_82'
  Processing 'pipeline_DW01_cmp6_83'
  Processing 'pipeline_DW01_cmp6_84'
  Processing 'pipeline_DW01_cmp6_85'
  Processing 'pipeline_DW01_cmp6_86'
  Processing 'pipeline_DW01_cmp6_87'
  Processing 'pipeline_DW01_cmp6_88'
  Processing 'pipeline_DW01_cmp6_89'
  Processing 'pipeline_DW01_cmp2_91'
  Processing 'pipeline_DW01_cmp2_92'
  Processing 'pipeline_DW01_cmp2_93'
  Processing 'pipeline_DW01_cmp2_94'
  Processing 'pipeline_DW01_cmp6_90'
  Processing 'pipeline_DW01_cmp6_91'
  Processing 'pipeline_DW01_add_10'
  Processing 'pipeline_DW01_add_11'
  Processing 'pipeline_DW01_cmp6_92'
  Processing 'pipeline_DW01_cmp6_93'
  Processing 'pipeline_DW01_cmp2_95'
  Processing 'pipeline_DW01_cmp2_96'
  Processing 'pipeline_DW01_cmp2_97'
  Processing 'pipeline_DW01_cmp2_98'
  Processing 'pipeline_DW01_cmp2_99'
  Processing 'pipeline_DW01_cmp2_100'
  Processing 'pipeline_DW01_cmp2_101'
  Processing 'pipeline_DW01_cmp2_102'
  Processing 'pipeline_DW01_cmp2_103'
  Processing 'pipeline_DW01_cmp2_104'
  Processing 'pipeline_DW01_cmp2_105'
  Processing 'pipeline_DW01_cmp2_106'
  Processing 'pipeline_DW01_cmp2_107'
  Processing 'pipeline_DW01_cmp2_108'
  Processing 'pipeline_DW01_cmp2_109'
  Processing 'pipeline_DW01_cmp2_110'
  Processing 'pipeline_DW01_cmp2_111'
  Processing 'pipeline_DW01_cmp2_112'
  Processing 'pipeline_DW01_cmp2_113'
  Processing 'pipeline_DW01_cmp2_114'
  Processing 'pipeline_DW01_cmp2_115'
  Processing 'pipeline_DW01_cmp2_116'
  Processing 'pipeline_DW01_cmp2_117'
  Processing 'pipeline_DW01_cmp2_118'
  Processing 'pipeline_DW01_cmp2_119'
  Processing 'pipeline_DW01_cmp2_120'
  Processing 'pipeline_DW01_cmp2_121'
  Processing 'pipeline_DW01_cmp2_122'
  Processing 'pipeline_DW01_cmp2_123'
  Processing 'pipeline_DW01_cmp2_124'
  Processing 'pipeline_DW01_cmp2_125'
  Processing 'pipeline_DW01_cmp2_126'
  Processing 'pipeline_DW01_inc_10'
  Processing 'pipeline_DW01_cmp2_127'
  Processing 'pipeline_DW01_cmp6_94'
  Processing 'pipeline_DW01_cmp2_128'
  Processing 'pipeline_DW01_cmp6_95'
  Processing 'pipeline_DW01_cmp2_129'
  Processing 'pipeline_DW01_cmp6_96'
  Processing 'pipeline_DW01_cmp6_97'
  Processing 'pipeline_DW01_cmp6_98'
  Processing 'pipeline_DW01_cmp6_99'
  Processing 'pipeline_DW01_cmp6_100'
  Processing 'pipeline_DW01_cmp6_101'
  Processing 'pipeline_DW01_cmp6_102'
  Processing 'pipeline_DW01_cmp6_103'
  Processing 'pipeline_DW01_cmp6_104'
  Processing 'pipeline_DW01_cmp6_105'
  Processing 'pipeline_DW01_cmp6_106'
  Processing 'pipeline_DW01_cmp6_107'
  Processing 'pipeline_DW01_cmp6_108'
  Processing 'pipeline_DW01_cmp6_109'
  Processing 'pipeline_DW01_cmp6_110'
  Processing 'pipeline_DW01_cmp6_111'
  Processing 'pipeline_DW01_cmp6_112'
  Processing 'pipeline_DW01_cmp6_113'
  Processing 'pipeline_DW01_cmp6_114'
  Processing 'pipeline_DW01_cmp6_115'
  Processing 'pipeline_DW01_cmp6_116'
  Processing 'pipeline_DW01_cmp6_117'
  Processing 'pipeline_DW01_cmp6_118'
  Processing 'pipeline_DW01_cmp6_119'
  Processing 'pipeline_DW01_cmp6_120'
  Processing 'pipeline_DW01_cmp6_121'
  Processing 'pipeline_DW01_cmp6_122'
  Processing 'pipeline_DW01_cmp6_123'
  Processing 'pipeline_DW01_cmp6_124'
  Processing 'pipeline_DW01_cmp6_125'
  Processing 'pipeline_DW01_cmp6_126'
  Processing 'pipeline_DW01_cmp6_127'
  Processing 'pipeline_DW01_cmp6_128'
  Processing 'pipeline_DW01_cmp6_129'
  Processing 'pipeline_DW01_cmp6_130'
  Processing 'pipeline_DW01_cmp6_131'
  Processing 'pipeline_DW01_cmp6_132'
  Processing 'pipeline_DW01_cmp6_133'
  Processing 'pipeline_DW01_cmp6_134'
  Processing 'pipeline_DW01_cmp6_135'
  Processing 'pipeline_DW01_cmp6_136'
  Processing 'pipeline_DW01_cmp6_137'
  Processing 'pipeline_DW01_cmp6_138'
  Processing 'pipeline_DW01_cmp6_139'
  Processing 'pipeline_DW01_cmp6_140'
  Processing 'pipeline_DW01_cmp6_141'
  Processing 'pipeline_DW01_cmp6_142'
  Processing 'pipeline_DW01_cmp6_143'
  Processing 'pipeline_DW01_inc_11'
  Processing 'pipeline_DW02_mult_0'
  Processing 'pipeline_DW01_add_12'
  Processing 'pipeline_DW02_mult_1'
  Processing 'pipeline_DW01_add_13'
  Processing 'pipeline_DW02_mult_2'
  Processing 'pipeline_DW01_add_14'
  Processing 'pipeline_DW02_mult_3'
  Processing 'pipeline_DW01_add_15'
  Processing 'pipeline_DW02_mult_4'
  Processing 'pipeline_DW01_add_16'
  Processing 'pipeline_DW02_mult_5'
  Processing 'pipeline_DW01_add_17'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_sub_width3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_sub_width4'
  Processing 'pipeline_DW02_mult_6'
  Processing 'pipeline_DW01_add_18'
  Processing 'pipeline_DW02_mult_7'
  Processing 'pipeline_DW01_add_19'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:13:07 12627218.9  12521.70 168811712.0 1825309.5                                0.00  
    0:13:07 12627218.9  12521.70 168811712.0 1825309.5                                0.00  
    0:13:08 12627343.3  12521.70 168811696.0 1824690.8                                0.00  

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:15:15 13149965.0   1513.60 26628170.0  219927.8                                0.00  
    0:15:15 13149965.0   1513.60 26628170.0  219927.8                                0.00  
    0:15:18 13387516.4   1513.60 26622400.0  217625.9                                0.00  
    0:15:23 14194784.9   1513.60 26625630.0  209424.2                                0.00  
    0:15:25 14992100.1   1513.60 26617326.0  201399.3                                0.00  
    0:15:27 15975599.5   1513.60 26613272.0  194183.0                                0.00  
    0:15:30 16539560.2   1513.60 26543468.0  138188.5                                0.00  
    0:15:31 17156978.3   1513.60 26532542.0  135817.7                                0.00  
    0:15:32 17473061.1   1513.60 26532540.0  135774.8                                0.00  
    0:15:34 18077183.2   1513.60 26495000.0  115985.4                                0.00  
    0:15:40 18885231.7     12.54  168590.2   49499.4                                0.00  
    0:15:56 19973132.6      9.44  117840.0   30691.2                                0.00  
    0:16:01 21079754.0      9.44  117840.7    4511.1                                0.00  
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[3].ms/partial_prod_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[2].ms/partial_prod_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[47]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[46]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[45]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[44]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[43]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[42]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[41]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[40]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[39]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[38]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[37]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[36]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[35]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[34]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[33]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[32]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[3].ms/partial_prod_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[2].ms/partial_prod_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_0/ex_1/mul_0/mstage[1].ms/partial_prod_reg[0]' is a constant and will be removed. (OPT-1206)
    0:19:36 18698476.6      0.71     348.1     606.1                                0.00  
    0:19:46 18698750.4      0.79     621.2     623.3                                0.00  
    0:19:46 18698750.4      0.79     621.2     623.3                                0.00  
    0:19:48 18698708.9      0.76     522.0     623.3                                0.00  
    0:19:51 18698708.9      0.76     522.0     623.3                                0.00  
    0:20:55 11852599.2      2.17    3850.5     477.8                                0.00  
    0:21:11 11781516.2      1.88    3275.1     477.6                                0.00  
    0:21:32 11791999.0      1.44    1228.1     472.6                                0.00  
    0:21:37 11784908.6      1.36    1057.2     472.6                                0.00  
    0:21:42 11786459.7      1.31     481.5     472.6                                0.00  
    0:21:48 11786982.2      1.14     624.6     472.6                                0.00  
    0:21:52 11788959.1      1.08     236.0     472.6                                0.00  
    0:21:56 11787988.7      1.23     505.5     472.6                                0.00  
    0:22:00 11789440.2      1.10     329.0     472.6                                0.00  
    0:22:04 11787955.5      1.06     436.5     472.6                                0.00  
    0:22:05 11788784.9      1.00     433.3     472.6                                0.00  
    0:22:07 11789539.7      0.98     412.1     472.6                                0.00  
    0:22:09 11789854.9      0.98     411.6     472.6                                0.00  
    0:22:11 11790012.5      0.98     409.7     472.6                                0.00  
    0:22:13 11790054.0      0.98     409.6     472.6                                0.00  
    0:22:14 11790070.6      0.98     409.6     472.6                                0.00  
    0:22:16 11790178.4      0.98     409.6     472.6                                0.00  
    0:22:18 11790244.7      0.98     409.5     472.6                                0.00  
    0:22:20 11790477.0      0.98     409.2     472.6                                0.00  
    0:22:22 11789946.2      0.98     409.2     472.6                                0.00  
    0:22:22 11789946.2      0.98     409.2     472.6                                0.00  
    0:22:27 11793404.6      0.98     429.4     163.2                                0.00  
    0:22:30 11795270.7      1.00     454.1      94.0                                0.00  
    0:22:31 11796188.6      1.00     453.5      37.2                                0.00  
    0:22:33 11796500.9      1.00     425.5      20.0                                0.00  
    0:22:34 11796708.3      1.00     425.5      15.6                                0.00  
    0:22:35 11796890.8      1.00     425.5      12.0                                0.00  
    0:22:36 11797006.9      1.00     425.5       9.7                                0.00  
    0:22:36 11797073.3      1.00     425.5       8.0                                0.00  
    0:22:37 11797139.6      1.00     425.5       6.4                                0.00  
    0:22:37 11797139.6      1.00     425.5       6.4                                0.00  
    0:22:38 11799677.7      0.74     424.9       8.2 ex_stage_0/ex_2/mul_0/mstage[0].ms/partial_prod_reg[61]/DIN      0.00  
    0:22:39 11801801.1      0.63     419.2       9.2                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:22:39 11801801.1      0.63     419.2       9.2                                0.00  
    0:22:41 11819084.5      0.43     192.1      10.4 ex_stage_0/ex_1/mul_0/mstage[0].ms/partial_prod_reg[61]/DIN      0.00  
    0:22:45 11839278.5      0.19      51.8      11.0 ex_stage_0/ex_1/mul_0/mstage[0].ms/partial_prod_reg[61]/DIN      0.00  
    0:22:48 11852712.6      0.02       2.8      11.9 ex_stage_0/ex_2/mul_0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:22:49 11853655.4      0.00       0.0      12.2                                0.00  
    0:22:54 11772585.9      0.00       0.0      18.3                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:23:01 11772585.9      0.00       0.0      18.3                              -46.10  
    0:23:03 11774759.0      0.00       0.0       6.0 ex_stage_0/ex_1/opa_mux_out[17]    -46.10  
    0:23:04 11776069.6      0.00       0.0       3.8 n54542                       -46.10  
    0:23:04 11776716.5      0.00       0.0       3.4 n54572                       -46.10  
    0:23:06 11777205.9      0.00       0.0       0.0 net1061423                   -46.10  
    0:23:08 11777114.6      0.00       0.0       0.0                              -46.18  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:23:08 11777114.6      0.00       0.0       0.0                              -46.18  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:23:09 11777114.6      0.00       0.0       0.0                              -46.18  
    0:23:10 11777114.6      0.00       0.0       0.0                              -46.18  
    0:23:28 11622822.2      0.44     439.6       0.0                              -46.12  
    0:23:41 11547177.3      0.32     205.9       0.2                              -46.12  
    0:23:54 11500330.5      0.28      87.6       0.2                              -46.12  
    0:24:04 11465129.1      0.24      70.7       0.2                              -46.12  
    0:24:13 11441224.6      0.24      72.6       0.2                              -46.12  
    0:24:21 11423557.5      0.24      70.6       0.2                              -46.12  
    0:24:31 11411447.7      0.24      71.7       0.3                              -46.12  
    0:24:37 11402697.1      0.24      70.7       0.3                              -46.12  
    0:24:42 11395481.0      0.24      71.6       0.2                              -46.12  
    0:24:47 11389683.2      0.24      71.7       0.2                              -46.12  
    0:24:52 11385403.3      0.26      74.1       0.2                              -46.12  
    0:24:56 11381679.1      0.26      74.2       0.2                              -46.12  
    0:24:59 11378850.7      0.24      72.2       0.2                              -46.12  
    0:25:03 11376743.9      0.24      72.6       0.2                              -46.12  
    0:25:06 11375217.8      0.25      75.3       0.2                              -46.12  
    0:25:09 11373857.5      0.25      75.3       0.2                              -46.12  
    0:25:09 11373857.5      0.25      75.3       0.2                              -46.12  
    0:25:17 11374551.4      0.08       4.7       0.0 load_store_queue/lq_value_reg[0][24]/CLRB    -46.12  
    0:25:19 11375953.0      0.00       0.0       0.0 ex_stage_0/ex_2/mul_0/mstage[0].ms/partial_prod_reg[63]/DIN    -46.12  
    0:25:22 11376019.4      0.00       0.0       0.0                              -46.12  
    0:25:31 11305168.0      1.09    4318.6       0.1                              -43.77  
    0:25:33 11301748.0      1.09    4147.7       0.1                              -43.77  
    0:25:33 11301524.1      1.09    4147.7       0.1                              -43.77  
    0:25:33 11301524.1      1.09    4147.7       0.1                              -43.77  
    0:25:33 11301524.1      1.09    4147.7       0.1                              -43.77  
    0:25:34 11301524.1      1.09    4147.7       0.1                              -43.77  
    0:25:34 11301524.1      1.09    4147.7       0.1                              -43.77  
    0:25:34 11301524.1      1.09    4147.7       0.1                              -43.77  
    0:25:39 11306061.1      0.53    2084.4       0.0 load_store_queue/lq_value_reg[6][0]/CLRB    -43.77  
    0:25:44 11308872.9      0.40    1219.4       0.0 cdb_instance/cbd_buffer[25]/dest_result_reg[31]/CLRB    -43.77  
    0:25:47 11314289.2      0.28     593.8       0.0 ex_stage_0/ex_2/mul_0/mstage[0].ms/partial_prod_reg[61]/DIN    -43.77  
    0:25:49 11317065.0      0.19     444.0       0.0 ex_stage_0/ex_1/mul_0/mstage[0].ms/partial_prod_reg[61]/DIN    -43.77  
    0:25:52 11319443.3      0.15     175.8       0.0 ex_stage_0/ex_1/mul_0/mstage[0].ms/partial_prod_reg[61]/DIN    -43.77  
    0:25:57 11320165.0      0.12     103.1       0.0 load_store_queue/lq_value_reg[0][2]/CLRB    -43.77  
    0:26:00 11323308.5      0.10      14.9       0.0 cdb_instance/cbd_buffer[25]/dest_result_reg[31]/CLRB    -43.77  
    0:26:02 11324743.5      0.07       9.2       0.0 ex_stage_0/ex_2/mul_0/mstage[1].ms/partial_prod_reg[63]/DIN    -43.77  
    0:26:04 11327007.8      0.04       2.2       0.0 ex_stage_0/ex_1/mul_0/mstage[0].ms/partial_prod_reg[61]/DIN    -43.76  
    0:26:15 11328003.2      0.02       0.1       0.0 ex_stage_0/ex_2/mul_0/mstage[0].ms/partial_prod_reg[63]/DIN    -43.76  
    0:26:15 11328915.6      0.00       0.0       0.0                              -43.74  
    0:26:16 11332200.1      0.00       0.0       0.0 ex_stage_0/ex_1/mul_0/mstage[2].ms/mplier_out_reg[5]/DIN    -37.94  
    0:26:16 11334489.4      0.00       0.0       0.0 ex_stage_0/ex_1/mul_0/mstage[1].ms/prod_in_reg_reg[52]/DIN    -32.40  
    0:26:17 11337210.0      0.00       0.0       0.0 ex_stage_0/ex_1/mul_0/mstage[1].ms/prod_in_reg_reg[20]/DIN    -25.50  
    0:26:17 11339184.0      0.00       0.0       0.0 ex_stage_0/ex_2/mul_0/mstage[1].ms/prod_in_reg_reg[27]/DIN    -20.97  
    0:26:17 11341655.8      0.00       0.0       0.0 reservation_station/rs_body[5]/id_ex_packet_reg[alu_func][4]/CLRB    -17.53  
    0:26:18 11343721.1      0.00       0.0       0.0 ex_stage_0/ex_1/mul_0/mstage[1].ms/mplier_out_reg[30]/DIN    -13.41  
    0:26:18 11346217.7      0.00       0.0       0.0 ex_stage_0/ex_2/mul_0/mstage[1].ms/mcand_out_reg[36]/DIN     -9.56  
    0:26:18 11348581.6      0.00       0.0       0.0 ex_stage_0/ex_2/mul_0/mstage[1].ms/prod_in_reg_reg[0]/DIN     -4.27  
    0:26:19 11350464.4      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:26:19 11350464.4      0.00       0.0       0.0                                0.00  
    0:26:24 11317767.9      0.00       0.0       0.0                               -0.54  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'pipeline' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clock': 23126 load(s), 1 driver(s)
Writing verilog file '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/synth/pipeline.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module pipeline_DW02_mult_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module pipeline_DW02_mult_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 30 nets to module pipeline_DW02_mult_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 46 nets to module pipeline_DW02_mult_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 30 nets to module pipeline_DW02_mult_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 46 nets to module pipeline_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 320 nets to module pipeline using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file './pipeline.ddc'.
Writing svsim file '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/synth/pipeline_svsim.sv'.
Removing design 'cache'
Removing design 'pipeline'
Removing design 'pipeline_DW01_add_0'
Removing design 'pipeline_DW01_ash_0'
Removing design 'pipeline_DW01_sub_0'
Removing design 'pipeline_DW01_add_4'
Removing design 'pipeline_DW01_add_5'
Removing design 'pipeline_DW01_ash_1'
Removing design 'pipeline_DW01_sub_1'
Removing design 'pipeline_DW01_add_9'
Removing design 'pipeline_DW01_cmp6_34'
Removing design 'pipeline_DW01_cmp6_35'
Removing design 'pipeline_DW01_cmp6_36'
Removing design 'pipeline_DW01_cmp6_37'
Removing design 'pipeline_DW01_cmp6_38'
Removing design 'pipeline_DW01_cmp6_39'
Removing design 'pipeline_DW01_cmp6_40'
Removing design 'pipeline_DW01_cmp6_41'
Removing design 'pipeline_DW01_cmp6_42'
Removing design 'pipeline_DW01_cmp6_43'
Removing design 'pipeline_DW01_cmp6_44'
Removing design 'pipeline_DW01_cmp6_45'
Removing design 'pipeline_DW01_cmp6_46'
Removing design 'pipeline_DW01_cmp6_47'
Removing design 'pipeline_DW01_cmp6_48'
Removing design 'pipeline_DW01_cmp6_49'
Removing design 'pipeline_DW01_cmp6_50'
Removing design 'pipeline_DW01_cmp6_51'
Removing design 'pipeline_DW01_cmp6_52'
Removing design 'pipeline_DW01_cmp6_53'
Removing design 'pipeline_DW01_cmp6_54'
Removing design 'pipeline_DW01_cmp6_55'
Removing design 'pipeline_DW01_cmp6_56'
Removing design 'pipeline_DW01_cmp6_57'
Removing design 'pipeline_DW01_cmp6_58'
Removing design 'pipeline_DW01_cmp6_59'
Removing design 'pipeline_DW01_cmp6_60'
Removing design 'pipeline_DW01_cmp6_61'
Removing design 'pipeline_DW01_cmp6_62'
Removing design 'pipeline_DW01_cmp6_63'
Removing design 'pipeline_DW01_cmp6_64'
Removing design 'pipeline_DW01_cmp6_65'
Removing design 'pipeline_DW01_cmp6_66'
Removing design 'pipeline_DW01_cmp6_67'
Removing design 'pipeline_DW01_cmp6_68'
Removing design 'pipeline_DW01_cmp6_69'
Removing design 'pipeline_DW01_cmp6_70'
Removing design 'pipeline_DW01_cmp6_71'
Removing design 'pipeline_DW01_cmp6_72'
Removing design 'pipeline_DW01_cmp6_73'
Removing design 'pipeline_DW01_cmp6_74'
Removing design 'pipeline_DW01_cmp6_75'
Removing design 'pipeline_DW01_cmp6_76'
Removing design 'pipeline_DW01_cmp6_77'
Removing design 'pipeline_DW01_cmp6_78'
Removing design 'pipeline_DW01_cmp6_79'
Removing design 'pipeline_DW01_cmp6_80'
Removing design 'pipeline_DW01_cmp6_81'
Removing design 'pipeline_DW01_cmp6_82'
Removing design 'pipeline_DW01_cmp6_83'
Removing design 'pipeline_DW01_cmp6_84'
Removing design 'pipeline_DW01_cmp6_85'
Removing design 'pipeline_DW01_cmp6_86'
Removing design 'pipeline_DW01_cmp6_87'
Removing design 'pipeline_DW01_cmp6_88'
Removing design 'pipeline_DW01_cmp6_89'
Removing design 'pipeline_DW01_add_10'
Removing design 'pipeline_DW01_add_11'
Removing design 'pipeline_DW01_cmp6_94'
Removing design 'pipeline_DW01_cmp6_95'
Removing design 'pipeline_DW01_cmp6_96'
Removing design 'pipeline_DW01_cmp6_97'
Removing design 'pipeline_DW01_cmp6_98'
Removing design 'pipeline_DW01_cmp6_99'
Removing design 'pipeline_DW01_cmp6_100'
Removing design 'pipeline_DW01_cmp6_101'
Removing design 'pipeline_DW01_cmp6_102'
Removing design 'pipeline_DW01_cmp6_103'
Removing design 'pipeline_DW01_cmp6_104'
Removing design 'pipeline_DW01_cmp6_105'
Removing design 'pipeline_DW01_cmp6_106'
Removing design 'pipeline_DW01_cmp6_107'
Removing design 'pipeline_DW01_cmp6_108'
Removing design 'pipeline_DW01_cmp6_109'
Removing design 'pipeline_DW01_cmp6_110'
Removing design 'pipeline_DW01_cmp6_111'
Removing design 'pipeline_DW01_cmp6_112'
Removing design 'pipeline_DW01_cmp6_113'
Removing design 'pipeline_DW01_cmp6_114'
Removing design 'pipeline_DW01_cmp6_115'
Removing design 'pipeline_DW01_cmp6_116'
Removing design 'pipeline_DW01_cmp6_117'
Removing design 'pipeline_DW01_cmp6_118'
Removing design 'pipeline_DW01_cmp6_119'
Removing design 'pipeline_DW01_cmp6_120'
Removing design 'pipeline_DW01_cmp6_121'
Removing design 'pipeline_DW01_cmp6_122'
Removing design 'pipeline_DW01_cmp6_123'
Removing design 'pipeline_DW01_cmp6_124'
Removing design 'pipeline_DW01_cmp6_125'
Removing design 'pipeline_DW01_cmp6_126'
Removing design 'pipeline_DW01_cmp6_127'
Removing design 'pipeline_DW01_cmp6_128'
Removing design 'pipeline_DW01_cmp6_129'
Removing design 'pipeline_DW01_cmp6_130'
Removing design 'pipeline_DW01_cmp6_131'
Removing design 'pipeline_DW01_cmp6_132'
Removing design 'pipeline_DW01_cmp6_133'
Removing design 'pipeline_DW01_cmp6_134'
Removing design 'pipeline_DW01_cmp6_135'
Removing design 'pipeline_DW01_cmp6_136'
Removing design 'pipeline_DW01_cmp6_137'
Removing design 'pipeline_DW01_cmp6_138'
Removing design 'pipeline_DW01_cmp6_139'
Removing design 'pipeline_DW01_cmp6_140'
Removing design 'pipeline_DW01_cmp6_141'
Removing design 'pipeline_DW01_cmp6_142'
Removing design 'pipeline_DW01_cmp6_143'
Removing design 'pipeline_DW02_mult_0'
Removing design 'pipeline_DW01_add_12'
Removing design 'pipeline_DW02_mult_1'
Removing design 'pipeline_DW02_mult_2'
Removing design 'pipeline_DW01_add_14'
Removing design 'pipeline_DW02_mult_3'
Removing design 'pipeline_DW02_mult_4'
Removing design 'pipeline_DW01_add_16'
Removing design 'pipeline_DW02_mult_5'
Removing design 'pipeline_DW01_add_17'
Removing design 'pipeline_DW02_mult_6'
Removing design 'pipeline_DW01_add_18'
Removing design 'pipeline_DW02_mult_7'
Removing design 'pipeline_DW01_add_19'
Removing design 'pipeline_DW01_add_20'
Removing design 'pipeline_DW01_add_21'
Removing design 'pipeline_DW01_add_22'
Removing design 'pipeline_DW01_add_23'
Removing library 'lec25dscc25_TT'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/synth/pipeline.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/synth/pipeline.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/r/y/ryanzhu/EECS470-final-project/synth/cache.db:cache'
Loaded 136 designs.
Current design is 'cache'.
Current design is 'pipeline'.

Thank you...
