// Seed: 1967856739
module module_0;
  assign id_0 = id_0;
  logic id_1 = id_1, id_2;
  assign id_1 = id_1;
  logic id_3;
  logic id_4;
  logic id_5 = id_4, id_6;
  logic id_7 = id_5;
  logic id_8;
  logic id_9;
  logic id_10 = id_9 ? ~id_2 : id_3;
  genvar id_11;
  logic id_12;
  logic id_13;
  logic id_14;
  assign id_10 = id_10;
  logic id_15;
  assign id_1 = 1'h0;
endmodule
`timescale 1ps / 1ps
module module_1;
  always @(posedge id_0 or 1) begin
    id_0 = id_0;
    #1;
    id_0 <= id_0;
  end
endmodule
