<profile>

<section name = "Vitis HLS Report for 'STDCpt_2048_3_double_s'" level="0">
<item name = "Date">Wed Jul  5 23:25:40 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">top_graph_top_rfi_C</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.421 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">51456, 51456, 0.515 ms, 0.515 ms, 51456, 51456, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108">STDCpt_2048_3_double_Pipeline_loop_2, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1, 14340, 14340, 0.143 ms, 0.143 ms, 14340, 14340, no</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111, 14340, 14340, 0.143 ms, 0.143 ms, 14340, 14340, no</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1, 2196, 2196, 21.960 us, 21.960 us, 2196, 2196, no</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112, 2196, 2196, 21.960 us, 21.960 us, 2196, 2196, no</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1, 14340, 14340, 0.143 ms, 0.143 ms, 14340, 14340, no</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113, 14340, 14340, 0.143 ms, 0.143 ms, 14340, 14340, no</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214">STDCpt_2048_3_double_Pipeline_loop_3, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">30, 73, 16846, 13034, -</column>
<column name="Memory">48, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1052, -</column>
<column name="Register">-, -, 357, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">27, 33, 16, 26, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1, 0, 0, 215, 140, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111, 0, 0, 215, 140, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1, 0, 0, 215, 140, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113, 0, 0, 215, 140, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1, 0, 0, 640, 94, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112, 0, 0, 640, 94, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206">STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1, 0, 0, 14, 51, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108">STDCpt_2048_3_double_Pipeline_loop_2, 0, 0, 27, 84, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214">STDCpt_2048_3_double_Pipeline_loop_3, 0, 0, 15, 84, 0</column>
<column name="dadddsub_64ns_64ns_64_7_full_dsp_1_U156">dadddsub_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="dadddsub_64ns_64ns_64_7_full_dsp_1_U157">dadddsub_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="dmul_64ns_64ns_64_7_max_dsp_1_U152">dmul_64ns_64ns_64_7_max_dsp_1, 0, 11, 342, 586, 0</column>
<column name="dmul_64ns_64ns_64_7_max_dsp_1_U153">dmul_64ns_64ns_64_7_max_dsp_1, 0, 11, 342, 586, 0</column>
<column name="dsqrt_64ns_64ns_64_57_no_dsp_1_U154">dsqrt_64ns_64ns_64_57_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dsqrt_64ns_64ns_64_57_no_dsp_1_U155">dsqrt_64ns_64ns_64_57_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_pow_generic_double_s_fu_332">pow_generic_double_s, 30, 45, 12706, 8613, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="RRi_U">STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W, 8, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="RRo_U">STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W, 8, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="RIi_U">STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W, 8, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="RIo_U">STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W, 8, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="deviation_list_R_U">STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W, 8, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="deviation_list_I_U">STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W, 8, 0, 0, 0, 2048, 64, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="RIi_address0">20, 4, 11, 44</column>
<column name="RIi_ce0">20, 4, 1, 4</column>
<column name="RIi_we0">9, 2, 1, 2</column>
<column name="RIo_address0">14, 3, 11, 33</column>
<column name="RIo_ce0">14, 3, 1, 3</column>
<column name="RIo_we0">9, 2, 1, 2</column>
<column name="RRi_address0">20, 4, 11, 44</column>
<column name="RRi_ce0">20, 4, 1, 4</column>
<column name="RRi_we0">9, 2, 1, 2</column>
<column name="RRo_address0">14, 3, 11, 33</column>
<column name="RRo_ce0">14, 3, 1, 3</column>
<column name="RRo_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">462, 92, 1, 92</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="deviation_list_I_address0">14, 3, 11, 33</column>
<column name="deviation_list_I_ce0">14, 3, 1, 3</column>
<column name="deviation_list_I_we0">9, 2, 1, 2</column>
<column name="deviation_list_R_address0">14, 3, 11, 33</column>
<column name="deviation_list_R_ce0">14, 3, 1, 3</column>
<column name="deviation_list_R_we0">9, 2, 1, 2</column>
<column name="grp_fu_224_p0">25, 5, 64, 320</column>
<column name="grp_fu_224_p1">14, 3, 64, 192</column>
<column name="grp_fu_231_p0">14, 3, 64, 192</column>
<column name="grp_fu_231_p1">14, 3, 64, 192</column>
<column name="grp_fu_238_ce">14, 3, 1, 3</column>
<column name="grp_fu_238_p0">14, 3, 64, 192</column>
<column name="grp_fu_238_p1">20, 4, 64, 256</column>
<column name="grp_fu_324_ce">14, 3, 1, 3</column>
<column name="grp_fu_324_opcode">14, 3, 2, 6</column>
<column name="grp_fu_324_p0">14, 3, 64, 192</column>
<column name="grp_fu_324_p1">14, 3, 64, 192</column>
<column name="grp_fu_328_ce">25, 5, 1, 5</column>
<column name="grp_fu_328_opcode">25, 5, 2, 10</column>
<column name="grp_fu_328_p0">25, 5, 64, 320</column>
<column name="grp_fu_328_p1">25, 5, 64, 320</column>
<column name="grp_pow_generic_double_s_fu_332_ap_start">14, 3, 1, 3</column>
<column name="grp_pow_generic_double_s_fu_332_base_r">14, 3, 64, 192</column>
<column name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read">9, 2, 1, 2</column>
<column name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read">9, 2, 1, 2</column>
<column name="stream_STD_Computation_std_I_o_Brd_STD_I_in_write">9, 2, 1, 2</column>
<column name="stream_STD_Computation_std_R_o_Brd_STD_R_in_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">91, 0, 91, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start_reg">1, 0, 1, 0</column>
<column name="reg_248">64, 0, 64, 0</column>
<column name="reg_256">64, 0, 64, 0</column>
<column name="tmp_7_i_reg_314">64, 0, 64, 0</column>
<column name="tmp_8_i_reg_319">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, double&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, double&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, double&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, double&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, double&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, double&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, double&gt;, return value</column>
<column name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout">in, 64, ap_fifo, stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, pointer</column>
<column name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n">in, 1, ap_fifo, stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, pointer</column>
<column name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read">out, 1, ap_fifo, stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, pointer</column>
<column name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout">in, 64, ap_fifo, stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, pointer</column>
<column name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n">in, 1, ap_fifo, stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, pointer</column>
<column name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read">out, 1, ap_fifo, stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, pointer</column>
<column name="stream_STD_Computation_std_R_o_Brd_STD_R_in_din">out, 64, ap_fifo, stream_STD_Computation_std_R_o_Brd_STD_R_in, pointer</column>
<column name="stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n">in, 1, ap_fifo, stream_STD_Computation_std_R_o_Brd_STD_R_in, pointer</column>
<column name="stream_STD_Computation_std_R_o_Brd_STD_R_in_write">out, 1, ap_fifo, stream_STD_Computation_std_R_o_Brd_STD_R_in, pointer</column>
<column name="stream_STD_Computation_std_I_o_Brd_STD_I_in_din">out, 64, ap_fifo, stream_STD_Computation_std_I_o_Brd_STD_I_in, pointer</column>
<column name="stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n">in, 1, ap_fifo, stream_STD_Computation_std_I_o_Brd_STD_I_in, pointer</column>
<column name="stream_STD_Computation_std_I_o_Brd_STD_I_in_write">out, 1, ap_fifo, stream_STD_Computation_std_I_o_Brd_STD_I_in, pointer</column>
</table>
</item>
</section>
</profile>
