DECL|QM_WDT_2_POW_16_CYCLES|enumerator|QM_WDT_2_POW_16_CYCLES,
DECL|QM_WDT_2_POW_17_CYCLES|enumerator|QM_WDT_2_POW_17_CYCLES,
DECL|QM_WDT_2_POW_18_CYCLES|enumerator|QM_WDT_2_POW_18_CYCLES,
DECL|QM_WDT_2_POW_19_CYCLES|enumerator|QM_WDT_2_POW_19_CYCLES,
DECL|QM_WDT_2_POW_20_CYCLES|enumerator|QM_WDT_2_POW_20_CYCLES,
DECL|QM_WDT_2_POW_21_CYCLES|enumerator|QM_WDT_2_POW_21_CYCLES,
DECL|QM_WDT_2_POW_22_CYCLES|enumerator|QM_WDT_2_POW_22_CYCLES,
DECL|QM_WDT_2_POW_23_CYCLES|enumerator|QM_WDT_2_POW_23_CYCLES,
DECL|QM_WDT_2_POW_24_CYCLES|enumerator|QM_WDT_2_POW_24_CYCLES,
DECL|QM_WDT_2_POW_25_CYCLES|enumerator|QM_WDT_2_POW_25_CYCLES,
DECL|QM_WDT_2_POW_26_CYCLES|enumerator|QM_WDT_2_POW_26_CYCLES,
DECL|QM_WDT_2_POW_27_CYCLES|enumerator|QM_WDT_2_POW_27_CYCLES,
DECL|QM_WDT_2_POW_28_CYCLES|enumerator|QM_WDT_2_POW_28_CYCLES,
DECL|QM_WDT_2_POW_29_CYCLES|enumerator|QM_WDT_2_POW_29_CYCLES,
DECL|QM_WDT_2_POW_30_CYCLES|enumerator|QM_WDT_2_POW_30_CYCLES,
DECL|QM_WDT_2_POW_31_CYCLES|enumerator|QM_WDT_2_POW_31_CYCLES
DECL|QM_WDT_ENABLE|macro|QM_WDT_ENABLE
DECL|QM_WDT_MODE_INTERRUPT_RESET|enumerator|typedef enum { QM_WDT_MODE_RESET, QM_WDT_MODE_INTERRUPT_RESET } qm_wdt_mode_t;
DECL|QM_WDT_MODE_OFFSET|macro|QM_WDT_MODE_OFFSET
DECL|QM_WDT_MODE_RESET|enumerator|typedef enum { QM_WDT_MODE_RESET, QM_WDT_MODE_INTERRUPT_RESET } qm_wdt_mode_t;
DECL|QM_WDT_MODE|macro|QM_WDT_MODE
DECL|QM_WDT_TIMEOUT_MASK|macro|QM_WDT_TIMEOUT_MASK
DECL|__QM_WDT_H__|macro|__QM_WDT_H__
DECL|callback|member|void (*callback)(void);
DECL|mode|member|qm_wdt_mode_t mode;
DECL|qm_wdt_clock_timeout_cycles_t|typedef|} qm_wdt_clock_timeout_cycles_t;
DECL|qm_wdt_config_t|typedef|} qm_wdt_config_t;
DECL|qm_wdt_mode_t|typedef|typedef enum { QM_WDT_MODE_RESET, QM_WDT_MODE_INTERRUPT_RESET } qm_wdt_mode_t;
DECL|timeout|member|qm_wdt_clock_timeout_cycles_t timeout;
