Version 4
SHEET 1 880 680
WIRE 0 16 -192 16
WIRE -64 96 -64 80
WIRE 224 96 224 80
WIRE -192 112 -192 16
WIRE -160 112 -192 112
WIRE -160 144 -336 144
WIRE 0 144 0 16
WIRE 0 144 -16 144
WIRE 144 144 128 144
WIRE 320 144 304 144
WIRE -528 160 -528 144
WIRE -432 160 -432 144
WIRE -336 160 -336 144
WIRE 144 176 -16 176
WIRE 320 176 304 176
WIRE -160 208 -176 208
WIRE -64 240 -64 224
WIRE 224 240 224 224
WIRE -528 256 -528 240
WIRE -432 256 -432 240
WIRE -336 256 -336 240
FLAG 224 80 VDD
FLAG 224 240 0
FLAG 320 144 _UP
FLAG 320 176 DOWN
FLAG 128 144 CLKA
FLAG -528 256 0
FLAG -432 256 0
FLAG -336 256 0
FLAG -432 144 CLKA
FLAG -528 144 VDD
FLAG -64 80 VDD
FLAG -64 240 0
FLAG -176 208 VDD
SYMBOL phaseDetector 224 160 R0
SYMATTR InstName X1
SYMBOL voltage -528 144 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value 5
SYMBOL voltage -432 144 R0
WINDOW 3 24 96 Invisible 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 5 0 1n 1n 10u 20u)
SYMATTR InstName V2
SYMBOL voltage -336 144 R0
WINDOW 3 24 96 Invisible 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 5 0 1n 1n 5u 10u)
SYMATTR InstName V3
SYMBOL FFD -80 176 R0
SYMATTR InstName X2
TEXT -560 312 Left 2 !.tran 100u
