Md
# N-Bit Adder using verilog HDL
## Description
This project implements a parameterized N-bit adder using Verilod HDl.The design allows flexible bit_width selection and is verified usinga testbench.
## Tools Used
- Verilog HDL
- ModelSim/Vivado(for simulation)
## Verification
The design is verified through simulation for multiple input combinations.
## Author
Yajna Sri Baluvu
