{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 23:03:28 2022 " "Info: Processing started: Wed Nov 23 23:03:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer_goncharov -c timer_goncharov " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off timer_goncharov -c timer_goncharov" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.bdf" "" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_divider " "Info: Found entity 1: mod_divider" {  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.bdf" "" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decf.v" { { "Info" "ISGN_ENTITY_NAME" "1 decF " "Info: Found entity 1: decF" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_1 " "Info: Found entity 1: ALTPLL_1" {  } { { "ALTPLL_1.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/ALTPLL_1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_mod.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_mod " "Info: Found entity 1: timer_mod" {  } { { "timer_mod.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer_mod.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate " "Info: Found entity 1: baud_rate" {  } { { "baud_rate.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/baud_rate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer " "Info: Elaborating entity \"timer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decF decF:inst6 " "Info: Elaborating entity \"decF\" for hierarchy \"decF:inst6\"" {  } { { "timer.bdf" "inst6" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 96 584 712 192 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decF.v(5) " "Warning (10270): Verilog HDL Case Statement warning at decF.v(5): incomplete case statement has no default case item" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decF.v(4) " "Warning (10240): Verilog HDL Always Construct warning at decF.v(4): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decF.v(4) " "Info (10041): Inferred latch for \"out\[0\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decF.v(4) " "Info (10041): Inferred latch for \"out\[1\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decF.v(4) " "Info (10041): Inferred latch for \"out\[2\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decF.v(4) " "Info (10041): Inferred latch for \"out\[3\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decF.v(4) " "Info (10041): Inferred latch for \"out\[4\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decF.v(4) " "Info (10041): Inferred latch for \"out\[5\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decF.v(4) " "Info (10041): Inferred latch for \"out\[6\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decF.v(4) " "Info (10041): Inferred latch for \"out\[7\]\" at decF.v(4)" {  } { { "decF.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/decF.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_divider mod_divider:inst3 " "Info: Elaborating entity \"mod_divider\" for hierarchy \"mod_divider:inst3\"" {  } { { "timer.bdf" "inst3" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 64 416 568 160 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(10) " "Warning (10230): Verilog HDL assignment warning at divider.v(10): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider.v(11) " "Warning (10230): Verilog HDL assignment warning at divider.v(11): truncated value with size 32 to match size of target (4)" {  } { { "divider.v" "" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/divider.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_mod timer_mod:inst " "Info: Elaborating entity \"timer_mod\" for hierarchy \"timer_mod:inst\"" {  } { { "timer.bdf" "inst" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 104 288 408 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate baud_rate:inst9 " "Info: Elaborating entity \"baud_rate\" for hierarchy \"baud_rate:inst9\"" {  } { { "timer.bdf" "inst9" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 120 96 192 216 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_1 ALTPLL_1:inst1 " "Info: Elaborating entity \"ALTPLL_1\" for hierarchy \"ALTPLL_1:inst1\"" {  } { { "timer.bdf" "inst1" { Schematic "D:/FileSet/GitLabs/Schemas/goncharov_timer/timer.bdf" { { 72 -240 32 232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "" "" "Error: MGL_INTERNAL_ERROR: Port object altpll\|clk of width  5 is being assigned the port altpll\|stratixii_pll inst pll1\|clk of width 6 which is illegal, as port widths dont match nor are multiples. CAUSE : The port widths are mismatched in the mentioned assignment. The port widths of the connected ports should match or the LHS port width should be a multiple of the RHS port width. ACTION : Check the port widths of the connected ports. Logical operation results in a port width equal to the larger of the two ports and concatenation results in a port width equal to the sum of the individual port widths. Double check for such cases." {  } { { "ALTPLL_1.v" "altpll_component" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/ALTPLL_1.v" 103 0 0 } }  } 0 0 "Error message" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_1:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"ALTPLL_1:inst1\|altpll:altpll_component\"" {  } { { "ALTPLL_1.v" "altpll_component" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/ALTPLL_1.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALTPLL_1:inst1\|altpll:altpll_component " "Error: Can't elaborate user hierarchy \"ALTPLL_1:inst1\|altpll:altpll_component\"" {  } { { "ALTPLL_1.v" "altpll_component" { Text "D:/FileSet/GitLabs/Schemas/goncharov_timer/ALTPLL_1.v" 103 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Error: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 23 23:03:28 2022 " "Error: Processing ended: Wed Nov 23 23:03:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
