$date
	Mon Dec 18 17:11:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_systolic_array_4x4 $end
$var wire 32 ! tb_GD3 [31:0] $end
$var wire 32 " tb_GD2 [31:0] $end
$var wire 32 # tb_GD1 [31:0] $end
$var wire 32 $ tb_GD0 [31:0] $end
$var wire 16 % tb_FDo8 [15:0] $end
$var wire 16 & tb_FDo4 [15:0] $end
$var wire 16 ' tb_FDo12 [15:0] $end
$var wire 16 ( tb_FDo0 [15:0] $end
$var reg 16 ) tb_FDi0 [15:0] $end
$var reg 16 * tb_FDi12 [15:0] $end
$var reg 16 + tb_FDi4 [15:0] $end
$var reg 16 , tb_FDi8 [15:0] $end
$var reg 32 - tb_RD0 [31:0] $end
$var reg 32 . tb_RD1 [31:0] $end
$var reg 32 / tb_RD2 [31:0] $end
$var reg 32 0 tb_RD3 [31:0] $end
$var reg 1 1 tb_clk $end
$var reg 1 2 tb_result_ld $end
$var reg 1 3 tb_rst $end
$var integer 32 4 A_file [31:0] $end
$var integer 32 5 B_file [31:0] $end
$var integer 32 6 inFromFile_A [31:0] $end
$var integer 32 7 inFromFile_B [31:0] $end
$scope module sa_4x4_inst $end
$var wire 16 8 FDi0 [15:0] $end
$var wire 16 9 FDi12 [15:0] $end
$var wire 16 : FDi4 [15:0] $end
$var wire 16 ; FDi8 [15:0] $end
$var wire 32 < RD0 [31:0] $end
$var wire 32 = RD1 [31:0] $end
$var wire 32 > RD2 [31:0] $end
$var wire 32 ? RD3 [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 @ sa_GD3 [31:0] $end
$var wire 32 A sa_GD2 [31:0] $end
$var wire 32 B sa_GD1 [31:0] $end
$var wire 32 C sa_GD0 [31:0] $end
$var wire 16 D FDo8 [15:0] $end
$var wire 16 E FDo4 [15:0] $end
$var wire 16 F FDo12 [15:0] $end
$var wire 16 G FDo0 [15:0] $end
$scope module P0 $end
$var wire 16 H FDi [15:0] $end
$var wire 32 I RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 J multi [31:0] $end
$var reg 16 K FDo [15:0] $end
$var reg 32 L GD [31:0] $end
$var reg 3 M n_state [2:0] $end
$var reg 3 N p_state [2:0] $end
$var reg 32 O result [31:0] $end
$upscope $end
$scope module P1 $end
$var wire 16 P FDi [15:0] $end
$var wire 32 Q RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 R multi [31:0] $end
$var reg 16 S FDo [15:0] $end
$var reg 32 T GD [31:0] $end
$var reg 3 U n_state [2:0] $end
$var reg 3 V p_state [2:0] $end
$var reg 32 W result [31:0] $end
$upscope $end
$scope module P10 $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 X multi [31:0] $end
$var wire 32 Y RD [31:0] $end
$var wire 16 Z FDi [15:0] $end
$var reg 16 [ FDo [15:0] $end
$var reg 32 \ GD [31:0] $end
$var reg 3 ] n_state [2:0] $end
$var reg 3 ^ p_state [2:0] $end
$var reg 32 _ result [31:0] $end
$upscope $end
$scope module P11 $end
$var wire 16 ` FDi [15:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 a multi [31:0] $end
$var wire 32 b RD [31:0] $end
$var reg 16 c FDo [15:0] $end
$var reg 32 d GD [31:0] $end
$var reg 3 e n_state [2:0] $end
$var reg 3 f p_state [2:0] $end
$var reg 32 g result [31:0] $end
$upscope $end
$scope module P12 $end
$var wire 16 h FDi [15:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 i multi [31:0] $end
$var wire 32 j RD [31:0] $end
$var reg 16 k FDo [15:0] $end
$var reg 32 l GD [31:0] $end
$var reg 3 m n_state [2:0] $end
$var reg 3 n p_state [2:0] $end
$var reg 32 o result [31:0] $end
$upscope $end
$scope module P13 $end
$var wire 16 p FDi [15:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 q multi [31:0] $end
$var wire 32 r RD [31:0] $end
$var reg 16 s FDo [15:0] $end
$var reg 32 t GD [31:0] $end
$var reg 3 u n_state [2:0] $end
$var reg 3 v p_state [2:0] $end
$var reg 32 w result [31:0] $end
$upscope $end
$scope module P14 $end
$var wire 16 x FDi [15:0] $end
$var wire 32 y RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 z multi [31:0] $end
$var reg 16 { FDo [15:0] $end
$var reg 32 | GD [31:0] $end
$var reg 3 } n_state [2:0] $end
$var reg 3 ~ p_state [2:0] $end
$var reg 32 !" result [31:0] $end
$upscope $end
$scope module P15 $end
$var wire 16 "" FDi [15:0] $end
$var wire 32 #" RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 $" multi [31:0] $end
$var reg 16 %" FDo [15:0] $end
$var reg 32 &" GD [31:0] $end
$var reg 3 '" n_state [2:0] $end
$var reg 3 (" p_state [2:0] $end
$var reg 32 )" result [31:0] $end
$upscope $end
$scope module P2 $end
$var wire 16 *" FDi [15:0] $end
$var wire 32 +" RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 ," multi [31:0] $end
$var reg 16 -" FDo [15:0] $end
$var reg 32 ." GD [31:0] $end
$var reg 3 /" n_state [2:0] $end
$var reg 3 0" p_state [2:0] $end
$var reg 32 1" result [31:0] $end
$upscope $end
$scope module P3 $end
$var wire 16 2" FDi [15:0] $end
$var wire 32 3" RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 4" multi [31:0] $end
$var reg 16 5" FDo [15:0] $end
$var reg 32 6" GD [31:0] $end
$var reg 3 7" n_state [2:0] $end
$var reg 3 8" p_state [2:0] $end
$var reg 32 9" result [31:0] $end
$upscope $end
$scope module P4 $end
$var wire 16 :" FDi [15:0] $end
$var wire 32 ;" RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 <" multi [31:0] $end
$var reg 16 =" FDo [15:0] $end
$var reg 32 >" GD [31:0] $end
$var reg 3 ?" n_state [2:0] $end
$var reg 3 @" p_state [2:0] $end
$var reg 32 A" result [31:0] $end
$upscope $end
$scope module P5 $end
$var wire 16 B" FDi [15:0] $end
$var wire 32 C" RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 D" multi [31:0] $end
$var reg 16 E" FDo [15:0] $end
$var reg 32 F" GD [31:0] $end
$var reg 3 G" n_state [2:0] $end
$var reg 3 H" p_state [2:0] $end
$var reg 32 I" result [31:0] $end
$upscope $end
$scope module P6 $end
$var wire 16 J" FDi [15:0] $end
$var wire 32 K" RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 L" multi [31:0] $end
$var reg 16 M" FDo [15:0] $end
$var reg 32 N" GD [31:0] $end
$var reg 3 O" n_state [2:0] $end
$var reg 3 P" p_state [2:0] $end
$var reg 32 Q" result [31:0] $end
$upscope $end
$scope module P7 $end
$var wire 16 R" FDi [15:0] $end
$var wire 32 S" RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 T" multi [31:0] $end
$var reg 16 U" FDo [15:0] $end
$var reg 32 V" GD [31:0] $end
$var reg 3 W" n_state [2:0] $end
$var reg 3 X" p_state [2:0] $end
$var reg 32 Y" result [31:0] $end
$upscope $end
$scope module P8 $end
$var wire 16 Z" FDi [15:0] $end
$var wire 32 [" RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 \" multi [31:0] $end
$var reg 16 ]" FDo [15:0] $end
$var reg 32 ^" GD [31:0] $end
$var reg 3 _" n_state [2:0] $end
$var reg 3 `" p_state [2:0] $end
$var reg 32 a" result [31:0] $end
$upscope $end
$scope module P9 $end
$var wire 16 b" FDi [15:0] $end
$var wire 32 c" RD [31:0] $end
$var wire 1 1 clk $end
$var wire 1 2 result_ld $end
$var wire 1 3 rst $end
$var wire 32 d" multi [31:0] $end
$var reg 16 e" FDo [15:0] $end
$var reg 32 f" GD [31:0] $end
$var reg 3 g" n_state [2:0] $end
$var reg 3 h" p_state [2:0] $end
$var reg 32 i" result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx i"
bx h"
b0 g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
b0 _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
b0 W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
b0 O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
b0 G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
b0 ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
b0 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
b0 /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
b0 '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
b0 }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
b0 u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
b0 m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
b0 e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
b0 ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
b0 U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
b0 M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
13
02
01
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b0 L
b0 ;"
b0 (
b0 G
b0 K
b0 P
b0 O
b0 D"
b0 T
b0 C"
b0 S
b0 *"
b0 W
b0 L"
b0 ."
b0 K"
b0 -"
b0 2"
b0 1"
b0 T"
b0 6"
b0 S"
b0 5"
b0 9"
b0 >"
b0 ["
b0 &
b0 E
b0 ="
b0 B"
b0 A"
b0 j
b0 ^"
b0 d"
b0 %
b0 D
b0 ]"
b0 b"
b0 a"
b0 $
b0 C
b0 l
b0 q
b0 '
b0 F
b0 k
b0 p
b0 o
b0 F"
b0 c"
b0 E"
b0 J"
b0 I"
b0 X
b0 Y
b0 N"
b0 M"
b0 R"
b0 Q"
b0 a
b0 b
b0 V"
b0 U"
b0 Y"
b0 r
b0 f"
b0 Z
b0 e"
b0 i"
b0 z
b0 \
b0 y
b0 [
b0 `
b0 _
b0 $"
b0 d
b0 #"
b0 c
b0 g
b0 #
b0 B
b0 t
b0 s
b0 x
b0 w
b0 "
b0 A
b0 |
b0 {
b0 ""
b0 !"
b0 !
b0 @
b0 &"
b0 %"
b0 )"
b1 M
b1 U
b1 /"
b1 7"
b1 ?"
b1 _"
b1 m
b1 G"
b1 O"
b1 W"
b1 g"
b1 ]
b1 e
b1 u
b1 }
b1 '"
b0 N
b0 V
b0 0"
b0 8"
b0 @"
b0 `"
b0 n
b0 H"
b0 P"
b0 X"
b0 h"
b0 ^
b0 f
b0 v
b0 ~
b0 ("
11
#15
03
b100 6
b0 i
b0 *
b0 9
b0 h
b0 \"
b0 ,
b0 ;
b0 Z"
b0 <"
b0 +
b0 :
b0 :"
b1110101 J
b1101 )
b1101 8
b1101 H
b10000000000000000000000000000100 4
b100 7
b0 4"
b0 0
b0 ?
b0 3"
b0 ,"
b0 /
b0 >
b0 +"
b0 R
b0 .
b0 =
b0 Q
b1001 -
b1001 <
b1001 I
b10000000000000000000000000000011 5
#20
01
#30
b1001 L
b1001 ;"
b1101 (
b1101 G
b1101 K
b1101 P
b1110101 O
b10 '"
b10 }
b10 u
b10 e
b10 ]
b10 g"
b10 W"
b10 O"
b10 G"
b10 m
b10 _"
b10 ?"
b10 7"
b10 /"
b10 U
b10 M
b1 ("
b1 ~
b1 v
b1 f
b1 ^
b1 h"
b1 X"
b1 P"
b1 H"
b1 n
b1 `"
b1 @"
b1 8"
b1 0"
b1 V
b1 N
11
#35
b1111110 <"
b1110 +
b1110 :
b1110 :"
b1100 )
b1100 8
b1100 H
b1001110 R
b110 .
b110 =
b110 Q
b110000 J
b100 -
b100 <
b100 I
#40
01
#50
b111000 <"
b100 L
b100 ;"
b1001000 R
b1100 (
b1100 G
b1100 K
b1100 P
b10100101 O
b1010100 D"
b110 T
b110 C"
b1101 S
b1101 *"
b1001110 W
b1001 >"
b1001 ["
b1110 &
b1110 E
b1110 ="
b1110 B"
b1111110 A"
b1 M
b1 U
b1 /"
b1 7"
b1 ?"
b1 _"
b1 m
b1 G"
b1 O"
b1 W"
b1 g"
b1 ]
b1 e
b1 u
b1 }
b1 '"
b10 N
b10 V
b10 0"
b10 8"
b10 @"
b10 `"
b10 n
b10 H"
b10 P"
b10 X"
b10 h"
b10 ^
b10 f
b10 v
b10 ~
b10 ("
11
#55
b1010001 \"
b1001 ,
b1001 ;
b1001 Z"
b10100 <"
b101 +
b101 :
b101 :"
b100100 J
b1001 )
b1001 8
b1001 H
b10011100 ,"
b1100 /
b1100 >
b1100 +"
b110000 R
b100 .
b100 =
b100 Q
#60
01
#70
b110110 d"
b110 F"
b110 c"
b10101000 L"
b1110 E"
b1110 J"
b1010100 I"
b1001 j
b1001 ^"
b1001 %
b1001 D
b1001 ]"
b1001 b"
b1010001 a"
b100100 \"
b100 >"
b100 ["
b101 &
b101 E
b101 ="
b101 B"
b10010010 A"
b1100 ."
b1100 K"
b1101 -"
b1101 2"
b10011100 1"
b10100 D"
b100 T
b100 C"
b10010000 ,"
b1100 S
b1100 *"
b1111110 W
b100100 R
b1001 (
b1001 G
b1001 K
b1001 P
b11001001 O
b10 '"
b10 }
b10 u
b10 e
b10 ]
b10 g"
b10 W"
b10 O"
b10 G"
b10 m
b10 _"
b10 ?"
b10 7"
b10 /"
b10 U
b10 M
b1 ("
b1 ~
b1 v
b1 f
b1 ^
b1 h"
b1 X"
b1 P"
b1 H"
b1 n
b1 `"
b1 @"
b1 8"
b1 0"
b1 V
b1 N
11
#75
b10010 i
b10 *
b10 9
b10 h
b1100 <"
b11 +
b11 :
b11 :"
b100 )
b100 8
b100 H
b1101000 4"
b1000 0
b1000 ?
b1000 3"
b100100 ,"
b11 /
b11 >
b11 +"
b1010001 R
b1001 .
b1001 =
b1001 Q
b11100 J
b111 -
b111 <
b111 I
#80
01
#90
b10101 <"
b111 L
b111 ;"
b100100 R
b100 (
b100 G
b100 K
b100 P
b11100101 O
b1001 T
b1001 C"
b11011 ,"
b1001 S
b1001 *"
b11001111 W
b11 ."
b11 K"
b1100000 4"
b1100 -"
b1100 2"
b11000000 1"
b1110000 T"
b1000 6"
b1000 S"
b1101 5"
b1101000 9"
b11011 D"
b11 &
b11 E
b11 ="
b11 B"
b10011110 A"
b1000 i
b100 j
b100 ^"
b1110101 a"
b1001 $
b1001 C
b1001 l
b1100 q
b10 '
b10 F
b10 k
b10 p
b10010 o
b100100 d"
b100 F"
b100 c"
b1111 L"
b101 E"
b101 J"
b1101000 I"
b1101100 X
b1100 Y
b1100 N"
b1110 M"
b1110 R"
b10101000 Q"
b110 r
b110 f"
b1001 Z
b1001 e"
b110110 i"
b1 M
b1 U
b1 /"
b1 7"
b1 ?"
b1 _"
b1 m
b1 G"
b1 O"
b1 W"
b1 g"
b1 ]
b1 e
b1 u
b1 }
b1 '"
b10 N
b10 V
b10 0"
b10 8"
b10 @"
b10 `"
b10 n
b10 H"
b10 P"
b10 X"
b10 h"
b10 ^
b10 f
b10 v
b10 ~
b10 ("
11
#95
b110000 i
b1100 *
b1100 9
b1100 h
b101000 \"
b1010 ,
b1010 ;
b1010 Z"
b11100 <"
b100 +
b100 :
b100 :"
b0 )
b0 8
b0 H
b1010100 4"
b111 0
b111 ?
b111 3"
b110000 R
b1100 .
b1100 =
b1100 Q
b0 J
b0 -
b0 <
b0 I
#100
01
#110
b110 #
b110 B
b110 t
b11000 z
b10 s
b10 x
b1100 w
b1100 \
b1100 y
b1001000 a
b1001 [
b1001 `
b1101100 _
b100 r
b100 f"
b1011010 i"
b1000 b
b1000 V"
b1110 U"
b1110000 Y"
b11011 X
b11 Y
b11 N"
b101 M"
b101 R"
b10110111 Q"
b1001 F"
b1001 c"
b1001 L"
b11 E"
b11 J"
b10000011 I"
b100 $
b100 C
b100 l
b110000 q
b1100 '
b1100 F
b1100 k
b1100 p
b1000010 o
b1011010 d"
b1010 %
b1010 D
b1010 ]"
b1010 b"
b10011101 a"
b1000110 \"
b111 >"
b111 ["
b100 &
b100 E
b100 ="
b100 B"
b10111010 A"
b100011 T"
b111 6"
b111 S"
b1100 5"
b10111100 9"
b111111 4"
b1001 -"
b1001 2"
b11011011 1"
b110000 D"
b1100 T
b1100 C"
b1100 ,"
b100 S
b100 *"
b11111111 W
b0 <"
b0 L
b0 ;"
b0 R
b0 (
b0 G
b0 K
b0 P
b10 '"
b10 }
b10 u
b10 e
b10 ]
b10 g"
b10 W"
b10 O"
b10 G"
b10 m
b10 _"
b10 ?"
b10 7"
b10 /"
b10 U
b10 M
b1 ("
b1 ~
b1 v
b1 f
b1 ^
b1 h"
b1 X"
b1 P"
b1 H"
b1 n
b1 `"
b1 @"
b1 8"
b1 0"
b1 V
b1 N
11
#115
b101000 i
b1010 *
b1010 9
b1010 h
b1001101 \"
b1011 ,
b1011 ;
b1011 Z"
b0 +
b0 :
b0 :"
b1001000 4"
b1000 0
b1000 ?
b1000 3"
b101000 ,"
b1010 /
b1010 >
b1010 +"
b0 .
b0 =
b0 Q
#120
01
#130
b0 T
b0 C"
b0 ,"
b0 S
b0 *"
b1010 ."
b1010 K"
b100000 4"
b100 -"
b100 2"
b100000011 1"
b1000 6"
b1000 S"
b1001 5"
b100000100 9"
b0 \"
b0 >"
b0 ["
b0 D"
b0 &
b0 E
b0 ="
b0 B"
b1000110 i
b111 j
b111 ^"
b1011 %
b1011 D
b1011 ]"
b1011 b"
b11101010 a"
b1010 '
b1010 F
b1010 k
b1010 p
b1101010 o
b10000100 d"
b1100 F"
b1100 c"
b101000 L"
b100 E"
b100 J"
b10110011 I"
b11000 T"
b11 M"
b11 R"
b11000000 Q"
b111111 a
b111 b
b111 V"
b101 U"
b10010011 Y"
b1011010 q
b1001 r
b1001 f"
b11110 X
b1010 Z
b1010 e"
b10110100 i"
b11 \
b11 y
b10000111 _
b10000 $"
b1000 d
b1000 #"
b1001 c
b1001000 g
b100 #
b100 B
b100 t
b100100 z
b1100 s
b1100 x
b111100 w
b1100 "
b1100 A
b1100 |
b10 {
b10 ""
b11000 !"
b1 M
b1 U
b1 /"
b1 7"
b1 ?"
b1 _"
b1 m
b1 G"
b1 O"
b1 W"
b1 g"
b1 ]
b1 e
b1 u
b1 }
b1 '"
b10 N
b10 V
b10 0"
b10 8"
b10 @"
b10 `"
b10 n
b10 H"
b10 P"
b10 X"
b10 h"
b10 ^
b10 f
b10 v
b10 ~
b10 ("
11
#135
b0 ,
b0 ;
b0 Z"
b1100 4"
b11 0
b11 ?
b11 3"
b0 /
b0 >
b0 +"
#140
01
#150
b1000 !
b1000 @
b1000 &"
b10 %"
b10000 )"
b11 "
b11 A
b11 |
b1100 {
b1100 ""
b111100 !"
b1001 #
b1001 B
b1001 t
b11110 z
b1010 s
b1010 x
b10010110 w
b1010100 $"
b111 d
b111 #"
b10000111 g
b1010 [
b1010 `
b10100101 _
b1111000 q
b1100 r
b1100 f"
b1011 Z
b1011 e"
b100111000 i"
b1010000 a
b1000 b
b1000 V"
b11 U"
b10101011 Y"
b1101110 X
b1010 Y
b1010 N"
b100 M"
b100 R"
b11101000 Q"
b0 F"
b0 c"
b0 E"
b0 J"
b111 $
b111 C
b111 l
b10110000 o
b0 i
b0 j
b0 ^"
b0 d"
b0 %
b0 D
b0 ]"
b0 b"
b1100 T"
b11 6"
b11 S"
b100 5"
b100010000 9"
b0 L"
b0 ."
b0 K"
b0 4"
b0 -"
b0 2"
b10 '"
b10 }
b10 u
b10 e
b10 ]
b10 g"
b10 W"
b10 O"
b10 G"
b10 m
b10 _"
b10 ?"
b10 7"
b10 /"
b10 U
b10 M
b1 ("
b1 ~
b1 v
b1 f
b1 ^
b1 h"
b1 X"
b1 P"
b1 H"
b1 n
b1 `"
b1 @"
b1 8"
b1 0"
b1 V
b1 N
11
#160
01
#170
b0 5"
b0 $
b0 C
b0 l
b0 Y
b0 N"
b0 T"
b0 M"
b0 R"
b11 b
b11 V"
b100 U"
b10110111 Y"
b0 q
b0 r
b0 f"
b0 X
b0 Z
b0 e"
b1100100 z
b1010 \
b1010 y
b100001 a
b1011 [
b1011 `
b100010011 _
b1000 d
b1000 #"
b1010 c
b11010111 g
b1100 #
b1100 B
b1100 t
b100001110 w
b1010000 $"
b1010 {
b1010 ""
b1011010 !"
b111 !
b111 @
b111 &"
b1100 %"
b1100100 )"
b1 M
b1 U
b1 /"
b1 7"
b1 ?"
b1 _"
b1 m
b1 G"
b1 O"
b1 W"
b1 g"
b1 ]
b1 e
b1 u
b1 }
b1 '"
b10 N
b10 V
b10 0"
b10 8"
b10 @"
b10 `"
b10 n
b10 H"
b10 P"
b10 X"
b10 h"
b10 ^
b10 f
b10 v
b10 ~
b10 ("
11
#180
01
#190
b1000 !
b1000 @
b1000 &"
b1010 %"
b10110100 )"
b1010 "
b1010 A
b1010 |
b10111110 !"
b0 #
b0 B
b0 t
b11110 $"
b11 d
b11 #"
b1011 c
b11111000 g
b0 z
b0 \
b0 y
b0 a
b0 [
b0 `
b0 U"
b10 '"
b10 }
b10 u
b10 e
b10 ]
b10 g"
b10 W"
b10 O"
b10 G"
b10 m
b10 _"
b10 ?"
b10 7"
b10 /"
b10 U
b10 M
b1 ("
b1 ~
b1 v
b1 f
b1 ^
b1 h"
b1 X"
b1 P"
b1 H"
b1 n
b1 `"
b1 @"
b1 8"
b1 0"
b1 V
b1 N
11
#200
01
#210
b0 c
b0 "
b0 A
b0 |
b11 !
b11 @
b11 &"
b11010010 )"
b1 M
b1 U
b1 /"
b1 7"
b1 ?"
b1 _"
b1 m
b1 G"
b1 O"
b1 W"
b1 g"
b1 ]
b1 e
b1 u
b1 }
b1 '"
b10 N
b10 V
b10 0"
b10 8"
b10 @"
b10 `"
b10 n
b10 H"
b10 P"
b10 X"
b10 h"
b10 ^
b10 f
b10 v
b10 ~
b10 ("
11
#220
01
#223
b11110000 )"
b11 M
b11 U
b11 ]
b11 e
b11 m
b11 u
b11 }
b11 '"
b11 /"
b11 7"
b11 ?"
b11 G"
b11 O"
b11 W"
b11 _"
b11 g"
12
#230
b11110000 !
b11110000 @
b11110000 &"
b10111110 "
b10111110 A
b10111110 |
b100001110 #
b100001110 B
b100001110 t
b100110110000 $"
b11111000 d
b11111000 #"
b101010111110 z
b100010011 \
b100010011 y
b110000110000 q
b100111000 r
b100111000 f"
b10110111 b
b10110111 V"
b11101000 Y
b11101000 N"
b10110011 F"
b10110011 c"
b10110000 $
b10110000 C
b10110000 l
b100100100100 i
b11101010 j
b11101010 ^"
b10111010 >"
b10111010 ["
b100010000 6"
b100010000 S"
b100000011 ."
b100000011 K"
b11111111 T
b11111111 C"
b11100101 L
b11100101 ;"
b100 '"
b100 }
b100 u
b100 e
b100 ]
b100 g"
b100 W"
b100 O"
b100 G"
b100 m
b100 _"
b100 ?"
b100 7"
b100 /"
b100 U
b100 M
b11 ("
b11 ~
b11 v
b11 f
b11 ^
b11 h"
b11 X"
b11 P"
b11 H"
b11 n
b11 `"
b11 @"
b11 8"
b11 0"
b11 V
b11 N
11
#240
01
#243
02
#250
b0 L
b0 ;"
b0 T
b0 C"
b0 ."
b0 K"
b11 6"
b11 S"
b11100101 >"
b11100101 ["
b11101000100 i
b10111010 j
b10111010 ^"
b11101010 $
b11101010 C
b11101010 l
b11111111 F"
b11111111 c"
b100000011 Y
b100000011 N"
b100010000 b
b100010000 V"
b11011111110 q
b10110011 r
b10110011 f"
b100100010000 z
b11101000 \
b11101000 y
b11100100110 $"
b10110111 d
b10110111 #"
b100111000 #
b100111000 B
b100111000 t
b100010011 "
b100010011 A
b100010011 |
b11111000 !
b11111000 @
b11111000 &"
b101 M
b101 U
b101 /"
b101 7"
b101 ?"
b101 _"
b101 m
b101 G"
b101 O"
b101 W"
b101 g"
b101 ]
b101 e
b101 u
b101 }
b101 '"
b100 N
b100 V
b100 0"
b100 8"
b100 @"
b100 `"
b100 n
b100 H"
b100 P"
b100 X"
b100 h"
b100 ^
b100 f
b100 v
b100 ~
b100 ("
11
#260
01
#270
b10110111 !
b10110111 @
b10110111 &"
b11101000 "
b11101000 A
b11101000 |
b10110011 #
b10110011 B
b10110011 t
b101010100000 $"
b100010000 d
b100010000 #"
b101000011110 z
b100000011 \
b100000011 y
b100111110110 q
b11111111 r
b11111111 f"
b11 b
b11 V"
b0 Y
b0 N"
b0 F"
b0 c"
b10111010 $
b10111010 C
b10111010 l
b100011110010 i
b11100101 j
b11100101 ^"
b0 >"
b0 ["
b100 '"
b100 }
b100 u
b100 e
b100 ]
b100 g"
b100 W"
b100 O"
b100 G"
b100 m
b100 _"
b100 ?"
b100 7"
b100 /"
b100 U
b100 M
b101 ("
b101 ~
b101 v
b101 f
b101 ^
b101 h"
b101 X"
b101 P"
b101 H"
b101 n
b101 `"
b101 @"
b101 8"
b101 0"
b101 V
b101 N
11
#280
01
#290
b0 i
b0 j
b0 ^"
b11100101 $
b11100101 C
b11100101 l
b0 q
b0 r
b0 f"
b0 z
b0 \
b0 y
b11110 $"
b11 d
b11 #"
b11111111 #
b11111111 B
b11111111 t
b100000011 "
b100000011 A
b100000011 |
b100010000 !
b100010000 @
b100010000 &"
b101 M
b101 U
b101 /"
b101 7"
b101 ?"
b101 _"
b101 m
b101 G"
b101 O"
b101 W"
b101 g"
b101 ]
b101 e
b101 u
b101 }
b101 '"
b100 N
b100 V
b100 0"
b100 8"
b100 @"
b100 `"
b100 n
b100 H"
b100 P"
b100 X"
b100 h"
b100 ^
b100 f
b100 v
b100 ~
b100 ("
11
#300
01
