<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_smc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_smc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__smc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_SMC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_SMC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_smc_cs__number.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_smc_cs__number.html#ac227a2271e816defe0ec92be33e65543">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc_cs__number.html#ac227a2271e816defe0ec92be33e65543">SMC_SETUP</a>;        </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_smc_cs__number.html#aea835b625ce873c8ad8503a927a518a6">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc_cs__number.html#aea835b625ce873c8ad8503a927a518a6">SMC_PULSE</a>;        </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_smc_cs__number.html#a95193cd415e74ea3397551aed2cacbd4">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc_cs__number.html#a95193cd415e74ea3397551aed2cacbd4">SMC_CYCLE</a>;        </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_smc_cs__number.html#a33a2cada2738f0895739230548593bd9">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc_cs__number.html#a33a2cada2738f0895739230548593bd9">SMC_TIMINGS</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_smc_cs__number.html#af6128437394d878adcfb2e3b17ba603e">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc_cs__number.html#af6128437394d878adcfb2e3b17ba603e">SMC_MODE</a>;         </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;} <a class="code" href="struct_smc_cs__number.html">SmcCs_number</a>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga365537e223971275e3101dcdac64ace2">   54</a></span>&#160;<span class="preprocessor">#define SMCCS_NUMBER_NUMBER 8</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_smc.html">   55</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_smc.html#a1758aff4efa091cd83814df62adb27d9">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc.html#a1758aff4efa091cd83814df62adb27d9">SMC_CFG</a>;          </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_smc.html#ad9965fc77f7afbc8f4afaf4f46ee645d">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="struct_smc.html#ad9965fc77f7afbc8f4afaf4f46ee645d">SMC_CTRL</a>;         </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_smc.html#a794337782a095c3dded10f81ba62220c">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a794337782a095c3dded10f81ba62220c">SMC_SR</a>;           </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_smc.html#a9acf67bd757c007969535e5815a98272">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="struct_smc.html#a9acf67bd757c007969535e5815a98272">SMC_IER</a>;          </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_smc.html#a0c1d92efcf8fa02089bcef5b239d64a2">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="struct_smc.html#a0c1d92efcf8fa02089bcef5b239d64a2">SMC_IDR</a>;          </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_smc.html#aae5b009b20d4f96a54e126d65100930a">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#aae5b009b20d4f96a54e126d65100930a">SMC_IMR</a>;          </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_smc.html#a6556cb591ae4bd77d97ff72f53d724fa">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc.html#a6556cb591ae4bd77d97ff72f53d724fa">SMC_ADDR</a>;         </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_smc.html#a4d0c6e2467ea604d30a460624d9213c6">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc.html#a4d0c6e2467ea604d30a460624d9213c6">SMC_BANK</a>;         </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_smc.html#a1fff6136f9dfde2de117c183c5e3464a">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="struct_smc.html#a1fff6136f9dfde2de117c183c5e3464a">SMC_ECC_CTRL</a>;     </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_smc.html#a512627e6068d702e072bf6e2f86f2c90">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc.html#a512627e6068d702e072bf6e2f86f2c90">SMC_ECC_MD</a>;       </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_smc.html#abd2bba9b29ecc05d7c53c2ffa3e0028c">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#abd2bba9b29ecc05d7c53c2ffa3e0028c">SMC_ECC_SR1</a>;      </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_smc.html#ad30f4dffaf80163777c1b23d78f43425">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#ad30f4dffaf80163777c1b23d78f43425">SMC_ECC_PR0</a>;      </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_smc.html#a66267cc48e3ff9ab017e28561b278d33">   68</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a66267cc48e3ff9ab017e28561b278d33">SMC_ECC_PR1</a>;      </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_smc.html#adc7b4b8d08745e05c44f9ebe96ccec25">   69</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#adc7b4b8d08745e05c44f9ebe96ccec25">SMC_ECC_SR2</a>;      </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_smc.html#a6206beb6b98a84e933becf35633a1680">   70</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a6206beb6b98a84e933becf35633a1680">SMC_ECC_PR2</a>;      </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_smc.html#a7f74f9519a044a0fecfed833f8bf04f1">   71</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a7f74f9519a044a0fecfed833f8bf04f1">SMC_ECC_PR3</a>;      </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_smc.html#a6697e8b083a64557c2c3099af40b8b89">   72</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a6697e8b083a64557c2c3099af40b8b89">SMC_ECC_PR4</a>;      </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_smc.html#a8a276ae314283543538433f6f49d0f94">   73</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a8a276ae314283543538433f6f49d0f94">SMC_ECC_PR5</a>;      </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_smc.html#ae8ce0fbc76ddebff22413d5d8c4112fb">   74</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#ae8ce0fbc76ddebff22413d5d8c4112fb">SMC_ECC_PR6</a>;      </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_smc.html#a99c5070184e24c4716c665844bbdfeb3">   75</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a99c5070184e24c4716c665844bbdfeb3">SMC_ECC_PR7</a>;      </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_smc.html#abf9cbd89c74745fd015957c096339128">   76</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#abf9cbd89c74745fd015957c096339128">SMC_ECC_PR8</a>;      </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_smc.html#ab06e094d1cb3ad1c38657cbd3f79ff18">   77</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#ab06e094d1cb3ad1c38657cbd3f79ff18">SMC_ECC_PR9</a>;      </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_smc.html#a609c86abf413b7784b93ca31819f8813">   78</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a609c86abf413b7784b93ca31819f8813">SMC_ECC_PR10</a>;     </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_smc.html#ae0732de4f0f89829f7ae5861fbefe8db">   79</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#ae0732de4f0f89829f7ae5861fbefe8db">SMC_ECC_PR11</a>;     </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct_smc.html#a8271693f5b8fbd30e11301336c4d0355">   80</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a8271693f5b8fbd30e11301336c4d0355">SMC_ECC_PR12</a>;     </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_smc.html#a9736d9cc2949247201545d5cd0e37b3e">   81</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a9736d9cc2949247201545d5cd0e37b3e">SMC_ECC_PR13</a>;     </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_smc.html#a267b0b371413cc97494d93bd75a52d40">   82</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a267b0b371413cc97494d93bd75a52d40">SMC_ECC_PR14</a>;     </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_smc.html#a0e59a9538789c5da8b582f3483829de6">   83</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#a0e59a9538789c5da8b582f3483829de6">SMC_ECC_PR15</a>;     </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_smc.html#a546b02fefe0b4e923ac67f48db9b91df">   84</a></span>&#160;  <a class="code" href="struct_smc_cs__number.html">SmcCs_number</a>  SMC_CS_NUMBER[<a class="code" href="group___s_a_m3_x_a___s_m_c.html#ga365537e223971275e3101dcdac64ace2">SMCCS_NUMBER_NUMBER</a>]; </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_smc.html#a3cc2bfb4042422a177f781d801ecbb57">   85</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>         <a class="code" href="struct_smc.html#a3cc2bfb4042422a177f781d801ecbb57">SMC_OCMS</a>;         </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_smc.html#a410fb8bd6ee3b2b6fc72abb06666de0f">   86</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="struct_smc.html#a410fb8bd6ee3b2b6fc72abb06666de0f">SMC_KEY1</a>;         </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_smc.html#a81351bb5bf38034b5d73164e2352a72b">   87</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="struct_smc.html#a81351bb5bf38034b5d73164e2352a72b">SMC_KEY2</a>;         </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_smc.html#ab86b1ca4b38538b788264d0ece4c2fc1">   88</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         Reserved1[50];</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct_smc.html#ab6c11b2660930c581f40f5232946e728">   89</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>         <a class="code" href="struct_smc.html#ab6c11b2660930c581f40f5232946e728">SMC_WPCR</a>;         </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_smc.html#afbd982266aa45e545df0752bd566b4f4">   90</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>         <a class="code" href="struct_smc.html#afbd982266aa45e545df0752bd566b4f4">SMC_WPSR</a>;         </div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;} <a class="code" href="struct_smc.html">Smc</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/* -------- SMC_CFG : (SMC Offset: 0x000) SMC NFC Configuration Register -------- */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4fc81ba51ad0e605e82ced722c5b242c">   94</a></span>&#160;<span class="preprocessor">#define SMC_CFG_PAGESIZE_Pos 0</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4dec982d457ea56a30c4bc3706ffc2c1">   95</a></span>&#160;<span class="preprocessor">#define SMC_CFG_PAGESIZE_Msk (0x3u &lt;&lt; SMC_CFG_PAGESIZE_Pos) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga762a161fc5a64a5a3f851a4140fad662">   96</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_PAGESIZE_PS512_16 (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga942b68898afd69dbdfb5b6d0706e0800">   97</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_PAGESIZE_PS1024_32 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad9ed91dd217dad392e49009c4714f2cb">   98</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_PAGESIZE_PS2048_64 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga35064b5028fe4bfcd9398e67b85ebed7">   99</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_PAGESIZE_PS4096_128 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7bdd158244e3ab70b65754b712360671">  100</a></span>&#160;<span class="preprocessor">#define SMC_CFG_WSPARE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab64e46ea465abcfdbd698a2a1557eb63">  101</a></span>&#160;<span class="preprocessor">#define SMC_CFG_RSPARE (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7deaad85ae612ab411eb1692851e22b3">  102</a></span>&#160;<span class="preprocessor">#define SMC_CFG_EDGECTRL (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga27604183ab1347e844822b1eb2d49664">  103</a></span>&#160;<span class="preprocessor">#define SMC_CFG_RBEDGE (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga52de7c32b3d958aa2eed3300eb08dadd">  104</a></span>&#160;<span class="preprocessor">#define SMC_CFG_DTOCYC_Pos 16</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaef4779f6771ba6b6407b5ebdc749bc1b">  105</a></span>&#160;<span class="preprocessor">#define SMC_CFG_DTOCYC_Msk (0xfu &lt;&lt; SMC_CFG_DTOCYC_Pos) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaf042d2ac94fc17aa789753b85d855fc1">  106</a></span>&#160;<span class="preprocessor">#define SMC_CFG_DTOCYC(value) ((SMC_CFG_DTOCYC_Msk &amp; ((value) &lt;&lt; SMC_CFG_DTOCYC_Pos)))</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae75450215476156ce23022bfc3b41a27">  107</a></span>&#160;<span class="preprocessor">#define SMC_CFG_DTOMUL_Pos 20</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga67baf4b75b9b29b3fc1a0d57c9ac0d0c">  108</a></span>&#160;<span class="preprocessor">#define SMC_CFG_DTOMUL_Msk (0x7u &lt;&lt; SMC_CFG_DTOMUL_Pos) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa37e526f74869798c2719c6777212129">  109</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_DTOMUL_X1 (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaae2c9ecb580cbab757dfc770189293df">  110</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_DTOMUL_X16 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7c95dcf03a68fff1b5cd9f100e5dcc0c">  111</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_DTOMUL_X128 (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4e4e157e8dd9aa59f1c188f522faa024">  112</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_DTOMUL_X256 (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga6b60825e5e5989228c857703dedc5a72">  113</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_DTOMUL_X1024 (0x4u &lt;&lt; 20) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga526dbbec5381351b68ba5698307beff0">  114</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_DTOMUL_X4096 (0x5u &lt;&lt; 20) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga19d5ca11dcd8a3357dcb79e237715594">  115</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_DTOMUL_X65536 (0x6u &lt;&lt; 20) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac1b1528d35c128c7784d1f0877914f3c">  116</a></span>&#160;<span class="preprocessor">#define   SMC_CFG_DTOMUL_X1048576 (0x7u &lt;&lt; 20) </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_CTRL : (SMC Offset: 0x004) SMC NFC Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4dd63ad6da08a2cddace55ddf9c4d657">  118</a></span>&#160;<span class="preprocessor">#define SMC_CTRL_NFCEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab3a45fb59088da9552ade15fd3c86616">  119</a></span>&#160;<span class="preprocessor">#define SMC_CTRL_NFCDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_SR : (SMC Offset: 0x008) SMC NFC Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaf23512a328e609c70c5f594e7b85bce4">  121</a></span>&#160;<span class="preprocessor">#define SMC_SR_SMCSTS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaddd70d593b3fd54d347a29af9354621c">  122</a></span>&#160;<span class="preprocessor">#define SMC_SR_RB_RISE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8a9677f684f4d128ba7e4be88b00b14e">  123</a></span>&#160;<span class="preprocessor">#define SMC_SR_RB_FALL (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga15f03374fca4e1021ed95256d88515bc">  124</a></span>&#160;<span class="preprocessor">#define SMC_SR_NFCBUSY (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gabd954f6ad71ddbd40055d17f2980b1fc">  125</a></span>&#160;<span class="preprocessor">#define SMC_SR_NFCWR (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga432f3038520ed5903dd5fdced95500cf">  126</a></span>&#160;<span class="preprocessor">#define SMC_SR_NFCSID_Pos 12</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad729f31c6d393a92515cdaac036ce515">  127</a></span>&#160;<span class="preprocessor">#define SMC_SR_NFCSID_Msk (0x7u &lt;&lt; SMC_SR_NFCSID_Pos) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga36528b92eb66f797f9035484b3d296a9">  128</a></span>&#160;<span class="preprocessor">#define SMC_SR_XFRDONE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4f3204a58dd69199df4e1afb2fd23f14">  129</a></span>&#160;<span class="preprocessor">#define SMC_SR_CMDDONE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga30ea5655ff447c695b35408437094d54">  130</a></span>&#160;<span class="preprocessor">#define SMC_SR_DTOE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga0bffc46e8b5d7adb65b1fa147b396ebd">  131</a></span>&#160;<span class="preprocessor">#define SMC_SR_UNDEF (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae4522681f2959e6a23d85878a4cdd4b4">  132</a></span>&#160;<span class="preprocessor">#define SMC_SR_AWB (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaf38b231db7e9253eb4146166f3a32794">  133</a></span>&#160;<span class="preprocessor">#define SMC_SR_NFCASE (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaf0cd5e5ad852cf8cc3ba2a0c41507f21">  134</a></span>&#160;<span class="preprocessor">#define SMC_SR_RB_EDGE0 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_IER : (SMC Offset: 0x00C) SMC NFC Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9b2df1fe74ecc6214de5e060d21a86b2">  136</a></span>&#160;<span class="preprocessor">#define SMC_IER_RB_RISE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga39625fc52b9bfdedd8321d1b7ee318e0">  137</a></span>&#160;<span class="preprocessor">#define SMC_IER_RB_FALL (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9e0f3786cf87c3657f73afc796b21089">  138</a></span>&#160;<span class="preprocessor">#define SMC_IER_XFRDONE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9aee7a822ecfc54f5b01e0ef969842c6">  139</a></span>&#160;<span class="preprocessor">#define SMC_IER_CMDDONE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga928000c0c577621e27b0c165f5162e51">  140</a></span>&#160;<span class="preprocessor">#define SMC_IER_DTOE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gacf193517cb75bc0c573b3cd8f9d009cf">  141</a></span>&#160;<span class="preprocessor">#define SMC_IER_UNDEF (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga2345644cf9fa84ed31d97d28fd3a8858">  142</a></span>&#160;<span class="preprocessor">#define SMC_IER_AWB (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1070ca9792e7b60731c4b4ca185d0592">  143</a></span>&#160;<span class="preprocessor">#define SMC_IER_NFCASE (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4f8ca14c832325ed976e2bd1c7896191">  144</a></span>&#160;<span class="preprocessor">#define SMC_IER_RB_EDGE0 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_IDR : (SMC Offset: 0x010) SMC NFC Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3e9a3f06f8377ed8870971e9fe3ad705">  146</a></span>&#160;<span class="preprocessor">#define SMC_IDR_RB_RISE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga37494ab40d64701506701c6b5df3c18a">  147</a></span>&#160;<span class="preprocessor">#define SMC_IDR_RB_FALL (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga83256522b722168f688dbc2b31841b8d">  148</a></span>&#160;<span class="preprocessor">#define SMC_IDR_XFRDONE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga70871a3b597c571174e9fe9e5e09bf49">  149</a></span>&#160;<span class="preprocessor">#define SMC_IDR_CMDDONE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad4c20dfed207bd6ac5e06511552c5cb9">  150</a></span>&#160;<span class="preprocessor">#define SMC_IDR_DTOE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga332ef6c51b2e5eb1f37ffc67410dd003">  151</a></span>&#160;<span class="preprocessor">#define SMC_IDR_UNDEF (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga2e24b985c78591679a03822087ac66e2">  152</a></span>&#160;<span class="preprocessor">#define SMC_IDR_AWB (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab0918d32c3da566f6265ead2edbe8496">  153</a></span>&#160;<span class="preprocessor">#define SMC_IDR_NFCASE (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa659a52b2950cfebd29114f5cf6423f3">  154</a></span>&#160;<span class="preprocessor">#define SMC_IDR_RB_EDGE0 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_IMR : (SMC Offset: 0x014) SMC NFC Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad3a37572eee4f5cac8a9b549d36ae5f4">  156</a></span>&#160;<span class="preprocessor">#define SMC_IMR_RB_RISE (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga5ff29e46db3dd693750061f4eaadc7b9">  157</a></span>&#160;<span class="preprocessor">#define SMC_IMR_RB_FALL (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3d1dce1f2594c6998a3e8778a652d04b">  158</a></span>&#160;<span class="preprocessor">#define SMC_IMR_XFRDONE (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad95841ba4ced86601e823bc660255c8a">  159</a></span>&#160;<span class="preprocessor">#define SMC_IMR_CMDDONE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga460c8daff3a249454a9f94a607d2ecc1">  160</a></span>&#160;<span class="preprocessor">#define SMC_IMR_DTOE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga93daa6fa80e018aaa68b1d3ae0a43247">  161</a></span>&#160;<span class="preprocessor">#define SMC_IMR_UNDEF (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga70fda972eff3cf5ece83c455d938c15c">  162</a></span>&#160;<span class="preprocessor">#define SMC_IMR_AWB (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad0977e0c0675acda90737b387d73aad8">  163</a></span>&#160;<span class="preprocessor">#define SMC_IMR_NFCASE (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gacb9f2b4519812a3d1df9067c0d762a97">  164</a></span>&#160;<span class="preprocessor">#define SMC_IMR_RB_EDGE0 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ADDR : (SMC Offset: 0x018) SMC NFC Address Cycle Zero Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac4a50f6d977b012f500d750a20e15fad">  166</a></span>&#160;<span class="preprocessor">#define SMC_ADDR_ADDR_CYCLE0_Pos 0</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga189e8d0dfa403ed7b9d210f6c38afed5">  167</a></span>&#160;<span class="preprocessor">#define SMC_ADDR_ADDR_CYCLE0_Msk (0xffu &lt;&lt; SMC_ADDR_ADDR_CYCLE0_Pos) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga5a8416d484afa98e806cfa9af4e371db">  168</a></span>&#160;<span class="preprocessor">#define SMC_ADDR_ADDR_CYCLE0(value) ((SMC_ADDR_ADDR_CYCLE0_Msk &amp; ((value) &lt;&lt; SMC_ADDR_ADDR_CYCLE0_Pos)))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* -------- SMC_BANK : (SMC Offset: 0x01C) SMC Bank Address Register -------- */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga11a05544b5da8717eacd931632953e73">  170</a></span>&#160;<span class="preprocessor">#define SMC_BANK_BANK_Pos 0</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1f73cf5375d94a310390635625bf46c0">  171</a></span>&#160;<span class="preprocessor">#define SMC_BANK_BANK_Msk (0x7u &lt;&lt; SMC_BANK_BANK_Pos) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga2617f396fbaf61a04dc6de082726db4b">  172</a></span>&#160;<span class="preprocessor">#define SMC_BANK_BANK(value) ((SMC_BANK_BANK_Msk &amp; ((value) &lt;&lt; SMC_BANK_BANK_Pos)))</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* -------- SMC_ECC_CTRL : (SMC Offset: 0x020) SMC ECC Control Register -------- */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga875a5e51ab5746bddddd5451a7c75779">  174</a></span>&#160;<span class="preprocessor">#define SMC_ECC_CTRL_RST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gadc6d0fea7a785194d32b247c57c960e6">  175</a></span>&#160;<span class="preprocessor">#define SMC_ECC_CTRL_SWRST (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_MD : (SMC Offset: 0x024) SMC ECC Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3c497bc6955e7a65d7ddb93093a12c13">  177</a></span>&#160;<span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_Pos 0</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3599806194db45555f16c52312f7af6d">  178</a></span>&#160;<span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_Msk (0x3u &lt;&lt; SMC_ECC_MD_ECC_PAGESIZE_Pos) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa1d7690a17011b9f4d22d2d0e48cce02">  179</a></span>&#160;<span class="preprocessor">#define   SMC_ECC_MD_ECC_PAGESIZE_PS512_16 (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga6d8ec88e03355088ea220f8111ef1fa6">  180</a></span>&#160;<span class="preprocessor">#define   SMC_ECC_MD_ECC_PAGESIZE_PS1024_32 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9565f17ad2540c4167e434ad789bdaa5">  181</a></span>&#160;<span class="preprocessor">#define   SMC_ECC_MD_ECC_PAGESIZE_PS2048_64 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7174743742d81c1d226bfd65346ad1a7">  182</a></span>&#160;<span class="preprocessor">#define   SMC_ECC_MD_ECC_PAGESIZE_PS4096_128 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9fcbd59d0a8ce02653a6c470d9963ed3">  183</a></span>&#160;<span class="preprocessor">#define SMC_ECC_MD_TYPCORREC_Pos 4</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga11046dd9e8294cd4d059ec83a4768786">  184</a></span>&#160;<span class="preprocessor">#define SMC_ECC_MD_TYPCORREC_Msk (0x3u &lt;&lt; SMC_ECC_MD_TYPCORREC_Pos) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3f417d797dd42eea97e983600ee39a30">  185</a></span>&#160;<span class="preprocessor">#define   SMC_ECC_MD_TYPCORREC_CPAGE (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3107b88fed29a63c9323060c24693815">  186</a></span>&#160;<span class="preprocessor">#define   SMC_ECC_MD_TYPCORREC_C256B (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga2a8ee636e0901eac4f24cc6fc4ce5e29">  187</a></span>&#160;<span class="preprocessor">#define   SMC_ECC_MD_TYPCORREC_C512B (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_SR1 : (SMC Offset: 0x028) SMC ECC Status 1 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae1b880a5de0aae2e313927f25ba2bf83">  189</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_RECERR0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga63ae8fcd37216790e7fe44de9cd4668f">  190</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR0_Pos 1</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga48fd8632b2e4217b6fcb22bffbe01deb">  191</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR0_Msk (0x3u &lt;&lt; SMC_ECC_SR1_ECCERR0_Pos) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga134797db71e46a1e4e25b7aec90e1c3a">  192</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_RECERR1 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gacd15a67fe7b6d3cd9ef2361e4956e3d7">  193</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR1 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9631b3d9de99f1788c351394cc85fef7">  194</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_MULERR1 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga55d7b8fc649080665d3df7aa6652076f">  195</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_RECERR2 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga107802ab7bb99eb61ccfcc0a5c31c7b9">  196</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR2 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga909e4e974aee2b23aa8d318280c59668">  197</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_MULERR2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga863aa0778fb69c55577b6a213cd14a23">  198</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_RECERR3 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4d751adb0334ee5741c1c3cc104cf29d">  199</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR3 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae579b55749d15fd5aa838d2316e76493">  200</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_MULERR3 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga68c647941c744fee86f9bf6e1e8f7ae0">  201</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_RECERR4 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga0a7084fa5a952eb363271ebc751b30c3">  202</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR4_Pos 17</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga72ccd5e7b2376e26d21c3758ae6881bd">  203</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR4_Msk (0x3u &lt;&lt; SMC_ECC_SR1_ECCERR4_Pos) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae27dac213c2dd64d8c2c11520be13a6a">  204</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_RECERR5 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga65b9823c4450546dc74565ce75595a13">  205</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR5_Pos 21</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab0498b08448784c5c15f35bdb5ba54b0">  206</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR5_Msk (0x3u &lt;&lt; SMC_ECC_SR1_ECCERR5_Pos) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gadc5c7e08a6c5fef5fe6e021a4dc744c9">  207</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_RECERR6 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9257b35210456114f2f79dc4a632769b">  208</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR6_Pos 25</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga906136513131ee69259a0a5db17243af">  209</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR6_Msk (0x3u &lt;&lt; SMC_ECC_SR1_ECCERR6_Pos) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gabec7e5520d0adc55a54ecb61997fba76">  210</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_RECERR7 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga161a055da480ca9385c9875480e73798">  211</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR7_Pos 29</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga363c51e1913166687b37d62c06cfb3c9">  212</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR1_ECCERR7_Msk (0x3u &lt;&lt; SMC_ECC_SR1_ECCERR7_Pos) </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR0 : (SMC Offset: 0x02C) SMC ECC Parity 0 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gacc3832a5576543d91ee721b90733420e">  214</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_BITADDR_Pos 0</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1c2c8113484148a3575cf6c1ac705af3">  215</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_BITADDR_Msk (0xfu &lt;&lt; SMC_ECC_PR0_BITADDR_Pos) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3a7c358f7f4b8f635519bd0817f764d0">  216</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_Pos 4</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga75125d76ea4451da9c5c7b5d496cdb59">  217</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_Msk (0xfffu &lt;&lt; SMC_ECC_PR0_WORDADDR_Pos) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga33b85e538bb97b8ecfb2aacde2e51197">  218</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_BITADDR_W9BIT_Pos 0</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab74f8312c2412228c13d0f2e28177034">  219</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_BITADDR_W9BIT_Msk (0x7u &lt;&lt; SMC_ECC_PR0_BITADDR_W9BIT_Pos) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac4e96158eb6394e04f05e3047f43cccb">  220</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_W9BIT_Pos 3</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga240ab558ea1000d4ddc9b0034c35aa00">  221</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_W9BIT_Msk (0x1ffu &lt;&lt; SMC_ECC_PR0_WORDADDR_W9BIT_Pos) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac8d9f84b408a7794ef2e5ee099fbdcd8">  222</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_NPARITY_Pos 12</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gace844756e2f3660c11954fe27777c823">  223</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR0_NPARITY_Pos) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9fe50e4235ad65634fd59cccee77ae0b">  224</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_BITADDR_W8BIT_Pos 0</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga08218e3646fb12ed4ded3f369b6065df">  225</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_BITADDR_W8BIT_Msk (0x7u &lt;&lt; SMC_ECC_PR0_BITADDR_W8BIT_Pos) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac8e8ad8a3de70e082a1271623afc2afc">  226</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_W8BIT_Pos 3</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9b413e44525710994976be24f4b0d63b">  227</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR0_WORDADDR_W8BIT_Pos) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae10f7e944050d2456c9e7ee46ed95461">  228</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_NPARITY_W8BIT_Pos 12</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1940b9b47e42b283cc19f527967314b2">  229</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR0_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR0_NPARITY_W8BIT_Pos) </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR1 : (SMC Offset: 0x030) SMC ECC parity 1 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1e006ca7f40f3f5581f435324784d747">  231</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_NPARITY_Pos 0</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac99347fa88618b41cfc2640f5ae1092a">  232</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_NPARITY_Msk (0xffffu &lt;&lt; SMC_ECC_PR1_NPARITY_Pos) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gabfbc4c757f517016cde5915686d0883d">  233</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_BITADDR_Pos 0</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga571e919572cc298cbab9f70032b62a3f">  234</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR1_BITADDR_Pos) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac3507d58b13c3a8e5d4bf784cf738541">  235</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_WORDADDR_Pos 3</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaaa3dc7bf953c772bb5da413871d78d75">  236</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR1_WORDADDR_Pos) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga23b839e564f1c7657285bb7ad4bec423">  237</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_NPARITY_W9BIT_Pos 12</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa701dd7f51e6722b38cc7b326a7a015a">  238</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_NPARITY_W9BIT_Msk (0xfffu &lt;&lt; SMC_ECC_PR1_NPARITY_W9BIT_Pos) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga76401d7b7500221bb19ac66f4dd945d9">  239</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_WORDADDR_W8BIT_Pos 3</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga920296e42b5694ffea93d9cfcbc4fd4a">  240</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR1_WORDADDR_W8BIT_Pos) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gadd0ee6f04683f6bba9bc0ef28e405b6c">  241</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_NPARITY_W8BIT_Pos 12</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7f19970f818b6a27010aa932b2726908">  242</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR1_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR1_NPARITY_W8BIT_Pos) </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_SR2 : (SMC Offset: 0x034) SMC ECC status 2 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga66cc5db9c4be5d3f048898caf8a38d75">  244</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_RECERR8 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga22271029565e650a6d088b89747f9ce6">  245</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR8_Pos 1</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab9261d78c2f92988d4a2164deaef84f1">  246</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR8_Msk (0x3u &lt;&lt; SMC_ECC_SR2_ECCERR8_Pos) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8035749e02943a3d1f215f64ddea6337">  247</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_RECERR9 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad697bca7b89e1ed4ede5991857088bdd">  248</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR9 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga2c47b295f7b6be03bbb81583141273ef">  249</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_MULERR9 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga22485a261e6fb7a1e462af5bc1262806">  250</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_RECERR10 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9ed683417d7c7b83f70eb2857a996b7d">  251</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR10 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga61880f2bf914127015ba2987d9ae5079">  252</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_MULERR10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga6908fcdf3679f201549521f3fcb8809a">  253</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_RECERR11 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4ad773494639b4426db86489b1100382">  254</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR11 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3487a2e3e60ed42906dead6bdfbb644e">  255</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_MULERR11 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad7727376ee823262cc3711aa2a25e7e4">  256</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_RECERR12 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga661f927f034b823dca36494791020e68">  257</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR12_Pos 17</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga6bddb95311fd03475b6be11d46f149b4">  258</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR12_Msk (0x3u &lt;&lt; SMC_ECC_SR2_ECCERR12_Pos) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga0f7a64337f199b2ccc00b83e185d75bf">  259</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_RECERR13 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaeeed8298e6ba668568bfcd2aa98fb07a">  260</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR13_Pos 21</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaac672b09439744589d646883d8072b6d">  261</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR13_Msk (0x3u &lt;&lt; SMC_ECC_SR2_ECCERR13_Pos) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8a86a977ea1fd96f9c673ea8213a1142">  262</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_RECERR14 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga78dd3cc2392768960c7aed283e0e75d1">  263</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR14_Pos 25</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga71dc56fee5744c34a5a1786ff7fa4c2a">  264</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR14_Msk (0x3u &lt;&lt; SMC_ECC_SR2_ECCERR14_Pos) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3ffc4a6511eae9a4febe16785e5df999">  265</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_RECERR15 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac5be77d5bf9276829591b41e6c978b78">  266</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR15_Pos 29</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gabf50f072964c9e00856e585e49894fe1">  267</a></span>&#160;<span class="preprocessor">#define SMC_ECC_SR2_ECCERR15_Msk (0x3u &lt;&lt; SMC_ECC_SR2_ECCERR15_Pos) </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR2 : (SMC Offset: 0x038) SMC ECC parity 2 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga83ce2dcf32eafadca0abd1f7a091421f">  269</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_BITADDR_Pos 0</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8da72df337b1de7a48a9478630d8224f">  270</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR2_BITADDR_Pos) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1fc40be14f2ff9ee9b5158a8f0df2fe1">  271</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_WORDADDR_Pos 3</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga86fee2a5bce8443b2ec036897763dc50">  272</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR2_WORDADDR_Pos) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac783418bd8edf4804594d458e4362b27">  273</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_NPARITY_Pos 12</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga351ee25958ae560b82d37c9d15f26577">  274</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR2_NPARITY_Pos) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac5c69c3208b2db97da508ae6a6c95d1e">  275</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_WORDADDR_W8BIT_Pos 3</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaf9f562e5d582c82e349f0ba22ffa9fa2">  276</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR2_WORDADDR_W8BIT_Pos) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga83bcc755946806829e7cf1f53a1c1b26">  277</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_NPARITY_W8BIT_Pos 12</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga5d5f8597204757202eeb282b6dde2fd4">  278</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR2_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR2_NPARITY_W8BIT_Pos) </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR3 : (SMC Offset: 0x03C) SMC ECC parity 3 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4b8148039acb52309fbe40efa05ead09">  280</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_BITADDR_Pos 0</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa53a90ff828286f89f7a070c71a4f3ad">  281</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR3_BITADDR_Pos) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9e441a1801acb4b7a9eeb170561c2fb4">  282</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_WORDADDR_Pos 3</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaeeec73e50660e2d5230d2eb5f6b1134c">  283</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR3_WORDADDR_Pos) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8b9c414e5c4381dd5e7d507c2cce9fbc">  284</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_NPARITY_Pos 12</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga5442661d7af0cbb80d63bf101b8e3bdd">  285</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR3_NPARITY_Pos) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gabe3a7d31f55f5c2201aa00d89f9d8b6b">  286</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_WORDADDR_W8BIT_Pos 3</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3050487adf280fef5d02e3c474e0451e">  287</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR3_WORDADDR_W8BIT_Pos) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga2416cae8c97881c7d4c82fd67911955f">  288</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_NPARITY_W8BIT_Pos 12</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga35cba038d586d7556e3f4137934af10e">  289</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR3_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR3_NPARITY_W8BIT_Pos) </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR4 : (SMC Offset: 0x040) SMC ECC parity 4 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1e2c2d48f01a17abf34134f50411eac6">  291</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_BITADDR_Pos 0</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gada653f8171aa5dbaa835a56d64666c09">  292</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR4_BITADDR_Pos) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga42b4a29b955a4895a2b19f53fcec4804">  293</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_WORDADDR_Pos 3</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gabba058cddbd0a7d7f8cfff1c0051f6ae">  294</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR4_WORDADDR_Pos) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1def80a3bfb426005d93a1f6aee0afe0">  295</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_NPARITY_Pos 12</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad599c08143da32ced00879d1d7128b33">  296</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR4_NPARITY_Pos) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga869d0df7e154947228444c9b70873b66">  297</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_WORDADDR_W8BIT_Pos 3</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaf37df6779e031ddde5ac07c77e2713cc">  298</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR4_WORDADDR_W8BIT_Pos) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3dc01562274f3773752e4ccd9afbdb45">  299</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_NPARITY_W8BIT_Pos 12</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac8fb99e5608b91570a008ec6d0e567f6">  300</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR4_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR4_NPARITY_W8BIT_Pos) </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR5 : (SMC Offset: 0x044) SMC ECC parity 5 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3110755875e02e6e085ebb8b1f94b774">  302</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_BITADDR_Pos 0</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga603cc63e0c6308d35c9c27973b3c0a8c">  303</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR5_BITADDR_Pos) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac80b34c785da2d337c60358b8b66275c">  304</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_WORDADDR_Pos 3</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1df850827cdb2dcef7baaea642449294">  305</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR5_WORDADDR_Pos) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9dc52e3c2d54580b8c70e0f42486cd69">  306</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_NPARITY_Pos 12</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae48ca980e3834a22d4191a8f53a228c8">  307</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR5_NPARITY_Pos) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3e59aa576b8e75550ae8986ada8529cb">  308</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_WORDADDR_W8BIT_Pos 3</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga5a29fb7f18840a00075a3cf585494cee">  309</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR5_WORDADDR_W8BIT_Pos) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga676546ad1d9d243bbfa32579766fbcc5">  310</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_NPARITY_W8BIT_Pos 12</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3be8ec024e60ac91600273bda98aa73b">  311</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR5_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR5_NPARITY_W8BIT_Pos) </span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR6 : (SMC Offset: 0x048) SMC ECC parity 6 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa9bd940e497b59a6ee46f88c954e5e13">  313</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_BITADDR_Pos 0</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad7d8e0b2efe2bfb84a9df372ed311c27">  314</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR6_BITADDR_Pos) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga008edd989aa88b2148a4672364e06180">  315</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_WORDADDR_Pos 3</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaae55a675e5e2758a964c0f22f4276a00">  316</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR6_WORDADDR_Pos) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga763c2c3cb8cdbdf7056b0b0f5b354f0b">  317</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_NPARITY_Pos 12</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga147e9d117097fee50203943495759996">  318</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR6_NPARITY_Pos) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad4e3b1a56ea8c2d78b57ffc728abc200">  319</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_WORDADDR_W8BIT_Pos 3</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac826f184a85a1f0f9166af514280d0d2">  320</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR6_WORDADDR_W8BIT_Pos) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga66f36ea775d8575e37165e4b438e6408">  321</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_NPARITY_W8BIT_Pos 12</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga2a25d64b9b41fde892fcdd9dab8c3d2b">  322</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR6_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR6_NPARITY_W8BIT_Pos) </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR7 : (SMC Offset: 0x04C) SMC ECC parity 7 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad4131d46c2a2c0d426e1911270ae9a33">  324</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_BITADDR_Pos 0</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga0c51fcb6c707ac0b0823c55842d90c0a">  325</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR7_BITADDR_Pos) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga400d3bf56e592ca3c1cd4c7fa89a996e">  326</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_WORDADDR_Pos 3</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae52357c646a2269bf3c0ede5033869fa">  327</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_WORDADDR_Msk (0x1ffu &lt;&lt; SMC_ECC_PR7_WORDADDR_Pos) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8bcef5fe8044f728db8276eb4b227220">  328</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_NPARITY_Pos 12</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaf015d4b4db4f31e4b08ecba0de765ce6">  329</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_NPARITY_Msk (0xfffu &lt;&lt; SMC_ECC_PR7_NPARITY_Pos) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga24e8482100ccb60ffb8ab6d74e56e04a">  330</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_WORDADDR_W8BIT_Pos 3</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae5c662ff47337bff253ff8677eb3cab6">  331</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_WORDADDR_W8BIT_Msk (0xffu &lt;&lt; SMC_ECC_PR7_WORDADDR_W8BIT_Pos) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaebf8146aad1d2313e4037b9e9ff455e2">  332</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_NPARITY_W8BIT_Pos 12</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad0d19f39aaf8a4ffd968e07cd4991268">  333</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR7_NPARITY_W8BIT_Msk (0x7ffu &lt;&lt; SMC_ECC_PR7_NPARITY_W8BIT_Pos) </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR8 : (SMC Offset: 0x050) SMC ECC parity 8 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaea1d6796574f2c28d7a319d0cf84024b">  335</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR8_BITADDR_Pos 0</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gacb8c9367c03d109beaf6f8eac562b307">  336</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR8_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR8_BITADDR_Pos) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gade833b628c1e922fccf4b4d262946a12">  337</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR8_WORDADDR_Pos 3</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga03c52fe6d2dee75ed9827195b41fa26f">  338</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR8_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR8_WORDADDR_Pos) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaaffb18a13767eff89e17f1fa28f24fa1">  339</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR8_NPARITY_Pos 12</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga557361630d644692195e642cad53a46e">  340</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR8_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR8_NPARITY_Pos) </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR9 : (SMC Offset: 0x054) SMC ECC parity 9 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab1d678827a3b0bd6fc677addd20ee364">  342</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR9_BITADDR_Pos 0</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3f97dc3ece8766abb041caacc66090e3">  343</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR9_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR9_BITADDR_Pos) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga83f4bd214d9e0918d06bf4626279e177">  344</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR9_WORDADDR_Pos 3</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaffc6ad2ef90b53b3af30ae651d7ee262">  345</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR9_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR9_WORDADDR_Pos) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaf1a5afd7c8c4c1d38da75de0cf1d4d55">  346</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR9_NPARITY_Pos 12</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa1a52ce540589ed01d2d22cb07e53a3b">  347</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR9_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR9_NPARITY_Pos) </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR10 : (SMC Offset: 0x058) SMC ECC parity 10 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga888f93c2fa62cd0c9a67019fadb7c15a">  349</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR10_BITADDR_Pos 0</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaeda8f5c7d1e3376bee023fe86ff69886">  350</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR10_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR10_BITADDR_Pos) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga508362ae951e3231804815eac74a8f89">  351</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR10_WORDADDR_Pos 3</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga15bf77c864c6f59cfbbe44175fd44f7b">  352</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR10_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR10_WORDADDR_Pos) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3a3986a072c21dd21703b249674fc4be">  353</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR10_NPARITY_Pos 12</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3d6bc6a0d13c982a4fa28f53541e9ba2">  354</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR10_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR10_NPARITY_Pos) </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR11 : (SMC Offset: 0x05C) SMC ECC parity 11 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga26111cf156eb3b6317a50f4771e7dea2">  356</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR11_BITADDR_Pos 0</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4c2fef0142563e353ad916c9daa6dae6">  357</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR11_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR11_BITADDR_Pos) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9b7219b8e4418a0909ab49e5fe27acee">  358</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR11_WORDADDR_Pos 3</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8c71d15eec297a78828e7c0fb804e877">  359</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR11_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR11_WORDADDR_Pos) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga04323547d25462ceda5121c6c2f696f7">  360</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR11_NPARITY_Pos 12</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaaefe856ba6d845a730287e0148601037">  361</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR11_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR11_NPARITY_Pos) </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR12 : (SMC Offset: 0x060) SMC ECC parity 12 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7a0d182256adc968e37f05c3a6520f11">  363</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR12_BITADDR_Pos 0</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gafaf4eed2dc29e0781b854393a02c5110">  364</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR12_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR12_BITADDR_Pos) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8ecdeb7496f74aae75699549ae4a9232">  365</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR12_WORDADDR_Pos 3</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa021b28229b80ffb4b0609ad44988a59">  366</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR12_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR12_WORDADDR_Pos) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab5388cf9f65cbdaa18b3a921c0b88dfa">  367</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR12_NPARITY_Pos 12</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga249d3e63a492b449c326da94750b0ad5">  368</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR12_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR12_NPARITY_Pos) </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR13 : (SMC Offset: 0x064) SMC ECC parity 13 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga40570cf70258d9f8f27b1cc0bc9fb2e2">  370</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR13_BITADDR_Pos 0</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad620731626b336ae760dd9adb9219e05">  371</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR13_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR13_BITADDR_Pos) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7bf7154fa159eeecb6695ac5509a099d">  372</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR13_WORDADDR_Pos 3</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3fdfa6662c124deedf57861997737eee">  373</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR13_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR13_WORDADDR_Pos) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga99df3972a3cf9e2dd3a44d5dc1dbb799">  374</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR13_NPARITY_Pos 12</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaeefc7345a74fdc79d3fe12a1c0b843f7">  375</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR13_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR13_NPARITY_Pos) </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR14 : (SMC Offset: 0x068) SMC ECC parity 14 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga0ed719c7efd71dedf56edc67742aedec">  377</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR14_BITADDR_Pos 0</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga93ef81dbb272e7c6a7e8ea91e4f06de1">  378</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR14_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR14_BITADDR_Pos) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga276d798bf540f4d4320ab26eb8f3b509">  379</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR14_WORDADDR_Pos 3</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae015918199681904fbe06d55458c697f">  380</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR14_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR14_WORDADDR_Pos) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga99694accd24d9261fe48722b6b650a55">  381</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR14_NPARITY_Pos 12</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga5f0215fe87f7c3ae7d2de348b1a9cf2f">  382</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR14_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR14_NPARITY_Pos) </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_ECC_PR15 : (SMC Offset: 0x06C) SMC ECC parity 15 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8a159b032e9881620ef88e9b91591171">  384</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR15_BITADDR_Pos 0</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9dfce2fb8124575f798cb226a52b7527">  385</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR15_BITADDR_Msk (0x7u &lt;&lt; SMC_ECC_PR15_BITADDR_Pos) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga62d581c72e1e56c6dfc8477612567c3f">  386</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR15_WORDADDR_Pos 3</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9658dcc833aac2ad2445682b3886775b">  387</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR15_WORDADDR_Msk (0xffu &lt;&lt; SMC_ECC_PR15_WORDADDR_Pos) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gadd012a25ec26434da07ff7c06c3841ef">  388</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR15_NPARITY_Pos 12</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gafc9aee48ea0ac3d2084e21034c45c4b3">  389</a></span>&#160;<span class="preprocessor">#define SMC_ECC_PR15_NPARITY_Msk (0x7ffu &lt;&lt; SMC_ECC_PR15_NPARITY_Pos) </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_SETUP : (SMC Offset: N/A) SMC Setup Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga990a4101de3e2a793278ff99b30db24a">  391</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NWE_SETUP_Pos 0</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac131254167a70e2494337a8b77dc9725">  392</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NWE_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NWE_SETUP_Pos) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga86e9f3ffa839863cd489e196cec33cec">  393</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NWE_SETUP(value) ((SMC_SETUP_NWE_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NWE_SETUP_Pos)))</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga077b50f3c1507c891677b7c451966f7a">  394</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_Pos 8</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaad063fa0983304b1c2316f2f63cdc9a4">  395</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NCS_WR_SETUP_Pos) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga14529d87d623ae35eef080d4c765bf0b">  396</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP(value) ((SMC_SETUP_NCS_WR_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NCS_WR_SETUP_Pos)))</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa7a708eac9bbd8714f4b02ced5bead30">  397</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NRD_SETUP_Pos 16</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8e6d741a34c2d745b3d94464d7a5db31">  398</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NRD_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NRD_SETUP_Pos) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gafb13a24f904d088a410c8436f3aaf9c4">  399</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NRD_SETUP(value) ((SMC_SETUP_NRD_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NRD_SETUP_Pos)))</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac1ae03a0b0bbd35af67f9ec0ed881190">  400</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_Pos 24</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab562506f5d90ea9051fb2dd416aaec9d">  401</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_Msk (0x3fu &lt;&lt; SMC_SETUP_NCS_RD_SETUP_Pos) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa7fd4f9a7d01823a56c49ac41a7176ed">  402</a></span>&#160;<span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP(value) ((SMC_SETUP_NCS_RD_SETUP_Msk &amp; ((value) &lt;&lt; SMC_SETUP_NCS_RD_SETUP_Pos)))</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* -------- SMC_PULSE : (SMC Offset: N/A) SMC Pulse Register -------- */</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga46c1a8bc13bbded7980329ea980b99da">  404</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NWE_PULSE_Pos 0</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga6caeceb6c5fe819ca5d1cd284d7bb256">  405</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NWE_PULSE_Msk (0x3fu &lt;&lt; SMC_PULSE_NWE_PULSE_Pos) </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab564c33d9e5bf3bc5c83521bece97e88">  406</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NWE_PULSE(value) ((SMC_PULSE_NWE_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NWE_PULSE_Pos)))</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa0fa37bc80579ae612a1036036797fc3">  407</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_Pos 8</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga189b41152e2517b5004c50dcdfa973c7">  408</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_Msk (0x3fu &lt;&lt; SMC_PULSE_NCS_WR_PULSE_Pos) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga41c620aa920ebdf2cbd96fe9f4d4a469">  409</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE(value) ((SMC_PULSE_NCS_WR_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NCS_WR_PULSE_Pos)))</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga859a8862b4a2954d2a34aa67e681f29d">  410</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NRD_PULSE_Pos 16</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga5077a6b2ed446d9bd1e525c8dc7392e4">  411</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NRD_PULSE_Msk (0x3fu &lt;&lt; SMC_PULSE_NRD_PULSE_Pos) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad35c87d2a2b80978a30fb3e93f46e8d4">  412</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NRD_PULSE(value) ((SMC_PULSE_NRD_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NRD_PULSE_Pos)))</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4f4913ed9dc4af80a77fc3644cc0bf91">  413</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_Pos 24</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8d696728827a40cabdf29500a713a393">  414</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_Msk (0x3fu &lt;&lt; SMC_PULSE_NCS_RD_PULSE_Pos) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4948c8283f09ac07e008475759582d3c">  415</a></span>&#160;<span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE(value) ((SMC_PULSE_NCS_RD_PULSE_Msk &amp; ((value) &lt;&lt; SMC_PULSE_NCS_RD_PULSE_Pos)))</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* -------- SMC_CYCLE : (SMC Offset: N/A) SMC Cycle Register -------- */</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4345bd3585665e67c994cd8629363506">  417</a></span>&#160;<span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE_Pos 0</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac10d9b2c221d21130195d4a9f26d66d9">  418</a></span>&#160;<span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE_Msk (0x1ffu &lt;&lt; SMC_CYCLE_NWE_CYCLE_Pos) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1a8ea758b19d74ae4c445bb9a54ee443">  419</a></span>&#160;<span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE(value) ((SMC_CYCLE_NWE_CYCLE_Msk &amp; ((value) &lt;&lt; SMC_CYCLE_NWE_CYCLE_Pos)))</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gabd5a96364a76e9a57f885878ef99a67d">  420</a></span>&#160;<span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_Pos 16</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga750023db900bacef984343867f2d29d0">  421</a></span>&#160;<span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_Msk (0x1ffu &lt;&lt; SMC_CYCLE_NRD_CYCLE_Pos) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga6e69605e41453d8566631c27a3003c7b">  422</a></span>&#160;<span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE(value) ((SMC_CYCLE_NRD_CYCLE_Msk &amp; ((value) &lt;&lt; SMC_CYCLE_NRD_CYCLE_Pos)))</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/* -------- SMC_TIMINGS : (SMC Offset: N/A) SMC Timings Register -------- */</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga46de5539320f4bbc62aacfd6e6a152b1">  424</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TCLR_Pos 0</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga54c7752fcde28d7b81cbfe1de388310d">  425</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TCLR_Msk (0xfu &lt;&lt; SMC_TIMINGS_TCLR_Pos) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7868b511196cd5db31f86ca8ab0cc8e0">  426</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TCLR(value) ((SMC_TIMINGS_TCLR_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TCLR_Pos)))</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa985a956b0909c922cdc15f0af8b3a9e">  427</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TADL_Pos 4</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga683faa3dbfef4924ecfc1f745984f80c">  428</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TADL_Msk (0xfu &lt;&lt; SMC_TIMINGS_TADL_Pos) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga2e4cb4d2f5544ff13b6f29e525b4a4b2">  429</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TADL(value) ((SMC_TIMINGS_TADL_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TADL_Pos)))</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae18be437cec661b79259f18817ef88ad">  430</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TAR_Pos 8</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaadd2e9a6fc655e3714c79c693825402a">  431</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TAR_Msk (0xfu &lt;&lt; SMC_TIMINGS_TAR_Pos) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gadf7e071444551dfea90060b9e9edc3ba">  432</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TAR(value) ((SMC_TIMINGS_TAR_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TAR_Pos)))</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga32970348243cbbb07b57314bb656fc27">  433</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_OCMS (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa4551e93fccac18bf4a5cbac2e506891">  434</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TRR_Pos 16</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga07044602aa7f1bcada0e729ba4febd85">  435</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TRR_Msk (0xfu &lt;&lt; SMC_TIMINGS_TRR_Pos) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gab1d0ef926d12d1513a2dcbe7b1252f57">  436</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TRR(value) ((SMC_TIMINGS_TRR_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TRR_Pos)))</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaec5f3dc399c22e9b17aa4a63234bb457">  437</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TWB_Pos 24</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3d65d912ccd0d47414223aac0767d967">  438</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TWB_Msk (0xfu &lt;&lt; SMC_TIMINGS_TWB_Pos) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gad8e4ad59651c03bb13f5326c7947c346">  439</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_TWB(value) ((SMC_TIMINGS_TWB_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_TWB_Pos)))</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaccc4c5ae4b1dc130300840eae7b0d9b7">  440</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_RBNSEL_Pos 28</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gabdd1dab1f718adcb5fd0a95541da9caa">  441</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_RBNSEL_Msk (0x7u &lt;&lt; SMC_TIMINGS_RBNSEL_Pos) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga06000e7f05243026502a704409891fdd">  442</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_RBNSEL(value) ((SMC_TIMINGS_RBNSEL_Msk &amp; ((value) &lt;&lt; SMC_TIMINGS_RBNSEL_Pos)))</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga6dffbfcd183a3f3329cc9c212a878f0f">  443</a></span>&#160;<span class="preprocessor">#define SMC_TIMINGS_NFSEL (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_MODE : (SMC Offset: N/A) SMC Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9e8fd115f70eb14517933967763c259f">  445</a></span>&#160;<span class="preprocessor">#define SMC_MODE_READ_MODE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac1a0aa3b6bdcfd9d9d53d10937d135f8">  446</a></span>&#160;<span class="preprocessor">#define   SMC_MODE_READ_MODE_NCS_CTRL (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga64d5d717c0dcc7116771a919ce9e8194">  447</a></span>&#160;<span class="preprocessor">#define   SMC_MODE_READ_MODE_NRD_CTRL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaa20e11672c3c90ffcc3799675b5b9b31">  448</a></span>&#160;<span class="preprocessor">#define SMC_MODE_WRITE_MODE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4b14994bf21ca1d3526b584255cad768">  449</a></span>&#160;<span class="preprocessor">#define   SMC_MODE_WRITE_MODE_NCS_CTRL (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga26ab4ab173e69b524d3dcbae7484dbd3">  450</a></span>&#160;<span class="preprocessor">#define   SMC_MODE_WRITE_MODE_NWE_CTRL (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga58b9ba894fa98b60d751a9dd895af4c4">  451</a></span>&#160;<span class="preprocessor">#define SMC_MODE_EXNW_MODE_Pos 4</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7c7c32b5e19975d3893aef24e38f628f">  452</a></span>&#160;<span class="preprocessor">#define SMC_MODE_EXNW_MODE_Msk (0x3u &lt;&lt; SMC_MODE_EXNW_MODE_Pos) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gabf23156dec436ed3db3042df3696e39f">  453</a></span>&#160;<span class="preprocessor">#define   SMC_MODE_EXNW_MODE_DISABLED (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4b500a2b7b62c77450f647591d0f09d2">  454</a></span>&#160;<span class="preprocessor">#define   SMC_MODE_EXNW_MODE_FROZEN (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga88871de0d0d43f0e7ccdd150995d1150">  455</a></span>&#160;<span class="preprocessor">#define   SMC_MODE_EXNW_MODE_READY (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaab253311f66d589235dae139fd09060d">  456</a></span>&#160;<span class="preprocessor">#define SMC_MODE_BAT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga4cd93eb566593437dac4becd473c6bcf">  457</a></span>&#160;<span class="preprocessor">#define SMC_MODE_DBW (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga1e3d19115b33f344b26092c8a8f60e2b">  458</a></span>&#160;<span class="preprocessor">#define   SMC_MODE_DBW_BIT_8 (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga9b4d9a684a242794d377abfcc0b7f348">  459</a></span>&#160;<span class="preprocessor">#define   SMC_MODE_DBW_BIT_16 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8c234a0cd20a82d75aa3a182e22c4ab8">  460</a></span>&#160;<span class="preprocessor">#define SMC_MODE_TDF_CYCLES_Pos 16</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga04c5771bee1a8180e38064aab29e2b38">  461</a></span>&#160;<span class="preprocessor">#define SMC_MODE_TDF_CYCLES_Msk (0xfu &lt;&lt; SMC_MODE_TDF_CYCLES_Pos) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga3b9749b8826dc2aad5d8709d0e3569f4">  462</a></span>&#160;<span class="preprocessor">#define SMC_MODE_TDF_CYCLES(value) ((SMC_MODE_TDF_CYCLES_Msk &amp; ((value) &lt;&lt; SMC_MODE_TDF_CYCLES_Pos)))</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaca493ab588f5b120ea493c4f497a91d8">  463</a></span>&#160;<span class="preprocessor">#define SMC_MODE_TDF_MODE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_OCMS : (SMC Offset: 0x110) SMC OCMS Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga5015b15b7ecd4777feddc68cdc90111c">  465</a></span>&#160;<span class="preprocessor">#define SMC_OCMS_SMSE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaffd1e1b96ce5246954a6f456a52a9287">  466</a></span>&#160;<span class="preprocessor">#define SMC_OCMS_SRSE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SMC_KEY1 : (SMC Offset: 0x114) SMC OCMS KEY1 Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaf9887e6cce423f86191bb57fbf2885b3">  468</a></span>&#160;<span class="preprocessor">#define SMC_KEY1_KEY1_Pos 0</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gafbc06e0ee124dbabe65bc0b0a43363eb">  469</a></span>&#160;<span class="preprocessor">#define SMC_KEY1_KEY1_Msk (0xffffffffu &lt;&lt; SMC_KEY1_KEY1_Pos) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga7b0e7ac625a6b3464263ed613f918e4b">  470</a></span>&#160;<span class="preprocessor">#define SMC_KEY1_KEY1(value) ((SMC_KEY1_KEY1_Msk &amp; ((value) &lt;&lt; SMC_KEY1_KEY1_Pos)))</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* -------- SMC_KEY2 : (SMC Offset: 0x118) SMC OCMS KEY2 Register -------- */</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gaec792cdb87de6a740944caa0d1db1538">  472</a></span>&#160;<span class="preprocessor">#define SMC_KEY2_KEY2_Pos 0</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gacdd1234f9d2f15b0fb253f062025fcdd">  473</a></span>&#160;<span class="preprocessor">#define SMC_KEY2_KEY2_Msk (0xffffffffu &lt;&lt; SMC_KEY2_KEY2_Pos) </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac71835553bd709c3a0461b95cd40c2e4">  474</a></span>&#160;<span class="preprocessor">#define SMC_KEY2_KEY2(value) ((SMC_KEY2_KEY2_Msk &amp; ((value) &lt;&lt; SMC_KEY2_KEY2_Pos)))</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* -------- SMC_WPCR : (SMC Offset: 0x1E4) Write Protection Control Register -------- */</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga41bf94df6a4f34bedcfe51a7b92d68e3">  476</a></span>&#160;<span class="preprocessor">#define SMC_WPCR_WP_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8a6bc854953a3fc88859ac3645982381">  477</a></span>&#160;<span class="preprocessor">#define SMC_WPCR_WP_KEY_Pos 8</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gac8fb57bd607fbb1c0e0d3fe7f4a319d2">  478</a></span>&#160;<span class="preprocessor">#define SMC_WPCR_WP_KEY_Msk (0xffffffu &lt;&lt; SMC_WPCR_WP_KEY_Pos) </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#gae2c2e176ab30c6281eedc3510563de1e">  479</a></span>&#160;<span class="preprocessor">#define SMC_WPCR_WP_KEY(value) ((SMC_WPCR_WP_KEY_Msk &amp; ((value) &lt;&lt; SMC_WPCR_WP_KEY_Pos)))</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* -------- SMC_WPSR : (SMC Offset: 0x1E8) Write Protection Status Register -------- */</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga42f16d5853a6699599742e2aa62760bb">  481</a></span>&#160;<span class="preprocessor">#define SMC_WPSR_WP_VS_Pos 0</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga393c33da13de7d1c3054c9311b972e46">  482</a></span>&#160;<span class="preprocessor">#define SMC_WPSR_WP_VS_Msk (0xfu &lt;&lt; SMC_WPSR_WP_VS_Pos) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga0bbe9f71bac84b32fb5e382d88cdfc97">  483</a></span>&#160;<span class="preprocessor">#define SMC_WPSR_WP_VSRC_Pos 8</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_m_c.html#ga8061daa9f3964b8620fac4e791cfde6e">  484</a></span>&#160;<span class="preprocessor">#define SMC_WPSR_WP_VSRC_Msk (0xffffu &lt;&lt; SMC_WPSR_WP_VSRC_Pos) </span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;}</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_SMC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_smc_html"><div class="ttname"><a href="struct_smc.html">Smc</a></div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00055">component_smc.h:55</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_smc_html_afbd982266aa45e545df0752bd566b4f4"><div class="ttname"><a href="struct_smc.html#afbd982266aa45e545df0752bd566b4f4">Smc::SMC_WPSR</a></div><div class="ttdeci">RoReg SMC_WPSR</div><div class="ttdoc">(Smc Offset: 0x1E8) Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00090">component_smc.h:90</a></div></div>
<div class="ttc" id="struct_smc_html_a794337782a095c3dded10f81ba62220c"><div class="ttname"><a href="struct_smc.html#a794337782a095c3dded10f81ba62220c">Smc::SMC_SR</a></div><div class="ttdeci">RoReg SMC_SR</div><div class="ttdoc">(Smc Offset: 0x008) SMC NFC Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00058">component_smc.h:58</a></div></div>
<div class="ttc" id="struct_smc_html_a81351bb5bf38034b5d73164e2352a72b"><div class="ttname"><a href="struct_smc.html#a81351bb5bf38034b5d73164e2352a72b">Smc::SMC_KEY2</a></div><div class="ttdeci">WoReg SMC_KEY2</div><div class="ttdoc">(Smc Offset: 0x118) SMC OCMS KEY2 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00087">component_smc.h:87</a></div></div>
<div class="ttc" id="group___s_a_m3_x_a___s_m_c_html_ga365537e223971275e3101dcdac64ace2"><div class="ttname"><a href="group___s_a_m3_x_a___s_m_c.html#ga365537e223971275e3101dcdac64ace2">SMCCS_NUMBER_NUMBER</a></div><div class="ttdeci">#define SMCCS_NUMBER_NUMBER</div><div class="ttdoc">Smc hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00054">component_smc.h:54</a></div></div>
<div class="ttc" id="struct_smc_html_a0e59a9538789c5da8b582f3483829de6"><div class="ttname"><a href="struct_smc.html#a0e59a9538789c5da8b582f3483829de6">Smc::SMC_ECC_PR15</a></div><div class="ttdeci">RoReg SMC_ECC_PR15</div><div class="ttdoc">(Smc Offset: 0x06C) SMC ECC parity 15 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00083">component_smc.h:83</a></div></div>
<div class="ttc" id="struct_smc_cs__number_html_a33a2cada2738f0895739230548593bd9"><div class="ttname"><a href="struct_smc_cs__number.html#a33a2cada2738f0895739230548593bd9">SmcCs_number::SMC_TIMINGS</a></div><div class="ttdeci">RwReg SMC_TIMINGS</div><div class="ttdoc">(SmcCs_number Offset: 0xC) SMC Timings Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00050">component_smc.h:50</a></div></div>
<div class="ttc" id="struct_smc_html_a7f74f9519a044a0fecfed833f8bf04f1"><div class="ttname"><a href="struct_smc.html#a7f74f9519a044a0fecfed833f8bf04f1">Smc::SMC_ECC_PR3</a></div><div class="ttdeci">RoReg SMC_ECC_PR3</div><div class="ttdoc">(Smc Offset: 0x03C) SMC ECC parity 3 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00071">component_smc.h:71</a></div></div>
<div class="ttc" id="struct_smc_html_a1fff6136f9dfde2de117c183c5e3464a"><div class="ttname"><a href="struct_smc.html#a1fff6136f9dfde2de117c183c5e3464a">Smc::SMC_ECC_CTRL</a></div><div class="ttdeci">WoReg SMC_ECC_CTRL</div><div class="ttdoc">(Smc Offset: 0x020) SMC ECC Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00064">component_smc.h:64</a></div></div>
<div class="ttc" id="struct_smc_html_a0c1d92efcf8fa02089bcef5b239d64a2"><div class="ttname"><a href="struct_smc.html#a0c1d92efcf8fa02089bcef5b239d64a2">Smc::SMC_IDR</a></div><div class="ttdeci">WoReg SMC_IDR</div><div class="ttdoc">(Smc Offset: 0x010) SMC NFC Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00060">component_smc.h:60</a></div></div>
<div class="ttc" id="struct_smc_html_a6556cb591ae4bd77d97ff72f53d724fa"><div class="ttname"><a href="struct_smc.html#a6556cb591ae4bd77d97ff72f53d724fa">Smc::SMC_ADDR</a></div><div class="ttdeci">RwReg SMC_ADDR</div><div class="ttdoc">(Smc Offset: 0x018) SMC NFC Address Cycle Zero Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00062">component_smc.h:62</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_smc_html_a66267cc48e3ff9ab017e28561b278d33"><div class="ttname"><a href="struct_smc.html#a66267cc48e3ff9ab017e28561b278d33">Smc::SMC_ECC_PR1</a></div><div class="ttdeci">RoReg SMC_ECC_PR1</div><div class="ttdoc">(Smc Offset: 0x030) SMC ECC parity 1 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00068">component_smc.h:68</a></div></div>
<div class="ttc" id="struct_smc_html_a3cc2bfb4042422a177f781d801ecbb57"><div class="ttname"><a href="struct_smc.html#a3cc2bfb4042422a177f781d801ecbb57">Smc::SMC_OCMS</a></div><div class="ttdeci">RwReg SMC_OCMS</div><div class="ttdoc">(Smc Offset: 0x110) SMC OCMS Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00085">component_smc.h:85</a></div></div>
<div class="ttc" id="struct_smc_html_a8a276ae314283543538433f6f49d0f94"><div class="ttname"><a href="struct_smc.html#a8a276ae314283543538433f6f49d0f94">Smc::SMC_ECC_PR5</a></div><div class="ttdeci">RoReg SMC_ECC_PR5</div><div class="ttdoc">(Smc Offset: 0x044) SMC ECC parity 5 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00073">component_smc.h:73</a></div></div>
<div class="ttc" id="struct_smc_html_a9acf67bd757c007969535e5815a98272"><div class="ttname"><a href="struct_smc.html#a9acf67bd757c007969535e5815a98272">Smc::SMC_IER</a></div><div class="ttdeci">WoReg SMC_IER</div><div class="ttdoc">(Smc Offset: 0x00C) SMC NFC Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00059">component_smc.h:59</a></div></div>
<div class="ttc" id="struct_smc_html_a6206beb6b98a84e933becf35633a1680"><div class="ttname"><a href="struct_smc.html#a6206beb6b98a84e933becf35633a1680">Smc::SMC_ECC_PR2</a></div><div class="ttdeci">RoReg SMC_ECC_PR2</div><div class="ttdoc">(Smc Offset: 0x038) SMC ECC parity 2 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00070">component_smc.h:70</a></div></div>
<div class="ttc" id="struct_smc_html_abd2bba9b29ecc05d7c53c2ffa3e0028c"><div class="ttname"><a href="struct_smc.html#abd2bba9b29ecc05d7c53c2ffa3e0028c">Smc::SMC_ECC_SR1</a></div><div class="ttdeci">RoReg SMC_ECC_SR1</div><div class="ttdoc">(Smc Offset: 0x028) SMC ECC Status 1 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00066">component_smc.h:66</a></div></div>
<div class="ttc" id="struct_smc_html_a609c86abf413b7784b93ca31819f8813"><div class="ttname"><a href="struct_smc.html#a609c86abf413b7784b93ca31819f8813">Smc::SMC_ECC_PR10</a></div><div class="ttdeci">RoReg SMC_ECC_PR10</div><div class="ttdoc">(Smc Offset: 0x058) SMC ECC parity 10 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00078">component_smc.h:78</a></div></div>
<div class="ttc" id="struct_smc_html_ab6c11b2660930c581f40f5232946e728"><div class="ttname"><a href="struct_smc.html#ab6c11b2660930c581f40f5232946e728">Smc::SMC_WPCR</a></div><div class="ttdeci">WoReg SMC_WPCR</div><div class="ttdoc">(Smc Offset: 0x1E4) Write Protection Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00089">component_smc.h:89</a></div></div>
<div class="ttc" id="struct_smc_html_ad30f4dffaf80163777c1b23d78f43425"><div class="ttname"><a href="struct_smc.html#ad30f4dffaf80163777c1b23d78f43425">Smc::SMC_ECC_PR0</a></div><div class="ttdeci">RoReg SMC_ECC_PR0</div><div class="ttdoc">(Smc Offset: 0x02C) SMC ECC Parity 0 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00067">component_smc.h:67</a></div></div>
<div class="ttc" id="struct_smc_cs__number_html_af6128437394d878adcfb2e3b17ba603e"><div class="ttname"><a href="struct_smc_cs__number.html#af6128437394d878adcfb2e3b17ba603e">SmcCs_number::SMC_MODE</a></div><div class="ttdeci">RwReg SMC_MODE</div><div class="ttdoc">(SmcCs_number Offset: 0x10) SMC Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00051">component_smc.h:51</a></div></div>
<div class="ttc" id="struct_smc_cs__number_html_aea835b625ce873c8ad8503a927a518a6"><div class="ttname"><a href="struct_smc_cs__number.html#aea835b625ce873c8ad8503a927a518a6">SmcCs_number::SMC_PULSE</a></div><div class="ttdeci">RwReg SMC_PULSE</div><div class="ttdoc">(SmcCs_number Offset: 0x4) SMC Pulse Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00048">component_smc.h:48</a></div></div>
<div class="ttc" id="struct_smc_html_a8271693f5b8fbd30e11301336c4d0355"><div class="ttname"><a href="struct_smc.html#a8271693f5b8fbd30e11301336c4d0355">Smc::SMC_ECC_PR12</a></div><div class="ttdeci">RoReg SMC_ECC_PR12</div><div class="ttdoc">(Smc Offset: 0x060) SMC ECC parity 12 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00080">component_smc.h:80</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_smc_html_adc7b4b8d08745e05c44f9ebe96ccec25"><div class="ttname"><a href="struct_smc.html#adc7b4b8d08745e05c44f9ebe96ccec25">Smc::SMC_ECC_SR2</a></div><div class="ttdeci">RoReg SMC_ECC_SR2</div><div class="ttdoc">(Smc Offset: 0x034) SMC ECC status 2 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00069">component_smc.h:69</a></div></div>
<div class="ttc" id="struct_smc_cs__number_html"><div class="ttname"><a href="struct_smc_cs__number.html">SmcCs_number</a></div><div class="ttdoc">SmcCs_number hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00046">component_smc.h:46</a></div></div>
<div class="ttc" id="struct_smc_html_a6697e8b083a64557c2c3099af40b8b89"><div class="ttname"><a href="struct_smc.html#a6697e8b083a64557c2c3099af40b8b89">Smc::SMC_ECC_PR4</a></div><div class="ttdeci">RoReg SMC_ECC_PR4</div><div class="ttdoc">(Smc Offset: 0x040) SMC ECC parity 4 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00072">component_smc.h:72</a></div></div>
<div class="ttc" id="struct_smc_html_a512627e6068d702e072bf6e2f86f2c90"><div class="ttname"><a href="struct_smc.html#a512627e6068d702e072bf6e2f86f2c90">Smc::SMC_ECC_MD</a></div><div class="ttdeci">RwReg SMC_ECC_MD</div><div class="ttdoc">(Smc Offset: 0x024) SMC ECC Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00065">component_smc.h:65</a></div></div>
<div class="ttc" id="struct_smc_html_ae0732de4f0f89829f7ae5861fbefe8db"><div class="ttname"><a href="struct_smc.html#ae0732de4f0f89829f7ae5861fbefe8db">Smc::SMC_ECC_PR11</a></div><div class="ttdeci">RoReg SMC_ECC_PR11</div><div class="ttdoc">(Smc Offset: 0x05C) SMC ECC parity 11 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00079">component_smc.h:79</a></div></div>
<div class="ttc" id="struct_smc_html_abf9cbd89c74745fd015957c096339128"><div class="ttname"><a href="struct_smc.html#abf9cbd89c74745fd015957c096339128">Smc::SMC_ECC_PR8</a></div><div class="ttdeci">RoReg SMC_ECC_PR8</div><div class="ttdoc">(Smc Offset: 0x050) SMC ECC parity 8 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00076">component_smc.h:76</a></div></div>
<div class="ttc" id="struct_smc_cs__number_html_ac227a2271e816defe0ec92be33e65543"><div class="ttname"><a href="struct_smc_cs__number.html#ac227a2271e816defe0ec92be33e65543">SmcCs_number::SMC_SETUP</a></div><div class="ttdeci">RwReg SMC_SETUP</div><div class="ttdoc">(SmcCs_number Offset: 0x0) SMC Setup Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00047">component_smc.h:47</a></div></div>
<div class="ttc" id="struct_smc_html_a267b0b371413cc97494d93bd75a52d40"><div class="ttname"><a href="struct_smc.html#a267b0b371413cc97494d93bd75a52d40">Smc::SMC_ECC_PR14</a></div><div class="ttdeci">RoReg SMC_ECC_PR14</div><div class="ttdoc">(Smc Offset: 0x068) SMC ECC parity 14 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00082">component_smc.h:82</a></div></div>
<div class="ttc" id="struct_smc_html_a1758aff4efa091cd83814df62adb27d9"><div class="ttname"><a href="struct_smc.html#a1758aff4efa091cd83814df62adb27d9">Smc::SMC_CFG</a></div><div class="ttdeci">RwReg SMC_CFG</div><div class="ttdoc">(Smc Offset: 0x000) SMC NFC Configuration Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00056">component_smc.h:56</a></div></div>
<div class="ttc" id="struct_smc_html_a9736d9cc2949247201545d5cd0e37b3e"><div class="ttname"><a href="struct_smc.html#a9736d9cc2949247201545d5cd0e37b3e">Smc::SMC_ECC_PR13</a></div><div class="ttdeci">RoReg SMC_ECC_PR13</div><div class="ttdoc">(Smc Offset: 0x064) SMC ECC parity 13 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00081">component_smc.h:81</a></div></div>
<div class="ttc" id="struct_smc_html_ae8ce0fbc76ddebff22413d5d8c4112fb"><div class="ttname"><a href="struct_smc.html#ae8ce0fbc76ddebff22413d5d8c4112fb">Smc::SMC_ECC_PR6</a></div><div class="ttdeci">RoReg SMC_ECC_PR6</div><div class="ttdoc">(Smc Offset: 0x048) SMC ECC parity 6 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00074">component_smc.h:74</a></div></div>
<div class="ttc" id="struct_smc_cs__number_html_a95193cd415e74ea3397551aed2cacbd4"><div class="ttname"><a href="struct_smc_cs__number.html#a95193cd415e74ea3397551aed2cacbd4">SmcCs_number::SMC_CYCLE</a></div><div class="ttdeci">RwReg SMC_CYCLE</div><div class="ttdoc">(SmcCs_number Offset: 0x8) SMC Cycle Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00049">component_smc.h:49</a></div></div>
<div class="ttc" id="struct_smc_html_ad9965fc77f7afbc8f4afaf4f46ee645d"><div class="ttname"><a href="struct_smc.html#ad9965fc77f7afbc8f4afaf4f46ee645d">Smc::SMC_CTRL</a></div><div class="ttdeci">WoReg SMC_CTRL</div><div class="ttdoc">(Smc Offset: 0x004) SMC NFC Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00057">component_smc.h:57</a></div></div>
<div class="ttc" id="struct_smc_html_a4d0c6e2467ea604d30a460624d9213c6"><div class="ttname"><a href="struct_smc.html#a4d0c6e2467ea604d30a460624d9213c6">Smc::SMC_BANK</a></div><div class="ttdeci">RwReg SMC_BANK</div><div class="ttdoc">(Smc Offset: 0x01C) SMC Bank Address Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00063">component_smc.h:63</a></div></div>
<div class="ttc" id="struct_smc_html_a410fb8bd6ee3b2b6fc72abb06666de0f"><div class="ttname"><a href="struct_smc.html#a410fb8bd6ee3b2b6fc72abb06666de0f">Smc::SMC_KEY1</a></div><div class="ttdeci">WoReg SMC_KEY1</div><div class="ttdoc">(Smc Offset: 0x114) SMC OCMS KEY1 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00086">component_smc.h:86</a></div></div>
<div class="ttc" id="struct_smc_html_a99c5070184e24c4716c665844bbdfeb3"><div class="ttname"><a href="struct_smc.html#a99c5070184e24c4716c665844bbdfeb3">Smc::SMC_ECC_PR7</a></div><div class="ttdeci">RoReg SMC_ECC_PR7</div><div class="ttdoc">(Smc Offset: 0x04C) SMC ECC parity 7 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00075">component_smc.h:75</a></div></div>
<div class="ttc" id="struct_smc_html_aae5b009b20d4f96a54e126d65100930a"><div class="ttname"><a href="struct_smc.html#aae5b009b20d4f96a54e126d65100930a">Smc::SMC_IMR</a></div><div class="ttdeci">RoReg SMC_IMR</div><div class="ttdoc">(Smc Offset: 0x014) SMC NFC Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00061">component_smc.h:61</a></div></div>
<div class="ttc" id="struct_smc_html_ab06e094d1cb3ad1c38657cbd3f79ff18"><div class="ttname"><a href="struct_smc.html#ab06e094d1cb3ad1c38657cbd3f79ff18">Smc::SMC_ECC_PR9</a></div><div class="ttdeci">RoReg SMC_ECC_PR9</div><div class="ttdoc">(Smc Offset: 0x054) SMC ECC parity 9 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__smc_8h_source.html#l00077">component_smc.h:77</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
