vhdl xil_defaultlib "AESL_sim_pkg.vhd"
sv work "glbl.v"
vhdl xil_defaultlib "AESL_axi_slave_control.vhd"
vhdl xil_defaultlib "nnlayer.autotb.vhd"
vhdl xil_defaultlib "nnlayer.vhd"
vhdl xil_defaultlib "nnlayer_control_s_axi.vhd"
vhdl xil_defaultlib "nnlayer_flow_control_loop_pipe_sequential_init.vhd"
vhdl xil_defaultlib "nnlayer_mac_muladd_16s_16s_24ns_24_4_1.vhd"
vhdl xil_defaultlib "nnlayer_mul_24s_26ns_50_1_1.vhd"
vhdl xil_defaultlib "nnlayer_mul_mul_16s_16s_16_4_1.vhd"
vhdl xil_defaultlib "nnlayer_mul_mul_9ns_16s_24_4_1.vhd"
vhdl xil_defaultlib "nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1.vhd"
vhdl xil_defaultlib "nnlayer_nnlayer_Pipeline_VITIS_LOOP_77_1.vhd"
vhdl xil_defaultlib "nnlayer_output_V_RAM_AUTO_1R1W.vhd"
vhdl xil_defaultlib "nnlayer_resArray_V_RAM_AUTO_1R1W.vhd"
vhdl xil_defaultlib "nnlayer_sdiv_18ns_16s_16_22_seq_1.vhd"
vhdl xil_defaultlib "nnlayer_sdiv_24ns_17s_24_28_seq_1.vhd"
vhdl xil_defaultlib "nnlayer_sdiv_40ns_33ns_16_44_seq_1.vhd"

