==============================================================
Guild: wafer.space Community
Channel: ğŸ—ï¸ - Designing / project-template
After: 11/30/2025 14:03
==============================================================

[11/30/2025 14:04] mole99
Make sure to also check that the actual timing of the clock tree in the "Clock Tree Viewer".

This shows the example template where the design is quite sparse so there's a lot of routing between the clock buffers and after SPEF extraction the tree isn't as balanced as it should be (that's why I had to increase the hold margin).

{Attachments}
project-template_media/Bildschirmfoto_vom_2025-11-30_14-50-47-CC69A.png

{Reactions}
ğŸ‘

[11/30/2025 14:07] mole99
For a detailed report on the timing paths, take a look at `librelane/runs/<timestamp>/54-openroad-stapostpnr/<corner>/` and open `min.rpt`/`max.rpt` for hold/setup checks.


[11/30/2025 14:11] logic_anarchy
Have you implemented PIO and SIO?


[11/30/2025 14:17] rzioma
Well, I looked at a bunch of Z80 computers from back in the dayâ€¦ and I couldnâ€™t find almost a single one that would use Zilogâ€™s PIO/SIO.

So I am actually thinking to focus on ZX Spectrum like machine repairs and put ULA (graphics) and AY (audio) instead.

{Reactions}
ğŸ˜®

[11/30/2025 14:18] rzioma
If I am missing some, let me know plz!


[11/30/2025 14:18] logic_anarchy
I have no idea ğŸ™‚


[11/30/2025 14:19] rzioma
Plus 16KB of RAM if I go full slot.

{Reactions}
ğŸ˜®

[11/30/2025 14:46] polyfractal
aha, didn't know that little widget existed in the gui, cheers! Didn't see the timing report tab either. looking through the violators now, looks like my ALU is popping up in the list which is interesting. didn't think I had anything particularly expensive in there but will give examine it closer.

thanks for all th ehelp!


==============================================================
Exported 8 message(s)
==============================================================
