Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "H:\FPGA\cyclone source\06_lvds_tx\prj\unnamed.qsys" --block-symbol-file --output-directory="H:\FPGA\cyclone source\06_lvds_tx\prj\unnamed" --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading prj/unnamed.qsys
Progress: Reading input file
Progress: Adding nios_custom_instr_floating_point_2_multi_0 [altera_nios_custom_instr_floating_point_2_multi 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_multi_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "H:\FPGA\cyclone source\06_lvds_tx\prj\unnamed.qsys" --synthesis=VERILOG --output-directory="H:\FPGA\cyclone source\06_lvds_tx\prj\unnamed\synthesis" --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading prj/unnamed.qsys
Progress: Reading input file
Progress: Adding nios_custom_instr_floating_point_2_multi_0 [altera_nios_custom_instr_floating_point_2_multi 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_multi_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: nios_custom_instr_floating_point_2_multi_0: "unnamed" instantiated altera_nios_custom_instr_floating_point_2_multi "nios_custom_instr_floating_point_2_multi_0"
Info: unnamed: Done "unnamed" with 2 modules, 15 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
