
ecu_user_board.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005c98  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80007e00  80007e00  00008200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000234  80008000  80008000  00008400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  80008234  80008234  00008634  2**0
                  ALLOC
  6 .data         000001e8  00000004  80008238  00008804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .hsb_ram_loc  00000200  000001ec  80008420  000089ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .balign       00000004  000003ec  80008620  00008bec  2**0
                  ALLOC
  9 .bss          0000cc20  000003f0  80008620  00008bf0  2**2
                  ALLOC
 10 .comment      00000030  00000000  00000000  00008bec  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000e70  00000000  00000000  00008c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00002f15  00000000  00000000  00009a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00018ab6  00000000  00000000  0000c9a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000039ec  00000000  00000000  0002545b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00011fd4  00000000  00000000  00028e47  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000246c  00000000  00000000  0003ae1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006258  00000000  00000000  0003d288  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    000061f6  00000000  00000000  000434e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 0202fb57  00000000  00000000  000496d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 21 .debug_ranges 00000eb8  00000000  00000000  02079230  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf b5 78 	sub	pc,pc,-19080

Disassembly of section .text:

80002004 <getBaudDiv>:
80002004:	f8 c8 00 01 	sub	r8,r12,1
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002008:	f0 0b 00 0b 	add	r11,r8,r11
8000200c:	f6 0c 0d 0a 	divu	r10,r11,r12
80002010:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002012:	f4 c8 00 01 	sub	r8,r10,1
80002016:	e0 48 00 fe 	cp.w	r8,254
8000201a:	e0 88 00 03 	brls	80002020 <getBaudDiv+0x1c>
8000201e:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002020:	5c 8c       	casts.h	r12
}
80002022:	5e fc       	retal	r12

80002024 <spi_enable>:
	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002024:	30 18       	mov	r8,1
80002026:	99 08       	st.w	r12[0x0],r8
}
80002028:	5e fc       	retal	r12
8000202a:	d7 03       	nop

8000202c <spi_unselectChip>:

	return SPI_OK;
}

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000202c:	d4 01       	pushm	lr
8000202e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002032:	c0 58       	rjmp	8000203c <spi_unselectChip+0x10>
		if (!timeout--) {
80002034:	58 08       	cp.w	r8,0
80002036:	c0 21       	brne	8000203a <spi_unselectChip+0xe>
80002038:	da 0a       	popm	pc,r12=1
8000203a:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000203c:	78 49       	ld.w	r9,r12[0x10]
8000203e:	e2 19 02 00 	andl	r9,0x200,COH
80002042:	cf 90       	breq	80002034 <spi_unselectChip+0x8>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002044:	78 18       	ld.w	r8,r12[0x4]
80002046:	ea 18 00 0f 	orh	r8,0xf
8000204a:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000204c:	fc 18 01 00 	movh	r8,0x100
80002050:	99 08       	st.w	r12[0x0],r8

#ifdef FREERTOS_USED
	xSemaphoreGive(xSPIMutex);
80002052:	30 09       	mov	r9,0
80002054:	12 9a       	mov	r10,r9
80002056:	12 9b       	mov	r11,r9
80002058:	48 38       	lddpc	r8,80002064 <spi_unselectChip+0x38>
8000205a:	70 0c       	ld.w	r12,r8[0x0]
8000205c:	f0 1f 00 03 	mcall	80002068 <spi_unselectChip+0x3c>
80002060:	d8 0a       	popm	pc,r12=0
80002062:	00 00       	add	r0,r0
80002064:	00 00       	add	r0,r0
80002066:	cf 38       	rjmp	8000224c <wdt_enable+0x24>
80002068:	80 00       	ld.sh	r0,r0[0x0]
8000206a:	2e c8       	sub	r8,-20

8000206c <spi_selectChip>:

	return SPI_OK;
}

spi_status_t spi_selectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000206c:	eb cd 40 f8 	pushm	r3-r7,lr
80002070:	18 94       	mov	r4,r12
80002072:	16 93       	mov	r3,r11
#ifdef FREERTOS_USED
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
80002074:	49 a6       	lddpc	r6,800020dc <spi_selectChip+0x70>
80002076:	30 07       	mov	r7,0
80002078:	31 45       	mov	r5,20
8000207a:	0e 99       	mov	r9,r7
8000207c:	0a 9a       	mov	r10,r5
8000207e:	0e 9b       	mov	r11,r7
80002080:	6c 0c       	ld.w	r12,r6[0x0]
80002082:	f0 1f 00 18 	mcall	800020e0 <spi_selectChip+0x74>
80002086:	cf a0       	breq	8000207a <spi_selectChip+0xe>
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002088:	68 18       	ld.w	r8,r4[0x4]
8000208a:	ea 18 00 0f 	orh	r8,0xf
8000208e:	89 18       	st.w	r4[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002090:	68 18       	ld.w	r8,r4[0x4]
80002092:	e2 18 00 04 	andl	r8,0x4,COH
80002096:	c1 10       	breq	800020b8 <spi_selectChip+0x4c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002098:	30 e8       	mov	r8,14
8000209a:	f0 03 18 00 	cp.b	r3,r8
8000209e:	e0 8b 00 1c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800020a2:	68 19       	ld.w	r9,r4[0x4]
800020a4:	e6 08 15 10 	lsl	r8,r3,0x10
800020a8:	ea 18 ff f0 	orh	r8,0xfff0
800020ac:	e8 18 ff ff 	orl	r8,0xffff
800020b0:	12 68       	and	r8,r9
800020b2:	89 18       	st.w	r4[0x4],r8
800020b4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800020b8:	30 38       	mov	r8,3
800020ba:	f0 03 18 00 	cp.b	r3,r8
800020be:	e0 8b 00 0c 	brhi	800020d6 <spi_selectChip+0x6a>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800020c2:	68 19       	ld.w	r9,r4[0x4]
800020c4:	2f 03       	sub	r3,-16
800020c6:	30 18       	mov	r8,1
800020c8:	f0 03 09 48 	lsl	r8,r8,r3
800020cc:	5c d8       	com	r8
800020ce:	12 68       	and	r8,r9
800020d0:	89 18       	st.w	r4[0x4],r8
800020d2:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
800020d6:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800020d8:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800020dc:	00 00       	add	r0,r0
800020de:	cf 38       	rjmp	800022c4 <wdt_enable+0x9c>
800020e0:	80 00       	ld.sh	r0,r0[0x0]
800020e2:	2d ac       	sub	r12,-38

800020e4 <wdt_set_ctrl>:
 *
 * \note The KEY bit-field of \a ctrl is assumed to be zero.
 */
static void wdt_set_ctrl(uint32_t ctrl)
{
	AVR32_WDT.ctrl = ctrl | (AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET);
800020e4:	18 99       	mov	r9,r12
800020e6:	ea 19 55 00 	orh	r9,0x5500
800020ea:	fe 78 10 00 	mov	r8,-61440
800020ee:	91 09       	st.w	r8[0x0],r9
	AVR32_WDT.ctrl = ctrl | ((uint32_t) (~AVR32_WDT_KEY_VALUE << AVR32_WDT_CTRL_KEY_OFFSET) & AVR32_WDT_CTRL_KEY_MASK);
800020f0:	ea 1c aa 00 	orh	r12,0xaa00
800020f4:	91 0c       	st.w	r8[0x0],r12
}
800020f6:	5e fc       	retal	r12

800020f8 <wdt_get_us_timeout_period>:

int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
800020f8:	eb cd 40 c0 	pushm	r6-r7,lr
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
800020fc:	f9 39 00 10 	ld.ub	r9,r12[16]
80002100:	30 08       	mov	r8,0
80002102:	f0 09 18 00 	cp.b	r9,r8
80002106:	c3 11       	brne	80002168 <wdt_get_us_timeout_period+0x70>
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002108:	fe 78 10 00 	mov	r8,-61440
8000210c:	70 08       	ld.w	r8,r8[0x0]
8000210e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002112:	c0 41       	brne	8000211a <wdt_get_us_timeout_period+0x22>
80002114:	3f f8       	mov	r8,-1
80002116:	3f f9       	mov	r9,-1
80002118:	c5 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000211a:	fe 78 10 00 	mov	r8,-61440
8000211e:	70 08       	ld.w	r8,r8[0x0]
int64_t wdt_get_us_timeout_period(wdt_opt_t *opt)
{
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002120:	f1 d8 c1 05 	bfextu	r8,r8,0x8,0x5
80002124:	2f f8       	sub	r8,-1
80002126:	10 9c       	mov	r12,r8
80002128:	e2 1c 00 20 	andl	r12,0x20,COH
8000212c:	30 09       	mov	r9,0
8000212e:	f0 07 11 ff 	rsub	r7,r8,-1
80002132:	e6 7e a1 20 	mov	lr,500000
80002136:	fc 07 0a 4b 	lsr	r11,lr,r7
8000213a:	ee 77 42 40 	mov	r7,1000000
8000213e:	ee 08 09 4a 	lsl	r10,r7,r8
80002142:	12 3c       	cp.w	r12,r9
80002144:	f4 0b 17 10 	movne	r11,r10
80002148:	f2 0a 17 10 	movne	r10,r9
8000214c:	e0 78 c2 00 	mov	r8,115200
80002150:	30 09       	mov	r9,0
80002152:	e0 66 e1 00 	mov	r6,57600
80002156:	30 07       	mov	r7,0
80002158:	0c 0a       	add	r10,r6
8000215a:	f6 07 00 4b 	adc	r11,r11,r7
8000215e:	f0 1f 00 1d 	mcall	800021d0 <wdt_get_us_timeout_period+0xd8>
80002162:	16 99       	mov	r9,r11
80002164:	14 98       	mov	r8,r10
80002166:	c3 08       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002168:	fe 78 10 00 	mov	r8,-61440
8000216c:	70 08       	ld.w	r8,r8[0x0]
8000216e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002172:	c0 41       	brne	8000217a <wdt_get_us_timeout_period+0x82>
80002174:	3f f8       	mov	r8,-1
80002176:	3f f9       	mov	r9,-1
80002178:	c2 78       	rjmp	800021c6 <wdt_get_us_timeout_period+0xce>
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
8000217a:	fe 78 10 00 	mov	r8,-61440
8000217e:	70 0a       	ld.w	r10,r8[0x0]
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_RCOSC_FREQUENCY / 2) / AVR32_SCIF_RCOSC_FREQUENCY :
				-1ULL;
	} else {
		// Read CTRL.PSEL and translate it into us.
		return (AVR32_WDT.ctrl & AVR32_WDT_CTRL_EN_MASK) ?
80002180:	f5 da c1 05 	bfextu	r10,r10,0x8,0x5
80002184:	2f fa       	sub	r10,-1
80002186:	14 9c       	mov	r12,r10
80002188:	e2 1c 00 20 	andl	r12,0x20,COH
8000218c:	30 0b       	mov	r11,0
8000218e:	f4 0e 11 ff 	rsub	lr,r10,-1
80002192:	e6 77 a1 20 	mov	r7,500000
80002196:	ee 0e 0a 49 	lsr	r9,r7,lr
8000219a:	ee 7e 42 40 	mov	lr,1000000
8000219e:	fc 0a 09 48 	lsl	r8,lr,r10
800021a2:	16 3c       	cp.w	r12,r11
800021a4:	f0 09 17 10 	movne	r9,r8
800021a8:	f6 08 17 10 	movne	r8,r11
800021ac:	e0 6a 40 00 	mov	r10,16384
800021b0:	30 0b       	mov	r11,0
800021b2:	f0 0a 00 0a 	add	r10,r8,r10
800021b6:	f2 0b 00 4b 	adc	r11,r9,r11
800021ba:	f4 08 16 0f 	lsr	r8,r10,0xf
800021be:	f1 eb 11 18 	or	r8,r8,r11<<0x11
800021c2:	f6 09 16 0f 	lsr	r9,r11,0xf
				((1ULL << (((AVR32_WDT.ctrl & AVR32_WDT_CTRL_PSEL_MASK) >> AVR32_WDT_CTRL_PSEL_OFFSET) + 1)) *
				1000000 + AVR32_SCIF_OSC32_FREQUENCY / 2) / AVR32_SCIF_OSC32_FREQUENCY :
				-1ULL;
	}
}
800021c6:	12 9b       	mov	r11,r9
800021c8:	10 9a       	mov	r10,r8
800021ca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800021ce:	00 00       	add	r0,r0
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	78 c2       	ld.w	r2,r12[0x30]

800021d4 <wdt_disable>:
				-1ULL;
	}
}

void wdt_disable(void)
{
800021d4:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
800021d6:	fe 78 10 00 	mov	r8,-61440
800021da:	70 0c       	ld.w	r12,r8[0x0]
800021dc:	a1 cc       	cbr	r12,0x0
800021de:	f0 1f 00 02 	mcall	800021e4 <wdt_disable+0x10>
}
800021e2:	d8 02       	popm	pc
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	20 e4       	sub	r4,14

800021e8 <wdt_reenable>:
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
}

void wdt_reenable(void)
{
800021e8:	d4 01       	pushm	lr
	wdt_set_ctrl(AVR32_WDT.ctrl | AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK );
800021ea:	fe 78 10 00 	mov	r8,-61440
800021ee:	70 0c       	ld.w	r12,r8[0x0]
800021f0:	ea 1c 00 01 	orh	r12,0x1
800021f4:	e8 1c 00 01 	orl	r12,0x1
800021f8:	f0 1f 00 02 	mcall	80002200 <wdt_reenable+0x18>
}
800021fc:	d8 02       	popm	pc
800021fe:	00 00       	add	r0,r0
80002200:	80 00       	ld.sh	r0,r0[0x0]
80002202:	20 e4       	sub	r4,14

80002204 <wdt_clear>:

void wdt_clear(void)
{
	while (!(AVR32_WDT.sr & AVR32_WDT_SR_CLEARED_MASK));
80002204:	fe 78 10 00 	mov	r8,-61440
80002208:	70 29       	ld.w	r9,r8[0x8]
8000220a:	e2 19 00 02 	andl	r9,0x2,COH
8000220e:	cf d0       	breq	80002208 <wdt_clear+0x4>
	AVR32_WDT.clr = ( (AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
80002210:	fe 78 10 00 	mov	r8,-61440
80002214:	30 19       	mov	r9,1
80002216:	ea 19 55 00 	orh	r9,0x5500
8000221a:	91 19       	st.w	r8[0x4],r9
	AVR32_WDT.clr = ( (~AVR32_WDT_KEY_VALUE << AVR32_WDT_KEY_OFFSET) | AVR32_WDT_CLR_WDTCLR_MASK );
8000221c:	30 19       	mov	r9,1
8000221e:	ea 19 aa 00 	orh	r9,0xaa00
80002222:	91 19       	st.w	r8[0x4],r9
}
80002224:	5e fc       	retal	r12
80002226:	d7 03       	nop

80002228 <wdt_enable>:
{
	wdt_set_ctrl(AVR32_WDT.ctrl & ~AVR32_WDT_CTRL_EN_MASK);
}

uint64_t wdt_enable(wdt_opt_t *opt)
{
80002228:	d4 31       	pushm	r0-r7,lr
8000222a:	18 97       	mov	r7,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
8000222c:	f9 38 00 10 	ld.ub	r8,r12[16]
80002230:	58 08       	cp.w	r8,0
80002232:	e0 81 00 88 	brne	80002342 <wdt_enable+0x11a>
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
80002236:	f9 35 00 14 	ld.ub	r5,r12[20]
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
8000223a:	f9 36 00 13 	ld.ub	r6,r12[19]
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
8000223e:	f9 34 00 12 	ld.ub	r4,r12[18]
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
80002242:	f9 33 00 11 	ld.ub	r3,r12[17]
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_RCSYS), MAX_US_TIMEOUT_PERIOD_RCSYS) *
80002246:	f8 e8 00 00 	ld.d	r8,r12[0]
8000224a:	e0 6a e3 8d 	mov	r10,58253
8000224e:	ea 1a ae 38 	orh	r10,0xae38
80002252:	30 8b       	mov	r11,8
80002254:	14 38       	cp.w	r8,r10
80002256:	f6 09 13 00 	cpc	r9,r11
8000225a:	e0 88 00 04 	brls	80002262 <wdt_enable+0x3a>
8000225e:	3f f2       	mov	r2,-1
80002260:	c2 58       	rjmp	800022aa <wdt_enable+0x82>
80002262:	59 18       	cp.w	r8,17
80002264:	5c 29       	cpc	r9
80002266:	f9 b8 03 11 	movlo	r8,17
8000226a:	f9 b9 03 00 	movlo	r9,0
8000226e:	e0 7c c2 00 	mov	r12,115200
80002272:	f0 0c 06 4a 	mulu.d	r10,r8,r12
80002276:	f8 09 03 4b 	mac	r11,r12,r9
8000227a:	ee 78 42 40 	mov	r8,1000000
8000227e:	30 09       	mov	r9,0
80002280:	e6 70 a1 20 	mov	r0,500000
80002284:	30 01       	mov	r1,0
80002286:	00 0a       	add	r10,r0
80002288:	f6 01 00 4b 	adc	r11,r11,r1
8000228c:	f0 1f 00 5c 	mcall	800023fc <wdt_enable+0x1d4>
80002290:	14 0a       	add	r10,r10
80002292:	f6 0b 00 4b 	adc	r11,r11,r11
80002296:	3f f8       	mov	r8,-1
80002298:	3f f9       	mov	r9,-1
8000229a:	f4 08 00 08 	add	r8,r10,r8
8000229e:	f6 09 00 49 	adc	r9,r11,r9
800022a2:	f0 02 16 01 	lsr	r2,r8,0x1
800022a6:	e5 e9 11 f2 	or	r2,r2,r9<<0x1f
800022aa:	e4 02 12 00 	clz	r2,r2
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeban_period, MIN_US_TIMEBAN_PERIOD_RCSYS), MAX_US_TIMEBAN_PERIOD_RCSYS) *
800022ae:	ee e8 00 08 	ld.d	r8,r7[8]
800022b2:	e0 6a e3 8d 	mov	r10,58253
800022b6:	ea 1a ae 38 	orh	r10,0xae38
800022ba:	30 8b       	mov	r11,8
800022bc:	14 38       	cp.w	r8,r10
800022be:	f6 09 13 00 	cpc	r9,r11
800022c2:	e0 88 00 04 	brls	800022ca <wdt_enable+0xa2>
800022c6:	3f fc       	mov	r12,-1
800022c8:	c2 58       	rjmp	80002312 <wdt_enable+0xea>
800022ca:	59 18       	cp.w	r8,17
800022cc:	5c 29       	cpc	r9
800022ce:	f9 b8 03 11 	movlo	r8,17
800022d2:	f9 b9 03 00 	movlo	r9,0
800022d6:	e0 7c c2 00 	mov	r12,115200
800022da:	f0 0c 06 4a 	mulu.d	r10,r8,r12
800022de:	f8 09 03 4b 	mac	r11,r12,r9
800022e2:	ee 78 42 40 	mov	r8,1000000
800022e6:	30 09       	mov	r9,0
800022e8:	e6 70 a1 20 	mov	r0,500000
800022ec:	30 01       	mov	r1,0
800022ee:	00 0a       	add	r10,r0
800022f0:	f6 01 00 4b 	adc	r11,r11,r1
800022f4:	f0 1f 00 42 	mcall	800023fc <wdt_enable+0x1d4>
800022f8:	14 0a       	add	r10,r10
800022fa:	f6 0b 00 4b 	adc	r11,r11,r11
800022fe:	3f f8       	mov	r8,-1
80002300:	3f f9       	mov	r9,-1
80002302:	f4 08 00 08 	add	r8,r10,r8
80002306:	f6 09 00 49 	adc	r9,r11,r9
8000230a:	f0 0c 16 01 	lsr	r12,r8,0x1
8000230e:	f9 e9 11 fc 	or	r12,r12,r9<<0x1f
80002312:	f8 0c 12 00 	clz	r12,r12
	// RCOSC
	if (opt->cssel == WDT_CLOCK_SOURCE_SELECT_RCSYS) {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fRCosc
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
80002316:	a3 66       	lsl	r6,0x2
80002318:	ed e5 10 15 	or	r5,r6,r5<<0x1
8000231c:	ea 15 00 01 	orh	r5,0x1
80002320:	e8 15 00 01 	orl	r5,0x1
80002324:	eb e4 10 34 	or	r4,r5,r4<<0x3
80002328:	e9 e3 10 73 	or	r3,r4,r3<<0x7
8000232c:	e4 02 11 1f 	rsub	r2,r2,31
80002330:	e7 e2 10 83 	or	r3,r3,r2<<0x8
80002334:	f8 0c 11 1f 	rsub	r12,r12,31
80002338:	e7 ec 11 2c 	or	r12,r3,r12<<0x12
8000233c:	f0 1f 00 31 	mcall	80002400 <wdt_enable+0x1d8>
80002340:	c5 58       	rjmp	800023ea <wdt_enable+0x1c2>
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
				(opt->dar << AVR32_WDT_CTRL_DAR_OFFSET) |
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
80002342:	f9 39 00 14 	ld.ub	r9,r12[20]
80002346:	f9 36 00 13 	ld.ub	r6,r12[19]
8000234a:	a3 66       	lsl	r6,0x2
8000234c:	ed e9 10 16 	or	r6,r6,r9<<0x1
80002350:	ea 16 00 01 	orh	r6,0x1
80002354:	e8 16 00 01 	orl	r6,0x1
80002358:	f9 39 00 12 	ld.ub	r9,r12[18]
8000235c:	ed e9 10 36 	or	r6,r6,r9<<0x3
80002360:	f9 39 00 11 	ld.ub	r9,r12[17]
80002364:	ed e9 10 76 	or	r6,r6,r9<<0x7
80002368:	ed e8 11 16 	or	r6,r6,r8<<0x11
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
8000236c:	f8 e8 00 00 	ld.d	r8,r12[0]
80002370:	e0 6a ff ff 	mov	r10,65535
80002374:	ea 1a 84 7f 	orh	r10,0x847f
80002378:	31 eb       	mov	r11,30
8000237a:	14 38       	cp.w	r8,r10
8000237c:	f6 09 13 00 	cpc	r9,r11
80002380:	e0 8b 00 39 	brhi	800023f2 <wdt_enable+0x1ca>
80002384:	e0 48 00 3d 	cp.w	r8,61
80002388:	5c 29       	cpc	r9
8000238a:	f9 b8 03 3d 	movlo	r8,61
8000238e:	f9 b9 03 00 	movlo	r9,0
80002392:	f2 0b 15 0f 	lsl	r11,r9,0xf
80002396:	f7 e8 13 1b 	or	r11,r11,r8>>0x11
8000239a:	f0 0a 15 0f 	lsl	r10,r8,0xf
8000239e:	ee 78 42 40 	mov	r8,1000000
800023a2:	30 09       	mov	r9,0
800023a4:	e6 74 a1 20 	mov	r4,500000
800023a8:	30 05       	mov	r5,0
800023aa:	08 0a       	add	r10,r4
800023ac:	f6 05 00 4b 	adc	r11,r11,r5
800023b0:	f0 1f 00 13 	mcall	800023fc <wdt_enable+0x1d4>
800023b4:	14 0a       	add	r10,r10
800023b6:	f6 0b 00 4b 	adc	r11,r11,r11
800023ba:	3f f8       	mov	r8,-1
800023bc:	3f f9       	mov	r9,-1
800023be:	f4 08 00 08 	add	r8,r10,r8
800023c2:	f6 09 00 49 	adc	r9,r11,r9
800023c6:	f0 0a 16 01 	lsr	r10,r8,0x1
800023ca:	f5 e9 11 f8 	or	r8,r10,r9<<0x1f
800023ce:	f0 09 12 00 	clz	r9,r8
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023d2:	f2 09 11 1f 	rsub	r9,r9,31
800023d6:	ed e9 10 86 	or	r6,r6,r9<<0x8
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
800023da:	f0 08 12 00 	clz	r8,r8
				AVR32_SCIF_RCOSC_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	} else {
		// Set the CTRL.EN bit
		// Translate the us timeout to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		// Translate the us timeban to fit in CTRL.PSEL using the formula Twdt = 2pow(PSEL+1) / fROSC32K
		wdt_set_ctrl(AVR32_WDT_CTRL_EN_MASK | AVR32_WDT_CTRL_CEN_MASK |
800023de:	f0 0c 11 1f 	rsub	r12,r8,31
800023e2:	ed ec 11 2c 	or	r12,r6,r12<<0x12
800023e6:	f0 1f 00 07 	mcall	80002400 <wdt_enable+0x1d8>
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEBAN_PERIOD_OSC32K), MAX_US_TIMEBAN_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_TBAN_OFFSET));
	}
	// Return the actual wdt period in us.
	return wdt_get_us_timeout_period(opt);
800023ea:	0e 9c       	mov	r12,r7
800023ec:	f0 1f 00 06 	mcall	80002404 <wdt_enable+0x1dc>
}
800023f0:	d8 32       	popm	r0-r7,pc
				(opt->mode << AVR32_WDT_CTRL_MODE_OFFSET) |
				(opt->sfv << AVR32_WDT_CTRL_SFV_OFFSET) |
				(opt->fcd << AVR32_WDT_CTRL_FCD_OFFSET) |
				(opt->cssel << AVR32_WDT_CTRL_CSSEL_OFFSET) |
				((32 - clz(((((Min(Max(opt->us_timeout_period, MIN_US_TIMEOUT_PERIOD_OSC32K), MAX_US_TIMEOUT_PERIOD_OSC32K) *
				AVR32_SCIF_OSC32_FREQUENCY + 500000) / 1000000) << 1) - 1) >> 1) - 1) << AVR32_WDT_CTRL_PSEL_OFFSET) |
800023f2:	e8 16 1f 00 	orl	r6,0x1f00
800023f6:	3f f8       	mov	r8,-1
800023f8:	cf 1b       	rjmp	800023da <wdt_enable+0x1b2>
800023fa:	00 00       	add	r0,r0
800023fc:	80 00       	ld.sh	r0,r0[0x0]
800023fe:	78 c2       	ld.w	r2,r12[0x30]
80002400:	80 00       	ld.sh	r0,r0[0x0]
80002402:	20 e4       	sub	r4,14
80002404:	80 00       	ld.sh	r0,r0[0x0]
80002406:	20 f8       	sub	r8,15

80002408 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002408:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000240c:	58 0a       	cp.w	r10,0
8000240e:	c0 61       	brne	8000241a <spi_read_packet+0x12>
80002410:	c2 28       	rjmp	80002454 <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002412:	58 08       	cp.w	r8,0
80002414:	c1 d0       	breq	8000244e <spi_read_packet+0x46>
80002416:	20 18       	sub	r8,1
80002418:	c0 68       	rjmp	80002424 <spi_read_packet+0x1c>
8000241a:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000241e:	e0 67 00 ff 	mov	r7,255
80002422:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002424:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002426:	e2 19 00 02 	andl	r9,0x2,COH
8000242a:	cf 40       	breq	80002412 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000242c:	99 37       	st.w	r12[0xc],r7
8000242e:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80002430:	c0 48       	rjmp	80002438 <spi_read_packet+0x30>
			if (!timeout--) {
80002432:	58 08       	cp.w	r8,0
80002434:	c0 d0       	breq	8000244e <spi_read_packet+0x46>
80002436:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80002438:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
8000243a:	e2 19 02 01 	andl	r9,0x201,COH
8000243e:	e0 49 02 01 	cp.w	r9,513
80002442:	cf 81       	brne	80002432 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002444:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80002446:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80002448:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
8000244a:	ce c1       	brne	80002422 <spi_read_packet+0x1a>
8000244c:	c0 48       	rjmp	80002454 <spi_read_packet+0x4c>
8000244e:	3f dc       	mov	r12,-3
80002450:	e3 cd 80 80 	ldm	sp++,r7,pc
80002454:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80002458 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80002458:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
8000245a:	58 0a       	cp.w	r10,0
8000245c:	c0 81       	brne	8000246c <spi_write_packet+0x14>
8000245e:	c1 28       	rjmp	80002482 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002460:	58 08       	cp.w	r8,0
80002462:	c0 31       	brne	80002468 <spi_write_packet+0x10>
80002464:	3f dc       	mov	r12,-3
80002466:	d8 02       	popm	pc
80002468:	20 18       	sub	r8,1
8000246a:	c0 48       	rjmp	80002472 <spi_write_packet+0x1a>
8000246c:	e0 6e 3a 98 	mov	lr,15000
80002470:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80002472:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80002474:	e2 19 00 02 	andl	r9,0x2,COH
80002478:	cf 40       	breq	80002460 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000247a:	17 38       	ld.ub	r8,r11++
8000247c:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
8000247e:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80002480:	cf 81       	brne	80002470 <spi_write_packet+0x18>
80002482:	d8 0a       	popm	pc,r12=0

80002484 <spi_master_setup_device>:
#endif

void spi_master_setup_device(volatile avr32_spi_t *spi,
		struct spi_device *device, spi_flags_t flags, uint32_t baud_rate,
		board_spi_select_id_t sel_id)
{
80002484:	eb cd 40 e0 	pushm	r5-r7,lr
80002488:	18 97       	mov	r7,r12
8000248a:	16 96       	mov	r6,r11
8000248c:	14 95       	mov	r5,r10
static inline void spi_set_chipselect_delay_bct(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
8000248e:	17 88       	ld.ub	r8,r11[0x0]
80002490:	30 1a       	mov	r10,1
80002492:	f4 08 18 00 	cp.b	r8,r10
80002496:	c1 10       	breq	800024b8 <spi_master_setup_device+0x34>
80002498:	c0 a3       	brcs	800024ac <spi_master_setup_device+0x28>
8000249a:	30 2a       	mov	r10,2
8000249c:	f4 08 18 00 	cp.b	r8,r10
800024a0:	c1 20       	breq	800024c4 <spi_master_setup_device+0x40>
800024a2:	30 3a       	mov	r10,3
800024a4:	f4 08 18 00 	cp.b	r8,r10
800024a8:	c1 91       	brne	800024da <spi_master_setup_device+0x56>
800024aa:	c1 38       	rjmp	800024d0 <spi_master_setup_device+0x4c>
	case 0:
		spi->CSR0.dlybct = delay;
800024ac:	78 c8       	ld.w	r8,r12[0x30]
800024ae:	30 0a       	mov	r10,0
800024b0:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024b4:	99 c8       	st.w	r12[0x30],r8
800024b6:	c1 28       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 1:
		spi->CSR1.dlybct  = delay;
800024b8:	78 d8       	ld.w	r8,r12[0x34]
800024ba:	30 0a       	mov	r10,0
800024bc:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024c0:	99 d8       	st.w	r12[0x34],r8
800024c2:	c0 c8       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 2:
		spi->CSR2.dlybct  = delay;
800024c4:	78 e8       	ld.w	r8,r12[0x38]
800024c6:	30 0a       	mov	r10,0
800024c8:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024cc:	99 e8       	st.w	r12[0x38],r8
800024ce:	c0 68       	rjmp	800024da <spi_master_setup_device+0x56>
		break;

	case 3:
		spi->CSR3.dlybct  = delay;
800024d0:	78 f8       	ld.w	r8,r12[0x3c]
800024d2:	30 0a       	mov	r10,0
800024d4:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
800024d8:	99 f8       	st.w	r12[0x3c],r8
static inline void spi_set_chipselect_delay_bs(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
800024da:	0d 88       	ld.ub	r8,r6[0x0]
800024dc:	30 1a       	mov	r10,1
800024de:	f4 08 18 00 	cp.b	r8,r10
800024e2:	c1 10       	breq	80002504 <spi_master_setup_device+0x80>
800024e4:	c0 a3       	brcs	800024f8 <spi_master_setup_device+0x74>
800024e6:	30 2a       	mov	r10,2
800024e8:	f4 08 18 00 	cp.b	r8,r10
800024ec:	c1 20       	breq	80002510 <spi_master_setup_device+0x8c>
800024ee:	30 3a       	mov	r10,3
800024f0:	f4 08 18 00 	cp.b	r8,r10
800024f4:	c1 91       	brne	80002526 <spi_master_setup_device+0xa2>
800024f6:	c1 38       	rjmp	8000251c <spi_master_setup_device+0x98>
	case 0:
		spi->CSR0.dlybs = delay;
800024f8:	6e c8       	ld.w	r8,r7[0x30]
800024fa:	30 0a       	mov	r10,0
800024fc:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002500:	8f c8       	st.w	r7[0x30],r8
80002502:	c1 28       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 1:
		spi->CSR1.dlybs  = delay;
80002504:	6e d8       	ld.w	r8,r7[0x34]
80002506:	30 0a       	mov	r10,0
80002508:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
8000250c:	8f d8       	st.w	r7[0x34],r8
8000250e:	c0 c8       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 2:
		spi->CSR2.dlybs  = delay;
80002510:	6e e8       	ld.w	r8,r7[0x38]
80002512:	30 0a       	mov	r10,0
80002514:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002518:	8f e8       	st.w	r7[0x38],r8
8000251a:	c0 68       	rjmp	80002526 <spi_master_setup_device+0xa2>
		break;

	case 3:
		spi->CSR3.dlybs  = delay;
8000251c:	6e f8       	ld.w	r8,r7[0x3c]
8000251e:	30 0a       	mov	r10,0
80002520:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80002524:	8f f8       	st.w	r7[0x3c],r8
		uint8_t chip_select,
		uint8_t len)
{
	Assert((len >= 8) && (len <= 16));

	switch (chip_select) {
80002526:	0d 88       	ld.ub	r8,r6[0x0]
80002528:	30 1a       	mov	r10,1
8000252a:	f4 08 18 00 	cp.b	r8,r10
8000252e:	c1 10       	breq	80002550 <spi_master_setup_device+0xcc>
80002530:	c0 a3       	brcs	80002544 <spi_master_setup_device+0xc0>
80002532:	30 2a       	mov	r10,2
80002534:	f4 08 18 00 	cp.b	r8,r10
80002538:	c1 20       	breq	8000255c <spi_master_setup_device+0xd8>
8000253a:	30 3a       	mov	r10,3
8000253c:	f4 08 18 00 	cp.b	r8,r10
80002540:	c1 91       	brne	80002572 <spi_master_setup_device+0xee>
80002542:	c1 38       	rjmp	80002568 <spi_master_setup_device+0xe4>
	case 0:
		spi->CSR0.bits = len - 8;
80002544:	6e c8       	ld.w	r8,r7[0x30]
80002546:	30 0a       	mov	r10,0
80002548:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
8000254c:	8f c8       	st.w	r7[0x30],r8
8000254e:	c1 28       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 1:
		spi->CSR1.bits  = len - 8;
80002550:	6e d8       	ld.w	r8,r7[0x34]
80002552:	30 0a       	mov	r10,0
80002554:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002558:	8f d8       	st.w	r7[0x34],r8
8000255a:	c0 c8       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 2:
		spi->CSR2.bits  = len - 8;
8000255c:	6e e8       	ld.w	r8,r7[0x38]
8000255e:	30 0a       	mov	r10,0
80002560:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002564:	8f e8       	st.w	r7[0x38],r8
80002566:	c0 68       	rjmp	80002572 <spi_master_setup_device+0xee>
		break;

	case 3:
		spi->CSR3.bits  = len - 8;
80002568:	6e f8       	ld.w	r8,r7[0x3c]
8000256a:	30 0a       	mov	r10,0
8000256c:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
80002570:	8f f8       	st.w	r7[0x3c],r8
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
80002572:	fe 57 10 00 	cp.w	r7,-61440
80002576:	e0 80 00 87 	breq	80002684 <spi_master_setup_device+0x200>
8000257a:	e0 8b 00 41 	brhi	800025fc <spi_master_setup_device+0x178>
8000257e:	fe 47 00 00 	cp.w	r7,-131072
80002582:	e0 80 00 86 	breq	8000268e <spi_master_setup_device+0x20a>
80002586:	e0 8b 00 1c 	brhi	800025be <spi_master_setup_device+0x13a>
8000258a:	fc 57 18 00 	cp.w	r7,-190464
8000258e:	e0 80 00 85 	breq	80002698 <spi_master_setup_device+0x214>
80002592:	e0 8b 00 0c 	brhi	800025aa <spi_master_setup_device+0x126>
80002596:	fc 57 10 00 	cp.w	r7,-192512
8000259a:	c7 f0       	breq	80002698 <spi_master_setup_device+0x214>
8000259c:	fc 57 14 00 	cp.w	r7,-191488
800025a0:	c7 c0       	breq	80002698 <spi_master_setup_device+0x214>
800025a2:	fc 57 00 00 	cp.w	r7,-196608
800025a6:	c6 d1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025a8:	c7 88       	rjmp	80002698 <spi_master_setup_device+0x214>
800025aa:	fc 57 20 00 	cp.w	r7,-188416
800025ae:	c7 50       	breq	80002698 <spi_master_setup_device+0x214>
800025b0:	fc 57 24 00 	cp.w	r7,-187392
800025b4:	c7 20       	breq	80002698 <spi_master_setup_device+0x214>
800025b6:	fc 57 1c 00 	cp.w	r7,-189440
800025ba:	c6 31       	brne	80002680 <spi_master_setup_device+0x1fc>
800025bc:	c6 e8       	rjmp	80002698 <spi_master_setup_device+0x214>
800025be:	fe 47 30 00 	cp.w	r7,-118784
800025c2:	c6 60       	breq	8000268e <spi_master_setup_device+0x20a>
800025c4:	e0 8b 00 0c 	brhi	800025dc <spi_master_setup_device+0x158>
800025c8:	fe 47 20 00 	cp.w	r7,-122880
800025cc:	c6 10       	breq	8000268e <spi_master_setup_device+0x20a>
800025ce:	fe 47 24 00 	cp.w	r7,-121856
800025d2:	c5 e0       	breq	8000268e <spi_master_setup_device+0x20a>
800025d4:	fe 47 10 00 	cp.w	r7,-126976
800025d8:	c5 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025da:	c5 a8       	rjmp	8000268e <spi_master_setup_device+0x20a>
800025dc:	fe 57 04 00 	cp.w	r7,-64512
800025e0:	c5 20       	breq	80002684 <spi_master_setup_device+0x200>
800025e2:	e0 8b 00 06 	brhi	800025ee <spi_master_setup_device+0x16a>
800025e6:	fe 57 00 00 	cp.w	r7,-65536
800025ea:	c4 b1       	brne	80002680 <spi_master_setup_device+0x1fc>
800025ec:	c4 c8       	rjmp	80002684 <spi_master_setup_device+0x200>
800025ee:	fe 57 08 00 	cp.w	r7,-63488
800025f2:	c4 90       	breq	80002684 <spi_master_setup_device+0x200>
800025f4:	fe 57 0c 00 	cp.w	r7,-62464
800025f8:	c4 41       	brne	80002680 <spi_master_setup_device+0x1fc>
800025fa:	c4 58       	rjmp	80002684 <spi_master_setup_device+0x200>
800025fc:	fe 57 40 00 	cp.w	r7,-49152
80002600:	c4 20       	breq	80002684 <spi_master_setup_device+0x200>
80002602:	e0 8b 00 21 	brhi	80002644 <spi_master_setup_device+0x1c0>
80002606:	fe 57 28 00 	cp.w	r7,-55296
8000260a:	c3 d0       	breq	80002684 <spi_master_setup_device+0x200>
8000260c:	e0 8b 00 0c 	brhi	80002624 <spi_master_setup_device+0x1a0>
80002610:	fe 57 18 00 	cp.w	r7,-59392
80002614:	c3 80       	breq	80002684 <spi_master_setup_device+0x200>
80002616:	fe 57 20 00 	cp.w	r7,-57344
8000261a:	c3 50       	breq	80002684 <spi_master_setup_device+0x200>
8000261c:	fe 57 14 00 	cp.w	r7,-60416
80002620:	c3 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002622:	c3 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002624:	fe 57 30 00 	cp.w	r7,-53248
80002628:	c2 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000262a:	e0 8b 00 06 	brhi	80002636 <spi_master_setup_device+0x1b2>
8000262e:	fe 57 2c 00 	cp.w	r7,-54272
80002632:	c2 71       	brne	80002680 <spi_master_setup_device+0x1fc>
80002634:	c2 88       	rjmp	80002684 <spi_master_setup_device+0x200>
80002636:	fe 57 38 00 	cp.w	r7,-51200
8000263a:	c2 50       	breq	80002684 <spi_master_setup_device+0x200>
8000263c:	fe 57 3c 00 	cp.w	r7,-50176
80002640:	c2 01       	brne	80002680 <spi_master_setup_device+0x1fc>
80002642:	c2 18       	rjmp	80002684 <spi_master_setup_device+0x200>
80002644:	fe 57 50 00 	cp.w	r7,-45056
80002648:	c1 e0       	breq	80002684 <spi_master_setup_device+0x200>
8000264a:	e0 8b 00 0c 	brhi	80002662 <spi_master_setup_device+0x1de>
8000264e:	fe 57 48 00 	cp.w	r7,-47104
80002652:	c1 90       	breq	80002684 <spi_master_setup_device+0x200>
80002654:	fe 57 4c 00 	cp.w	r7,-46080
80002658:	c1 60       	breq	80002684 <spi_master_setup_device+0x200>
8000265a:	fe 57 44 00 	cp.w	r7,-48128
8000265e:	c1 11       	brne	80002680 <spi_master_setup_device+0x1fc>
80002660:	c1 28       	rjmp	80002684 <spi_master_setup_device+0x200>
80002662:	fe 57 60 00 	cp.w	r7,-40960
80002666:	c0 f0       	breq	80002684 <spi_master_setup_device+0x200>
80002668:	e0 8b 00 06 	brhi	80002674 <spi_master_setup_device+0x1f0>
8000266c:	fe 57 5c 00 	cp.w	r7,-41984
80002670:	c0 81       	brne	80002680 <spi_master_setup_device+0x1fc>
80002672:	c0 98       	rjmp	80002684 <spi_master_setup_device+0x200>
80002674:	fe 57 68 00 	cp.w	r7,-38912
80002678:	c0 60       	breq	80002684 <spi_master_setup_device+0x200>
8000267a:	fe 57 70 00 	cp.w	r7,-36864
8000267e:	c0 30       	breq	80002684 <spi_master_setup_device+0x200>
80002680:	30 0b       	mov	r11,0
80002682:	c0 f8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80002684:	e0 6b 36 00 	mov	r11,13824
80002688:	ea 1b 01 6e 	orh	r11,0x16e
8000268c:	c0 a8       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus B clock, in Hz.
 */
static inline uint32_t sysclk_get_pbb_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBB_DIV;
8000268e:	e0 6b 36 00 	mov	r11,13824
80002692:	ea 1b 01 6e 	orh	r11,0x16e
80002696:	c0 58       	rjmp	800026a0 <spi_master_setup_device+0x21c>
 *
 * \return Frequency of the Peripheral Bus C clock, in Hz.
 */
static inline uint32_t sysclk_get_pbc_hz(void)
{
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBC_DIV;
80002698:	e0 6b 36 00 	mov	r11,13824
8000269c:	ea 1b 01 6e 	orh	r11,0x16e
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
800026a0:	12 9c       	mov	r12,r9
800026a2:	f0 1f 00 54 	mcall	800027f0 <spi_master_setup_device+0x36c>
{
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
800026a6:	5c 5c       	castu.b	r12
 */
static inline void spi_set_baudrate_register(volatile avr32_spi_t *spi,
		uint8_t chip_select,
		uint8_t scbr)
{
	switch (chip_select) {
800026a8:	0d 88       	ld.ub	r8,r6[0x0]
800026aa:	30 19       	mov	r9,1
800026ac:	f2 08 18 00 	cp.b	r8,r9
800026b0:	c1 00       	breq	800026d0 <spi_master_setup_device+0x24c>
800026b2:	c0 a3       	brcs	800026c6 <spi_master_setup_device+0x242>
800026b4:	30 29       	mov	r9,2
800026b6:	f2 08 18 00 	cp.b	r8,r9
800026ba:	c1 00       	breq	800026da <spi_master_setup_device+0x256>
800026bc:	30 39       	mov	r9,3
800026be:	f2 08 18 00 	cp.b	r8,r9
800026c2:	c1 51       	brne	800026ec <spi_master_setup_device+0x268>
800026c4:	c1 08       	rjmp	800026e4 <spi_master_setup_device+0x260>
	case 0:
		spi->CSR0.scbr = scbr;
800026c6:	6e c8       	ld.w	r8,r7[0x30]
800026c8:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026cc:	8f c8       	st.w	r7[0x30],r8
800026ce:	c0 f8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 1:
		spi->CSR1.scbr  = scbr;
800026d0:	6e d8       	ld.w	r8,r7[0x34]
800026d2:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026d6:	8f d8       	st.w	r7[0x34],r8
800026d8:	c0 a8       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 2:
		spi->CSR2.scbr  = scbr;
800026da:	6e e8       	ld.w	r8,r7[0x38]
800026dc:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026e0:	8f e8       	st.w	r7[0x38],r8
800026e2:	c0 58       	rjmp	800026ec <spi_master_setup_device+0x268>
		break;

	case 3:
		spi->CSR3.scbr  = scbr;
800026e4:	6e f8       	ld.w	r8,r7[0x3c]
800026e6:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800026ea:	8f f8       	st.w	r7[0x3c],r8
 * \param chip_select Chip Select.
 */
static inline void spi_enable_active_mode(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	switch (chip_select) {
800026ec:	0d 88       	ld.ub	r8,r6[0x0]
800026ee:	30 19       	mov	r9,1
800026f0:	f2 08 18 00 	cp.b	r8,r9
800026f4:	c1 10       	breq	80002716 <spi_master_setup_device+0x292>
800026f6:	c0 a3       	brcs	8000270a <spi_master_setup_device+0x286>
800026f8:	30 29       	mov	r9,2
800026fa:	f2 08 18 00 	cp.b	r8,r9
800026fe:	c1 20       	breq	80002722 <spi_master_setup_device+0x29e>
80002700:	30 39       	mov	r9,3
80002702:	f2 08 18 00 	cp.b	r8,r9
80002706:	c1 91       	brne	80002738 <spi_master_setup_device+0x2b4>
80002708:	c1 38       	rjmp	8000272e <spi_master_setup_device+0x2aa>
	case 0:
		spi->CSR0.csaat = 1;
8000270a:	6e c8       	ld.w	r8,r7[0x30]
8000270c:	30 19       	mov	r9,1
8000270e:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002712:	8f c8       	st.w	r7[0x30],r8
80002714:	c1 28       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 1:
		spi->CSR1.csaat  = 1;
80002716:	6e d8       	ld.w	r8,r7[0x34]
80002718:	30 19       	mov	r9,1
8000271a:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000271e:	8f d8       	st.w	r7[0x34],r8
80002720:	c0 c8       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 2:
		spi->CSR2.csaat  = 1;
80002722:	6e e8       	ld.w	r8,r7[0x38]
80002724:	30 19       	mov	r9,1
80002726:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
8000272a:	8f e8       	st.w	r7[0x38],r8
8000272c:	c0 68       	rjmp	80002738 <spi_master_setup_device+0x2b4>
		break;

	case 3:
		spi->CSR3.csaat  = 1;
8000272e:	6e f8       	ld.w	r8,r7[0x3c]
80002730:	30 19       	mov	r9,1
80002732:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80002736:	8f f8       	st.w	r7[0x3c],r8
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
	spi_enable_active_mode(spi,device->id);
	spi_set_mode(spi,device->id,flags);
80002738:	0a 99       	mov	r9,r5
 * \param flags       SPI Mode.
 */
static inline void spi_set_mode(volatile avr32_spi_t *spi, uint8_t chip_select,
		uint8_t flags)
{
	switch (chip_select) {
8000273a:	0d 88       	ld.ub	r8,r6[0x0]
8000273c:	30 1a       	mov	r10,1
8000273e:	f4 08 18 00 	cp.b	r8,r10
80002742:	c1 80       	breq	80002772 <spi_master_setup_device+0x2ee>
80002744:	c0 a3       	brcs	80002758 <spi_master_setup_device+0x2d4>
80002746:	30 2a       	mov	r10,2
80002748:	f4 08 18 00 	cp.b	r8,r10
8000274c:	c2 00       	breq	8000278c <spi_master_setup_device+0x308>
8000274e:	30 3a       	mov	r10,3
80002750:	f4 08 18 00 	cp.b	r8,r10
80002754:	c3 51       	brne	800027be <spi_master_setup_device+0x33a>
80002756:	c2 88       	rjmp	800027a6 <spi_master_setup_device+0x322>
	case 0:
		spi->CSR0.cpol = flags >> 1;
80002758:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
8000275c:	6e c8       	ld.w	r8,r7[0x30]
8000275e:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002762:	8f c8       	st.w	r7[0x30],r8
		spi->CSR0.ncpha = (flags & 0x1) ^ 0x1;
80002764:	ec 19 00 01 	eorl	r9,0x1
80002768:	6e c8       	ld.w	r8,r7[0x30]
8000276a:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
8000276e:	8f c8       	st.w	r7[0x30],r8
80002770:	c2 78       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 1:
		spi->CSR1.cpol  = flags >> 1;
80002772:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002776:	6e d8       	ld.w	r8,r7[0x34]
80002778:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
8000277c:	8f d8       	st.w	r7[0x34],r8
		spi->CSR1.ncpha = (flags & 0x1) ^ 0x1;
8000277e:	ec 19 00 01 	eorl	r9,0x1
80002782:	6e d8       	ld.w	r8,r7[0x34]
80002784:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80002788:	8f d8       	st.w	r7[0x34],r8
8000278a:	c1 a8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 2:
		spi->CSR2.cpol  = flags >> 1;
8000278c:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80002790:	6e e8       	ld.w	r8,r7[0x38]
80002792:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80002796:	8f e8       	st.w	r7[0x38],r8
		spi->CSR2.ncpha = (flags & 0x1) ^ 0x1;
80002798:	ec 19 00 01 	eorl	r9,0x1
8000279c:	6e e8       	ld.w	r8,r7[0x38]
8000279e:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027a2:	8f e8       	st.w	r7[0x38],r8
800027a4:	c0 d8       	rjmp	800027be <spi_master_setup_device+0x33a>
		break;

	case 3:
		spi->CSR3.cpol  = flags >> 1;
800027a6:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
800027aa:	6e f8       	ld.w	r8,r7[0x3c]
800027ac:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
800027b0:	8f f8       	st.w	r7[0x3c],r8
		spi->CSR3.ncpha = (flags & 0x1) ^ 0x1;
800027b2:	ec 19 00 01 	eorl	r9,0x1
800027b6:	6e f8       	ld.w	r8,r7[0x3c]
800027b8:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800027bc:	8f f8       	st.w	r7[0x3c],r8

#ifdef FREERTOS_USED
	if (!xSPIMutex) {
800027be:	48 e8       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027c0:	70 08       	ld.w	r8,r8[0x0]
800027c2:	58 08       	cp.w	r8,0
800027c4:	c1 41       	brne	800027ec <spi_master_setup_device+0x368>
		// Create the SPI mutex.
		vSemaphoreCreateBinary(xSPIMutex);
800027c6:	30 0a       	mov	r10,0
800027c8:	14 9b       	mov	r11,r10
800027ca:	30 1c       	mov	r12,1
800027cc:	f0 1f 00 0b 	mcall	800027f8 <spi_master_setup_device+0x374>
800027d0:	48 98       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027d2:	91 0c       	st.w	r8[0x0],r12
800027d4:	58 0c       	cp.w	r12,0
800027d6:	c0 a0       	breq	800027ea <spi_master_setup_device+0x366>
800027d8:	30 09       	mov	r9,0
800027da:	12 9a       	mov	r10,r9
800027dc:	12 9b       	mov	r11,r9
800027de:	f0 1f 00 08 	mcall	800027fc <spi_master_setup_device+0x378>
		if (!xSPIMutex) {
800027e2:	48 58       	lddpc	r8,800027f4 <spi_master_setup_device+0x370>
800027e4:	70 08       	ld.w	r8,r8[0x0]
800027e6:	58 08       	cp.w	r8,0
800027e8:	c0 21       	brne	800027ec <spi_master_setup_device+0x368>
800027ea:	c0 08       	rjmp	800027ea <spi_master_setup_device+0x366>
800027ec:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800027f0:	80 00       	ld.sh	r0,r0[0x0]
800027f2:	20 04       	sub	r4,0
800027f4:	00 00       	add	r0,r0
800027f6:	cf 38       	rjmp	800029dc <ecu_can_send_ready_to_drive+0x3c>
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	30 44       	mov	r4,4
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	2e c8       	sub	r8,-20

80002800 <ecu_can_send_slip_current>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_slip_current(uint16_t slip, uint16_t current) {
80002800:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_slip_current.can_msg->data.u64		= 0x0LL;
80002804:	48 de       	lddpc	lr,80002838 <ecu_can_send_slip_current+0x38>
80002806:	7c 18       	ld.w	r8,lr[0x4]
80002808:	30 06       	mov	r6,0
8000280a:	30 07       	mov	r7,0
8000280c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_slip_current.can_msg->data.u16[0]	= slip;
80002810:	7c 18       	ld.w	r8,lr[0x4]
80002812:	b0 4c       	st.h	r8[0x8],r12
	mob_slip_current.can_msg->data.u16[1]	= current;
80002814:	7c 18       	ld.w	r8,lr[0x4]
80002816:	b0 5b       	st.h	r8[0xa],r11
	
	mob_slip_current.can_msg->id = (CANR_FCN_DATA_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID7_ID);
80002818:	7c 18       	ld.w	r8,lr[0x4]
8000281a:	e0 69 06 37 	mov	r9,1591
8000281e:	91 09       	st.w	r8[0x0],r9
	mob_slip_current.dlc = 4;
80002820:	30 48       	mov	r8,4
80002822:	fd 68 00 08 	st.b	lr[8],r8
	
	can_tx(CAN_BUS_0,
80002826:	7c 18       	ld.w	r8,lr[0x4]
80002828:	30 09       	mov	r9,0
8000282a:	30 4a       	mov	r10,4
8000282c:	1d 8b       	ld.ub	r11,lr[0x0]
8000282e:	12 9c       	mov	r12,r9
80002830:	f0 1f 00 03 	mcall	8000283c <ecu_can_send_slip_current+0x3c>
	mob_slip_current.handle,
	mob_slip_current.dlc,
	CAN_DATA_FRAME,
	mob_slip_current.can_msg);
}
80002834:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002838:	00 00       	add	r0,r0
8000283a:	00 e8       	st.h	--r0,r8
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	4a 94       	lddpc	r4,800028e0 <ecu_can_confirm_activate_launch+0x20>

80002840 <ecu_can_send_launch_stop>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_stop(void) {
80002840:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002844:	48 db       	lddpc	r11,80002878 <ecu_can_send_launch_stop+0x38>
80002846:	76 18       	ld.w	r8,r11[0x4]
80002848:	30 06       	mov	r6,0
8000284a:	30 07       	mov	r7,0
8000284c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 255;
80002850:	76 18       	ld.w	r8,r11[0x4]
80002852:	3f f9       	mov	r9,-1
80002854:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002858:	76 18       	ld.w	r8,r11[0x4]
8000285a:	e0 69 02 31 	mov	r9,561
8000285e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
80002860:	30 18       	mov	r8,1
80002862:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002866:	76 18       	ld.w	r8,r11[0x4]
80002868:	30 09       	mov	r9,0
8000286a:	30 1a       	mov	r10,1
8000286c:	17 8b       	ld.ub	r11,r11[0x0]
8000286e:	12 9c       	mov	r12,r9
80002870:	f0 1f 00 03 	mcall	8000287c <ecu_can_send_launch_stop+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002874:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002878:	00 00       	add	r0,r0
8000287a:	00 a0       	st.w	r0++,r0
8000287c:	80 00       	ld.sh	r0,r0[0x0]
8000287e:	4a 94       	lddpc	r4,80002920 <ecu_can_send_alive+0x20>

80002880 <ecu_can_send_launch_ready>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_launch_ready(void) {
80002880:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
80002884:	48 db       	lddpc	r11,800028b8 <ecu_can_send_launch_ready+0x38>
80002886:	76 18       	ld.w	r8,r11[0x4]
80002888:	30 06       	mov	r6,0
8000288a:	30 07       	mov	r7,0
8000288c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x2;
80002890:	76 18       	ld.w	r8,r11[0x4]
80002892:	30 29       	mov	r9,2
80002894:	f1 69 00 08 	st.b	r8[8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
80002898:	76 18       	ld.w	r8,r11[0x4]
8000289a:	e0 69 02 31 	mov	r9,561
8000289e:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 1;
800028a0:	30 18       	mov	r8,1
800028a2:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800028a6:	76 18       	ld.w	r8,r11[0x4]
800028a8:	30 09       	mov	r9,0
800028aa:	30 1a       	mov	r10,1
800028ac:	17 8b       	ld.ub	r11,r11[0x0]
800028ae:	12 9c       	mov	r12,r9
800028b0:	f0 1f 00 03 	mcall	800028bc <ecu_can_send_launch_ready+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800028b4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028b8:	00 00       	add	r0,r0
800028ba:	00 a0       	st.w	r0++,r0
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	4a 94       	lddpc	r4,80002960 <ecu_can_send_drive_disabled>

800028c0 <ecu_can_confirm_activate_launch>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_confirm_activate_launch(void) {
800028c0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	= 0x0LL;
800028c4:	48 db       	lddpc	r11,800028f8 <ecu_can_confirm_activate_launch+0x38>
800028c6:	76 18       	ld.w	r8,r11[0x4]
800028c8:	30 06       	mov	r6,0
800028ca:	30 07       	mov	r7,0
800028cc:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u8[0]	= 0x1;
800028d0:	76 19       	ld.w	r9,r11[0x4]
800028d2:	30 18       	mov	r8,1
800028d4:	f3 68 00 08 	st.b	r9[8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID1_ID;
800028d8:	76 19       	ld.w	r9,r11[0x4]
800028da:	e0 6a 02 31 	mov	r10,561
800028de:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 1;
800028e0:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800028e4:	76 18       	ld.w	r8,r11[0x4]
800028e6:	30 09       	mov	r9,0
800028e8:	30 1a       	mov	r10,1
800028ea:	17 8b       	ld.ub	r11,r11[0x0]
800028ec:	12 9c       	mov	r12,r9
800028ee:	f0 1f 00 04 	mcall	800028fc <ecu_can_confirm_activate_launch+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800028f2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028f6:	00 00       	add	r0,r0
800028f8:	00 00       	add	r0,r0
800028fa:	00 a0       	st.w	r0++,r0
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	4a 94       	lddpc	r4,800029a0 <ecu_can_send_ready_to_drive>

80002900 <ecu_can_send_alive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_alive(uint8_t error) {
80002900:	d4 01       	pushm	lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002902:	49 68       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002904:	70 19       	ld.w	r9,r8[0x4]
80002906:	30 0a       	mov	r10,0
80002908:	30 0b       	mov	r11,0
8000290a:	f2 eb 00 08 	st.d	r9[8],r10
	mob_tx_dash.can_msg->data.u8[0]  = CANR_CMD_ALIVE;
8000290e:	70 19       	ld.w	r9,r8[0x4]
80002910:	30 9a       	mov	r10,9
80002912:	f3 6a 00 08 	st.b	r9[8],r10
	mob_tx_dash.can_msg->data.u8[1]  = DASH_ALIVE_ECU;
80002916:	70 18       	ld.w	r8,r8[0x4]
80002918:	30 09       	mov	r9,0
8000291a:	f1 69 00 09 	st.b	r8[9],r9
	if (error == 0) {
8000291e:	58 0c       	cp.w	r12,0
80002920:	c0 71       	brne	8000292e <ecu_can_send_alive+0x2e>
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_OPERATIVE;
80002922:	48 e8       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002924:	70 18       	ld.w	r8,r8[0x4]
80002926:	30 19       	mov	r9,1
80002928:	f1 69 00 0a 	st.b	r8[10],r9
8000292c:	c0 68       	rjmp	80002938 <ecu_can_send_alive+0x38>
		} else {
		mob_tx_dash.can_msg->data.u8[2]  = CANR_ALIVE_STATE_ERROR;
8000292e:	48 b8       	lddpc	r8,80002958 <ecu_can_send_alive+0x58>
80002930:	70 18       	ld.w	r8,r8[0x4]
80002932:	30 09       	mov	r9,0
80002934:	f1 69 00 0a 	st.b	r8[10],r9
	}
	
	mob_tx_dash.can_msg->id = CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID7_ID;
80002938:	48 8b       	lddpc	r11,80002958 <ecu_can_send_alive+0x58>
8000293a:	76 18       	ld.w	r8,r11[0x4]
8000293c:	e0 69 06 67 	mov	r9,1639
80002940:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 3;
80002942:	30 38       	mov	r8,3
80002944:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002948:	76 18       	ld.w	r8,r11[0x4]
8000294a:	30 09       	mov	r9,0
8000294c:	30 3a       	mov	r10,3
8000294e:	17 8b       	ld.ub	r11,r11[0x0]
80002950:	12 9c       	mov	r12,r9
80002952:	f0 1f 00 03 	mcall	8000295c <ecu_can_send_alive+0x5c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002956:	d8 02       	popm	pc
80002958:	00 00       	add	r0,r0
8000295a:	00 a0       	st.w	r0++,r0
8000295c:	80 00       	ld.sh	r0,r0[0x0]
8000295e:	4a 94       	lddpc	r4,80002a00 <ecu_can_send_play_rtds+0x20>

80002960 <ecu_can_send_drive_disabled>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_drive_disabled(void) {
80002960:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002964:	48 db       	lddpc	r11,80002998 <ecu_can_send_drive_disabled+0x38>
80002966:	76 18       	ld.w	r8,r11[0x4]
80002968:	30 06       	mov	r6,0
8000296a:	30 07       	mov	r7,0
8000296c:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x4;
80002970:	76 18       	ld.w	r8,r11[0x4]
80002972:	30 49       	mov	r9,4
80002974:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002976:	76 18       	ld.w	r8,r11[0x4]
80002978:	e0 69 02 30 	mov	r9,560
8000297c:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
8000297e:	30 28       	mov	r8,2
80002980:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002984:	76 18       	ld.w	r8,r11[0x4]
80002986:	30 09       	mov	r9,0
80002988:	30 2a       	mov	r10,2
8000298a:	17 8b       	ld.ub	r11,r11[0x0]
8000298c:	12 9c       	mov	r12,r9
8000298e:	f0 1f 00 04 	mcall	8000299c <ecu_can_send_drive_disabled+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002992:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002996:	00 00       	add	r0,r0
80002998:	00 00       	add	r0,r0
8000299a:	00 a0       	st.w	r0++,r0
8000299c:	80 00       	ld.sh	r0,r0[0x0]
8000299e:	4a 94       	lddpc	r4,80002a40 <ecu_can_send_tractive_system_active+0x24>

800029a0 <ecu_can_send_ready_to_drive>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_ready_to_drive(void) {
800029a0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029a4:	48 db       	lddpc	r11,800029d8 <ecu_can_send_ready_to_drive+0x38>
800029a6:	76 18       	ld.w	r8,r11[0x4]
800029a8:	30 06       	mov	r6,0
800029aa:	30 07       	mov	r7,0
800029ac:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x3;
800029b0:	76 18       	ld.w	r8,r11[0x4]
800029b2:	30 39       	mov	r9,3
800029b4:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029b6:	76 18       	ld.w	r8,r11[0x4]
800029b8:	e0 69 02 30 	mov	r9,560
800029bc:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
800029be:	30 28       	mov	r8,2
800029c0:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
800029c4:	76 18       	ld.w	r8,r11[0x4]
800029c6:	30 09       	mov	r9,0
800029c8:	30 2a       	mov	r10,2
800029ca:	17 8b       	ld.ub	r11,r11[0x0]
800029cc:	12 9c       	mov	r12,r9
800029ce:	f0 1f 00 04 	mcall	800029dc <ecu_can_send_ready_to_drive+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
800029d2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029d6:	00 00       	add	r0,r0
800029d8:	00 00       	add	r0,r0
800029da:	00 a0       	st.w	r0++,r0
800029dc:	80 00       	ld.sh	r0,r0[0x0]
800029de:	4a 94       	lddpc	r4,80002a80 <ecu_can_send_slow_data+0x24>

800029e0 <ecu_can_send_play_rtds>:
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}

void ecu_can_send_play_rtds(void) {
800029e0:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
800029e4:	48 cb       	lddpc	r11,80002a14 <ecu_can_send_play_rtds+0x34>
800029e6:	76 18       	ld.w	r8,r11[0x4]
800029e8:	30 06       	mov	r6,0
800029ea:	30 07       	mov	r7,0
800029ec:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x2;
800029f0:	76 19       	ld.w	r9,r11[0x4]
800029f2:	30 28       	mov	r8,2
800029f4:	b2 48       	st.h	r9[0x8],r8
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
800029f6:	76 19       	ld.w	r9,r11[0x4]
800029f8:	e0 6a 02 30 	mov	r10,560
800029fc:	93 0a       	st.w	r9[0x0],r10
	mob_tx_dash.dlc = 2;
800029fe:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002a02:	76 18       	ld.w	r8,r11[0x4]
80002a04:	30 09       	mov	r9,0
80002a06:	30 2a       	mov	r10,2
80002a08:	17 8b       	ld.ub	r11,r11[0x0]
80002a0a:	12 9c       	mov	r12,r9
80002a0c:	f0 1f 00 03 	mcall	80002a18 <ecu_can_send_play_rtds+0x38>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002a10:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a14:	00 00       	add	r0,r0
80002a16:	00 a0       	st.w	r0++,r0
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	4a 94       	lddpc	r4,80002abc <ecu_can_send_fast_data+0x24>

80002a1c <ecu_can_send_tractive_system_active>:
	// 	mob_tx_inverter.dlc,
	// 	CAN_DATA_FRAME,
	// 	mob_tx_inverter.can_msg);
}

void ecu_can_send_tractive_system_active(void) {
80002a1c:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_tx_dash.can_msg->data.u64	 = 0x0LL;
80002a20:	48 db       	lddpc	r11,80002a54 <ecu_can_send_tractive_system_active+0x38>
80002a22:	76 18       	ld.w	r8,r11[0x4]
80002a24:	30 06       	mov	r6,0
80002a26:	30 07       	mov	r7,0
80002a28:	f0 e7 00 08 	st.d	r8[8],r6
	mob_tx_dash.can_msg->data.u16[0]  = 0x1;
80002a2c:	76 18       	ld.w	r8,r11[0x4]
80002a2e:	30 19       	mov	r9,1
80002a30:	b0 49       	st.h	r8[0x8],r9
	
	mob_tx_dash.can_msg->id = CANR_FCN_PRI_ID | CANR_GRP_ECU_ID | CANR_MODULE_ID0_ID;
80002a32:	76 18       	ld.w	r8,r11[0x4]
80002a34:	e0 69 02 30 	mov	r9,560
80002a38:	91 09       	st.w	r8[0x0],r9
	mob_tx_dash.dlc = 2;
80002a3a:	30 28       	mov	r8,2
80002a3c:	f7 68 00 08 	st.b	r11[8],r8
	
	can_tx(CAN_BUS_0,
80002a40:	76 18       	ld.w	r8,r11[0x4]
80002a42:	30 09       	mov	r9,0
80002a44:	30 2a       	mov	r10,2
80002a46:	17 8b       	ld.ub	r11,r11[0x0]
80002a48:	12 9c       	mov	r12,r9
80002a4a:	f0 1f 00 04 	mcall	80002a58 <ecu_can_send_tractive_system_active+0x3c>
	mob_tx_dash.handle,
	mob_tx_dash.dlc,
	CAN_DATA_FRAME,
	mob_tx_dash.can_msg);
}
80002a4e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a52:	00 00       	add	r0,r0
80002a54:	00 00       	add	r0,r0
80002a56:	00 a0       	st.w	r0++,r0
80002a58:	80 00       	ld.sh	r0,r0[0x0]
80002a5a:	4a 94       	lddpc	r4,80002afc <ecu_can_inverter_read_reg+0x28>

80002a5c <ecu_can_send_slow_data>:
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}

void ecu_can_send_slow_data(uint16_t motor_temp, uint16_t inverter_temp, uint8_t max_trq) {
80002a5c:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_slow_data.can_msg->data.u64	 = 0x0LL;
80002a60:	48 ce       	lddpc	lr,80002a90 <ecu_can_send_slow_data+0x34>
80002a62:	7c 18       	ld.w	r8,lr[0x4]
80002a64:	30 06       	mov	r6,0
80002a66:	30 07       	mov	r7,0
80002a68:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_slow_data.can_msg->data.u16[0] = motor_temp;
80002a6c:	7c 18       	ld.w	r8,lr[0x4]
80002a6e:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_slow_data.can_msg->data.u16[1] = inverter_temp;
80002a70:	7c 18       	ld.w	r8,lr[0x4]
80002a72:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_slow_data.can_msg->data.u8[4] = max_trq;
80002a74:	7c 18       	ld.w	r8,lr[0x4]
80002a76:	f1 6a 00 0c 	st.b	r8[12],r10
	
	can_tx(CAN_BUS_1,
80002a7a:	7c 18       	ld.w	r8,lr[0x4]
80002a7c:	30 09       	mov	r9,0
80002a7e:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002a82:	1d 8b       	ld.ub	r11,lr[0x0]
80002a84:	30 1c       	mov	r12,1
80002a86:	f0 1f 00 04 	mcall	80002a94 <ecu_can_send_slow_data+0x38>
	mob_ecu_slow_data.handle,
	mob_ecu_slow_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_slow_data.can_msg);
}
80002a8a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a8e:	00 00       	add	r0,r0
80002a90:	00 00       	add	r0,r0
80002a92:	01 40       	ld.w	r0,--r0
80002a94:	80 00       	ld.sh	r0,r0[0x0]
80002a96:	4a 94       	lddpc	r4,80002b38 <ecu_can_inverter_torque_cmd+0x30>

80002a98 <ecu_can_send_fast_data>:
	mob_tx_bms.dlc,
	CAN_DATA_FRAME,
	mob_tx_bms.can_msg);
}

void ecu_can_send_fast_data(uint16_t inverter_vdc, uint16_t ecu_error, uint16_t rpm, int16_t trq_cmd) {
80002a98:	eb cd 40 c0 	pushm	r6-r7,lr
	mob_ecu_fast_data.can_msg->data.u64	  = 0x0LL;
80002a9c:	48 ce       	lddpc	lr,80002acc <ecu_can_send_fast_data+0x34>
80002a9e:	7c 18       	ld.w	r8,lr[0x4]
80002aa0:	30 06       	mov	r6,0
80002aa2:	30 07       	mov	r7,0
80002aa4:	f0 e7 00 08 	st.d	r8[8],r6
	mob_ecu_fast_data.can_msg->data.u16[0] = inverter_vdc;
80002aa8:	7c 18       	ld.w	r8,lr[0x4]
80002aaa:	b0 4c       	st.h	r8[0x8],r12
	mob_ecu_fast_data.can_msg->data.u16[1] = ecu_error;
80002aac:	7c 18       	ld.w	r8,lr[0x4]
80002aae:	b0 5b       	st.h	r8[0xa],r11
	mob_ecu_fast_data.can_msg->data.u16[2] = rpm;
80002ab0:	7c 18       	ld.w	r8,lr[0x4]
80002ab2:	b0 6a       	st.h	r8[0xc],r10
	mob_ecu_fast_data.can_msg->data.s16[3] = trq_cmd;
80002ab4:	7c 18       	ld.w	r8,lr[0x4]
80002ab6:	b0 79       	st.h	r8[0xe],r9
	
	can_tx(CAN_BUS_0,
80002ab8:	7c 18       	ld.w	r8,lr[0x4]
80002aba:	30 09       	mov	r9,0
80002abc:	fd 3a 00 08 	ld.ub	r10,lr[8]
80002ac0:	1d 8b       	ld.ub	r11,lr[0x0]
80002ac2:	12 9c       	mov	r12,r9
80002ac4:	f0 1f 00 03 	mcall	80002ad0 <ecu_can_send_fast_data+0x38>
	mob_ecu_fast_data.handle,
	mob_ecu_fast_data.dlc,
	CAN_DATA_FRAME,
	mob_ecu_fast_data.can_msg);
}
80002ac8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002acc:	00 00       	add	r0,r0
80002ace:	00 64       	and	r4,r0
80002ad0:	80 00       	ld.sh	r0,r0[0x0]
80002ad2:	4a 94       	lddpc	r4,80002b74 <ecu_can_send_to_inverter+0x30>

80002ad4 <ecu_can_inverter_read_reg>:

void ecu_can_inverter_read_torque_periodic() {
	ecu_can_send_to_inverter(READ_CMD, 0x90FA); //FA = 250 ms period
}

void ecu_can_inverter_read_reg(uint8_t inverter_reg) {
80002ad4:	d4 01       	pushm	lr
80002ad6:	20 3d       	sub	sp,12
	/* Msg = 0x3D inverter_reg 00, ex: 0x3DE800 (read FRG_RUN) */
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002ad8:	30 08       	mov	r8,0
80002ada:	30 09       	mov	r9,0
80002adc:	fa e9 00 00 	st.d	sp[0],r8
	message.data.u32[0] = READ_CMD << 24 | inverter_reg << 16;
80002ae0:	b1 6c       	lsl	r12,0x10
80002ae2:	ea 1c 3d 00 	orh	r12,0x3d00
80002ae6:	50 0c       	stdsp	sp[0x0],r12
	message.dlc = INVERTER_DLC_3;
80002ae8:	30 38       	mov	r8,3
80002aea:	50 28       	stdsp	sp[0x8],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002aec:	30 09       	mov	r9,0
80002aee:	12 9a       	mov	r10,r9
80002af0:	1a 9b       	mov	r11,sp
80002af2:	48 48       	lddpc	r8,80002b00 <ecu_can_inverter_read_reg+0x2c>
80002af4:	70 0c       	ld.w	r12,r8[0x0]
80002af6:	f0 1f 00 04 	mcall	80002b04 <ecu_can_inverter_read_reg+0x30>
}
80002afa:	2f dd       	sub	sp,-12
80002afc:	d8 02       	popm	pc
80002afe:	00 00       	add	r0,r0
80002b00:	00 00       	add	r0,r0
80002b02:	cf 4c       	rcall	80002cea <xQueueGenericSendFromISR+0x3e>
80002b04:	80 00       	ld.sh	r0,r0[0x0]
80002b06:	2e c8       	sub	r8,-20

80002b08 <ecu_can_inverter_torque_cmd>:
	message.dlc = INVERTER_DLC_3;
	message.data.u32[0] = inverter_reg << 24 | data << 8;
	xQueueSendToBack(queue_to_inverter,&message,0);
}

void ecu_can_inverter_torque_cmd(int16_t torque) {
80002b08:	d4 01       	pushm	lr
80002b0a:	20 3d       	sub	sp,12
	/* This code also handles negative numbers */
	uint16_t torque_intel = ((torque >> 8) & 0xff) | ((torque & 0xff) << 8);
	
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002b0c:	30 08       	mov	r8,0
80002b0e:	30 09       	mov	r9,0
80002b10:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002b14:	30 38       	mov	r8,3
80002b16:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = TORQUE_CMD << 24 | torque_intel << 8;
80002b18:	f1 dc c1 08 	bfextu	r8,r12,0x8,0x8
80002b1c:	f1 ec 10 88 	or	r8,r8,r12<<0x8
80002b20:	5c 78       	castu.h	r8
80002b22:	a9 68       	lsl	r8,0x8
80002b24:	ea 18 90 00 	orh	r8,0x9000
80002b28:	50 08       	stdsp	sp[0x0],r8
	
	xQueueSendToBack(queue_to_inverter,&message,0);
80002b2a:	30 09       	mov	r9,0
80002b2c:	12 9a       	mov	r10,r9
80002b2e:	1a 9b       	mov	r11,sp
80002b30:	48 38       	lddpc	r8,80002b3c <ecu_can_inverter_torque_cmd+0x34>
80002b32:	70 0c       	ld.w	r12,r8[0x0]
80002b34:	f0 1f 00 03 	mcall	80002b40 <ecu_can_inverter_torque_cmd+0x38>
}
80002b38:	2f dd       	sub	sp,-12
80002b3a:	d8 02       	popm	pc
80002b3c:	00 00       	add	r0,r0
80002b3e:	cf 4c       	rcall	80002d26 <prvUnlockQueue+0x1e>
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	2e c8       	sub	r8,-20

80002b44 <ecu_can_send_to_inverter>:
#include "ecu_can.h"
#include "ecu_can_mob.h"
#include "ecu_can_messages.h"


void ecu_can_send_to_inverter(uint8_t inverter_reg, uint16_t data) {
80002b44:	d4 01       	pushm	lr
80002b46:	20 3d       	sub	sp,12
	inverter_can_msg_t message;
	
	message.data.u64 = 0x0LL;
80002b48:	30 08       	mov	r8,0
80002b4a:	30 09       	mov	r9,0
80002b4c:	fa e9 00 00 	st.d	sp[0],r8
	message.dlc = INVERTER_DLC_3;
80002b50:	30 38       	mov	r8,3
80002b52:	50 28       	stdsp	sp[0x8],r8
	message.data.u32[0] = inverter_reg << 24 | data << 8;
80002b54:	5c 7b       	castu.h	r11
80002b56:	b9 6c       	lsl	r12,0x18
80002b58:	f9 eb 10 8b 	or	r11,r12,r11<<0x8
80002b5c:	50 0b       	stdsp	sp[0x0],r11
	xQueueSendToBack(queue_to_inverter,&message,0);
80002b5e:	30 09       	mov	r9,0
80002b60:	12 9a       	mov	r10,r9
80002b62:	1a 9b       	mov	r11,sp
80002b64:	48 38       	lddpc	r8,80002b70 <ecu_can_send_to_inverter+0x2c>
80002b66:	70 0c       	ld.w	r12,r8[0x0]
80002b68:	f0 1f 00 03 	mcall	80002b74 <ecu_can_send_to_inverter+0x30>
}
80002b6c:	2f dd       	sub	sp,-12
80002b6e:	d8 02       	popm	pc
80002b70:	00 00       	add	r0,r0
80002b72:	cf 4c       	rcall	80002d5a <prvUnlockQueue+0x52>
80002b74:	80 00       	ld.sh	r0,r0[0x0]
80002b76:	2e c8       	sub	r8,-20

80002b78 <ecu_can_inverter_disable_drive>:

void ecu_can_inverter_enable_drive() {
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
}

void ecu_can_inverter_disable_drive() {
80002b78:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0400);
80002b7a:	e0 6b 04 00 	mov	r11,1024
80002b7e:	35 1c       	mov	r12,81
80002b80:	f0 1f 00 02 	mcall	80002b88 <ecu_can_inverter_disable_drive+0x10>
}
80002b84:	d8 02       	popm	pc
80002b86:	00 00       	add	r0,r0
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	2b 44       	sub	r4,-76

80002b8c <ecu_can_inverter_enable_drive>:
	CAN_DATA_FRAME,
	mob_debug.can_msg);
}


void ecu_can_inverter_enable_drive() {
80002b8c:	d4 01       	pushm	lr
	ecu_can_send_to_inverter(MODE_REG, 0x0000);
80002b8e:	30 0b       	mov	r11,0
80002b90:	35 1c       	mov	r12,81
80002b92:	f0 1f 00 02 	mcall	80002b98 <ecu_can_inverter_enable_drive+0xc>
}
80002b96:	d8 02       	popm	pc
80002b98:	80 00       	ld.sh	r0,r0[0x0]
80002b9a:	2b 44       	sub	r4,-76

80002b9c <vPortFree>:
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
}
80002b9c:	5e fc       	retal	r12
80002b9e:	d7 03       	nop

80002ba0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
80002ba0:	eb cd 40 c0 	pushm	r6-r7,lr
80002ba4:	18 97       	mov	r7,r12
void *pvReturn = NULL;
static unsigned char *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
80002ba6:	f1 dc c0 02 	bfextu	r8,r12,0x0,0x2
80002baa:	c0 40       	breq	80002bb2 <pvPortMalloc+0x12>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
80002bac:	e0 17 ff fc 	andl	r7,0xfffc
80002bb0:	2f c7       	sub	r7,-4
		}
	#endif

	vTaskSuspendAll();
80002bb2:	f0 1f 00 11 	mcall	80002bf4 <pvPortMalloc+0x54>
	{
		if( pucAlignedHeap == NULL )
80002bb6:	49 18       	lddpc	r8,80002bf8 <pvPortMalloc+0x58>
80002bb8:	70 08       	ld.w	r8,r8[0x0]
80002bba:	58 08       	cp.w	r8,0
80002bbc:	c0 71       	brne	80002bca <pvPortMalloc+0x2a>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
80002bbe:	49 09       	lddpc	r9,80002bfc <pvPortMalloc+0x5c>
80002bc0:	2f c9       	sub	r9,-4
80002bc2:	e0 19 ff fc 	andl	r9,0xfffc
80002bc6:	48 d8       	lddpc	r8,80002bf8 <pvPortMalloc+0x58>
80002bc8:	91 09       	st.w	r8[0x0],r9
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
80002bca:	48 e8       	lddpc	r8,80002c00 <pvPortMalloc+0x60>
80002bcc:	70 08       	ld.w	r8,r8[0x0]
80002bce:	10 07       	add	r7,r8
80002bd0:	e0 47 c7 fb 	cp.w	r7,51195
80002bd4:	e0 8b 00 0a 	brhi	80002be8 <pvPortMalloc+0x48>
80002bd8:	0e 38       	cp.w	r8,r7
80002bda:	c0 72       	brcc	80002be8 <pvPortMalloc+0x48>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
80002bdc:	48 79       	lddpc	r9,80002bf8 <pvPortMalloc+0x58>
80002bde:	72 06       	ld.w	r6,r9[0x0]
80002be0:	10 06       	add	r6,r8
			xNextFreeByte += xWantedSize;
80002be2:	48 88       	lddpc	r8,80002c00 <pvPortMalloc+0x60>
80002be4:	91 07       	st.w	r8[0x0],r7
80002be6:	c0 28       	rjmp	80002bea <pvPortMalloc+0x4a>
80002be8:	30 06       	mov	r6,0
		}

		traceMALLOC( pvReturn, xWantedSize );
	}	
	xTaskResumeAll();
80002bea:	f0 1f 00 07 	mcall	80002c04 <pvPortMalloc+0x64>
		}
	}
	#endif

	return pvReturn;
}
80002bee:	0c 9c       	mov	r12,r6
80002bf0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002bf4:	80 00       	ld.sh	r0,r0[0x0]
80002bf6:	59 88       	cp.w	r8,24
80002bf8:	00 00       	add	r0,r0
80002bfa:	cb f4       	brge	80002b78 <ecu_can_inverter_disable_drive>
80002bfc:	00 00       	add	r0,r0
80002bfe:	03 f4       	ld.ub	r4,r1[0x7]
80002c00:	00 00       	add	r0,r0
80002c02:	03 f0       	ld.ub	r0,r1[0x7]
80002c04:	80 00       	ld.sh	r0,r0[0x0]
80002c06:	5c 60       	casts.b	r0

80002c08 <prvCopyDataFromQueue>:
	++( pxQueue->uxMessagesWaiting );
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, void * const pvBuffer )
{
80002c08:	d4 01       	pushm	lr
80002c0a:	16 98       	mov	r8,r11
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
80002c0c:	78 09       	ld.w	r9,r12[0x0]
80002c0e:	58 09       	cp.w	r9,0
80002c10:	c1 10       	breq	80002c32 <prvCopyDataFromQueue+0x2a>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
80002c12:	78 3a       	ld.w	r10,r12[0xc]
80002c14:	79 09       	ld.w	r9,r12[0x40]
80002c16:	f4 09 00 09 	add	r9,r10,r9
80002c1a:	99 39       	st.w	r12[0xc],r9
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
80002c1c:	78 1a       	ld.w	r10,r12[0x4]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
80002c1e:	14 39       	cp.w	r9,r10
80002c20:	f9 f9 20 00 	ld.wcc	r9,r12[0x0]
80002c24:	f9 f9 2a 03 	st.wcc	r12[0xc],r9
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
80002c28:	79 0a       	ld.w	r10,r12[0x40]
80002c2a:	78 3b       	ld.w	r11,r12[0xc]
80002c2c:	10 9c       	mov	r12,r8
80002c2e:	f0 1f 00 02 	mcall	80002c34 <prvCopyDataFromQueue+0x2c>
80002c32:	d8 02       	popm	pc
80002c34:	80 00       	ld.sh	r0,r0[0x0]
80002c36:	7b 26       	ld.w	r6,sp[0x48]

80002c38 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
80002c38:	eb cd 40 c0 	pushm	r6-r7,lr
80002c3c:	18 97       	mov	r7,r12
80002c3e:	14 96       	mov	r6,r10
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
80002c40:	79 0a       	ld.w	r10,r12[0x40]
80002c42:	58 0a       	cp.w	r10,0
80002c44:	c2 d0       	breq	80002c9e <prvCopyDataToQueue+0x66>
				pxQueue->pxMutexHolder = NULL;
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
80002c46:	58 06       	cp.w	r6,0
80002c48:	c0 f1       	brne	80002c66 <prvCopyDataToQueue+0x2e>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
80002c4a:	78 2c       	ld.w	r12,r12[0x8]
80002c4c:	f0 1f 00 17 	mcall	80002ca8 <prvCopyDataToQueue+0x70>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
80002c50:	6e 29       	ld.w	r9,r7[0x8]
80002c52:	6f 08       	ld.w	r8,r7[0x40]
80002c54:	f2 08 00 08 	add	r8,r9,r8
80002c58:	8f 28       	st.w	r7[0x8],r8
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c5a:	6e 19       	ld.w	r9,r7[0x4]
80002c5c:	12 38       	cp.w	r8,r9
80002c5e:	c2 03       	brcs	80002c9e <prvCopyDataToQueue+0x66>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
80002c60:	6e 08       	ld.w	r8,r7[0x0]
80002c62:	8f 28       	st.w	r7[0x8],r8
80002c64:	c1 d8       	rjmp	80002c9e <prvCopyDataToQueue+0x66>
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
80002c66:	78 3c       	ld.w	r12,r12[0xc]
80002c68:	f0 1f 00 10 	mcall	80002ca8 <prvCopyDataToQueue+0x70>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
80002c6c:	6f 08       	ld.w	r8,r7[0x40]
80002c6e:	6e 39       	ld.w	r9,r7[0xc]
80002c70:	f2 08 01 08 	sub	r8,r9,r8
80002c74:	8f 38       	st.w	r7[0xc],r8
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
80002c76:	6e 09       	ld.w	r9,r7[0x0]
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
80002c78:	12 38       	cp.w	r8,r9
80002c7a:	ef f8 30 10 	ld.wcs	r8,r7[0x40]
80002c7e:	ef f9 30 01 	ld.wcs	r9,r7[0x4]
80002c82:	f3 d8 e3 19 	subcs	r9,r9,r8
80002c86:	ef f9 3a 03 	st.wcs	r7[0xc],r9
		}

		if( xPosition == queueOVERWRITE )
80002c8a:	58 26       	cp.w	r6,2
80002c8c:	c0 91       	brne	80002c9e <prvCopyDataToQueue+0x66>
		{
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002c8e:	6e e8       	ld.w	r8,r7[0x38]
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
80002c90:	58 08       	cp.w	r8,0
80002c92:	ef f8 10 0e 	ld.wne	r8,r7[0x38]
80002c96:	f7 b8 01 01 	subne	r8,1
80002c9a:	ef f8 1a 0e 	st.wne	r7[0x38],r8
			}
		}
	}

	++( pxQueue->uxMessagesWaiting );
80002c9e:	6e e8       	ld.w	r8,r7[0x38]
80002ca0:	2f f8       	sub	r8,-1
80002ca2:	8f e8       	st.w	r7[0x38],r8
}
80002ca4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ca8:	80 00       	ld.sh	r0,r0[0x0]
80002caa:	7b 26       	ld.w	r6,sp[0x48]

80002cac <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle xQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
80002cac:	eb cd 40 c0 	pushm	r6-r7,lr
80002cb0:	14 96       	mov	r6,r10
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002cb2:	18 97       	mov	r7,r12
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002cb4:	78 ea       	ld.w	r10,r12[0x38]
80002cb6:	78 f8       	ld.w	r8,r12[0x3c]
80002cb8:	10 3a       	cp.w	r10,r8
80002cba:	c0 53       	brcs	80002cc4 <xQueueGenericSendFromISR+0x18>
80002cbc:	58 29       	cp.w	r9,2
80002cbe:	c0 30       	breq	80002cc4 <xQueueGenericSendFromISR+0x18>
80002cc0:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002cc4:	12 9a       	mov	r10,r9
80002cc6:	0e 9c       	mov	r12,r7
80002cc8:	f0 1f 00 0e 	mcall	80002d00 <xQueueGenericSendFromISR+0x54>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
80002ccc:	6f 28       	ld.w	r8,r7[0x48]
80002cce:	5b f8       	cp.w	r8,-1
80002cd0:	c0 f1       	brne	80002cee <xQueueGenericSendFromISR+0x42>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002cd2:	6e 98       	ld.w	r8,r7[0x24]
80002cd4:	58 08       	cp.w	r8,0
80002cd6:	c1 20       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002cd8:	ee cc ff dc 	sub	r12,r7,-36
80002cdc:	f0 1f 00 0a 	mcall	80002d04 <xQueueGenericSendFromISR+0x58>
80002ce0:	c0 d0       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
80002ce2:	58 06       	cp.w	r6,0
80002ce4:	c0 b0       	breq	80002cfa <xQueueGenericSendFromISR+0x4e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
80002ce6:	30 1c       	mov	r12,1
80002ce8:	8d 0c       	st.w	r6[0x0],r12
80002cea:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
80002cee:	6f 28       	ld.w	r8,r7[0x48]
80002cf0:	2f f8       	sub	r8,-1
80002cf2:	ef 48 00 48 	st.w	r7[72],r8
80002cf6:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cfa:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002cfe:	00 00       	add	r0,r0
80002d00:	80 00       	ld.sh	r0,r0[0x0]
80002d02:	2c 38       	sub	r8,-61
80002d04:	80 00       	ld.sh	r0,r0[0x0]
80002d06:	5a cc       	cp.w	r12,-20

80002d08 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQUEUE *pxQueue )
{
80002d08:	eb cd 40 c0 	pushm	r6-r7,lr
80002d0c:	18 97       	mov	r7,r12

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
80002d0e:	f0 1f 00 24 	mcall	80002d9c <prvUnlockQueue+0x94>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002d12:	6f 28       	ld.w	r8,r7[0x48]
80002d14:	58 08       	cp.w	r8,0
80002d16:	e0 8a 00 19 	brle	80002d48 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002d1a:	6e 98       	ld.w	r8,r7[0x24]
80002d1c:	58 08       	cp.w	r8,0
80002d1e:	c1 50       	breq	80002d48 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002d20:	ee c6 ff dc 	sub	r6,r7,-36
80002d24:	c0 48       	rjmp	80002d2c <prvUnlockQueue+0x24>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002d26:	6e 98       	ld.w	r8,r7[0x24]
80002d28:	58 08       	cp.w	r8,0
80002d2a:	c0 f0       	breq	80002d48 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002d2c:	0c 9c       	mov	r12,r6
80002d2e:	f0 1f 00 1d 	mcall	80002da0 <prvUnlockQueue+0x98>
80002d32:	c0 30       	breq	80002d38 <prvUnlockQueue+0x30>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
80002d34:	f0 1f 00 1c 	mcall	80002da4 <prvUnlockQueue+0x9c>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
80002d38:	6f 28       	ld.w	r8,r7[0x48]
80002d3a:	20 18       	sub	r8,1
80002d3c:	ef 48 00 48 	st.w	r7[72],r8
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
80002d40:	6f 28       	ld.w	r8,r7[0x48]
80002d42:	58 08       	cp.w	r8,0
80002d44:	fe 99 ff f1 	brgt	80002d26 <prvUnlockQueue+0x1e>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
80002d48:	3f f8       	mov	r8,-1
80002d4a:	ef 48 00 48 	st.w	r7[72],r8
	}
	taskEXIT_CRITICAL();
80002d4e:	f0 1f 00 17 	mcall	80002da8 <prvUnlockQueue+0xa0>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
80002d52:	f0 1f 00 13 	mcall	80002d9c <prvUnlockQueue+0x94>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d56:	6f 18       	ld.w	r8,r7[0x44]
80002d58:	58 08       	cp.w	r8,0
80002d5a:	e0 8a 00 19 	brle	80002d8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d5e:	6e 48       	ld.w	r8,r7[0x10]
80002d60:	58 08       	cp.w	r8,0
80002d62:	c1 50       	breq	80002d8c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d64:	ee c6 ff f0 	sub	r6,r7,-16
80002d68:	c0 48       	rjmp	80002d70 <prvUnlockQueue+0x68>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002d6a:	6e 48       	ld.w	r8,r7[0x10]
80002d6c:	58 08       	cp.w	r8,0
80002d6e:	c0 f0       	breq	80002d8c <prvUnlockQueue+0x84>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
80002d70:	0c 9c       	mov	r12,r6
80002d72:	f0 1f 00 0c 	mcall	80002da0 <prvUnlockQueue+0x98>
80002d76:	c0 30       	breq	80002d7c <prvUnlockQueue+0x74>
				{
					vTaskMissedYield();
80002d78:	f0 1f 00 0b 	mcall	80002da4 <prvUnlockQueue+0x9c>
				}

				--( pxQueue->xRxLock );
80002d7c:	6f 18       	ld.w	r8,r7[0x44]
80002d7e:	20 18       	sub	r8,1
80002d80:	ef 48 00 44 	st.w	r7[68],r8
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
80002d84:	6f 18       	ld.w	r8,r7[0x44]
80002d86:	58 08       	cp.w	r8,0
80002d88:	fe 99 ff f1 	brgt	80002d6a <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
80002d8c:	3f f8       	mov	r8,-1
80002d8e:	ef 48 00 44 	st.w	r7[68],r8
	}
	taskEXIT_CRITICAL();
80002d92:	f0 1f 00 06 	mcall	80002da8 <prvUnlockQueue+0xa0>
}
80002d96:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002d9a:	00 00       	add	r0,r0
80002d9c:	80 00       	ld.sh	r0,r0[0x0]
80002d9e:	57 d8       	stdsp	sp[0x1f4],r8
80002da0:	80 00       	ld.sh	r0,r0[0x0]
80002da2:	5a cc       	cp.w	r12,-20
80002da4:	80 00       	ld.sh	r0,r0[0x0]
80002da6:	5a 2c       	cp.w	r12,-30
80002da8:	80 00       	ld.sh	r0,r0[0x0]
80002daa:	58 e4       	cp.w	r4,14

80002dac <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle xQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
80002dac:	d4 31       	pushm	r0-r7,lr
80002dae:	20 5d       	sub	sp,20
80002db0:	50 0b       	stdsp	sp[0x0],r11
80002db2:	50 2a       	stdsp	sp[0x8],r10
80002db4:	50 19       	stdsp	sp[0x4],r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002db6:	18 97       	mov	r7,r12
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002db8:	f8 c1 ff dc 	sub	r1,r12,-36
80002dbc:	30 05       	mov	r5,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002dbe:	fa c4 ff f4 	sub	r4,sp,-12
80002dc2:	30 10       	mov	r0,1

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002dc4:	0a 92       	mov	r2,r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002dc6:	fa c3 ff f8 	sub	r3,sp,-8
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
80002dca:	f0 1f 00 36 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
80002dce:	6e e8       	ld.w	r8,r7[0x38]
80002dd0:	58 08       	cp.w	r8,0
80002dd2:	c2 40       	breq	80002e1a <xQueueGenericReceive+0x6e>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
80002dd4:	6e 36       	ld.w	r6,r7[0xc]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
80002dd6:	40 0b       	lddsp	r11,sp[0x0]
80002dd8:	0e 9c       	mov	r12,r7
80002dda:	f0 1f 00 33 	mcall	80002ea4 <xQueueGenericReceive+0xf8>

				if( xJustPeeking == pdFALSE )
80002dde:	40 18       	lddsp	r8,sp[0x4]
80002de0:	58 08       	cp.w	r8,0
80002de2:	c0 f1       	brne	80002e00 <xQueueGenericReceive+0x54>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
80002de4:	6e e8       	ld.w	r8,r7[0x38]
80002de6:	20 18       	sub	r8,1
80002de8:	8f e8       	st.w	r7[0x38],r8
							pxQueue->pxMutexHolder = ( signed char * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as xTaskHandle is a typedef. */
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80002dea:	6e 48       	ld.w	r8,r7[0x10]
80002dec:	58 08       	cp.w	r8,0
80002dee:	c1 20       	breq	80002e12 <xQueueGenericReceive+0x66>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
80002df0:	ee cc ff f0 	sub	r12,r7,-16
80002df4:	f0 1f 00 2d 	mcall	80002ea8 <xQueueGenericReceive+0xfc>
80002df8:	58 1c       	cp.w	r12,1
80002dfa:	c0 c1       	brne	80002e12 <xQueueGenericReceive+0x66>
						{
							queueYIELD_IF_USING_PREEMPTION();
80002dfc:	d7 33       	scall
80002dfe:	c0 a8       	rjmp	80002e12 <xQueueGenericReceive+0x66>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
80002e00:	8f 36       	st.w	r7[0xc],r6

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002e02:	6e 98       	ld.w	r8,r7[0x24]
80002e04:	58 08       	cp.w	r8,0
80002e06:	c0 60       	breq	80002e12 <xQueueGenericReceive+0x66>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
80002e08:	02 9c       	mov	r12,r1
80002e0a:	f0 1f 00 28 	mcall	80002ea8 <xQueueGenericReceive+0xfc>
80002e0e:	c0 20       	breq	80002e12 <xQueueGenericReceive+0x66>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
80002e10:	d7 33       	scall
						}
					}
				}

				taskEXIT_CRITICAL();
80002e12:	f0 1f 00 27 	mcall	80002eac <xQueueGenericReceive+0x100>
80002e16:	30 1c       	mov	r12,1
				return pdPASS;
80002e18:	c4 28       	rjmp	80002e9c <xQueueGenericReceive+0xf0>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002e1a:	40 28       	lddsp	r8,sp[0x8]
80002e1c:	58 08       	cp.w	r8,0
80002e1e:	c0 51       	brne	80002e28 <xQueueGenericReceive+0x7c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002e20:	f0 1f 00 23 	mcall	80002eac <xQueueGenericReceive+0x100>
80002e24:	30 0c       	mov	r12,0
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
80002e26:	c3 b8       	rjmp	80002e9c <xQueueGenericReceive+0xf0>
				}
				else if( xEntryTimeSet == pdFALSE )
80002e28:	58 05       	cp.w	r5,0
80002e2a:	c0 51       	brne	80002e34 <xQueueGenericReceive+0x88>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002e2c:	08 9c       	mov	r12,r4
80002e2e:	f0 1f 00 21 	mcall	80002eb0 <xQueueGenericReceive+0x104>
80002e32:	00 95       	mov	r5,r0
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002e34:	f0 1f 00 1e 	mcall	80002eac <xQueueGenericReceive+0x100>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002e38:	f0 1f 00 1f 	mcall	80002eb4 <xQueueGenericReceive+0x108>
		prvLockQueue( pxQueue );
80002e3c:	f0 1f 00 19 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
80002e40:	6f 18       	ld.w	r8,r7[0x44]
80002e42:	5b f8       	cp.w	r8,-1
80002e44:	ef f2 0a 11 	st.weq	r7[0x44],r2
80002e48:	6f 28       	ld.w	r8,r7[0x48]
80002e4a:	5b f8       	cp.w	r8,-1
80002e4c:	ef f2 0a 12 	st.weq	r7[0x48],r2
80002e50:	f0 1f 00 17 	mcall	80002eac <xQueueGenericReceive+0x100>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002e54:	06 9b       	mov	r11,r3
80002e56:	08 9c       	mov	r12,r4
80002e58:	f0 1f 00 18 	mcall	80002eb8 <xQueueGenericReceive+0x10c>
80002e5c:	c1 a1       	brne	80002e90 <xQueueGenericReceive+0xe4>

static signed portBASE_TYPE prvIsQueueEmpty( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002e5e:	f0 1f 00 11 	mcall	80002ea0 <xQueueGenericReceive+0xf4>
	{
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE )  0 )
80002e62:	6e e6       	ld.w	r6,r7[0x38]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002e64:	f0 1f 00 12 	mcall	80002eac <xQueueGenericReceive+0x100>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
80002e68:	58 06       	cp.w	r6,0
80002e6a:	c0 d1       	brne	80002e84 <xQueueGenericReceive+0xd8>
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
80002e6c:	40 2b       	lddsp	r11,sp[0x8]
80002e6e:	02 9c       	mov	r12,r1
80002e70:	f0 1f 00 13 	mcall	80002ebc <xQueueGenericReceive+0x110>
				prvUnlockQueue( pxQueue );
80002e74:	0e 9c       	mov	r12,r7
80002e76:	f0 1f 00 13 	mcall	80002ec0 <xQueueGenericReceive+0x114>
				if( xTaskResumeAll() == pdFALSE )
80002e7a:	f0 1f 00 13 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e7e:	ca 61       	brne	80002dca <xQueueGenericReceive+0x1e>
				{
					portYIELD_WITHIN_API();
80002e80:	d7 33       	scall
80002e82:	ca 4b       	rjmp	80002dca <xQueueGenericReceive+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002e84:	0e 9c       	mov	r12,r7
80002e86:	f0 1f 00 0f 	mcall	80002ec0 <xQueueGenericReceive+0x114>
				( void ) xTaskResumeAll();
80002e8a:	f0 1f 00 0f 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e8e:	c9 eb       	rjmp	80002dca <xQueueGenericReceive+0x1e>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
80002e90:	0e 9c       	mov	r12,r7
80002e92:	f0 1f 00 0c 	mcall	80002ec0 <xQueueGenericReceive+0x114>
			( void ) xTaskResumeAll();
80002e96:	f0 1f 00 0c 	mcall	80002ec4 <xQueueGenericReceive+0x118>
80002e9a:	30 0c       	mov	r12,0
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
80002e9c:	2f bd       	sub	sp,-20
80002e9e:	d8 32       	popm	r0-r7,pc
80002ea0:	80 00       	ld.sh	r0,r0[0x0]
80002ea2:	57 d8       	stdsp	sp[0x1f4],r8
80002ea4:	80 00       	ld.sh	r0,r0[0x0]
80002ea6:	2c 08       	sub	r8,-64
80002ea8:	80 00       	ld.sh	r0,r0[0x0]
80002eaa:	5a cc       	cp.w	r12,-20
80002eac:	80 00       	ld.sh	r0,r0[0x0]
80002eae:	58 e4       	cp.w	r4,14
80002eb0:	80 00       	ld.sh	r0,r0[0x0]
80002eb2:	5a 14       	cp.w	r4,-31
80002eb4:	80 00       	ld.sh	r0,r0[0x0]
80002eb6:	59 88       	cp.w	r8,24
80002eb8:	80 00       	ld.sh	r0,r0[0x0]
80002eba:	5a 38       	cp.w	r8,-29
80002ebc:	80 00       	ld.sh	r0,r0[0x0]
80002ebe:	5e 24       	reths	r4
80002ec0:	80 00       	ld.sh	r0,r0[0x0]
80002ec2:	2d 08       	sub	r8,-48
80002ec4:	80 00       	ld.sh	r0,r0[0x0]
80002ec6:	5c 60       	casts.b	r0

80002ec8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
80002ec8:	d4 31       	pushm	r0-r7,lr
80002eca:	20 5d       	sub	sp,20
80002ecc:	50 1b       	stdsp	sp[0x4],r11
80002ece:	50 2a       	stdsp	sp[0x8],r10
80002ed0:	12 92       	mov	r2,r9
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002ed2:	18 97       	mov	r7,r12
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002ed4:	f8 c8 ff f0 	sub	r8,r12,-16
80002ed8:	50 08       	stdsp	sp[0x0],r8
80002eda:	30 04       	mov	r4,0
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002edc:	fa c3 ff f4 	sub	r3,sp,-12

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
80002ee0:	08 90       	mov	r0,r4

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002ee2:	fa c1 ff f8 	sub	r1,sp,-8
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
80002ee6:	f0 1f 00 30 	mcall	80002fa4 <xQueueGenericSend+0xdc>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
80002eea:	6e e9       	ld.w	r9,r7[0x38]
80002eec:	6e f8       	ld.w	r8,r7[0x3c]
80002eee:	10 39       	cp.w	r9,r8
80002ef0:	c0 33       	brcs	80002ef6 <xQueueGenericSend+0x2e>
80002ef2:	58 22       	cp.w	r2,2
80002ef4:	c1 41       	brne	80002f1c <xQueueGenericSend+0x54>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
80002ef6:	04 9a       	mov	r10,r2
80002ef8:	40 1b       	lddsp	r11,sp[0x4]
80002efa:	0e 9c       	mov	r12,r7
80002efc:	f0 1f 00 2b 	mcall	80002fa8 <xQueueGenericSend+0xe0>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
80002f00:	6e 98       	ld.w	r8,r7[0x24]
80002f02:	58 08       	cp.w	r8,0
80002f04:	c0 80       	breq	80002f14 <xQueueGenericSend+0x4c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
80002f06:	ee cc ff dc 	sub	r12,r7,-36
80002f0a:	f0 1f 00 29 	mcall	80002fac <xQueueGenericSend+0xe4>
80002f0e:	58 1c       	cp.w	r12,1
80002f10:	c0 21       	brne	80002f14 <xQueueGenericSend+0x4c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
80002f12:	d7 33       	scall
						}
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
80002f14:	f0 1f 00 27 	mcall	80002fb0 <xQueueGenericSend+0xe8>
80002f18:	30 1c       	mov	r12,1

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
80002f1a:	c4 38       	rjmp	80002fa0 <xQueueGenericSend+0xd8>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
80002f1c:	40 28       	lddsp	r8,sp[0x8]
80002f1e:	58 08       	cp.w	r8,0
80002f20:	c0 51       	brne	80002f2a <xQueueGenericSend+0x62>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
80002f22:	f0 1f 00 24 	mcall	80002fb0 <xQueueGenericSend+0xe8>
80002f26:	30 0c       	mov	r12,0

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
80002f28:	c3 c8       	rjmp	80002fa0 <xQueueGenericSend+0xd8>
				}
				else if( xEntryTimeSet == pdFALSE )
80002f2a:	58 04       	cp.w	r4,0
80002f2c:	c0 51       	brne	80002f36 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
80002f2e:	06 9c       	mov	r12,r3
80002f30:	f0 1f 00 21 	mcall	80002fb4 <xQueueGenericSend+0xec>
80002f34:	30 14       	mov	r4,1
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
80002f36:	f0 1f 00 1f 	mcall	80002fb0 <xQueueGenericSend+0xe8>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
80002f3a:	f0 1f 00 20 	mcall	80002fb8 <xQueueGenericSend+0xf0>
		prvLockQueue( pxQueue );
80002f3e:	f0 1f 00 1a 	mcall	80002fa4 <xQueueGenericSend+0xdc>
80002f42:	6f 18       	ld.w	r8,r7[0x44]
80002f44:	5b f8       	cp.w	r8,-1
80002f46:	ef f0 0a 11 	st.weq	r7[0x44],r0
80002f4a:	6f 28       	ld.w	r8,r7[0x48]
80002f4c:	5b f8       	cp.w	r8,-1
80002f4e:	ef f0 0a 12 	st.weq	r7[0x48],r0
80002f52:	f0 1f 00 18 	mcall	80002fb0 <xQueueGenericSend+0xe8>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
80002f56:	02 9b       	mov	r11,r1
80002f58:	06 9c       	mov	r12,r3
80002f5a:	f0 1f 00 19 	mcall	80002fbc <xQueueGenericSend+0xf4>
80002f5e:	c1 b1       	brne	80002f94 <xQueueGenericSend+0xcc>

static signed portBASE_TYPE prvIsQueueFull( const xQUEUE *pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
80002f60:	f0 1f 00 11 	mcall	80002fa4 <xQueueGenericSend+0xdc>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
80002f64:	6e e5       	ld.w	r5,r7[0x38]
80002f66:	6e f6       	ld.w	r6,r7[0x3c]
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
80002f68:	f0 1f 00 12 	mcall	80002fb0 <xQueueGenericSend+0xe8>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
80002f6c:	0c 35       	cp.w	r5,r6
80002f6e:	c0 d1       	brne	80002f88 <xQueueGenericSend+0xc0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
80002f70:	40 2b       	lddsp	r11,sp[0x8]
80002f72:	40 0c       	lddsp	r12,sp[0x0]
80002f74:	f0 1f 00 13 	mcall	80002fc0 <xQueueGenericSend+0xf8>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
80002f78:	0e 9c       	mov	r12,r7
80002f7a:	f0 1f 00 13 	mcall	80002fc4 <xQueueGenericSend+0xfc>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
80002f7e:	f0 1f 00 13 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f82:	cb 21       	brne	80002ee6 <xQueueGenericSend+0x1e>
				{
					portYIELD_WITHIN_API();
80002f84:	d7 33       	scall
80002f86:	cb 0b       	rjmp	80002ee6 <xQueueGenericSend+0x1e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
80002f88:	0e 9c       	mov	r12,r7
80002f8a:	f0 1f 00 0f 	mcall	80002fc4 <xQueueGenericSend+0xfc>
				( void ) xTaskResumeAll();
80002f8e:	f0 1f 00 0f 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f92:	ca ab       	rjmp	80002ee6 <xQueueGenericSend+0x1e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
80002f94:	0e 9c       	mov	r12,r7
80002f96:	f0 1f 00 0c 	mcall	80002fc4 <xQueueGenericSend+0xfc>
			( void ) xTaskResumeAll();
80002f9a:	f0 1f 00 0c 	mcall	80002fc8 <xQueueGenericSend+0x100>
80002f9e:	30 0c       	mov	r12,0
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
80002fa0:	2f bd       	sub	sp,-20
80002fa2:	d8 32       	popm	r0-r7,pc
80002fa4:	80 00       	ld.sh	r0,r0[0x0]
80002fa6:	57 d8       	stdsp	sp[0x1f4],r8
80002fa8:	80 00       	ld.sh	r0,r0[0x0]
80002faa:	2c 38       	sub	r8,-61
80002fac:	80 00       	ld.sh	r0,r0[0x0]
80002fae:	5a cc       	cp.w	r12,-20
80002fb0:	80 00       	ld.sh	r0,r0[0x0]
80002fb2:	58 e4       	cp.w	r4,14
80002fb4:	80 00       	ld.sh	r0,r0[0x0]
80002fb6:	5a 14       	cp.w	r4,-31
80002fb8:	80 00       	ld.sh	r0,r0[0x0]
80002fba:	59 88       	cp.w	r8,24
80002fbc:	80 00       	ld.sh	r0,r0[0x0]
80002fbe:	5a 38       	cp.w	r8,-29
80002fc0:	80 00       	ld.sh	r0,r0[0x0]
80002fc2:	5e 24       	reths	r4
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	2d 08       	sub	r8,-48
80002fc8:	80 00       	ld.sh	r0,r0[0x0]
80002fca:	5c 60       	casts.b	r0

80002fcc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle xQueue, portBASE_TYPE xNewQueue )
{
80002fcc:	eb cd 40 c0 	pushm	r6-r7,lr
80002fd0:	16 96       	mov	r6,r11
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
80002fd2:	18 97       	mov	r7,r12

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
80002fd4:	f0 1f 00 18 	mcall	80003034 <xQueueGenericReset+0x68>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
80002fd8:	6f 09       	ld.w	r9,r7[0x40]
80002fda:	6e fa       	ld.w	r10,r7[0x3c]
80002fdc:	f2 0a 02 4b 	mul	r11,r9,r10
80002fe0:	6e 08       	ld.w	r8,r7[0x0]
80002fe2:	f0 0b 00 0b 	add	r11,r8,r11
80002fe6:	8f 1b       	st.w	r7[0x4],r11
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
80002fe8:	30 0b       	mov	r11,0
80002fea:	8f eb       	st.w	r7[0x38],r11
		pxQueue->pcWriteTo = pxQueue->pcHead;
80002fec:	8f 28       	st.w	r7[0x8],r8
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
80002fee:	20 1a       	sub	r10,1
80002ff0:	f4 09 02 49 	mul	r9,r10,r9
80002ff4:	12 08       	add	r8,r9
80002ff6:	8f 38       	st.w	r7[0xc],r8
		pxQueue->xRxLock = queueUNLOCKED;
80002ff8:	3f f8       	mov	r8,-1
80002ffa:	ef 48 00 44 	st.w	r7[68],r8
		pxQueue->xTxLock = queueUNLOCKED;
80002ffe:	ef 48 00 48 	st.w	r7[72],r8

		if( xNewQueue == pdFALSE )
80003002:	58 06       	cp.w	r6,0
80003004:	c0 c1       	brne	8000301c <xQueueGenericReset+0x50>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
80003006:	6e 48       	ld.w	r8,r7[0x10]
80003008:	58 08       	cp.w	r8,0
8000300a:	c1 10       	breq	8000302c <xQueueGenericReset+0x60>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
8000300c:	ee cc ff f0 	sub	r12,r7,-16
80003010:	f0 1f 00 0a 	mcall	80003038 <xQueueGenericReset+0x6c>
80003014:	58 1c       	cp.w	r12,1
80003016:	c0 b1       	brne	8000302c <xQueueGenericReset+0x60>
				{
					queueYIELD_IF_USING_PREEMPTION();
80003018:	d7 33       	scall
8000301a:	c0 98       	rjmp	8000302c <xQueueGenericReset+0x60>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
8000301c:	ee cc ff f0 	sub	r12,r7,-16
80003020:	f0 1f 00 07 	mcall	8000303c <xQueueGenericReset+0x70>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
80003024:	ee cc ff dc 	sub	r12,r7,-36
80003028:	f0 1f 00 05 	mcall	8000303c <xQueueGenericReset+0x70>
		}
	}
	taskEXIT_CRITICAL();
8000302c:	f0 1f 00 05 	mcall	80003040 <xQueueGenericReset+0x74>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
80003030:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80003034:	80 00       	ld.sh	r0,r0[0x0]
80003036:	57 d8       	stdsp	sp[0x1f4],r8
80003038:	80 00       	ld.sh	r0,r0[0x0]
8000303a:	5a cc       	cp.w	r12,-20
8000303c:	80 00       	ld.sh	r0,r0[0x0]
8000303e:	56 b4       	stdsp	sp[0x1ac],r4
80003040:	80 00       	ld.sh	r0,r0[0x0]
80003042:	58 e4       	cp.w	r4,14

80003044 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
80003044:	eb cd 40 e0 	pushm	r5-r7,lr
80003048:	18 97       	mov	r7,r12
8000304a:	16 96       	mov	r6,r11
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
8000304c:	58 0c       	cp.w	r12,0
8000304e:	c1 c0       	breq	80003086 <xQueueGenericCreate+0x42>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
80003050:	34 cc       	mov	r12,76
80003052:	f0 1f 00 0f 	mcall	8000308c <xQueueGenericCreate+0x48>
80003056:	18 95       	mov	r5,r12
		if( pxNewQueue != NULL )
80003058:	c1 70       	breq	80003086 <xQueueGenericCreate+0x42>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
8000305a:	ec 07 02 4c 	mul	r12,r6,r7
8000305e:	2f fc       	sub	r12,-1
80003060:	f0 1f 00 0b 	mcall	8000308c <xQueueGenericCreate+0x48>
80003064:	8b 0c       	st.w	r5[0x0],r12
			if( pxNewQueue->pcHead != NULL )
80003066:	c0 b0       	breq	8000307c <xQueueGenericCreate+0x38>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
80003068:	8b f7       	st.w	r5[0x3c],r7
				pxNewQueue->uxItemSize = uxItemSize;
8000306a:	eb 46 00 40 	st.w	r5[64],r6
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
8000306e:	30 1b       	mov	r11,1
80003070:	0a 9c       	mov	r12,r5
80003072:	f0 1f 00 08 	mcall	80003090 <xQueueGenericCreate+0x4c>
80003076:	0a 9c       	mov	r12,r5
80003078:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
8000307c:	0a 9c       	mov	r12,r5
8000307e:	f0 1f 00 06 	mcall	80003094 <xQueueGenericCreate+0x50>
80003082:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003086:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000308a:	00 00       	add	r0,r0
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	2b a0       	sub	r0,-70
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	2f cc       	sub	r12,-4
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	2b 9c       	sub	r12,-71

80003098 <mcp2515_read_array>:
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}

void mcp2515_read_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){
80003098:	eb cd 40 e0 	pushm	r5-r7,lr
8000309c:	20 1d       	sub	sp,4
8000309e:	18 97       	mov	r7,r12
800030a0:	16 95       	mov	r5,r11
800030a2:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[2] = {MCP2515_INSTR_READ,first_reg_addr};
800030a4:	30 38       	mov	r8,3
800030a6:	ba 88       	st.b	sp[0x0],r8
800030a8:	ba 99       	st.b	sp[0x1],r9
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800030aa:	19 8b       	ld.ub	r11,r12[0x0]
800030ac:	fc 7c 18 00 	mov	r12,-190464
800030b0:	f0 1f 00 0b 	mcall	800030dc <mcp2515_read_array+0x44>
		
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,2);
800030b4:	30 2a       	mov	r10,2
800030b6:	1a 9b       	mov	r11,sp
800030b8:	fc 7c 18 00 	mov	r12,-190464
800030bc:	f0 1f 00 09 	mcall	800030e0 <mcp2515_read_array+0x48>
	spi_read_packet(MCP2515_SPI_ADDRESS,data,len);
800030c0:	0c 9a       	mov	r10,r6
800030c2:	0a 9b       	mov	r11,r5
800030c4:	fc 7c 18 00 	mov	r12,-190464
800030c8:	f0 1f 00 07 	mcall	800030e4 <mcp2515_read_array+0x4c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800030cc:	0f 8b       	ld.ub	r11,r7[0x0]
800030ce:	fc 7c 18 00 	mov	r12,-190464
800030d2:	f0 1f 00 06 	mcall	800030e8 <mcp2515_read_array+0x50>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
800030d6:	2f fd       	sub	sp,-4
800030d8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800030dc:	80 00       	ld.sh	r0,r0[0x0]
800030de:	20 6c       	sub	r12,6
800030e0:	80 00       	ld.sh	r0,r0[0x0]
800030e2:	24 58       	sub	r8,69
800030e4:	80 00       	ld.sh	r0,r0[0x0]
800030e6:	24 08       	sub	r8,64
800030e8:	80 00       	ld.sh	r0,r0[0x0]
800030ea:	20 2c       	sub	r12,2

800030ec <load_state>:
		ecu_data->config_max_trq
	}; 
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
}

void load_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800030ec:	eb cd 40 80 	pushm	r7,lr
800030f0:	20 2d       	sub	sp,8
800030f2:	16 97       	mov	r7,r11
	uint8_t addr = ECU_DATA_BUF;
	uint8_t data[ECU_DATA_BUF_LEN] = {0};
800030f4:	30 09       	mov	r9,0
800030f6:	50 09       	stdsp	sp[0x0],r9
800030f8:	fa c8 ff fc 	sub	r8,sp,-4
800030fc:	b0 09       	st.h	r8[0x0],r9
800030fe:	fa c8 ff fa 	sub	r8,sp,-6
80003102:	b0 89       	st.b	r8[0x0],r9
	mcp2515_read_array(spi_dev, data, ECU_DATA_BUF_LEN, addr);
80003104:	35 69       	mov	r9,86
80003106:	30 7a       	mov	r10,7
80003108:	1a 9b       	mov	r11,sp
8000310a:	f0 1f 00 0e 	mcall	80003140 <load_state+0x54>
	ecu_data->state					 = (fsm_ecu_state_t)data[0];
8000310e:	1b 88       	ld.ub	r8,sp[0x0]
80003110:	8f 08       	st.w	r7[0x0],r8
	ecu_data->flag_start_precharge	 = data[1];
80003112:	1b 98       	ld.ub	r8,sp[0x1]
80003114:	ef 68 00 46 	st.b	r7[70],r8
	ecu_data->flag_drive_enable		 = (flag_drive_enable_t)data[2];
80003118:	1b a8       	ld.ub	r8,sp[0x2]
8000311a:	ef 48 00 4c 	st.w	r7[76],r8
	ecu_data->flag_brake_implausible = data[3];
8000311e:	1b b8       	ld.ub	r8,sp[0x3]
80003120:	ef 68 00 47 	st.b	r7[71],r8
	uint16_t temp					 = data[4] << 8;
	ecu_data->trq_pid				 = (int16_t)(temp | (uint16_t)data[5]);
80003124:	1b c9       	ld.ub	r9,sp[0x4]
80003126:	1b d8       	ld.ub	r8,sp[0x5]
80003128:	f1 e9 10 88 	or	r8,r8,r9<<0x8
8000312c:	5c 88       	casts.h	r8
8000312e:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80003132:	8f 68       	st.w	r7[0x18],r8
	ecu_data->config_max_trq		 = (uint8_t)data[6];
80003134:	1b e8       	ld.ub	r8,sp[0x6]
80003136:	ef 68 00 65 	st.b	r7[101],r8
}
8000313a:	2f ed       	sub	sp,-8
8000313c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003140:	80 00       	ld.sh	r0,r0[0x0]
80003142:	30 98       	mov	r8,9

80003144 <mcp2515_readRXbuffer>:
	spi_write_packet(MCP2515_SPI_ADDRESS,bitModifyMessage,4);
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
}

uint8_t mcp2515_readRXbuffer ( struct spi_device * spi_dev, uint8_t bufferNumber, uint8_t * data, uint8_t dlc){
80003144:	d4 21       	pushm	r4-r7,lr
80003146:	18 96       	mov	r6,r12
80003148:	14 94       	mov	r4,r10
8000314a:	12 95       	mov	r5,r9
8000314c:	30 18       	mov	r8,1
8000314e:	f0 0b 18 00 	cp.b	r11,r8
80003152:	e0 88 00 04 	brls	8000315a <mcp2515_readRXbuffer+0x16>
80003156:	30 27       	mov	r7,2
80003158:	c0 48       	rjmp	80003160 <mcp2515_readRXbuffer+0x1c>
8000315a:	48 d8       	lddpc	r8,8000318c <mcp2515_readRXbuffer+0x48>
8000315c:	f0 0b 07 07 	ld.ub	r7,r8[r11]
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003160:	0d 8b       	ld.ub	r11,r6[0x0]
80003162:	fc 7c 18 00 	mov	r12,-190464
80003166:	f0 1f 00 0b 	mcall	80003190 <mcp2515_readRXbuffer+0x4c>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
8000316a:	0e 98       	mov	r8,r7
8000316c:	e8 18 00 90 	orl	r8,0x90
80003170:	fc 77 18 00 	mov	r7,-190464
80003174:	8f 38       	st.w	r7[0xc],r8
	
	spi_select_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	uint8_t spi_cmd = MCP2515_INSTR_READ_RX_BUF | rxBufferReadAddress;
	spi_write_single(MCP2515_SPI_ADDRESS, spi_cmd);
	spi_read_packet(MCP2515_SPI_ADDRESS,data,dlc);	
80003176:	0a 9a       	mov	r10,r5
80003178:	08 9b       	mov	r11,r4
8000317a:	0e 9c       	mov	r12,r7
8000317c:	f0 1f 00 06 	mcall	80003194 <mcp2515_readRXbuffer+0x50>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003180:	0d 8b       	ld.ub	r11,r6[0x0]
80003182:	0e 9c       	mov	r12,r7
80003184:	f0 1f 00 05 	mcall	80003198 <mcp2515_readRXbuffer+0x54>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS,spi_dev);
	
	//Missing return? / --> Added 21/5-14
}
80003188:	d8 22       	popm	r4-r7,pc
8000318a:	00 00       	add	r0,r0
8000318c:	80 00       	ld.sh	r0,r0[0x0]
8000318e:	80 00       	ld.sh	r0,r0[0x0]
80003190:	80 00       	ld.sh	r0,r0[0x0]
80003192:	20 6c       	sub	r12,6
80003194:	80 00       	ld.sh	r0,r0[0x0]
80003196:	24 08       	sub	r8,64
80003198:	80 00       	ld.sh	r0,r0[0x0]
8000319a:	20 2c       	sub	r12,2

8000319c <mcp2515_write_array>:
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
8000319c:	d4 21       	pushm	r4-r7,lr
8000319e:	20 3d       	sub	sp,12
800031a0:	18 97       	mov	r7,r12
800031a2:	14 96       	mov	r6,r10
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
800031a4:	30 04       	mov	r4,0
800031a6:	30 05       	mov	r5,0
800031a8:	fa e5 00 00 	st.d	sp[0],r4
800031ac:	30 08       	mov	r8,0
800031ae:	ba 48       	st.h	sp[0x8],r8
800031b0:	30 28       	mov	r8,2
800031b2:	ba 88       	st.b	sp[0x0],r8
800031b4:	ba 99       	st.b	sp[0x1],r9
800031b6:	fa c8 ff fe 	sub	r8,sp,-2
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
800031ba:	fa ca ff f5 	sub	r10,sp,-11
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
		dataToSend[i] = data[i-2]; 
800031be:	17 39       	ld.ub	r9,r11++
800031c0:	10 c9       	st.b	r8++,r9

void mcp2515_write_array (struct spi_device * spi_dev, uint8_t * data, uint8_t len, uint8_t first_reg_addr ){		//This function is not working, must be fixed
	
	uint8_t dataToSend[10] = {MCP2515_INSTR_WRITE,first_reg_addr};
	
	for ( uint8_t i = 2 ; i < 11 ; ++i){
800031c2:	14 38       	cp.w	r8,r10
800031c4:	cf d1       	brne	800031be <mcp2515_write_array+0x22>
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800031c6:	0f 8b       	ld.ub	r11,r7[0x0]
800031c8:	fc 7c 18 00 	mov	r12,-190464
800031cc:	f0 1f 00 08 	mcall	800031ec <mcp2515_write_array+0x50>
		dataToSend[i] = data[i-2]; 
	}
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);	
	spi_write_packet(MCP2515_SPI_ADDRESS,dataToSend,len+2);
800031d0:	ec ca ff fe 	sub	r10,r6,-2
800031d4:	1a 9b       	mov	r11,sp
800031d6:	fc 7c 18 00 	mov	r12,-190464
800031da:	f0 1f 00 06 	mcall	800031f0 <mcp2515_write_array+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800031de:	0f 8b       	ld.ub	r11,r7[0x0]
800031e0:	fc 7c 18 00 	mov	r12,-190464
800031e4:	f0 1f 00 04 	mcall	800031f4 <mcp2515_write_array+0x58>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);

}
800031e8:	2f dd       	sub	sp,-12
800031ea:	d8 22       	popm	r4-r7,pc
800031ec:	80 00       	ld.sh	r0,r0[0x0]
800031ee:	20 6c       	sub	r12,6
800031f0:	80 00       	ld.sh	r0,r0[0x0]
800031f2:	24 58       	sub	r8,69
800031f4:	80 00       	ld.sh	r0,r0[0x0]
800031f6:	20 2c       	sub	r12,2

800031f8 <save_state>:
	gpio_set_pin_high(LED1);
	return DLC;

}

void save_state(struct spi_device * spi_dev, fsm_ecu_data_t *ecu_data) {
800031f8:	eb cd 40 80 	pushm	r7,lr
800031fc:	20 2d       	sub	sp,8
	uint8_t addr = ECU_DATA_BUF;
	uint8_t dataToWrite[ECU_DATA_BUF_LEN] = { 
		ecu_data->state,
		ecu_data->flag_start_precharge,
800031fe:	f7 37 00 46 	ld.ub	r7,r11[70]
		(uint8_t)ecu_data->flag_drive_enable,
80003202:	f7 3e 00 4f 	ld.ub	lr,r11[79]
		ecu_data->flag_brake_implausible,
80003206:	f7 3a 00 47 	ld.ub	r10,r11[71]
		(int8_t)((int16_t)ecu_data->trq_pid >> 8),
		(int8_t)(ecu_data->trq_pid),
		ecu_data->config_max_trq
	}; 
8000320a:	76 68       	ld.w	r8,r11[0x18]
		ecu_data->flag_start_precharge,
		(uint8_t)ecu_data->flag_drive_enable,
		ecu_data->flag_brake_implausible,
		(int8_t)((int16_t)ecu_data->trq_pid >> 8),
		(int8_t)(ecu_data->trq_pid),
		ecu_data->config_max_trq
8000320c:	f7 39 00 65 	ld.ub	r9,r11[101]
	}; 
80003210:	76 0b       	ld.w	r11,r11[0x0]
80003212:	ba 8b       	st.b	sp[0x0],r11
80003214:	ba 97       	st.b	sp[0x1],r7
80003216:	ba ae       	st.b	sp[0x2],lr
80003218:	ba ba       	st.b	sp[0x3],r10
8000321a:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
8000321e:	f5 d8 b1 08 	bfexts	r10,r8,0x8,0x8
80003222:	ba ca       	st.b	sp[0x4],r10
80003224:	ba d8       	st.b	sp[0x5],r8
80003226:	ba e9       	st.b	sp[0x6],r9
	mcp2515_write_array(spi_dev,dataToWrite, ECU_DATA_BUF_LEN ,addr);
80003228:	35 69       	mov	r9,86
8000322a:	30 7a       	mov	r10,7
8000322c:	1a 9b       	mov	r11,sp
8000322e:	f0 1f 00 03 	mcall	80003238 <save_state+0x40>
}
80003232:	2f ed       	sub	sp,-8
80003234:	e3 cd 80 80 	ldm	sp++,r7,pc
80003238:	80 00       	ld.sh	r0,r0[0x0]
8000323a:	31 9c       	mov	r12,25

8000323c <mcp2515_setToMode>:
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
	gpio_set_pin_high(LED2);
	//done
}

void mcp2515_setToMode (struct spi_device * spi_dev, mcp2515_mode_t mode ){
8000323c:	eb cd 40 80 	pushm	r7,lr
80003240:	20 1d       	sub	sp,4
80003242:	18 97       	mov	r7,r12
	uint8_t data[4] = {
		MCP2515_CMD_BIT_MODIFY,
		MCP2515_CAN_CTRL_REG_ADDR,	
		MCP2515_MODE_bm ,	
		( mode << 5 )				// data
	};
80003244:	30 58       	mov	r8,5
80003246:	ba 88       	st.b	sp[0x0],r8
80003248:	30 f8       	mov	r8,15
8000324a:	ba 98       	st.b	sp[0x1],r8
8000324c:	3e 08       	mov	r8,-32
8000324e:	ba a8       	st.b	sp[0x2],r8
80003250:	a5 7b       	lsl	r11,0x5
80003252:	ba bb       	st.b	sp[0x3],r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003254:	19 8b       	ld.ub	r11,r12[0x0]
80003256:	fc 7c 18 00 	mov	r12,-190464
8000325a:	f0 1f 00 09 	mcall	8000327c <mcp2515_setToMode+0x40>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 4);
8000325e:	30 4a       	mov	r10,4
80003260:	1a 9b       	mov	r11,sp
80003262:	fc 7c 18 00 	mov	r12,-190464
80003266:	f0 1f 00 07 	mcall	80003280 <mcp2515_setToMode+0x44>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000326a:	0f 8b       	ld.ub	r11,r7[0x0]
8000326c:	fc 7c 18 00 	mov	r12,-190464
80003270:	f0 1f 00 05 	mcall	80003284 <mcp2515_setToMode+0x48>
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}
80003274:	2f fd       	sub	sp,-4
80003276:	e3 cd 80 80 	ldm	sp++,r7,pc
8000327a:	00 00       	add	r0,r0
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	20 6c       	sub	r12,6
80003280:	80 00       	ld.sh	r0,r0[0x0]
80003282:	24 58       	sub	r8,69
80003284:	80 00       	ld.sh	r0,r0[0x0]
80003286:	20 2c       	sub	r12,2

80003288 <mcp2515_readRegister>:
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}


uint8_t mcp2515_readRegister ( struct spi_device * spi_dev, uint8_t reg_addr ){
80003288:	eb cd 40 c0 	pushm	r6-r7,lr
8000328c:	20 2d       	sub	sp,8
8000328e:	18 97       	mov	r7,r12
80003290:	16 96       	mov	r6,r11
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003292:	19 8b       	ld.ub	r11,r12[0x0]
80003294:	fc 7c 18 00 	mov	r12,-190464
80003298:	f0 1f 00 0f 	mcall	800032d4 <mcp2515_readRegister+0x4c>
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	uint8_t data[2] = {
		MCP2515_INSTR_READ,
		reg_addr
	};
8000329c:	30 38       	mov	r8,3
8000329e:	ba c8       	st.b	sp[0x4],r8
800032a0:	ba d6       	st.b	sp[0x5],r6
		
	spi_write_packet(MCP2515_SPI_ADDRESS, data, 2 );
800032a2:	30 2a       	mov	r10,2
800032a4:	fa cb ff fc 	sub	r11,sp,-4
800032a8:	fc 7c 18 00 	mov	r12,-190464
800032ac:	f0 1f 00 0b 	mcall	800032d8 <mcp2515_readRegister+0x50>
	uint8_t registerValue[1] = {0x00};
800032b0:	30 08       	mov	r8,0
800032b2:	ba 88       	st.b	sp[0x0],r8
	
	spi_read_packet(MCP2515_SPI_ADDRESS, registerValue, 1 );
800032b4:	30 1a       	mov	r10,1
800032b6:	1a 9b       	mov	r11,sp
800032b8:	fc 7c 18 00 	mov	r12,-190464
800032bc:	f0 1f 00 08 	mcall	800032dc <mcp2515_readRegister+0x54>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800032c0:	0f 8b       	ld.ub	r11,r7[0x0]
800032c2:	fc 7c 18 00 	mov	r12,-190464
800032c6:	f0 1f 00 07 	mcall	800032e0 <mcp2515_readRegister+0x58>

	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}
800032ca:	1b 8c       	ld.ub	r12,sp[0x0]
800032cc:	2f ed       	sub	sp,-8
800032ce:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800032d2:	00 00       	add	r0,r0
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	20 6c       	sub	r12,6
800032d8:	80 00       	ld.sh	r0,r0[0x0]
800032da:	24 58       	sub	r8,69
800032dc:	80 00       	ld.sh	r0,r0[0x0]
800032de:	24 08       	sub	r8,64
800032e0:	80 00       	ld.sh	r0,r0[0x0]
800032e2:	20 2c       	sub	r12,2

800032e4 <mcp2515_getCurrentMode>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	
	
}

mcp2515_mode_t mcp2515_getCurrentMode ( struct spi_device * spi_dev ){
800032e4:	d4 01       	pushm	lr
	
	uint8_t regValue = mcp2515_readRegister(spi_dev, MCP2515_CAN_CTRL_REG_ADDR);
800032e6:	30 fb       	mov	r11,15
800032e8:	f0 1f 00 03 	mcall	800032f4 <mcp2515_getCurrentMode+0x10>
	regValue &= MCP2515_MODE_bm;
	
	return ( regValue >> 5);
}
800032ec:	f9 dc c0 a3 	bfextu	r12,r12,0x5,0x3
800032f0:	d8 02       	popm	pc
800032f2:	00 00       	add	r0,r0
800032f4:	80 00       	ld.sh	r0,r0[0x0]
800032f6:	32 88       	mov	r8,40

800032f8 <mcp2515_writeRegister>:
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}

void mcp2515_writeRegister ( struct spi_device * spi_dev, uint8_t reg_addr, uint8_t reg_data ){
800032f8:	eb cd 40 e0 	pushm	r5-r7,lr
800032fc:	20 1d       	sub	sp,4
800032fe:	18 97       	mov	r7,r12
80003300:	16 96       	mov	r6,r11
80003302:	14 95       	mov	r5,r10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003304:	19 8b       	ld.ub	r11,r12[0x0]
80003306:	fc 7c 18 00 	mov	r12,-190464
8000330a:	f0 1f 00 0b 	mcall	80003334 <mcp2515_writeRegister+0x3c>
	
	uint8_t data[3] = {
		MCP2515_INSTR_WRITE,
		reg_addr,
		reg_data
	};
8000330e:	30 28       	mov	r8,2
80003310:	ba 88       	st.b	sp[0x0],r8
80003312:	ba 96       	st.b	sp[0x1],r6
80003314:	ba a5       	st.b	sp[0x2],r5
	
	spi_write_packet(MCP2515_SPI_ADDRESS, data,3);
80003316:	30 3a       	mov	r10,3
80003318:	1a 9b       	mov	r11,sp
8000331a:	fc 7c 18 00 	mov	r12,-190464
8000331e:	f0 1f 00 07 	mcall	80003338 <mcp2515_writeRegister+0x40>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003322:	0f 8b       	ld.ub	r11,r7[0x0]
80003324:	fc 7c 18 00 	mov	r12,-190464
80003328:	f0 1f 00 05 	mcall	8000333c <mcp2515_writeRegister+0x44>
	
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
8000332c:	2f fd       	sub	sp,-4
8000332e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003332:	00 00       	add	r0,r0
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	20 6c       	sub	r12,6
80003338:	80 00       	ld.sh	r0,r0[0x0]
8000333a:	24 58       	sub	r8,69
8000333c:	80 00       	ld.sh	r0,r0[0x0]
8000333e:	20 2c       	sub	r12,2

80003340 <mcp2515_reset>:

	return 1;
	
}

void mcp2515_reset( struct spi_device * spi_dev ){
80003340:	eb cd 40 80 	pushm	r7,lr
80003344:	18 97       	mov	r7,r12
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003346:	19 8b       	ld.ub	r11,r12[0x0]
80003348:	fc 7c 18 00 	mov	r12,-190464
8000334c:	f0 1f 00 06 	mcall	80003364 <mcp2515_reset+0x24>
80003350:	fc 7c 18 00 	mov	r12,-190464
80003354:	e0 68 00 c0 	mov	r8,192
80003358:	99 38       	st.w	r12[0xc],r8
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000335a:	0f 8b       	ld.ub	r11,r7[0x0]
8000335c:	f0 1f 00 03 	mcall	80003368 <mcp2515_reset+0x28>
	
	spi_select_device(MCP2515_SPI_ADDRESS, spi_dev);
	spi_write_single(MCP2515_SPI_ADDRESS, MCP2515_INSTR_RESET);
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
}
80003360:	e3 cd 80 80 	ldm	sp++,r7,pc
80003364:	80 00       	ld.sh	r0,r0[0x0]
80003366:	20 6c       	sub	r12,6
80003368:	80 00       	ld.sh	r0,r0[0x0]
8000336a:	20 2c       	sub	r12,2

8000336c <mcp2515_init>:
	spi_enable(SPI_ADRESS);
	return spi_device_conf;
}


uint8_t mcp2515_init ( struct spi_device * spi_dev ){
8000336c:	eb cd 40 80 	pushm	r7,lr
80003370:	18 97       	mov	r7,r12

	
	mcp2515_reset(spi_dev);
80003372:	f0 1f 00 1a 	mcall	800033d8 <mcp2515_init+0x6c>
	
	mcp2515_mode_t currentMode = mcp2515_getCurrentMode(spi_dev); 	
80003376:	0e 9c       	mov	r12,r7
80003378:	f0 1f 00 19 	mcall	800033dc <mcp2515_init+0x70>
	if ( currentMode != CONFIG ){
8000337c:	58 4c       	cp.w	r12,4
8000337e:	c0 30       	breq	80003384 <mcp2515_init+0x18>
80003380:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	}
	
	
	// setup receive buffers:
	uint8_t receiveBuffer0Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB0CTRL, receiveBuffer0Settings );
80003384:	36 0a       	mov	r10,96
80003386:	14 9b       	mov	r11,r10
80003388:	0e 9c       	mov	r12,r7
8000338a:	f0 1f 00 16 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t receiveBuffer1Settings = RX_MASK_FILTER_OFF_bm;
	mcp2515_writeRegister(spi_dev, RXB1CTRL, receiveBuffer1Settings );
8000338e:	36 0a       	mov	r10,96
80003390:	37 0b       	mov	r11,112
80003392:	0e 9c       	mov	r12,r7
80003394:	f0 1f 00 13 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	uint8_t interruptSettings = RX0IE_bm | RX1IE_bm;		//enable interrupts on full receive buffers
	mcp2515_writeRegister(spi_dev,CANINTE,interruptSettings);
80003398:	30 3a       	mov	r10,3
8000339a:	32 bb       	mov	r11,43
8000339c:	0e 9c       	mov	r12,r7
8000339e:	f0 1f 00 11 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	
	// set timing bits
	uint8_t cnf1RegisterSettings = SJW_LENGTH_1XTQ_bm | CAN_BAUD_RATE_PRESCALER;
	mcp2515_writeRegister(spi_dev, CNF1, cnf1RegisterSettings );
800033a2:	30 0a       	mov	r10,0
800033a4:	32 ab       	mov	r11,42
800033a6:	0e 9c       	mov	r12,r7
800033a8:	f0 1f 00 0e 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t cnf2RegisterSettings = PRSEG_2_bm | PHSEG1_1_bm | BTLMODE_1_bm; 
	mcp2515_writeRegister(spi_dev,CNF2,cnf2RegisterSettings);
800033ac:	e0 6a 00 8a 	mov	r10,138
800033b0:	32 9b       	mov	r11,41
800033b2:	0e 9c       	mov	r12,r7
800033b4:	f0 1f 00 0b 	mcall	800033e0 <mcp2515_init+0x74>
	
	uint8_t cnf3RegisterSettings = 	PHSEG2_1_bm;
	mcp2515_writeRegister(spi_dev,CNF3,cnf3RegisterSettings);
800033b8:	30 1a       	mov	r10,1
800033ba:	32 8b       	mov	r11,40
800033bc:	0e 9c       	mov	r12,r7
800033be:	f0 1f 00 09 	mcall	800033e0 <mcp2515_init+0x74>
	
	
	
	
	mcp2515_setToMode(spi_dev,NORMAL);			// finish initializing
800033c2:	30 0b       	mov	r11,0
800033c4:	0e 9c       	mov	r12,r7
800033c6:	f0 1f 00 08 	mcall	800033e4 <mcp2515_init+0x78>
	currentMode = mcp2515_getCurrentMode(spi_dev);
800033ca:	0e 9c       	mov	r12,r7
800033cc:	f0 1f 00 04 	mcall	800033dc <mcp2515_init+0x70>
800033d0:	5f 0c       	sreq	r12
		return 0;
	}

	return 1;
	
}
800033d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800033d6:	00 00       	add	r0,r0
800033d8:	80 00       	ld.sh	r0,r0[0x0]
800033da:	33 40       	mov	r0,52
800033dc:	80 00       	ld.sh	r0,r0[0x0]
800033de:	32 e4       	mov	r4,46
800033e0:	80 00       	ld.sh	r0,r0[0x0]
800033e2:	32 f8       	mov	r8,47
800033e4:	80 00       	ld.sh	r0,r0[0x0]
800033e6:	32 3c       	mov	r12,35

800033e8 <mcp2515_getReceivedMessage>:
	interruptFlagRegister = mcp2515_readRegister(spi_dev, CANINTF );
	
	return interruptFlagRegister & ( 0b11 << 0 );
}

uint8_t mcp2515_getReceivedMessage ( struct spi_device * spi_dev, uint8_t bufferNum, uint8_t * data, uint8_t len ){
800033e8:	d4 21       	pushm	r4-r7,lr
800033ea:	18 95       	mov	r5,r12
800033ec:	16 97       	mov	r7,r11
800033ee:	14 94       	mov	r4,r10
	gpio_set_pin_low(LED1);
800033f0:	35 3c       	mov	r12,83
800033f2:	f0 1f 00 10 	mcall	80003430 <mcp2515_getReceivedMessage+0x48>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t receivedMessageInterrupt_bm;

	switch(bufferNum){
800033f6:	58 07       	cp.w	r7,0
800033f8:	c0 a0       	breq	8000340c <mcp2515_getReceivedMessage+0x24>
800033fa:	30 18       	mov	r8,1
800033fc:	f0 07 18 00 	cp.b	r7,r8
80003400:	c0 40       	breq	80003408 <mcp2515_getReceivedMessage+0x20>
80003402:	e0 66 00 ff 	mov	r6,255
80003406:	c1 28       	rjmp	8000342a <mcp2515_getReceivedMessage+0x42>
80003408:	37 5b       	mov	r11,117
8000340a:	c0 28       	rjmp	8000340e <mcp2515_getReceivedMessage+0x26>
8000340c:	36 5b       	mov	r11,101
			return 0xFF; //faulty call of function
	}
	
	
	//get DLC:
	uint8_t DLC =  mcp2515_readRegister(spi_dev, messageDLCAddress);
8000340e:	0a 9c       	mov	r12,r5
80003410:	f0 1f 00 09 	mcall	80003434 <mcp2515_getReceivedMessage+0x4c>
	DLC &= RX_DLC_BITS_bm;	// filter away any unwanted bits
80003414:	ed dc c0 04 	bfextu	r6,r12,0x0,0x4
	
	// get Data:
	mcp2515_readRXbuffer(spi_dev,bufferNum,data,DLC);	
80003418:	0c 99       	mov	r9,r6
8000341a:	08 9a       	mov	r10,r4
8000341c:	0e 9b       	mov	r11,r7
8000341e:	0a 9c       	mov	r12,r5
80003420:	f0 1f 00 06 	mcall	80003438 <mcp2515_getReceivedMessage+0x50>
	//mcp2515_read_array(spi_dev,data,DLC,messageAddress);
	
	
	//reset interrupt flag: (perhaps no longer needed due to the readRXbuffer function over - it should automatically reset the flag)
	//mcp2515_bitModifyRegister(spi_dev, CANINTF, receivedMessageInterrupt_bm,0x00);
	gpio_set_pin_high(LED1);
80003424:	35 3c       	mov	r12,83
80003426:	f0 1f 00 06 	mcall	8000343c <mcp2515_getReceivedMessage+0x54>
	return DLC;

}
8000342a:	0c 9c       	mov	r12,r6
8000342c:	d8 22       	popm	r4-r7,pc
8000342e:	00 00       	add	r0,r0
80003430:	80 00       	ld.sh	r0,r0[0x0]
80003432:	69 4c       	ld.w	r12,r4[0x50]
80003434:	80 00       	ld.sh	r0,r0[0x0]
80003436:	32 88       	mov	r8,40
80003438:	80 00       	ld.sh	r0,r0[0x0]
8000343a:	31 44       	mov	r4,20
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	69 36       	ld.w	r6,r4[0x4c]

80003440 <mcp2515_sendCanMessage>:
	spi_deselect_device(MCP2515_SPI_ADDRESS, spi_dev);
	return registerValue[0];
	
}

void mcp2515_sendCanMessage ( struct spi_device * spi_dev, uint8_t DLC, uint8_t * data, uint16_t address, uint8_t bufferNumber ){
80003440:	eb cd 40 fe 	pushm	r1-r7,lr
80003444:	18 97       	mov	r7,r12
80003446:	16 94       	mov	r4,r11
80003448:	14 93       	mov	r3,r10
8000344a:	12 95       	mov	r5,r9
8000344c:	10 96       	mov	r6,r8
	
	gpio_set_pin_low(LED2);
8000344e:	35 2c       	mov	r12,82
80003450:	f0 1f 00 1b 	mcall	800034bc <mcp2515_sendCanMessage+0x7c>
	uint8_t messageAddress;
	uint8_t messageDLCAddress;
	uint8_t dataAddress;
	uint8_t controlRegisterAddress;
	
	switch(bufferNumber){
80003454:	58 06       	cp.w	r6,0
80003456:	c0 a0       	breq	8000346a <mcp2515_sendCanMessage+0x2a>
80003458:	30 18       	mov	r8,1
8000345a:	f0 06 18 00 	cp.b	r6,r8
8000345e:	c2 c1       	brne	800034b6 <mcp2515_sendCanMessage+0x76>
80003460:	34 01       	mov	r1,64
80003462:	34 62       	mov	r2,70
80003464:	34 5b       	mov	r11,69
80003466:	34 16       	mov	r6,65
80003468:	c0 58       	rjmp	80003472 <mcp2515_sendCanMessage+0x32>
8000346a:	33 01       	mov	r1,48
8000346c:	33 62       	mov	r2,54
8000346e:	33 5b       	mov	r11,53
80003470:	33 16       	mov	r6,49
	//	dataToSend[i] = data[i-5];
	//}
	//mcp2515_write_array(spi_dev,dataToSend,5+DLC,messageAddress);
	
	// Set up length of message
	mcp2515_writeRegister(spi_dev, messageDLCAddress, DLC );
80003472:	08 9a       	mov	r10,r4
80003474:	0e 9c       	mov	r12,r7
80003476:	f0 1f 00 13 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	
	// set up address
	uint8_t addressMSB = ( address >> 3);
	mcp2515_writeRegister(spi_dev, messageAddress, addressMSB );
8000347a:	f5 d5 c0 68 	bfextu	r10,r5,0x3,0x8
8000347e:	0c 9b       	mov	r11,r6
80003480:	0e 9c       	mov	r12,r7
80003482:	f0 1f 00 10 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	uint8_t addressLSB = (address << 5);
	mcp2515_writeRegister(spi_dev, messageAddress + 1 , addressLSB);
80003486:	ea 0a 15 05 	lsl	r10,r5,0x5
8000348a:	ec cb ff ff 	sub	r11,r6,-1
8000348e:	e2 1a 00 e0 	andl	r10,0xe0,COH
80003492:	5c 5b       	castu.b	r11
80003494:	0e 9c       	mov	r12,r7
80003496:	f0 1f 00 0b 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	
	// set up data
	
	mcp2515_write_array(spi_dev,data,DLC,dataAddress);
8000349a:	04 99       	mov	r9,r2
8000349c:	08 9a       	mov	r10,r4
8000349e:	06 9b       	mov	r11,r3
800034a0:	0e 9c       	mov	r12,r7
800034a2:	f0 1f 00 09 	mcall	800034c4 <mcp2515_sendCanMessage+0x84>
	
	// Request data transmission, priority set to low
	uint8_t dataTransmissionSetting = MCP2515_CAN_MESSAGE_PRIORITY_HIGHEST_bm | MCP2515_CAN_TRANSMIT_REQUEST_bm;
	mcp2515_writeRegister (spi_dev, controlRegisterAddress, dataTransmissionSetting );
800034a6:	30 ba       	mov	r10,11
800034a8:	02 9b       	mov	r11,r1
800034aa:	0e 9c       	mov	r12,r7
800034ac:	f0 1f 00 05 	mcall	800034c0 <mcp2515_sendCanMessage+0x80>
	gpio_set_pin_high(LED2);
800034b0:	35 2c       	mov	r12,82
800034b2:	f0 1f 00 06 	mcall	800034c8 <mcp2515_sendCanMessage+0x88>
800034b6:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
800034ba:	00 00       	add	r0,r0
800034bc:	80 00       	ld.sh	r0,r0[0x0]
800034be:	69 4c       	ld.w	r12,r4[0x50]
800034c0:	80 00       	ld.sh	r0,r0[0x0]
800034c2:	32 f8       	mov	r8,47
800034c4:	80 00       	ld.sh	r0,r0[0x0]
800034c6:	31 9c       	mov	r12,25
800034c8:	80 00       	ld.sh	r0,r0[0x0]
800034ca:	69 36       	ld.w	r6,r4[0x4c]

800034cc <spi_init_module>:
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}

struct spi_device spi_init_module(void) {
800034cc:	eb cd 40 c0 	pushm	r6-r7,lr
800034d0:	20 1d       	sub	sp,4
	struct spi_device spi_device_conf = {
		.id = 0
	};
800034d2:	fa c7 ff fc 	sub	r7,sp,-4
800034d6:	30 08       	mov	r8,0
800034d8:	0e f8       	st.b	--r7,r8
 * \brief Enable a module clock derived from the PBC clock
 * \param index Index of the module clock in the PBCMASK register
 */
static inline void sysclk_enable_pbc_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBC, index);
800034da:	30 3b       	mov	r11,3
800034dc:	30 4c       	mov	r12,4
800034de:	f0 1f 00 1b 	mcall	80003548 <spi_init_module+0x7c>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800034e2:	fc 76 18 00 	mov	r6,-190464
800034e6:	e0 68 00 80 	mov	r8,128
800034ea:	8d 08       	st.w	r6[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800034ec:	6c 18       	ld.w	r8,r6[0x4]
800034ee:	30 19       	mov	r9,1
800034f0:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800034f4:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800034f6:	6c 18       	ld.w	r8,r6[0x4]
800034f8:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800034fc:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
800034fe:	6c 18       	ld.w	r8,r6[0x4]
80003500:	30 0a       	mov	r10,0
80003502:	f1 da d0 e1 	bfins	r8,r10,0x7,0x1
80003506:	8d 18       	st.w	r6[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
80003508:	6c 18       	ld.w	r8,r6[0x4]
8000350a:	30 f9       	mov	r9,15
8000350c:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003510:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003512:	6c 18       	ld.w	r8,r6[0x4]
80003514:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
80003518:	8d 18       	st.w	r6[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
8000351a:	6c 18       	ld.w	r8,r6[0x4]
8000351c:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
80003520:	8d 18       	st.w	r6[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003522:	6c 18       	ld.w	r8,r6[0x4]
80003524:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
80003528:	8d 18       	st.w	r6[0x4],r8

	spi_master_init(SPI_ADRESS);
	spi_master_setup_device(SPI_ADRESS, &spi_device_conf, SPI_MODE_0, 1000000, 0);
8000352a:	14 98       	mov	r8,r10
8000352c:	ee 79 42 40 	mov	r9,1000000
80003530:	0e 9b       	mov	r11,r7
80003532:	0c 9c       	mov	r12,r6
80003534:	f0 1f 00 06 	mcall	8000354c <spi_init_module+0x80>
	spi_enable(SPI_ADRESS);
80003538:	0c 9c       	mov	r12,r6
8000353a:	f0 1f 00 06 	mcall	80003550 <spi_init_module+0x84>
	return spi_device_conf;
}
8000353e:	1b bc       	ld.ub	r12,sp[0x3]
80003540:	2f fd       	sub	sp,-4
80003542:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003546:	00 00       	add	r0,r0
80003548:	80 00       	ld.sh	r0,r0[0x0]
8000354a:	6c 7c       	ld.w	r12,r6[0x1c]
8000354c:	80 00       	ld.sh	r0,r0[0x0]
8000354e:	24 84       	sub	r4,72
80003550:	80 00       	ld.sh	r0,r0[0x0]
80003552:	20 24       	sub	r4,2

80003554 <spi_init_pins>:
	MCP2515_CMD_RTS = 0x80,
	MCP2515_CMD_READ_STATUS = 0xA0,
	MCP2515_CMD_BIT_MODIFY = 0x05,
} MCP2515_CMD_t;

void spi_init_pins(void) {
80003554:	d4 01       	pushm	lr
		{SPI_MOSI_PIN,	SPI_MOSI_FUNCTION},
		{SPI_CS_PIN,	SPI_CS_FUNCTION},
	};

	// Assign I/Os to SPI.
	gpio_enable_module(MCP2515_SPI_GPIO_MAP,
80003556:	30 5b       	mov	r11,5
80003558:	48 2c       	lddpc	r12,80003560 <spi_init_pins+0xc>
8000355a:	f0 1f 00 03 	mcall	80003564 <spi_init_pins+0x10>
	sizeof(MCP2515_SPI_GPIO_MAP) / sizeof(MCP2515_SPI_GPIO_MAP[0]));

}
8000355e:	d8 02       	popm	pc
80003560:	80 00       	ld.sh	r0,r0[0x0]
80003562:	80 04       	ld.sh	r4,r0[0x0]
80003564:	80 00       	ld.sh	r0,r0[0x0]
80003566:	67 c0       	ld.w	r0,r3[0x70]

80003568 <fsm_ecu_init>:
#define SOFTWARE_TIMER_0_5_SEC		25
#define SOFTWARE_TIMER_1_SEC		50

static uint16_t attempts =	0;

void fsm_ecu_init(fsm_ecu_data_t *ecu_data) {
80003568:	eb cd 00 c0 	pushm	r6-r7
	ecu_data->state = STATE_STARTUP;
8000356c:	30 08       	mov	r8,0
8000356e:	99 08       	st.w	r12[0x0],r8
	ecu_data->inverter_can_msg = (inverter_can_msg_t){.data.u64 = 0x0LL, .dlc = 0};
80003570:	30 06       	mov	r6,0
80003572:	30 07       	mov	r7,0
80003574:	f8 e7 00 04 	st.d	r12[4],r6
80003578:	99 38       	st.w	r12[0xc],r8
	ecu_data->trq_sens0 = 0;
8000357a:	f9 58 00 10 	st.h	r12[16],r8
	ecu_data->trq_sens1 = 0;
8000357e:	f9 58 00 12 	st.h	r12[18],r8
	ecu_data->trq_pedal = 0;
80003582:	30 0a       	mov	r10,0
80003584:	99 7a       	st.w	r12[0x1c],r10
	ecu_data->trq_sens0_err = 0;
80003586:	f9 68 00 14 	st.b	r12[20],r8
	ecu_data->trq_sens1_err = 0;
8000358a:	f9 68 00 15 	st.b	r12[21],r8
	ecu_data->trq_cmd = 0;
8000358e:	f9 58 00 16 	st.h	r12[22],r8
	ecu_data->trq_pid = 0;
80003592:	99 6a       	st.w	r12[0x18],r10
	ecu_data->dash_msg = (dash_can_msg_t){.data.u64 = 0x0LL, .id = 0};
80003594:	f8 e7 00 20 	st.d	r12[32],r6
80003598:	99 a8       	st.w	r12[0x28],r8
	ecu_data->bms_msg = (bms_can_msg_t){.data.u64 = 0x0LL, .id = 0};
8000359a:	f8 e7 00 2c 	st.d	r12[44],r6
8000359e:	99 d8       	st.w	r12[0x34],r8
	ecu_data->vdc_battery = 0;
800035a0:	f9 58 00 38 	st.h	r12[56],r8
	ecu_data->inverter_vdc = 0;
800035a4:	f9 58 00 3a 	st.h	r12[58],r8
	ecu_data->rpm = 0;
800035a8:	f9 58 00 3c 	st.h	r12[60],r8
	ecu_data->motor_temp = 0;
800035ac:	f9 58 00 3e 	st.h	r12[62],r8
	ecu_data->inverter_temp = 0;
800035b0:	f9 58 00 40 	st.h	r12[64],r8
	ecu_data->brake_front = 0;
800035b4:	f9 58 00 42 	st.h	r12[66],r8
	ecu_data->brake_rear = 0;
800035b8:	f9 58 00 44 	st.h	r12[68],r8
	ecu_data->flag_start_precharge = 0;
800035bc:	f9 68 00 46 	st.b	r12[70],r8
	ecu_data->flag_brake_implausible = 0;
800035c0:	f9 68 00 47 	st.b	r12[71],r8
	ecu_data->max_cell_temp = 0;
800035c4:	f9 68 00 48 	st.b	r12[72],r8
	ecu_data->flag_drive_enable = DRIVE_DISABLED;
800035c8:	f9 48 00 4c 	st.w	r12[76],r8
	ecu_data->arctos_mode = ARCTOS_MODE_NORMAL;
800035cc:	f9 48 00 50 	st.w	r12[80],r8
	ecu_data->inverter_error = 0;
800035d0:	f9 58 00 54 	st.h	r12[84],r8
	ecu_data->ecu_error = 0;
800035d4:	f9 58 00 56 	st.h	r12[86],r8
	ecu_data->WFL_sens = 0;
800035d8:	f9 58 00 58 	st.h	r12[88],r8
	ecu_data->WFR_sens = 0;
800035dc:	f9 58 00 5a 	st.h	r12[90],r8
	ecu_data->WRL_sens = 0;
800035e0:	f9 58 00 5c 	st.h	r12[92],r8
	ecu_data->WRR_sens = 0;
800035e4:	f9 58 00 5e 	st.h	r12[94],r8
	ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800035e8:	f9 48 00 60 	st.w	r12[96],r8
	ecu_data->reboot = 0;
800035ec:	f9 68 00 64 	st.b	r12[100],r8
	ecu_data->config_max_trq = 100;
800035f0:	36 4b       	mov	r11,100
800035f2:	f9 6b 00 65 	st.b	r12[101],r11
	ecu_data->Kp = Kp_default;
800035f6:	fc 1b 42 c8 	movh	r11,0x42c8
800035fa:	f9 4b 00 68 	st.w	r12[104],r11
	ecu_data->Ki = Ki_default;
800035fe:	f9 4a 00 6c 	st.w	r12[108],r10
	ecu_data->Kd = Kd_default;
80003602:	fc 1a 41 f0 	movh	r10,0x41f0
80003606:	f9 4a 00 70 	st.w	r12[112],r10
	ecu_data->d_filter_gain = D_FILTER_GAIN_DEFAULT;
8000360a:	fc 1b 3d 80 	movh	r11,0x3d80
8000360e:	f9 4b 00 78 	st.w	r12[120],r11
	ecu_data->slip_target = SLIP_TARGET_DEFAULT;
80003612:	e0 6a cc cd 	mov	r10,52429
80003616:	ea 1a 3e 4c 	orh	r10,0x3e4c
8000361a:	f9 4a 00 74 	st.w	r12[116],r10
	ecu_data->inverter_timeout = 0;
8000361e:	f9 68 00 7c 	st.b	r12[124],r8
	ecu_data->lc_filter_gain = LC_FILTER_GAIN_DEFAULT;
80003622:	e0 69 94 36 	mov	r9,37942
80003626:	ea 19 3c 57 	orh	r9,0x3c57
8000362a:	f9 49 00 80 	st.w	r12[128],r9
	ecu_data->lc_trq_init = LC_TRQ_INIT_DEFAULT;
8000362e:	e0 6b 90 00 	mov	r11,36864
80003632:	ea 1b 46 19 	orh	r11,0x4619
80003636:	f9 4b 00 84 	st.w	r12[132],r11
	ecu_data->kers_factor = 0;
8000363a:	f9 58 00 88 	st.h	r12[136],r8
	ecu_data->bms_current = 0;
8000363e:	f9 58 00 8a 	st.h	r12[138],r8
}
80003642:	e3 cd 00 c0 	ldm	sp++,r6-r7
80003646:	5e fc       	retal	r12

80003648 <fsm_ecu_run_state>:
	fsm_ecu_state_deactivate_launch_func,
	fsm_ecu_state_plausibility_error_func,
	fsm_ecu_state_error_func,
};

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
80003648:	d4 01       	pushm	lr
	return fsm_ecu_state_table[ current_state ]( data );
8000364a:	48 48       	lddpc	r8,80003658 <fsm_ecu_run_state+0x10>
8000364c:	f0 0c 03 28 	ld.w	r8,r8[r12<<0x2]
80003650:	16 9c       	mov	r12,r11
80003652:	5d 18       	icall	r8
};
80003654:	d8 02       	popm	pc
80003656:	00 00       	add	r0,r0
80003658:	80 00       	ld.sh	r0,r0[0x0]
8000365a:	80 2c       	ld.sh	r12,r0[0x4]

8000365c <fsm_ecu_state_error_func>:
	return next_state;
};


	
fsm_ecu_state_t fsm_ecu_state_error_func( fsm_ecu_data_t *ecu_data ) {
8000365c:	eb cd 40 80 	pushm	r7,lr
80003660:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ERROR;
	get_new_data(ecu_data);
80003662:	f0 1f 00 12 	mcall	800036a8 <fsm_ecu_state_error_func+0x4c>
	/* Disable AIR+ */
	gpio_set_pin_low(AIR_PLUS);
80003666:	30 4c       	mov	r12,4
80003668:	f0 1f 00 11 	mcall	800036ac <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(FRG_PIN);
8000366c:	30 9c       	mov	r12,9
8000366e:	f0 1f 00 10 	mcall	800036ac <fsm_ecu_state_error_func+0x50>
	gpio_set_pin_low(RFE_PIN);
80003672:	31 0c       	mov	r12,16
80003674:	f0 1f 00 0e 	mcall	800036ac <fsm_ecu_state_error_func+0x50>
	ecu_data->trq_cmd = 0x0;
80003678:	30 08       	mov	r8,0
8000367a:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
8000367e:	30 0c       	mov	r12,0
80003680:	f0 1f 00 0c 	mcall	800036b0 <fsm_ecu_state_error_func+0x54>
	
	if (ecu_data->reboot == 1) {
80003684:	ef 39 00 64 	ld.ub	r9,r7[100]
80003688:	30 18       	mov	r8,1
8000368a:	f0 09 18 00 	cp.b	r9,r8
8000368e:	c0 40       	breq	80003696 <fsm_ecu_state_error_func+0x3a>
80003690:	30 8c       	mov	r12,8
80003692:	e3 cd 80 80 	ldm	sp++,r7,pc
		ecu_data->reboot = 0;
80003696:	30 08       	mov	r8,0
80003698:	ef 68 00 64 	st.b	r7[100],r8
		fsm_ecu_init(ecu_data); // Reinitialize data struct
8000369c:	0e 9c       	mov	r12,r7
8000369e:	f0 1f 00 06 	mcall	800036b4 <fsm_ecu_state_error_func+0x58>
800036a2:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
800036a6:	00 00       	add	r0,r0
800036a8:	80 00       	ld.sh	r0,r0[0x0]
800036aa:	43 e8       	lddsp	r8,sp[0xf8]
800036ac:	80 00       	ld.sh	r0,r0[0x0]
800036ae:	69 4c       	ld.w	r12,r4[0x50]
800036b0:	80 00       	ld.sh	r0,r0[0x0]
800036b2:	2b 08       	sub	r8,-80
800036b4:	80 00       	ld.sh	r0,r0[0x0]
800036b6:	35 68       	mov	r8,86

800036b8 <fsm_ecu_state_plausibility_error_func>:
		ecu_can_send_ready_to_drive();
		return STATE_READY;
	}
}

fsm_ecu_state_t fsm_ecu_state_plausibility_error_func( fsm_ecu_data_t *ecu_data ) {
800036b8:	eb cd 40 c0 	pushm	r6-r7,lr
800036bc:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_PLAUSIBILITY_ERROR;

	get_new_data(ecu_data);
800036be:	f0 1f 00 1b 	mcall	80003728 <fsm_ecu_state_plausibility_error_func+0x70>
	get_trq_sens(ecu_data);
800036c2:	0e 9c       	mov	r12,r7
800036c4:	f0 1f 00 1a 	mcall	8000372c <fsm_ecu_state_plausibility_error_func+0x74>

	if ( torque_plausibility_check(ecu_data) == true ) {
800036c8:	0e 9c       	mov	r12,r7
800036ca:	f0 1f 00 1a 	mcall	80003730 <fsm_ecu_state_plausibility_error_func+0x78>
800036ce:	c2 30       	breq	80003714 <fsm_ecu_state_plausibility_error_func+0x5c>
		if (ecu_data->flag_brake_implausible) {
800036d0:	ef 39 00 47 	ld.ub	r9,r7[71]
800036d4:	30 08       	mov	r8,0
800036d6:	f0 09 18 00 	cp.b	r9,r8
800036da:	c1 30       	breq	80003700 <fsm_ecu_state_plausibility_error_func+0x48>
			/* Can return to normal state if pedal travel < 5% (pedal = <0,1000>) */
			if (max(ecu_data->trq_sens0, ecu_data->trq_sens1) < 50) {
800036dc:	ef 08 00 10 	ld.sh	r8,r7[16]
800036e0:	ef 09 00 12 	ld.sh	r9,r7[18]
800036e4:	f0 09 0c 48 	max	r8,r8,r9
800036e8:	e0 48 00 31 	cp.w	r8,49
800036ec:	e0 89 00 14 	brgt	80003714 <fsm_ecu_state_plausibility_error_func+0x5c>
				ecu_data->flag_brake_implausible = 0;
800036f0:	30 08       	mov	r8,0
800036f2:	ef 68 00 47 	st.b	r7[71],r8
				gpio_set_pin_high(FRG_PIN);
800036f6:	30 9c       	mov	r12,9
800036f8:	f0 1f 00 0f 	mcall	80003734 <fsm_ecu_state_plausibility_error_func+0x7c>
800036fc:	30 36       	mov	r6,3
800036fe:	c0 c8       	rjmp	80003716 <fsm_ecu_state_plausibility_error_func+0x5e>
				next_state = STATE_READY;
			}
		} else {
			gpio_set_pin_high(FRG_PIN);
80003700:	30 9c       	mov	r12,9
80003702:	f0 1f 00 0d 	mcall	80003734 <fsm_ecu_state_plausibility_error_func+0x7c>
			if (ecu_data->launch_control_flag == LAUNCH_CONTROL_ACTIVE) {
80003706:	6f 86       	ld.w	r6,r7[0x60]
80003708:	58 36       	cp.w	r6,3
8000370a:	f9 b6 00 05 	moveq	r6,5
8000370e:	f9 b6 01 03 	movne	r6,3
80003712:	c0 28       	rjmp	80003716 <fsm_ecu_state_plausibility_error_func+0x5e>
80003714:	30 76       	mov	r6,7
			} else {
				next_state = STATE_READY;	
			}
		}
	}
	ecu_data->trq_cmd = 0x0;
80003716:	30 08       	mov	r8,0
80003718:	ef 58 00 16 	st.h	r7[22],r8
	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
8000371c:	30 0c       	mov	r12,0
8000371e:	f0 1f 00 07 	mcall	80003738 <fsm_ecu_state_plausibility_error_func+0x80>
	return next_state;
};
80003722:	0c 9c       	mov	r12,r6
80003724:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	43 e8       	lddsp	r8,sp[0xf8]
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	44 a8       	lddsp	r8,sp[0x128]
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	3e f4       	mov	r4,-17
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	69 36       	ld.w	r6,r4[0x4c]
80003738:	80 00       	ld.sh	r0,r0[0x0]
8000373a:	2b 08       	sub	r8,-80

8000373c <fsm_ecu_state_deactivate_launch_func>:
	}
	
	return next_state;
}

fsm_ecu_state_t fsm_ecu_state_deactivate_launch_func( fsm_ecu_data_t *ecu_data ) {
8000373c:	d4 01       	pushm	lr
	//Wait for 5 seconds before returning to ready state
	static uint8_t timer = 0;
	if (timer < SOFTWARE_TIMER_5_SEC) {
8000373e:	48 d8       	lddpc	r8,80003770 <fsm_ecu_state_deactivate_launch_func+0x34>
80003740:	11 88       	ld.ub	r8,r8[0x0]
80003742:	3f 99       	mov	r9,-7
80003744:	f2 08 18 00 	cp.b	r8,r9
80003748:	e0 8b 00 0d 	brhi	80003762 <fsm_ecu_state_deactivate_launch_func+0x26>
		timer++;
8000374c:	2f f8       	sub	r8,-1
8000374e:	48 99       	lddpc	r9,80003770 <fsm_ecu_state_deactivate_launch_func+0x34>
80003750:	b2 88       	st.b	r9[0x0],r8
		ecu_data->trq_cmd = 0;
80003752:	30 08       	mov	r8,0
80003754:	f9 58 00 16 	st.h	r12[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003758:	30 0c       	mov	r12,0
8000375a:	f0 1f 00 07 	mcall	80003774 <fsm_ecu_state_deactivate_launch_func+0x38>
8000375e:	30 6c       	mov	r12,6
		return STATE_DEACTIVATE_LAUNCH;
80003760:	d8 02       	popm	pc
	} else {
		timer = 0;
80003762:	30 09       	mov	r9,0
80003764:	48 38       	lddpc	r8,80003770 <fsm_ecu_state_deactivate_launch_func+0x34>
80003766:	b0 89       	st.b	r8[0x0],r9
		ecu_can_send_ready_to_drive();
80003768:	f0 1f 00 04 	mcall	80003778 <fsm_ecu_state_deactivate_launch_func+0x3c>
8000376c:	30 3c       	mov	r12,3
		return STATE_READY;
	}
}
8000376e:	d8 02       	popm	pc
80003770:	00 00       	add	r0,r0
80003772:	cb fe       	rcall	800034f0 <spi_init_module+0x24>
80003774:	80 00       	ld.sh	r0,r0[0x0]
80003776:	2b 08       	sub	r8,-80
80003778:	80 00       	ld.sh	r0,r0[0x0]
8000377a:	29 a0       	sub	r0,-102

8000377c <fsm_ecu_state_launch_control_func>:
	}
	
	return next_state;
}	

fsm_ecu_state_t fsm_ecu_state_launch_control_func( fsm_ecu_data_t *ecu_data ) {
8000377c:	eb cd 40 80 	pushm	r7,lr
80003780:	18 97       	mov	r7,r12
	int16_t trq_min = 0;
	static uint16_t activation_timer = 0;
	fsm_ecu_state_t next_state = STATE_LAUNCH_CONTROL;
	
	get_new_data(ecu_data);
80003782:	f0 1f 00 35 	mcall	80003854 <fsm_ecu_state_launch_control_func+0xd8>
	get_trq_sens(ecu_data);
80003786:	0e 9c       	mov	r12,r7
80003788:	f0 1f 00 34 	mcall	80003858 <fsm_ecu_state_launch_control_func+0xdc>
	
	if (torque_plausibility_check(ecu_data)) {
8000378c:	0e 9c       	mov	r12,r7
8000378e:	f0 1f 00 34 	mcall	8000385c <fsm_ecu_state_launch_control_func+0xe0>
80003792:	c4 80       	breq	80003822 <fsm_ecu_state_launch_control_func+0xa6>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003794:	ef 08 00 10 	ld.sh	r8,r7[16]
80003798:	ef 09 00 12 	ld.sh	r9,r7[18]
8000379c:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
800037a0:	e0 68 01 f4 	mov	r8,500
800037a4:	f0 09 19 00 	cp.h	r9,r8
800037a8:	e0 8a 00 23 	brle	800037ee <fsm_ecu_state_launch_control_func+0x72>
			switch (ecu_data->launch_control_flag) {
800037ac:	6f 88       	ld.w	r8,r7[0x60]
800037ae:	58 28       	cp.w	r8,2
800037b0:	c0 d0       	breq	800037ca <fsm_ecu_state_launch_control_func+0x4e>
800037b2:	58 38       	cp.w	r8,3
800037b4:	c1 40       	breq	800037dc <fsm_ecu_state_launch_control_func+0x60>
800037b6:	58 18       	cp.w	r8,1
800037b8:	c0 30       	breq	800037be <fsm_ecu_state_launch_control_func+0x42>
800037ba:	30 5c       	mov	r12,5
800037bc:	c3 d8       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_INITIATE:
				activation_timer++;
800037be:	4a 98       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
800037c0:	90 09       	ld.sh	r9,r8[0x0]
800037c2:	2f f9       	sub	r9,-1
800037c4:	b0 09       	st.h	r8[0x0],r9
800037c6:	30 5c       	mov	r12,5
				break;
800037c8:	c3 78       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				
				case LAUNCH_CONTROL_COUNTDOWN_COMPLETE:
				ecu_data->launch_control_flag = LAUNCH_CONTROL_ACTIVE;
800037ca:	30 38       	mov	r8,3
800037cc:	ef 48 00 60 	st.w	r7[96],r8
				activation_timer = 0;	
800037d0:	30 09       	mov	r9,0
800037d2:	4a 48       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
800037d4:	b0 09       	st.h	r8[0x0],r9
800037d6:	30 5c       	mov	r12,5
				break;
800037d8:	e3 cd 80 80 	ldm	sp++,r7,pc
				
				case LAUNCH_CONTROL_ACTIVE:
				launch_control(ecu_data);
800037dc:	0e 9c       	mov	r12,r7
800037de:	f0 1f 00 22 	mcall	80003864 <fsm_ecu_state_launch_control_func+0xe8>
				ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
800037e2:	ef 0c 00 16 	ld.sh	r12,r7[22]
800037e6:	f0 1f 00 21 	mcall	80003868 <fsm_ecu_state_launch_control_func+0xec>
800037ea:	30 5c       	mov	r12,5
800037ec:	c2 58       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				default:
				break;	
			}
		} else {
			// Exit launch control
			switch (ecu_data->launch_control_flag) {
800037ee:	6f 88       	ld.w	r8,r7[0x60]
800037f0:	58 18       	cp.w	r8,1
800037f2:	c0 40       	breq	800037fa <fsm_ecu_state_launch_control_func+0x7e>
800037f4:	58 38       	cp.w	r8,3
800037f6:	c0 f1       	brne	80003814 <fsm_ecu_state_launch_control_func+0x98>
800037f8:	c0 88       	rjmp	80003808 <fsm_ecu_state_launch_control_func+0x8c>
				case LAUNCH_CONTROL_INITIATE:
					activation_timer = 0;
800037fa:	30 09       	mov	r9,0
800037fc:	49 98       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
800037fe:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
80003800:	f0 1f 00 1b 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf0>
80003804:	30 6c       	mov	r12,6
					next_state = STATE_DEACTIVATE_LAUNCH;
					break;
80003806:	c1 88       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
				case LAUNCH_CONTROL_ACTIVE:
					activation_timer = 0;
80003808:	30 09       	mov	r9,0
8000380a:	49 68       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
8000380c:	b0 09       	st.h	r8[0x0],r9
8000380e:	30 3c       	mov	r12,3
					next_state = STATE_READY;
					break;
80003810:	e3 cd 80 80 	ldm	sp++,r7,pc
				default:
					activation_timer = 0;
80003814:	30 09       	mov	r9,0
80003816:	49 38       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
80003818:	b0 09       	st.h	r8[0x0],r9
					ecu_can_send_launch_stop();
8000381a:	f0 1f 00 15 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf0>
8000381e:	30 6c       	mov	r12,6
80003820:	c0 b8       	rjmp	80003836 <fsm_ecu_state_launch_control_func+0xba>
					break;
			}	
		}
	} else {
		//Torque sensor implausibility
		ecu_data->trq_cmd = 0;
80003822:	30 08       	mov	r8,0
80003824:	ef 58 00 16 	st.h	r7[22],r8
		ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003828:	30 0c       	mov	r12,0
8000382a:	f0 1f 00 10 	mcall	80003868 <fsm_ecu_state_launch_control_func+0xec>
		gpio_set_pin_low(FRG_PIN);
8000382e:	30 9c       	mov	r12,9
80003830:	f0 1f 00 10 	mcall	80003870 <fsm_ecu_state_launch_control_func+0xf4>
80003834:	30 7c       	mov	r12,7
		next_state = STATE_PLAUSIBILITY_ERROR;	
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
80003836:	48 b8       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
80003838:	90 09       	ld.sh	r9,r8[0x0]
8000383a:	e0 68 01 f4 	mov	r8,500
8000383e:	f0 09 19 00 	cp.h	r9,r8
80003842:	c0 71       	brne	80003850 <fsm_ecu_state_launch_control_func+0xd4>
		activation_timer = 0;
80003844:	30 09       	mov	r9,0
80003846:	48 78       	lddpc	r8,80003860 <fsm_ecu_state_launch_control_func+0xe4>
80003848:	b0 09       	st.h	r8[0x0],r9
		ecu_can_send_launch_stop();
8000384a:	f0 1f 00 09 	mcall	8000386c <fsm_ecu_state_launch_control_func+0xf0>
8000384e:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}
80003850:	e3 cd 80 80 	ldm	sp++,r7,pc
80003854:	80 00       	ld.sh	r0,r0[0x0]
80003856:	43 e8       	lddsp	r8,sp[0xf8]
80003858:	80 00       	ld.sh	r0,r0[0x0]
8000385a:	44 a8       	lddsp	r8,sp[0x128]
8000385c:	80 00       	ld.sh	r0,r0[0x0]
8000385e:	3e f4       	mov	r4,-17
80003860:	00 00       	add	r0,r0
80003862:	cb fc       	rcall	800039e0 <fsm_ecu_state_ready_func+0xb8>
80003864:	80 00       	ld.sh	r0,r0[0x0]
80003866:	46 58       	lddsp	r8,sp[0x194]
80003868:	80 00       	ld.sh	r0,r0[0x0]
8000386a:	2b 08       	sub	r8,-80
8000386c:	80 00       	ld.sh	r0,r0[0x0]
8000386e:	28 40       	sub	r0,-124
80003870:	80 00       	ld.sh	r0,r0[0x0]
80003872:	69 4c       	ld.w	r12,r4[0x50]

80003874 <fsm_ecu_state_init_launch_func>:
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
 	
	return next_state;
};

fsm_ecu_state_t fsm_ecu_state_init_launch_func( fsm_ecu_data_t *ecu_data ) {	
80003874:	eb cd 40 80 	pushm	r7,lr
80003878:	18 97       	mov	r7,r12
	static uint16_t activation_timer = 0;
	static uint8_t verification_timer = 0;
	int16_t trq_min = 0;
	fsm_ecu_state_t next_state = STATE_INIT_LAUNCH;
	
	get_new_data(ecu_data);
8000387a:	f0 1f 00 25 	mcall	8000390c <fsm_ecu_state_init_launch_func+0x98>
	get_trq_sens(ecu_data);
8000387e:	0e 9c       	mov	r12,r7
80003880:	f0 1f 00 24 	mcall	80003910 <fsm_ecu_state_init_launch_func+0x9c>
	if (torque_plausibility_check(ecu_data)) {
80003884:	0e 9c       	mov	r12,r7
80003886:	f0 1f 00 24 	mcall	80003914 <fsm_ecu_state_init_launch_func+0xa0>
8000388a:	c0 31       	brne	80003890 <fsm_ecu_state_init_launch_func+0x1c>
8000388c:	30 4c       	mov	r12,4
8000388e:	c2 a8       	rjmp	800038e2 <fsm_ecu_state_init_launch_func+0x6e>
		trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80003890:	ef 08 00 10 	ld.sh	r8,r7[16]
80003894:	ef 09 00 12 	ld.sh	r9,r7[18]
80003898:	f0 09 0d 49 	min	r9,r8,r9
		if (trq_min > 500) {
8000389c:	e0 68 01 f4 	mov	r8,500
800038a0:	f0 09 19 00 	cp.h	r9,r8
800038a4:	e0 8a 00 17 	brle	800038d2 <fsm_ecu_state_init_launch_func+0x5e>
			if (verification_timer < SOFTWARE_TIMER_0_5_SEC) {
800038a8:	49 c8       	lddpc	r8,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038aa:	11 88       	ld.ub	r8,r8[0x0]
800038ac:	31 89       	mov	r9,24
800038ae:	f2 08 18 00 	cp.b	r8,r9
800038b2:	e0 8b 00 07 	brhi	800038c0 <fsm_ecu_state_init_launch_func+0x4c>
				verification_timer++;
800038b6:	2f f8       	sub	r8,-1
800038b8:	49 89       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038ba:	b2 88       	st.b	r9[0x0],r8
800038bc:	30 4c       	mov	r12,4
800038be:	c1 28       	rjmp	800038e2 <fsm_ecu_state_init_launch_func+0x6e>
			} else {
				activation_timer = 0;
800038c0:	30 08       	mov	r8,0
800038c2:	49 79       	lddpc	r9,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038c4:	b2 08       	st.h	r9[0x0],r8
				verification_timer = 0;
				//Pedals has been > 500 for 0.5 sec
				verification_timer = 0;
800038c6:	49 59       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038c8:	b2 88       	st.b	r9[0x0],r8
				ecu_can_send_launch_ready();
800038ca:	f0 1f 00 16 	mcall	80003920 <fsm_ecu_state_init_launch_func+0xac>
800038ce:	30 5c       	mov	r12,5
800038d0:	c0 98       	rjmp	800038e2 <fsm_ecu_state_init_launch_func+0x6e>
				next_state = STATE_LAUNCH_CONTROL;
			}
		} else {
			verification_timer = 0;
800038d2:	30 09       	mov	r9,0
800038d4:	49 18       	lddpc	r8,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038d6:	b0 89       	st.b	r8[0x0],r9
			activation_timer++;
800038d8:	49 18       	lddpc	r8,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038da:	90 09       	ld.sh	r9,r8[0x0]
800038dc:	2f f9       	sub	r9,-1
800038de:	b0 09       	st.h	r8[0x0],r9
800038e0:	30 4c       	mov	r12,4
		}
	}
	
	if (activation_timer == SOFTWARE_TIMER_10_SEC) {
800038e2:	48 f8       	lddpc	r8,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038e4:	90 09       	ld.sh	r9,r8[0x0]
800038e6:	e0 68 01 f4 	mov	r8,500
800038ea:	f0 09 19 00 	cp.h	r9,r8
800038ee:	c0 c1       	brne	80003906 <fsm_ecu_state_init_launch_func+0x92>
		activation_timer = 0;
800038f0:	30 08       	mov	r8,0
800038f2:	48 b9       	lddpc	r9,8000391c <fsm_ecu_state_init_launch_func+0xa8>
800038f4:	b2 08       	st.h	r9[0x0],r8
		verification_timer = 0;
800038f6:	48 99       	lddpc	r9,80003918 <fsm_ecu_state_init_launch_func+0xa4>
800038f8:	b2 88       	st.b	r9[0x0],r8
		ecu_can_send_launch_stop();
800038fa:	f0 1f 00 0b 	mcall	80003924 <fsm_ecu_state_init_launch_func+0xb0>
		ecu_data->launch_control_flag = LAUNCH_CONTROL_INACTIVE;
800038fe:	30 08       	mov	r8,0
80003900:	ef 48 00 60 	st.w	r7[96],r8
80003904:	30 6c       	mov	r12,6
		next_state = STATE_DEACTIVATE_LAUNCH;
	}
	
	return next_state;
}	
80003906:	e3 cd 80 80 	ldm	sp++,r7,pc
8000390a:	00 00       	add	r0,r0
8000390c:	80 00       	ld.sh	r0,r0[0x0]
8000390e:	43 e8       	lddsp	r8,sp[0xf8]
80003910:	80 00       	ld.sh	r0,r0[0x0]
80003912:	44 a8       	lddsp	r8,sp[0x128]
80003914:	80 00       	ld.sh	r0,r0[0x0]
80003916:	3e f4       	mov	r4,-17
80003918:	00 00       	add	r0,r0
8000391a:	cc 04       	brge	8000389a <fsm_ecu_state_init_launch_func+0x26>
8000391c:	00 00       	add	r0,r0
8000391e:	cc 02       	brcc	8000389e <fsm_ecu_state_init_launch_func+0x2a>
80003920:	80 00       	ld.sh	r0,r0[0x0]
80003922:	28 80       	sub	r0,-120
80003924:	80 00       	ld.sh	r0,r0[0x0]
80003926:	28 40       	sub	r0,-124

80003928 <fsm_ecu_state_ready_func>:
	
	return next_state;
};
	
	
fsm_ecu_state_t fsm_ecu_state_ready_func( fsm_ecu_data_t *ecu_data ) {
80003928:	eb cd 40 e0 	pushm	r5-r7,lr
8000392c:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_READY;
	int16_t kers = 0;
	
	get_new_data(ecu_data);
8000392e:	f0 1f 00 54 	mcall	80003a7c <fsm_ecu_state_ready_func+0x154>
	get_trq_sens(ecu_data);
80003932:	0e 9c       	mov	r12,r7
80003934:	f0 1f 00 53 	mcall	80003a80 <fsm_ecu_state_ready_func+0x158>
	get_speed_sens(ecu_data);
80003938:	0e 9c       	mov	r12,r7
8000393a:	f0 1f 00 53 	mcall	80003a84 <fsm_ecu_state_ready_func+0x15c>
	get_brake_sens(ecu_data);
8000393e:	0e 9c       	mov	r12,r7
80003940:	f0 1f 00 52 	mcall	80003a88 <fsm_ecu_state_ready_func+0x160>
	
	if (ecu_data->flag_drive_enable == DRIVE_DISABLE_REQUEST) {
80003944:	6f 38       	ld.w	r8,r7[0x4c]
80003946:	58 48       	cp.w	r8,4
80003948:	c0 b1       	brne	8000395e <fsm_ecu_state_ready_func+0x36>
		gpio_set_pin_low(FRG_PIN);
8000394a:	30 9c       	mov	r12,9
8000394c:	f0 1f 00 50 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
80003950:	30 08       	mov	r8,0
80003952:	ef 48 00 4c 	st.w	r7[76],r8
		ecu_can_send_drive_disabled();
80003956:	f0 1f 00 4f 	mcall	80003a90 <fsm_ecu_state_ready_func+0x168>
8000395a:	30 16       	mov	r6,1
		return STATE_CHARGED;
8000395c:	c8 d8       	rjmp	80003a76 <fsm_ecu_state_ready_func+0x14e>
	}
	
	if (ecu_data->inverter_vdc < 50) {
8000395e:	ef 09 00 3a 	ld.sh	r9,r7[58]
80003962:	33 18       	mov	r8,49
80003964:	f0 09 19 00 	cp.h	r9,r8
80003968:	e0 8b 00 13 	brhi	8000398e <fsm_ecu_state_ready_func+0x66>
		gpio_set_pin_low(FRG_PIN);
8000396c:	30 9c       	mov	r12,9
8000396e:	f0 1f 00 48 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		gpio_set_pin_low(RFE_PIN);
80003972:	31 0c       	mov	r12,16
80003974:	f0 1f 00 46 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		gpio_set_pin_low(AIR_PLUS);
80003978:	30 4c       	mov	r12,4
8000397a:	f0 1f 00 45 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		ecu_can_send_drive_disabled();
8000397e:	f0 1f 00 45 	mcall	80003a90 <fsm_ecu_state_ready_func+0x168>
		ecu_data->flag_drive_enable = DRIVE_DISABLED;
80003982:	30 06       	mov	r6,0
80003984:	ef 46 00 4c 	st.w	r7[76],r6
		ecu_data->flag_start_precharge = 0;
80003988:	ef 66 00 46 	st.b	r7[70],r6

		return STATE_STARTUP;
8000398c:	c7 58       	rjmp	80003a76 <fsm_ecu_state_ready_func+0x14e>
	}
	
	if (ecu_data->launch_control_flag == LAUNCH_CONTROL_INITIATE) {
8000398e:	6f 88       	ld.w	r8,r7[0x60]
80003990:	58 18       	cp.w	r8,1
80003992:	c1 91       	brne	800039c4 <fsm_ecu_state_ready_func+0x9c>
		if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20) && (ecu_data->trq_cmd == 0)) {
80003994:	ef 09 00 10 	ld.sh	r9,r7[16]
80003998:	31 38       	mov	r8,19
8000399a:	f0 09 19 00 	cp.h	r9,r8
8000399e:	e0 89 00 13 	brgt	800039c4 <fsm_ecu_state_ready_func+0x9c>
800039a2:	ef 09 00 12 	ld.sh	r9,r7[18]
800039a6:	f0 09 19 00 	cp.h	r9,r8
800039aa:	e0 89 00 0d 	brgt	800039c4 <fsm_ecu_state_ready_func+0x9c>
800039ae:	ef 09 00 16 	ld.sh	r9,r7[22]
800039b2:	30 08       	mov	r8,0
800039b4:	f0 09 19 00 	cp.h	r9,r8
800039b8:	c0 61       	brne	800039c4 <fsm_ecu_state_ready_func+0x9c>
			asm("nop");
800039ba:	d7 03       	nop
			ecu_can_confirm_activate_launch();
800039bc:	f0 1f 00 36 	mcall	80003a94 <fsm_ecu_state_ready_func+0x16c>
800039c0:	30 46       	mov	r6,4
			return STATE_INIT_LAUNCH;
800039c2:	c5 a8       	rjmp	80003a76 <fsm_ecu_state_ready_func+0x14e>
		} 	
	}
	
	uint8_t bspd = check_bspd();
800039c4:	f0 1f 00 35 	mcall	80003a98 <fsm_ecu_state_ready_func+0x170>
800039c8:	18 95       	mov	r5,r12
	//uint16_t slip = (uint16_t)(calculate_slip(ecu_data)*100);
	//uint16_t max_cur = calc_max_current_allowed(ecu_data);
	uint16_t inverter_power = calc_inverter_power(ecu_data);
800039ca:	0e 9c       	mov	r12,r7
800039cc:	f0 1f 00 34 	mcall	80003a9c <fsm_ecu_state_ready_func+0x174>
800039d0:	ed dc b0 10 	bfexts	r6,r12,0x0,0x10
	uint16_t bms_power = calc_bms_power(ecu_data);
800039d4:	0e 9c       	mov	r12,r7
800039d6:	f0 1f 00 33 	mcall	80003aa0 <fsm_ecu_state_ready_func+0x178>
	ecu_can_send_slip_current(inverter_power, bms_power); //Reuse function
800039da:	f7 dc c0 10 	bfextu	r11,r12,0x0,0x10
800039de:	f9 d6 c0 10 	bfextu	r12,r6,0x0,0x10
800039e2:	f0 1f 00 31 	mcall	80003aa4 <fsm_ecu_state_ready_func+0x17c>
	
	/* First set trq_cmd to 0. Will be updated if the following tests are passed. 
	 * If not, the motor will be disabled and zero torque requested (stored in inverter?). 
	 * When transitioning from plausibility error state to ready state, the zero command
	 * stored in inverter memory will be used (it may also be zero by default) */
 	ecu_data->trq_cmd = 0;
800039e6:	30 08       	mov	r8,0
800039e8:	ef 58 00 16 	st.h	r7[22],r8
	if ( bspd == BSPD_SIGNAL_LOSS_WARNING ) {
800039ec:	34 28       	mov	r8,66
800039ee:	f0 05 18 00 	cp.b	r5,r8
800039f2:	c1 11       	brne	80003a14 <fsm_ecu_state_ready_func+0xec>
		gpio_set_pin_low(RFE_PIN);
800039f4:	31 0c       	mov	r12,16
800039f6:	f0 1f 00 26 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		gpio_set_pin_low(FRG_PIN);
800039fa:	30 9c       	mov	r12,9
800039fc:	f0 1f 00 24 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		gpio_set_pin_low(AIR_PLUS);
80003a00:	30 4c       	mov	r12,4
80003a02:	f0 1f 00 23 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
		ecu_data->ecu_error |= (1 << ERR_BSPD);
80003a06:	ef 08 00 56 	ld.sh	r8,r7[86]
80003a0a:	a9 a8       	sbr	r8,0x8
80003a0c:	ef 58 00 56 	st.h	r7[86],r8
80003a10:	30 86       	mov	r6,8
80003a12:	c2 e8       	rjmp	80003a6e <fsm_ecu_state_ready_func+0x146>
		next_state = STATE_ERROR;
		
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
80003a14:	0e 9c       	mov	r12,r7
80003a16:	f0 1f 00 25 	mcall	80003aa8 <fsm_ecu_state_ready_func+0x180>
80003a1a:	c0 61       	brne	80003a26 <fsm_ecu_state_ready_func+0xfe>
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
80003a1c:	30 9c       	mov	r12,9
80003a1e:	f0 1f 00 1c 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
80003a22:	30 76       	mov	r6,7
80003a24:	c2 58       	rjmp	80003a6e <fsm_ecu_state_ready_func+0x146>
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
80003a26:	0e 9c       	mov	r12,r7
80003a28:	f0 1f 00 21 	mcall	80003aac <fsm_ecu_state_ready_func+0x184>
80003a2c:	c0 50       	breq	80003a36 <fsm_ecu_state_ready_func+0x10e>
80003a2e:	39 98       	mov	r8,-103
80003a30:	f0 05 18 00 	cp.b	r5,r8
80003a34:	c0 91       	brne	80003a46 <fsm_ecu_state_ready_func+0x11e>
 		gpio_set_pin_low(FRG_PIN);
80003a36:	30 9c       	mov	r12,9
80003a38:	f0 1f 00 15 	mcall	80003a8c <fsm_ecu_state_ready_func+0x164>
 		ecu_data->flag_brake_implausible = 1;
80003a3c:	30 18       	mov	r8,1
80003a3e:	ef 68 00 47 	st.b	r7[71],r8
80003a42:	30 76       	mov	r6,7
 	} else if ( torque_plausibility_check(ecu_data) == false ) {
 		/* Deviation > 10 %. Shut down power to motor */
 		gpio_set_pin_low(FRG_PIN);
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
 	} else if ((brake_plausibility_check(ecu_data) == false) || (bspd == BSPD_PLAUSIBILITY_OCCURED)) {
80003a44:	c1 58       	rjmp	80003a6e <fsm_ecu_state_ready_func+0x146>
 		gpio_set_pin_low(FRG_PIN);
 		ecu_data->flag_brake_implausible = 1;
 		next_state = STATE_PLAUSIBILITY_ERROR;
		 
  	} else {
		kers = calc_kers(ecu_data);
80003a46:	0e 9c       	mov	r12,r7
80003a48:	f0 1f 00 1a 	mcall	80003ab0 <fsm_ecu_state_ready_func+0x188>
		if (kers < 0) {
80003a4c:	30 08       	mov	r8,0
80003a4e:	f0 0c 19 00 	cp.h	r12,r8
80003a52:	c0 54       	brge	80003a5c <fsm_ecu_state_ready_func+0x134>
			ecu_data->trq_cmd = kers;
80003a54:	ef 5c 00 16 	st.h	r7[22],r12
80003a58:	30 36       	mov	r6,3
80003a5a:	c0 a8       	rjmp	80003a6e <fsm_ecu_state_ready_func+0x146>
		} else {
 			map_pedal(ecu_data);
80003a5c:	0e 9c       	mov	r12,r7
80003a5e:	f0 1f 00 16 	mcall	80003ab4 <fsm_ecu_state_ready_func+0x18c>
			ecu_data->trq_cmd = (int16_t)ecu_data->trq_pedal;
80003a62:	6e 78       	ld.w	r8,r7[0x1c]
80003a64:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
80003a68:	ef 58 00 16 	st.h	r7[22],r8
80003a6c:	30 36       	mov	r6,3
 		}
	}
 	
 	ecu_can_inverter_torque_cmd(ecu_data->trq_cmd);
80003a6e:	ef 0c 00 16 	ld.sh	r12,r7[22]
80003a72:	f0 1f 00 12 	mcall	80003ab8 <fsm_ecu_state_ready_func+0x190>
 	
	return next_state;
};
80003a76:	0c 9c       	mov	r12,r6
80003a78:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003a7c:	80 00       	ld.sh	r0,r0[0x0]
80003a7e:	43 e8       	lddsp	r8,sp[0xf8]
80003a80:	80 00       	ld.sh	r0,r0[0x0]
80003a82:	44 a8       	lddsp	r8,sp[0x128]
80003a84:	80 00       	ld.sh	r0,r0[0x0]
80003a86:	45 1c       	lddsp	r12,sp[0x144]
80003a88:	80 00       	ld.sh	r0,r0[0x0]
80003a8a:	45 94       	lddsp	r4,sp[0x164]
80003a8c:	80 00       	ld.sh	r0,r0[0x0]
80003a8e:	69 4c       	ld.w	r12,r4[0x50]
80003a90:	80 00       	ld.sh	r0,r0[0x0]
80003a92:	29 60       	sub	r0,-106
80003a94:	80 00       	ld.sh	r0,r0[0x0]
80003a96:	28 c0       	sub	r0,-116
80003a98:	80 00       	ld.sh	r0,r0[0x0]
80003a9a:	45 d4       	lddsp	r4,sp[0x174]
80003a9c:	80 00       	ld.sh	r0,r0[0x0]
80003a9e:	3f 34       	mov	r4,-13
80003aa0:	80 00       	ld.sh	r0,r0[0x0]
80003aa2:	3f 24       	mov	r4,-14
80003aa4:	80 00       	ld.sh	r0,r0[0x0]
80003aa6:	28 00       	sub	r0,-128
80003aa8:	80 00       	ld.sh	r0,r0[0x0]
80003aaa:	3e f4       	mov	r4,-17
80003aac:	80 00       	ld.sh	r0,r0[0x0]
80003aae:	3e a4       	mov	r4,-22
80003ab0:	80 00       	ld.sh	r0,r0[0x0]
80003ab2:	3f 78       	mov	r8,-9
80003ab4:	80 00       	ld.sh	r0,r0[0x0]
80003ab6:	43 58       	lddsp	r8,sp[0xd4]
80003ab8:	80 00       	ld.sh	r0,r0[0x0]
80003aba:	2b 08       	sub	r8,-80

80003abc <fsm_ecu_state_enable_drive_func>:
		}
	}
	return next_state;
};
	
fsm_ecu_state_t fsm_ecu_state_enable_drive_func( fsm_ecu_data_t *ecu_data ) {
80003abc:	eb cd 40 80 	pushm	r7,lr
80003ac0:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_ENABLE_DRIVE;
	static uint8_t internal_state = 0;
	get_new_data(ecu_data);
80003ac2:	f0 1f 00 4d 	mcall	80003bf4 <fsm_ecu_state_enable_drive_func+0x138>
	
	if (ecu_data->inverter_vdc < 50) {
80003ac6:	ef 09 00 3a 	ld.sh	r9,r7[58]
80003aca:	33 18       	mov	r8,49
80003acc:	f0 09 19 00 	cp.h	r9,r8
80003ad0:	e0 8b 00 10 	brhi	80003af0 <fsm_ecu_state_enable_drive_func+0x34>
		gpio_set_pin_low(FRG_PIN);
80003ad4:	30 9c       	mov	r12,9
80003ad6:	f0 1f 00 49 	mcall	80003bf8 <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(RFE_PIN);
80003ada:	31 0c       	mov	r12,16
80003adc:	f0 1f 00 47 	mcall	80003bf8 <fsm_ecu_state_enable_drive_func+0x13c>
		gpio_set_pin_low(AIR_PLUS);
80003ae0:	30 4c       	mov	r12,4
80003ae2:	f0 1f 00 46 	mcall	80003bf8 <fsm_ecu_state_enable_drive_func+0x13c>
		ecu_data->flag_start_precharge = 0;
80003ae6:	30 08       	mov	r8,0
80003ae8:	ef 68 00 46 	st.b	r7[70],r8
80003aec:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if (ecu_data->flag_drive_enable == DRIVE_ENABLE_RTDS_PLAYS) {
80003af0:	6f 38       	ld.w	r8,r7[0x4c]
80003af2:	58 38       	cp.w	r8,3
80003af4:	c5 e1       	brne	80003bb0 <fsm_ecu_state_enable_drive_func+0xf4>
		switch (internal_state) {
80003af6:	4c 28       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003af8:	11 88       	ld.ub	r8,r8[0x0]
80003afa:	30 19       	mov	r9,1
80003afc:	f2 08 18 00 	cp.b	r8,r9
80003b00:	c2 90       	breq	80003b52 <fsm_ecu_state_enable_drive_func+0x96>
80003b02:	c0 63       	brcs	80003b0e <fsm_ecu_state_enable_drive_func+0x52>
80003b04:	30 29       	mov	r9,2
80003b06:	f2 08 18 00 	cp.b	r8,r9
80003b0a:	c5 31       	brne	80003bb0 <fsm_ecu_state_enable_drive_func+0xf4>
80003b0c:	c3 d8       	rjmp	80003b86 <fsm_ecu_state_enable_drive_func+0xca>
			case 0:
			gpio_set_pin_high(RFE_PIN);
80003b0e:	31 0c       	mov	r12,16
80003b10:	f0 1f 00 3c 	mcall	80003c00 <fsm_ecu_state_enable_drive_func+0x144>
			ecu_can_inverter_enable_drive();
80003b14:	f0 1f 00 3c 	mcall	80003c04 <fsm_ecu_state_enable_drive_func+0x148>
			gpio_set_pin_high(FRG_PIN);
80003b18:	30 9c       	mov	r12,9
80003b1a:	f0 1f 00 3a 	mcall	80003c00 <fsm_ecu_state_enable_drive_func+0x144>
 * \return bool    \c true  if the pin is in high logical level
 *                 \c false if the pin is not in high logical level
 */
__always_inline static bool gpio_pin_is_high(uint32_t pin)
{
	return (gpio_get_pin_value(pin) != 0);
80003b1e:	37 5c       	mov	r12,117
80003b20:	f0 1f 00 3a 	mcall	80003c08 <fsm_ecu_state_enable_drive_func+0x14c>
			if (gpio_pin_is_high(INVERTER_DOUT1)) {
80003b24:	c1 10       	breq	80003b46 <fsm_ecu_state_enable_drive_func+0x8a>
				attempts = 0;
80003b26:	30 09       	mov	r9,0
80003b28:	4b 98       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003b2a:	b0 09       	st.h	r8[0x0],r9
				internal_state = 1;
80003b2c:	30 19       	mov	r9,1
80003b2e:	4b 48       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003b30:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003b32:	f0 1f 00 38 	mcall	80003c10 <fsm_ecu_state_enable_drive_func+0x154>
				ecu_data->inverter_error = 0xDEAD;
80003b36:	fe 78 de ad 	mov	r8,-8531
80003b3a:	ef 58 00 54 	st.h	r7[84],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003b3e:	e0 6c 00 8f 	mov	r12,143
80003b42:	f0 1f 00 35 	mcall	80003c14 <fsm_ecu_state_enable_drive_func+0x158>
			}
			attempts++;
80003b46:	4b 28       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003b48:	90 09       	ld.sh	r9,r8[0x0]
80003b4a:	2f f9       	sub	r9,-1
80003b4c:	b0 09       	st.h	r8[0x0],r9
80003b4e:	30 2c       	mov	r12,2
			break;
80003b50:	c3 18       	rjmp	80003bb2 <fsm_ecu_state_enable_drive_func+0xf6>
			
			case 1:
			if (ecu_data->inverter_error != 0xDEAD) {
80003b52:	ef 09 00 54 	ld.sh	r9,r7[84]
80003b56:	fe 78 de ad 	mov	r8,-8531
80003b5a:	f0 09 19 00 	cp.h	r9,r8
80003b5e:	c0 a0       	breq	80003b72 <fsm_ecu_state_enable_drive_func+0xb6>
				internal_state = 2;
80003b60:	30 29       	mov	r9,2
80003b62:	4a 78       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003b64:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003b66:	30 09       	mov	r9,0
80003b68:	4a 98       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003b6a:	b0 09       	st.h	r8[0x0],r9
80003b6c:	30 2c       	mov	r12,2
80003b6e:	e3 cd 80 80 	ldm	sp++,r7,pc
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003b72:	e0 6c 00 8f 	mov	r12,143
80003b76:	f0 1f 00 28 	mcall	80003c14 <fsm_ecu_state_enable_drive_func+0x158>
				attempts++;
80003b7a:	4a 58       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003b7c:	90 09       	ld.sh	r9,r8[0x0]
80003b7e:	2f f9       	sub	r9,-1
80003b80:	b0 09       	st.h	r8[0x0],r9
80003b82:	30 2c       	mov	r12,2
80003b84:	c1 78       	rjmp	80003bb2 <fsm_ecu_state_enable_drive_func+0xf6>
			}
			break;
			
			case 2:
			if (check_inverter_error(ecu_data) == 0) {
80003b86:	0e 9c       	mov	r12,r7
80003b88:	f0 1f 00 24 	mcall	80003c18 <fsm_ecu_state_enable_drive_func+0x15c>
80003b8c:	c0 b1       	brne	80003ba2 <fsm_ecu_state_enable_drive_func+0xe6>
				internal_state = 0; //Reset for next possible restart
80003b8e:	30 09       	mov	r9,0
80003b90:	49 b8       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003b92:	b0 89       	st.b	r8[0x0],r9
				ecu_can_send_ready_to_drive();
80003b94:	f0 1f 00 22 	mcall	80003c1c <fsm_ecu_state_enable_drive_func+0x160>
				ecu_data->flag_drive_enable = DRIVE_ENABLED;
80003b98:	30 28       	mov	r8,2
80003b9a:	ef 48 00 4c 	st.w	r7[76],r8
80003b9e:	30 3c       	mov	r12,3
80003ba0:	c0 98       	rjmp	80003bb2 <fsm_ecu_state_enable_drive_func+0xf6>
				next_state = STATE_READY;
			} else {
				//set error code - return inverters error register?
				ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003ba2:	ef 08 00 56 	ld.sh	r8,r7[86]
80003ba6:	a3 b8       	sbr	r8,0x3
80003ba8:	ef 58 00 56 	st.h	r7[86],r8
80003bac:	30 8c       	mov	r12,8
80003bae:	c0 28       	rjmp	80003bb2 <fsm_ecu_state_enable_drive_func+0xf6>
80003bb0:	30 2c       	mov	r12,2
			
			default:
			break;
		}
	}
	if (attempts == ATTEMPT_LIMIT) {
80003bb2:	49 78       	lddpc	r8,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003bb4:	90 09       	ld.sh	r9,r8[0x0]
80003bb6:	36 48       	mov	r8,100
80003bb8:	f0 09 19 00 	cp.h	r9,r8
80003bbc:	c1 a1       	brne	80003bf0 <fsm_ecu_state_enable_drive_func+0x134>
		if (internal_state == 0) {
80003bbe:	49 08       	lddpc	r8,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003bc0:	11 88       	ld.ub	r8,r8[0x0]
80003bc2:	58 08       	cp.w	r8,0
80003bc4:	c0 71       	brne	80003bd2 <fsm_ecu_state_enable_drive_func+0x116>
			ecu_data->ecu_error |= (1 << ERR_FRG);
80003bc6:	ef 08 00 56 	ld.sh	r8,r7[86]
80003bca:	a7 a8       	sbr	r8,0x6
80003bcc:	ef 58 00 56 	st.h	r7[86],r8
80003bd0:	c0 a8       	rjmp	80003be4 <fsm_ecu_state_enable_drive_func+0x128>
		} else if (internal_state == 1) {
80003bd2:	30 19       	mov	r9,1
80003bd4:	f2 08 18 00 	cp.b	r8,r9
80003bd8:	c0 61       	brne	80003be4 <fsm_ecu_state_enable_drive_func+0x128>
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003bda:	ef 08 00 56 	ld.sh	r8,r7[86]
80003bde:	a3 a8       	sbr	r8,0x2
80003be0:	ef 58 00 56 	st.h	r7[86],r8
		}
		attempts = 0; //Reset
80003be4:	30 08       	mov	r8,0
80003be6:	48 a9       	lddpc	r9,80003c0c <fsm_ecu_state_enable_drive_func+0x150>
80003be8:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0; //Reset
80003bea:	48 59       	lddpc	r9,80003bfc <fsm_ecu_state_enable_drive_func+0x140>
80003bec:	b2 88       	st.b	r9[0x0],r8
80003bee:	30 8c       	mov	r12,8
		next_state = STATE_ERROR;
	}
	
	return next_state;
};
80003bf0:	e3 cd 80 80 	ldm	sp++,r7,pc
80003bf4:	80 00       	ld.sh	r0,r0[0x0]
80003bf6:	43 e8       	lddsp	r8,sp[0xf8]
80003bf8:	80 00       	ld.sh	r0,r0[0x0]
80003bfa:	69 4c       	ld.w	r12,r4[0x50]
80003bfc:	00 00       	add	r0,r0
80003bfe:	cb f8       	rjmp	80003d7c <fsm_ecu_state_startup_func+0x68>
80003c00:	80 00       	ld.sh	r0,r0[0x0]
80003c02:	69 36       	ld.w	r6,r4[0x4c]
80003c04:	80 00       	ld.sh	r0,r0[0x0]
80003c06:	2b 8c       	sub	r12,-72
80003c08:	80 00       	ld.sh	r0,r0[0x0]
80003c0a:	69 20       	ld.w	r0,r4[0x48]
80003c0c:	00 00       	add	r0,r0
80003c0e:	cb fa       	rjmp	8000398c <fsm_ecu_state_ready_func+0x64>
80003c10:	80 00       	ld.sh	r0,r0[0x0]
80003c12:	45 fc       	lddsp	r12,sp[0x17c]
80003c14:	80 00       	ld.sh	r0,r0[0x0]
80003c16:	2a d4       	sub	r4,-83
80003c18:	80 00       	ld.sh	r0,r0[0x0]
80003c1a:	40 5c       	lddsp	r12,sp[0x14]
80003c1c:	80 00       	ld.sh	r0,r0[0x0]
80003c1e:	29 a0       	sub	r0,-102

80003c20 <fsm_ecu_state_charged_func>:
	return next_state;
}

	

fsm_ecu_state_t fsm_ecu_state_charged_func( fsm_ecu_data_t *ecu_data ) {
80003c20:	eb cd 40 c0 	pushm	r6-r7,lr
80003c24:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_CHARGED;
	uint8_t no_trq_sens = 0;
	uint8_t no_speed_sens = 0;

	get_new_data(ecu_data);
80003c26:	f0 1f 00 35 	mcall	80003cf8 <fsm_ecu_state_charged_func+0xd8>
	no_trq_sens	  = get_trq_sens(ecu_data);
80003c2a:	0e 9c       	mov	r12,r7
80003c2c:	f0 1f 00 34 	mcall	80003cfc <fsm_ecu_state_charged_func+0xdc>
80003c30:	18 96       	mov	r6,r12
	no_speed_sens = get_speed_sens(ecu_data);
80003c32:	0e 9c       	mov	r12,r7
80003c34:	f0 1f 00 33 	mcall	80003d00 <fsm_ecu_state_charged_func+0xe0>
	get_brake_sens(ecu_data);
80003c38:	0e 9c       	mov	r12,r7
80003c3a:	f0 1f 00 33 	mcall	80003d04 <fsm_ecu_state_charged_func+0xe4>
	no_speed_sens = 0;
	
	if (ecu_data->inverter_vdc < 50) {
80003c3e:	ef 09 00 3a 	ld.sh	r9,r7[58]
80003c42:	33 18       	mov	r8,49
80003c44:	f0 09 19 00 	cp.h	r9,r8
80003c48:	e0 8b 00 10 	brhi	80003c68 <fsm_ecu_state_charged_func+0x48>
		gpio_set_pin_low(FRG_PIN);
80003c4c:	30 9c       	mov	r12,9
80003c4e:	f0 1f 00 2f 	mcall	80003d08 <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(RFE_PIN);
80003c52:	31 0c       	mov	r12,16
80003c54:	f0 1f 00 2d 	mcall	80003d08 <fsm_ecu_state_charged_func+0xe8>
		gpio_set_pin_low(AIR_PLUS);
80003c58:	30 4c       	mov	r12,4
80003c5a:	f0 1f 00 2c 	mcall	80003d08 <fsm_ecu_state_charged_func+0xe8>
		ecu_data->flag_start_precharge = 0;
80003c5e:	30 08       	mov	r8,0
80003c60:	ef 68 00 46 	st.b	r7[70],r8
80003c64:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
		//Reinitialize ECU here if still <90% error
		return STATE_STARTUP;
	}
	
	if(ecu_data->flag_drive_enable == DRIVE_ENABLE_REQUEST) {
80003c68:	6f 38       	ld.w	r8,r7[0x4c]
80003c6a:	58 18       	cp.w	r8,1
80003c6c:	c0 30       	breq	80003c72 <fsm_ecu_state_charged_func+0x52>
80003c6e:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
 * \return bool    \c true if the pin is in low logical level
 *                 \c false if the pin is not in low logical level
 */
__always_inline static bool gpio_pin_is_low(uint32_t pin)
{
	return (gpio_get_pin_value(pin) == 0);
80003c72:	30 4c       	mov	r12,4
80003c74:	f0 1f 00 26 	mcall	80003d0c <fsm_ecu_state_charged_func+0xec>
		if (gpio_pin_is_low(AIR_PLUS)) {
80003c78:	c0 30       	breq	80003c7e <fsm_ecu_state_charged_func+0x5e>
80003c7a:	30 1c       	mov	r12,1
80003c7c:	c0 78       	rjmp	80003c8a <fsm_ecu_state_charged_func+0x6a>
			ecu_data->ecu_error |= (1 << ERR_AIR_PLUS);
80003c7e:	ef 08 00 56 	ld.sh	r8,r7[86]
80003c82:	a7 b8       	sbr	r8,0x7
80003c84:	ef 58 00 56 	st.h	r7[86],r8
80003c88:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (no_trq_sens) {
80003c8a:	58 06       	cp.w	r6,0
80003c8c:	c0 70       	breq	80003c9a <fsm_ecu_state_charged_func+0x7a>
			ecu_data->ecu_error |= (1 << ERR_TRQ_SENSORS);
80003c8e:	ef 08 00 56 	ld.sh	r8,r7[86]
80003c92:	a5 a8       	sbr	r8,0x4
80003c94:	ef 58 00 56 	st.h	r7[86],r8
80003c98:	30 8c       	mov	r12,8
		}
		if (no_speed_sens) {
			ecu_data->ecu_error |= (1 << ERR_SPEED_SENSORS);
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_front == 0) {
80003c9a:	ef 09 00 42 	ld.sh	r9,r7[66]
80003c9e:	30 08       	mov	r8,0
80003ca0:	f0 09 19 00 	cp.h	r9,r8
80003ca4:	c0 71       	brne	80003cb2 <fsm_ecu_state_charged_func+0x92>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_FRONT);
80003ca6:	ef 08 00 56 	ld.sh	r8,r7[86]
80003caa:	a9 b8       	sbr	r8,0x9
80003cac:	ef 58 00 56 	st.h	r7[86],r8
80003cb0:	30 8c       	mov	r12,8
			next_state = STATE_ERROR;
		}
		if (ecu_data->brake_rear == 0) {
80003cb2:	ef 09 00 44 	ld.sh	r9,r7[68]
80003cb6:	30 08       	mov	r8,0
80003cb8:	f0 09 19 00 	cp.h	r9,r8
80003cbc:	c0 91       	brne	80003cce <fsm_ecu_state_charged_func+0xae>
			ecu_data->ecu_error |= (1 << ERR_BRAKE_SENS_REAR);
80003cbe:	ef 08 00 56 	ld.sh	r8,r7[86]
80003cc2:	ab a8       	sbr	r8,0xa
80003cc4:	ef 58 00 56 	st.h	r7[86],r8
80003cc8:	30 8c       	mov	r12,8
80003cca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
			next_state = STATE_ERROR;
		}
		if (next_state != STATE_ERROR) {
80003cce:	58 8c       	cp.w	r12,8
80003cd0:	c1 10       	breq	80003cf2 <fsm_ecu_state_charged_func+0xd2>
			if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20)) {
80003cd2:	ef 09 00 10 	ld.sh	r9,r7[16]
80003cd6:	31 38       	mov	r8,19
80003cd8:	f0 09 19 00 	cp.h	r9,r8
80003cdc:	e0 89 00 0b 	brgt	80003cf2 <fsm_ecu_state_charged_func+0xd2>
80003ce0:	ef 09 00 12 	ld.sh	r9,r7[18]
80003ce4:	f0 09 19 00 	cp.h	r9,r8
80003ce8:	e0 89 00 05 	brgt	80003cf2 <fsm_ecu_state_charged_func+0xd2>
				ecu_can_send_play_rtds();
80003cec:	f0 1f 00 09 	mcall	80003d10 <fsm_ecu_state_charged_func+0xf0>
80003cf0:	30 2c       	mov	r12,2
				
			}
		}
	}
	return next_state;
};
80003cf2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003cf6:	00 00       	add	r0,r0
80003cf8:	80 00       	ld.sh	r0,r0[0x0]
80003cfa:	43 e8       	lddsp	r8,sp[0xf8]
80003cfc:	80 00       	ld.sh	r0,r0[0x0]
80003cfe:	44 a8       	lddsp	r8,sp[0x128]
80003d00:	80 00       	ld.sh	r0,r0[0x0]
80003d02:	45 1c       	lddsp	r12,sp[0x144]
80003d04:	80 00       	ld.sh	r0,r0[0x0]
80003d06:	45 94       	lddsp	r4,sp[0x164]
80003d08:	80 00       	ld.sh	r0,r0[0x0]
80003d0a:	69 4c       	ld.w	r12,r4[0x50]
80003d0c:	80 00       	ld.sh	r0,r0[0x0]
80003d0e:	69 20       	ld.w	r0,r4[0x48]
80003d10:	80 00       	ld.sh	r0,r0[0x0]
80003d12:	29 e0       	sub	r0,-98

80003d14 <fsm_ecu_state_startup_func>:

fsm_ecu_state_t fsm_ecu_run_state( fsm_ecu_state_t current_state, fsm_ecu_data_t *data) {
	return fsm_ecu_state_table[ current_state ]( data );
};

fsm_ecu_state_t fsm_ecu_state_startup_func( fsm_ecu_data_t *ecu_data ) {
80003d14:	eb cd 40 80 	pushm	r7,lr
80003d18:	18 97       	mov	r7,r12
	fsm_ecu_state_t next_state = STATE_STARTUP;
	static uint8_t internal_state = 0;
	static uint8_t precharge_timer = 0;

	get_new_data(ecu_data);
80003d1a:	f0 1f 00 5a 	mcall	80003e80 <fsm_ecu_state_startup_func+0x16c>

	if (ecu_data->flag_start_precharge == 1) {
80003d1e:	ef 39 00 46 	ld.ub	r9,r7[70]
80003d22:	30 18       	mov	r8,1
80003d24:	f0 09 18 00 	cp.b	r9,r8
80003d28:	c7 51       	brne	80003e12 <fsm_ecu_state_startup_func+0xfe>
		switch (internal_state) {
80003d2a:	4d 78       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003d2c:	11 88       	ld.ub	r8,r8[0x0]
80003d2e:	30 19       	mov	r9,1
80003d30:	f2 08 18 00 	cp.b	r8,r9
80003d34:	c2 20       	breq	80003d78 <fsm_ecu_state_startup_func+0x64>
80003d36:	c0 a3       	brcs	80003d4a <fsm_ecu_state_startup_func+0x36>
80003d38:	30 29       	mov	r9,2
80003d3a:	f2 08 18 00 	cp.b	r8,r9
80003d3e:	c3 b0       	breq	80003db4 <fsm_ecu_state_startup_func+0xa0>
80003d40:	30 39       	mov	r9,3
80003d42:	f2 08 18 00 	cp.b	r8,r9
80003d46:	c6 61       	brne	80003e12 <fsm_ecu_state_startup_func+0xfe>
80003d48:	c4 f8       	rjmp	80003de6 <fsm_ecu_state_startup_func+0xd2>
			case 0:
			if (ecu_data->vdc_battery > 0) {
80003d4a:	ef 09 00 38 	ld.sh	r9,r7[56]
80003d4e:	30 08       	mov	r8,0
80003d50:	f0 09 19 00 	cp.h	r9,r8
80003d54:	c0 c0       	breq	80003d6c <fsm_ecu_state_startup_func+0x58>
				if (ecu_data->inverter_vdc > 0) {
80003d56:	ef 09 00 3a 	ld.sh	r9,r7[58]
80003d5a:	f0 09 19 00 	cp.h	r9,r8
80003d5e:	c0 70       	breq	80003d6c <fsm_ecu_state_startup_func+0x58>
					internal_state = 1;
80003d60:	30 19       	mov	r9,1
80003d62:	4c 98       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003d64:	b0 89       	st.b	r8[0x0],r9
					attempts = 0;	
80003d66:	30 09       	mov	r9,0
80003d68:	4c 88       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003d6a:	b0 09       	st.h	r8[0x0],r9
				}
			}
			attempts++;
80003d6c:	4c 78       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003d6e:	90 09       	ld.sh	r9,r8[0x0]
80003d70:	2f f9       	sub	r9,-1
80003d72:	b0 09       	st.h	r8[0x0],r9
80003d74:	30 0c       	mov	r12,0
			break;
80003d76:	c4 f8       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
			
			case 1:
			if (precharge_timer < 3*SOFTWARE_TIMER_1_SEC) {
80003d78:	4c 58       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x178>
80003d7a:	11 88       	ld.ub	r8,r8[0x0]
80003d7c:	39 59       	mov	r9,-107
80003d7e:	f2 08 18 00 	cp.b	r8,r9
80003d82:	e0 8b 00 07 	brhi	80003d90 <fsm_ecu_state_startup_func+0x7c>
				precharge_timer++;
80003d86:	2f f8       	sub	r8,-1
80003d88:	4c 19       	lddpc	r9,80003e8c <fsm_ecu_state_startup_func+0x178>
80003d8a:	b2 88       	st.b	r9[0x0],r8
80003d8c:	30 0c       	mov	r12,0
80003d8e:	c4 38       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
			} else {
				precharge_timer = 0;
80003d90:	30 09       	mov	r9,0
80003d92:	4b f8       	lddpc	r8,80003e8c <fsm_ecu_state_startup_func+0x178>
80003d94:	b0 89       	st.b	r8[0x0],r9
				ecu_dio_inverter_clear_error();
80003d96:	f0 1f 00 3f 	mcall	80003e90 <fsm_ecu_state_startup_func+0x17c>
				ecu_data->inverter_error = 0xDEAD;
80003d9a:	fe 78 de ad 	mov	r8,-8531
80003d9e:	ef 58 00 54 	st.h	r7[84],r8
				ecu_can_inverter_read_reg(ERROR_REG);
80003da2:	e0 6c 00 8f 	mov	r12,143
80003da6:	f0 1f 00 3c 	mcall	80003e94 <fsm_ecu_state_startup_func+0x180>
				internal_state = 2;	
80003daa:	30 29       	mov	r9,2
80003dac:	4b 68       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003dae:	b0 89       	st.b	r8[0x0],r9
80003db0:	30 0c       	mov	r12,0
80003db2:	c3 18       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 2:
			if (ecu_data->inverter_error != 0xDEAD) {
80003db4:	ef 09 00 54 	ld.sh	r9,r7[84]
80003db8:	fe 78 de ad 	mov	r8,-8531
80003dbc:	f0 09 19 00 	cp.h	r9,r8
80003dc0:	c0 90       	breq	80003dd2 <fsm_ecu_state_startup_func+0xbe>
				internal_state = 3;
80003dc2:	30 39       	mov	r9,3
80003dc4:	4b 08       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003dc6:	b0 89       	st.b	r8[0x0],r9
				attempts = 0;
80003dc8:	30 09       	mov	r9,0
80003dca:	4b 08       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003dcc:	b0 09       	st.h	r8[0x0],r9
80003dce:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
			} else {
				ecu_can_inverter_read_reg(ERROR_REG);
80003dd2:	e0 6c 00 8f 	mov	r12,143
80003dd6:	f0 1f 00 30 	mcall	80003e94 <fsm_ecu_state_startup_func+0x180>
				attempts++;
80003dda:	4a c8       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003ddc:	90 09       	ld.sh	r9,r8[0x0]
80003dde:	2f f9       	sub	r9,-1
80003de0:	b0 09       	st.h	r8[0x0],r9
80003de2:	30 0c       	mov	r12,0
80003de4:	c1 88       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
			}
			break;
			
			case 3:
			if(check_inverter_error(ecu_data) == 0) {
80003de6:	0e 9c       	mov	r12,r7
80003de8:	f0 1f 00 2c 	mcall	80003e98 <fsm_ecu_state_startup_func+0x184>
80003dec:	c0 30       	breq	80003df2 <fsm_ecu_state_startup_func+0xde>
80003dee:	30 0c       	mov	r12,0
80003df0:	c0 c8       	rjmp	80003e08 <fsm_ecu_state_startup_func+0xf4>
				attempts = 0; //Reset
80003df2:	30 08       	mov	r8,0
80003df4:	4a 59       	lddpc	r9,80003e88 <fsm_ecu_state_startup_func+0x174>
80003df6:	b2 08       	st.h	r9[0x0],r8
				internal_state = 0; //Reset
80003df8:	4a 39       	lddpc	r9,80003e84 <fsm_ecu_state_startup_func+0x170>
80003dfa:	b2 88       	st.b	r9[0x0],r8
				gpio_set_pin_high(AIR_PLUS);
80003dfc:	30 4c       	mov	r12,4
80003dfe:	f0 1f 00 28 	mcall	80003e9c <fsm_ecu_state_startup_func+0x188>
				ecu_can_send_tractive_system_active();
80003e02:	f0 1f 00 28 	mcall	80003ea0 <fsm_ecu_state_startup_func+0x18c>
80003e06:	30 1c       	mov	r12,1
				next_state =  STATE_CHARGED;
			}
			attempts++;
80003e08:	4a 08       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003e0a:	90 09       	ld.sh	r9,r8[0x0]
80003e0c:	2f f9       	sub	r9,-1
80003e0e:	b0 09       	st.h	r8[0x0],r9
80003e10:	c0 28       	rjmp	80003e14 <fsm_ecu_state_startup_func+0x100>
80003e12:	30 0c       	mov	r12,0
			break;
		}
	}
	
	
	if (attempts == ATTEMPT_LIMIT) {
80003e14:	49 d8       	lddpc	r8,80003e88 <fsm_ecu_state_startup_func+0x174>
80003e16:	90 09       	ld.sh	r9,r8[0x0]
80003e18:	36 48       	mov	r8,100
80003e1a:	f0 09 19 00 	cp.h	r9,r8
80003e1e:	c2 e1       	brne	80003e7a <fsm_ecu_state_startup_func+0x166>
		switch (internal_state) {
80003e20:	49 98       	lddpc	r8,80003e84 <fsm_ecu_state_startup_func+0x170>
80003e22:	11 88       	ld.ub	r8,r8[0x0]
80003e24:	30 19       	mov	r9,1
80003e26:	f2 08 18 00 	cp.b	r8,r9
80003e2a:	c1 10       	breq	80003e4c <fsm_ecu_state_startup_func+0x138>
80003e2c:	c0 a3       	brcs	80003e40 <fsm_ecu_state_startup_func+0x12c>
80003e2e:	30 29       	mov	r9,2
80003e30:	f2 08 18 00 	cp.b	r8,r9
80003e34:	c1 20       	breq	80003e58 <fsm_ecu_state_startup_func+0x144>
80003e36:	30 39       	mov	r9,3
80003e38:	f2 08 18 00 	cp.b	r8,r9
80003e3c:	c1 91       	brne	80003e6e <fsm_ecu_state_startup_func+0x15a>
80003e3e:	c1 38       	rjmp	80003e64 <fsm_ecu_state_startup_func+0x150>
			case 0:
			ecu_data->ecu_error |= (1 << ERR_BMS_COM);
80003e40:	ef 08 00 56 	ld.sh	r8,r7[86]
80003e44:	a1 a8       	sbr	r8,0x0
80003e46:	ef 58 00 56 	st.h	r7[86],r8
			break;
80003e4a:	c1 28       	rjmp	80003e6e <fsm_ecu_state_startup_func+0x15a>
			case 1:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_VDC_LOW);
80003e4c:	ef 08 00 56 	ld.sh	r8,r7[86]
80003e50:	a1 b8       	sbr	r8,0x1
80003e52:	ef 58 00 56 	st.h	r7[86],r8
			break;
80003e56:	c0 c8       	rjmp	80003e6e <fsm_ecu_state_startup_func+0x15a>
			case 2:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_COM);
80003e58:	ef 08 00 56 	ld.sh	r8,r7[86]
80003e5c:	a3 a8       	sbr	r8,0x2
80003e5e:	ef 58 00 56 	st.h	r7[86],r8
			break;
80003e62:	c0 68       	rjmp	80003e6e <fsm_ecu_state_startup_func+0x15a>
			case 3:
			ecu_data->ecu_error |= (1 << ERR_INVERTER_INTERNAL);
80003e64:	ef 08 00 56 	ld.sh	r8,r7[86]
80003e68:	a3 b8       	sbr	r8,0x3
80003e6a:	ef 58 00 56 	st.h	r7[86],r8
			break;
		}
		attempts = 0;
80003e6e:	30 08       	mov	r8,0
80003e70:	48 69       	lddpc	r9,80003e88 <fsm_ecu_state_startup_func+0x174>
80003e72:	b2 08       	st.h	r9[0x0],r8
		internal_state = 0;
80003e74:	48 49       	lddpc	r9,80003e84 <fsm_ecu_state_startup_func+0x170>
80003e76:	b2 88       	st.b	r9[0x0],r8
80003e78:	30 8c       	mov	r12,8
		next_state =  STATE_ERROR;
	}
	return next_state;
}
80003e7a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e7e:	00 00       	add	r0,r0
80003e80:	80 00       	ld.sh	r0,r0[0x0]
80003e82:	43 e8       	lddsp	r8,sp[0xf8]
80003e84:	00 00       	add	r0,r0
80003e86:	cb ff       	rcall	80003e04 <fsm_ecu_state_startup_func+0xf0>
80003e88:	00 00       	add	r0,r0
80003e8a:	cb fa       	rjmp	80003c08 <fsm_ecu_state_enable_drive_func+0x14c>
80003e8c:	00 00       	add	r0,r0
80003e8e:	cc 00       	breq	80003e0e <fsm_ecu_state_startup_func+0xfa>
80003e90:	80 00       	ld.sh	r0,r0[0x0]
80003e92:	45 fc       	lddsp	r12,sp[0x17c]
80003e94:	80 00       	ld.sh	r0,r0[0x0]
80003e96:	2a d4       	sub	r4,-83
80003e98:	80 00       	ld.sh	r0,r0[0x0]
80003e9a:	40 5c       	lddsp	r12,sp[0x14]
80003e9c:	80 00       	ld.sh	r0,r0[0x0]
80003e9e:	69 36       	ld.w	r6,r4[0x4c]
80003ea0:	80 00       	ld.sh	r0,r0[0x0]
80003ea2:	2a 1c       	sub	r12,-95

80003ea4 <brake_plausibility_check>:
	return true;
}

bool brake_plausibility_check(fsm_ecu_data_t *ecu_data) {
	static uint8_t plausibility_timer = 0;
	int16_t trq_sens = max(ecu_data->trq_sens0, ecu_data->trq_sens1); //Changed to max 10/6-14
80003ea4:	f9 08 00 10 	ld.sh	r8,r12[16]
80003ea8:	f9 09 00 12 	ld.sh	r9,r12[18]
80003eac:	f0 09 0c 49 	max	r9,r8,r9
	
	if ((trq_sens > 250) && (ecu_data->brake_front > BRAKE_TRESHOLD)) {
80003eb0:	e0 68 00 fa 	mov	r8,250
80003eb4:	f0 09 19 00 	cp.h	r9,r8
80003eb8:	e0 8a 00 17 	brle	80003ee6 <brake_plausibility_check+0x42>
80003ebc:	f9 09 00 42 	ld.sh	r9,r12[66]
80003ec0:	e0 68 13 88 	mov	r8,5000
80003ec4:	f0 09 19 00 	cp.h	r9,r8
80003ec8:	e0 88 00 0f 	brls	80003ee6 <brake_plausibility_check+0x42>
		plausibility_timer++;
80003ecc:	48 99       	lddpc	r9,80003ef0 <brake_plausibility_check+0x4c>
80003ece:	13 88       	ld.ub	r8,r9[0x0]
80003ed0:	2f f8       	sub	r8,-1
80003ed2:	b2 88       	st.b	r9[0x0],r8
		if (plausibility_timer == BRAKE_PLAUSIBILITY_TIME_LIMIT) {
80003ed4:	31 99       	mov	r9,25
80003ed6:	f2 08 18 00 	cp.b	r8,r9
80003eda:	c0 20       	breq	80003ede <brake_plausibility_check+0x3a>
80003edc:	5e ff       	retal	1
			plausibility_timer = 0;
80003ede:	30 09       	mov	r9,0
80003ee0:	48 48       	lddpc	r8,80003ef0 <brake_plausibility_check+0x4c>
80003ee2:	b0 89       	st.b	r8[0x0],r9
80003ee4:	5e fd       	retal	0
			return false;
		}
	} else {
		plausibility_timer = 0; //Added 10/6-14
80003ee6:	30 09       	mov	r9,0
80003ee8:	48 28       	lddpc	r8,80003ef0 <brake_plausibility_check+0x4c>
80003eea:	b0 89       	st.b	r8[0x0],r9
80003eec:	5e ff       	retal	1
80003eee:	00 00       	add	r0,r0
80003ef0:	00 00       	add	r0,r0
80003ef2:	cc 0d       	rcall	80004272 <handle_dash_data+0x14a>

80003ef4 <torque_plausibility_check>:
// 	return true;
}

bool torque_plausibility_check(fsm_ecu_data_t *ecu_data) {
	/* Torque sensors = <0, 1000> */
	if ( ecu_data->trq_sens0_err || ecu_data->trq_sens1_err) {
80003ef4:	78 58       	ld.w	r8,r12[0x14]
80003ef6:	e0 18 00 00 	andl	r8,0x0
80003efa:	c0 30       	breq	80003f00 <torque_plausibility_check+0xc>
		asm("nop");
80003efc:	d7 03       	nop
80003efe:	5e fd       	retal	0
		return false;
	} else {
		int16_t deviation = max(ecu_data->trq_sens0, ecu_data->trq_sens1) - min(ecu_data->trq_sens0,ecu_data->trq_sens1);
80003f00:	f9 08 00 10 	ld.sh	r8,r12[16]
80003f04:	f9 09 00 12 	ld.sh	r9,r12[18]
80003f08:	f0 09 0c 4a 	max	r10,r8,r9
80003f0c:	f0 09 0d 48 	min	r8,r8,r9
		if (deviation > 100) {
80003f10:	f4 08 01 08 	sub	r8,r10,r8
80003f14:	36 4a       	mov	r10,100
80003f16:	f4 08 19 00 	cp.h	r8,r10
80003f1a:	e0 89 00 03 	brgt	80003f20 <torque_plausibility_check+0x2c>
80003f1e:	5e ff       	retal	1
			asm("nop");
80003f20:	d7 03       	nop
80003f22:	5e fd       	retal	0

80003f24 <calc_bms_power>:
		}
		return true;
	}
}

uint16_t calc_bms_power(fsm_ecu_data_t *ecu_data) {
80003f24:	f9 09 00 38 	ld.sh	r9,r12[56]
80003f28:	f9 08 00 8a 	ld.sh	r8,r12[138]
80003f2c:	f2 08 07 8c 	mulhh.w	r12,r9:b,r8:b
	int16_t current = ecu_data->bms_current;
	int16_t voltage = ecu_data->vdc_battery;
	return (uint16_t)(voltage*current);
}
80003f30:	5c 8c       	casts.h	r12
80003f32:	5e fc       	retal	r12

80003f34 <calc_inverter_power>:

uint16_t calc_inverter_power(fsm_ecu_data_t *ecu_data) {
80003f34:	f9 19 00 3c 	ld.uh	r9,r12[60]
80003f38:	e0 68 02 74 	mov	r8,628
80003f3c:	f2 08 02 48 	mul	r8,r9,r8
80003f40:	f9 1a 00 16 	ld.uh	r10,r12[22]
80003f44:	e0 69 00 b4 	mov	r9,180
80003f48:	f4 09 02 49 	mul	r9,r10,r9
80003f4c:	e0 6b 00 81 	mov	r11,129
80003f50:	ea 1b 80 08 	orh	r11,0x8008
80003f54:	f2 0b 04 4a 	muls.d	r10,r9,r11
80003f58:	16 09       	add	r9,r11
80003f5a:	f3 d9 c1 d0 	bfextu	r9,r9,0xe,0x10
80003f5e:	b3 38       	mul	r8,r9
80003f60:	e0 6b 9f 81 	mov	r11,40833
80003f64:	ea 1b 16 5e 	orh	r11,0x165e
80003f68:	f0 0b 04 4a 	muls.d	r10,r8,r11
80003f6c:	f6 0c 14 13 	asr	r12,r11,0x13
80003f70:	bf 58       	asr	r8,0x1f
	uint16_t rpm = ecu_data->rpm;
	uint16_t trq = (uint16_t)ecu_data->trq_cmd*180/MAX_TORQUE;//180Nm
	uint32_t power = trq*rpm*628/(100*60*1000); //In kW
	return (uint16_t)power; //Such number
}
80003f72:	10 1c       	sub	r12,r8
80003f74:	5e fc       	retal	r12
80003f76:	d7 03       	nop

80003f78 <calc_kers>:

int16_t calc_kers(fsm_ecu_data_t *ecu_data) {
80003f78:	eb cd 40 80 	pushm	r7,lr
80003f7c:	18 97       	mov	r7,r12
	float speed_fl = ecu_data->WFL_sens & 0xFF;
	float speed_fr = ecu_data->WFR_sens & 0xFF;
	float speed = (speed_fl + speed_fr)*2.574/2;
80003f7e:	f9 3c 00 59 	ld.ub	r12,r12[89]
80003f82:	e5 a6 0c 0c 	cop	cp0,cr12,cr0,cr12,0x4c
80003f86:	ef 38 00 5b 	ld.ub	r8,r7[91]
80003f8a:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80003f8e:	e5 a0 0c c8 	cop	cp0,cr12,cr12,cr8,0x40
80003f92:	f0 1f 00 2f 	mcall	8000404c <calc_kers+0xd4>
80003f96:	e0 68 3b 64 	mov	r8,15204
80003f9a:	ea 18 4f df 	orh	r8,0x4fdf
80003f9e:	e0 69 97 8d 	mov	r9,38797
80003fa2:	ea 19 40 04 	orh	r9,0x4004
80003fa6:	f0 1f 00 2b 	mcall	80004050 <calc_kers+0xd8>
80003faa:	30 08       	mov	r8,0
80003fac:	fc 19 3f e0 	movh	r9,0x3fe0
80003fb0:	f0 1f 00 28 	mcall	80004050 <calc_kers+0xd8>
80003fb4:	f0 1f 00 28 	mcall	80004054 <calc_kers+0xdc>
	static bool allow_kers = false;
	
	if (speed > 10) {
80003fb8:	fc 18 41 20 	movh	r8,0x4120
80003fbc:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003fc0:	e0 8c 00 08 	brvs	80003fd0 <calc_kers+0x58>
80003fc4:	e0 8a 00 06 	brle	80003fd0 <calc_kers+0x58>
		allow_kers = true;
80003fc8:	30 19       	mov	r9,1
80003fca:	4a 48       	lddpc	r8,80004058 <calc_kers+0xe0>
80003fcc:	b0 89       	st.b	r8[0x0],r9
80003fce:	c0 78       	rjmp	80003fdc <calc_kers+0x64>
	}
	
	if (allow_kers) {
80003fd0:	4a 28       	lddpc	r8,80004058 <calc_kers+0xe0>
80003fd2:	11 89       	ld.ub	r9,r8[0x0]
80003fd4:	30 08       	mov	r8,0
80003fd6:	f0 09 18 00 	cp.b	r9,r8
80003fda:	c3 60       	breq	80004046 <calc_kers+0xce>
		if ((ecu_data->trq_sens0 < 20) && (ecu_data->trq_sens1 < 20)) {
80003fdc:	ef 09 00 10 	ld.sh	r9,r7[16]
80003fe0:	31 38       	mov	r8,19
80003fe2:	f0 09 19 00 	cp.h	r9,r8
80003fe6:	e0 89 00 30 	brgt	80004046 <calc_kers+0xce>
80003fea:	ef 09 00 12 	ld.sh	r9,r7[18]
80003fee:	f0 09 19 00 	cp.h	r9,r8
80003ff2:	e0 89 00 2a 	brgt	80004046 <calc_kers+0xce>
			if (speed > 5.5) { //km/h
80003ff6:	fc 18 40 b0 	movh	r8,0x40b0
80003ffa:	e5 ac 00 c8 	cop	cp0,cr0,cr12,cr8,0x58
80003ffe:	e0 8c 00 1f 	brvs	8000403c <calc_kers+0xc4>
80004002:	e0 8a 00 1d 	brle	8000403c <calc_kers+0xc4>
				if ((ecu_data->max_cell_temp > 0) && (ecu_data->max_cell_temp < 45)) {
80004006:	ef 39 00 48 	ld.ub	r9,r7[72]
8000400a:	20 19       	sub	r9,1
8000400c:	32 b8       	mov	r8,43
8000400e:	f0 09 18 00 	cp.b	r9,r8
80004012:	e0 8b 00 1a 	brhi	80004046 <calc_kers+0xce>
					return (MAX_KERS*ecu_data->kers_factor)/100; //TODO Return a value from ecu_data that is received from dash
80004016:	ef 09 00 88 	ld.sh	r9,r7[136]
8000401a:	fe 78 f3 33 	mov	r8,-3277
8000401e:	f2 08 07 88 	mulhh.w	r8,r9:b,r8:b
80004022:	e0 6b 85 1f 	mov	r11,34079
80004026:	ea 1b 51 eb 	orh	r11,0x51eb
8000402a:	f0 0b 04 4a 	muls.d	r10,r8,r11
8000402e:	f6 0c 14 05 	asr	r12,r11,0x5
80004032:	bf 58       	asr	r8,0x1f
80004034:	10 1c       	sub	r12,r8
80004036:	5c 8c       	casts.h	r12
80004038:	e3 cd 80 80 	ldm	sp++,r7,pc
				}
			} else {
				allow_kers = false;
8000403c:	30 09       	mov	r9,0
8000403e:	48 78       	lddpc	r8,80004058 <calc_kers+0xe0>
80004040:	b0 89       	st.b	r8[0x0],r9
80004042:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80004046:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
8000404a:	00 00       	add	r0,r0
8000404c:	80 00       	ld.sh	r0,r0[0x0]
8000404e:	77 d8       	ld.w	r8,r11[0x74]
80004050:	80 00       	ld.sh	r0,r0[0x0]
80004052:	6d f4       	ld.w	r4,r6[0x7c]
80004054:	80 00       	ld.sh	r0,r0[0x0]
80004056:	78 38       	ld.w	r8,r12[0xc]
80004058:	00 00       	add	r0,r0
8000405a:	cc 0c       	rcall	800041da <handle_dash_data+0xb2>

8000405c <check_inverter_error>:
	return temp;
}

uint8_t check_inverter_error(fsm_ecu_data_t *ecu_data) {
	uint16_t temp = ecu_data->inverter_error;
	return (uint8_t)(temp & 1 << PWR_FAULT) | (temp & 1 << RFE_FAULT) | (temp & 1 << RESOLVER_FAULT);
8000405c:	f9 39 00 55 	ld.ub	r9,r12[85]
80004060:	12 98       	mov	r8,r9
80004062:	10 9c       	mov	r12,r8
80004064:	e2 1c 00 04 	andl	r12,0x4,COH
80004068:	e2 19 00 02 	andl	r9,0x2,COH
8000406c:	12 4c       	or	r12,r9
8000406e:	e2 18 00 08 	andl	r8,0x8,COH
80004072:	10 4c       	or	r12,r8
}
80004074:	e2 1c 00 0e 	andl	r12,0xe,COH
80004078:	5e fc       	retal	r12

8000407a <convert_to_big_endian>:
	return (uint16_t)(float)((num_be + 827) / 33.2);
}

uint16_t convert_to_big_endian(uint32_t data) {
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
8000407a:	f9 dc c1 10 	bfextu	r12,r12,0x8,0x10
8000407e:	f8 08 16 08 	lsr	r8,r12,0x8
80004082:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}
80004086:	5c 8c       	casts.h	r12
80004088:	5e fc       	retal	r12
8000408a:	d7 03       	nop

8000408c <convert_num_to_vdc>:
		status++;
	}
	return status;
}

uint16_t convert_num_to_vdc(uint32_t num) {
8000408c:	d4 01       	pushm	lr
	/* num = 33.2*vdc - 827 */
	uint32_t num_be = convert_to_big_endian(num);
8000408e:	f0 1f 00 0c 	mcall	800040bc <convert_num_to_vdc+0x30>
80004092:	5c 7c       	castu.h	r12
80004094:	f8 cc fc c5 	sub	r12,r12,-827
80004098:	f0 1f 00 0a 	mcall	800040c0 <convert_num_to_vdc+0x34>
8000409c:	e0 68 99 9a 	mov	r8,39322
800040a0:	ea 18 99 99 	orh	r8,0x9999
800040a4:	e0 69 99 99 	mov	r9,39321
800040a8:	ea 19 40 40 	orh	r9,0x4040
800040ac:	f0 1f 00 06 	mcall	800040c4 <convert_num_to_vdc+0x38>
800040b0:	f0 1f 00 06 	mcall	800040c8 <convert_num_to_vdc+0x3c>
800040b4:	e5 a9 0c 0c 	cop	cp0,cr12,cr0,cr12,0x52
	return (uint16_t)(float)((num_be + 827) / 33.2);
}
800040b8:	5c 8c       	casts.h	r12
800040ba:	d8 02       	popm	pc
800040bc:	80 00       	ld.sh	r0,r0[0x0]
800040be:	40 7a       	lddsp	r10,sp[0x1c]
800040c0:	80 00       	ld.sh	r0,r0[0x0]
800040c2:	72 78       	ld.w	r8,r9[0x1c]
800040c4:	80 00       	ld.sh	r0,r0[0x0]
800040c6:	73 60       	ld.w	r0,r9[0x58]
800040c8:	80 00       	ld.sh	r0,r0[0x0]
800040ca:	78 38       	ld.w	r8,r12[0xc]

800040cc <handle_bms_data>:
	}
}

void handle_bms_data(fsm_ecu_data_t *ecu_data) {
	/* Max period 300 ms, contactor req, battery current input msg */
	switch (ecu_data->bms_msg.id) {
800040cc:	78 d8       	ld.w	r8,r12[0x34]
800040ce:	e0 48 04 2a 	cp.w	r8,1066
800040d2:	c1 b0       	breq	80004108 <handle_bms_data+0x3c>
800040d4:	e0 8b 00 06 	brhi	800040e0 <handle_bms_data+0x14>
800040d8:	e0 48 04 29 	cp.w	r8,1065
800040dc:	5e 1c       	retne	r12
800040de:	c0 88       	rjmp	800040ee <handle_bms_data+0x22>
800040e0:	e0 48 04 2b 	cp.w	r8,1067
800040e4:	c1 c0       	breq	8000411c <handle_bms_data+0x50>
800040e6:	e0 48 04 2e 	cp.w	r8,1070
800040ea:	5e 1c       	retne	r12
800040ec:	c1 38       	rjmp	80004112 <handle_bms_data+0x46>
		case (BMS_PRECHARGE_ID):
		if ((ecu_data->bms_msg.data.u8[3] & (1 << BMS_PRECHARGE_BIT)) != 0) {
800040ee:	f9 38 00 2f 	ld.ub	r8,r12[47]
800040f2:	e2 18 00 08 	andl	r8,0x8,COH
			/* There is a hardwire contactor request */
			ecu_data->flag_start_precharge = 1;
800040f6:	f9 b8 01 01 	movne	r8,1
800040fa:	f9 f8 1e 46 	st.bne	r12[0x46],r8
		} else {
			ecu_data->flag_start_precharge = 0;
800040fe:	f9 b8 00 00 	moveq	r8,0
80004102:	f9 f8 0e 46 	st.beq	r12[0x46],r8
80004106:	5e fc       	retal	r12
		}
		break;
		case (BMS_BATT_VOLT_ID):
		ecu_data->vdc_battery = ecu_data->bms_msg.data.u16[0];
80004108:	f9 08 00 2c 	ld.sh	r8,r12[44]
8000410c:	f9 58 00 38 	st.h	r12[56],r8
		break;
80004110:	5e fc       	retal	r12
		case (BMS_BATT_TEMP_ID):
		ecu_data->max_cell_temp = ecu_data->bms_msg.data.s8[4];
80004112:	f9 38 00 30 	ld.ub	r8,r12[48]
80004116:	f9 68 00 48 	st.b	r12[72],r8
		break;
8000411a:	5e fc       	retal	r12
		
		case (0x42B):
		ecu_data->bms_current = ecu_data->bms_msg.data.s16[0];
8000411c:	f9 08 00 2c 	ld.sh	r8,r12[44]
80004120:	f9 58 00 8a 	st.h	r12[138],r8
80004124:	5e fc       	retal	r12
80004126:	d7 03       	nop

80004128 <handle_dash_data>:
		default:
		break;
	}
}

void handle_dash_data(fsm_ecu_data_t *ecu_data) {
80004128:	eb cd 40 c0 	pushm	r6-r7,lr
8000412c:	18 97       	mov	r7,r12
	uint8_t rtds_plays;
	uint8_t start;
	uint8_t lc_filter_time;
	uint8_t state_of_lc = 0;
	switch (ecu_data->dash_msg.id) {
8000412e:	f9 08 00 28 	ld.sh	r8,r12[40]
80004132:	e0 69 02 63 	mov	r9,611
80004136:	f2 08 19 00 	cp.h	r8,r9
8000413a:	e0 80 00 8f 	breq	80004258 <handle_dash_data+0x130>
8000413e:	e0 8b 00 10 	brhi	8000415e <handle_dash_data+0x36>
80004142:	e0 69 02 61 	mov	r9,609
80004146:	f2 08 19 00 	cp.h	r8,r9
8000414a:	c2 40       	breq	80004192 <handle_dash_data+0x6a>
8000414c:	e0 8b 00 46 	brhi	800041d8 <handle_dash_data+0xb0>
80004150:	e0 69 02 60 	mov	r9,608
80004154:	f2 08 19 00 	cp.h	r8,r9
80004158:	e0 81 00 a0 	brne	80004298 <handle_dash_data+0x170>
8000415c:	c0 f8       	rjmp	8000417a <handle_dash_data+0x52>
8000415e:	e0 69 02 65 	mov	r9,613
80004162:	f2 08 19 00 	cp.h	r8,r9
80004166:	e0 80 00 95 	breq	80004290 <handle_dash_data+0x168>
8000416a:	c7 d3       	brcs	80004264 <handle_dash_data+0x13c>
8000416c:	e0 69 06 63 	mov	r9,1635
80004170:	f2 08 19 00 	cp.h	r8,r9
80004174:	e0 81 00 92 	brne	80004298 <handle_dash_data+0x170>
80004178:	c6 38       	rjmp	8000423e <handle_dash_data+0x116>
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID0_ID):
		rtds_plays = ecu_data->dash_msg.data.u8[0];
8000417a:	f9 39 00 20 	ld.ub	r9,r12[32]
8000417e:	30 18       	mov	r8,1
80004180:	f0 09 18 00 	cp.b	r9,r8
80004184:	e0 81 00 8a 	brne	80004298 <handle_dash_data+0x170>
		if (rtds_plays == 1) {
			ecu_data->flag_drive_enable = DRIVE_ENABLE_RTDS_PLAYS;
80004188:	30 38       	mov	r8,3
8000418a:	f9 48 00 4c 	st.w	r12[76],r8
8000418e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
		break;
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID1_ID):
		start = ecu_data->dash_msg.data.u8[0];
80004192:	f9 36 00 20 	ld.ub	r6,r12[32]
		//uint8_t tractive = ecu_data->dash_msg.data.u8[1];
		ecu_data->kers_factor = ecu_data->dash_msg.data.s16[1];
80004196:	f9 08 00 22 	ld.sh	r8,r12[34]
8000419a:	f9 58 00 88 	st.h	r12[136],r8
		ecu_data->slip_target = ecu_data->dash_msg.data.u16[2]/100.0;
8000419e:	f9 1c 00 24 	ld.uh	r12,r12[36]
800041a2:	f0 1f 00 3f 	mcall	8000429c <handle_dash_data+0x174>
800041a6:	30 08       	mov	r8,0
800041a8:	fc 19 40 59 	movh	r9,0x4059
800041ac:	f0 1f 00 3d 	mcall	800042a0 <handle_dash_data+0x178>
800041b0:	f0 1f 00 3d 	mcall	800042a4 <handle_dash_data+0x17c>
800041b4:	ef 4c 00 74 	st.w	r7[116],r12

		if (start == 0) {
800041b8:	58 06       	cp.w	r6,0
800041ba:	c0 51       	brne	800041c4 <handle_dash_data+0x9c>
			ecu_data->flag_drive_enable = DRIVE_DISABLE_REQUEST;
800041bc:	30 48       	mov	r8,4
800041be:	ef 48 00 4c 	st.w	r7[76],r8
800041c2:	c0 88       	rjmp	800041d2 <handle_dash_data+0xaa>
		} else if (start == 1) {
800041c4:	30 18       	mov	r8,1
			ecu_data->flag_drive_enable = DRIVE_ENABLE_REQUEST;
800041c6:	f0 06 18 00 	cp.b	r6,r8
800041ca:	f9 b8 00 01 	moveq	r8,1
800041ce:	ef f8 0a 13 	st.weq	r7[0x4c],r8
		}
		asm("nop");
800041d2:	d7 03       	nop
		break;
800041d4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID2_ID):
		//PID gains
		ecu_data->Kp = ecu_data->dash_msg.data.u16[0]/10.0;
800041d8:	f9 1c 00 20 	ld.uh	r12,r12[32]
800041dc:	f0 1f 00 30 	mcall	8000429c <handle_dash_data+0x174>
800041e0:	30 08       	mov	r8,0
800041e2:	fc 19 40 24 	movh	r9,0x4024
800041e6:	f0 1f 00 2f 	mcall	800042a0 <handle_dash_data+0x178>
800041ea:	f0 1f 00 2f 	mcall	800042a4 <handle_dash_data+0x17c>
800041ee:	ef 4c 00 68 	st.w	r7[104],r12
		ecu_data->Ki = ecu_data->dash_msg.data.u16[1]/10.0;
800041f2:	ef 1c 00 22 	ld.uh	r12,r7[34]
800041f6:	f0 1f 00 2a 	mcall	8000429c <handle_dash_data+0x174>
800041fa:	30 08       	mov	r8,0
800041fc:	fc 19 40 24 	movh	r9,0x4024
80004200:	f0 1f 00 28 	mcall	800042a0 <handle_dash_data+0x178>
80004204:	f0 1f 00 28 	mcall	800042a4 <handle_dash_data+0x17c>
80004208:	ef 4c 00 6c 	st.w	r7[108],r12
		ecu_data->Kd = ecu_data->dash_msg.data.u16[2]/10.0;
8000420c:	ef 1c 00 24 	ld.uh	r12,r7[36]
80004210:	f0 1f 00 23 	mcall	8000429c <handle_dash_data+0x174>
80004214:	30 08       	mov	r8,0
80004216:	fc 19 40 24 	movh	r9,0x4024
8000421a:	f0 1f 00 22 	mcall	800042a0 <handle_dash_data+0x178>
8000421e:	f0 1f 00 22 	mcall	800042a4 <handle_dash_data+0x17c>
80004222:	ef 4c 00 70 	st.w	r7[112],r12
		ecu_data->d_filter_gain = (N_filter*Ts/(ecu_data->Kd+N_filter*Ts));
80004226:	fc 18 40 00 	movh	r8,0x4000
8000422a:	e5 a0 0b c8 	cop	cp0,cr11,cr12,cr8,0x40
8000422e:	10 9c       	mov	r12,r8
80004230:	f0 1f 00 1e 	mcall	800042a8 <handle_dash_data+0x180>
80004234:	ef 4c 00 78 	st.w	r7[120],r12
		asm("nop");
80004238:	d7 03       	nop
		break;
8000423a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_DATA_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		//Only permit if ECU in error
		if (ecu_data->state == STATE_ERROR) {
8000423e:	78 08       	ld.w	r8,r12[0x0]
80004240:	58 88       	cp.w	r8,8
80004242:	c0 81       	brne	80004252 <handle_dash_data+0x12a>
			if (ecu_data->dash_msg.data.u8[1]==1) {// Message also contains the current driver
80004244:	f9 39 00 21 	ld.ub	r9,r12[33]
80004248:	30 18       	mov	r8,1
				ecu_data->reboot = 1;
8000424a:	f0 09 18 00 	cp.b	r9,r8
8000424e:	f9 f8 0e 64 	st.beq	r12[0x64],r8
			}
		}
		asm("nop");
80004252:	d7 03       	nop
		break;
80004254:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID3_ID):
		ecu_data->config_max_trq = ecu_data->dash_msg.data.u8[1];
80004258:	f9 38 00 21 	ld.ub	r8,r12[33]
8000425c:	f9 68 00 65 	st.b	r12[101],r8
		break;
80004260:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID4_ID):
		ecu_data->lc_trq_init = ecu_data->dash_msg.data.u8[0];
80004264:	f9 38 00 20 	ld.ub	r8,r12[32]
80004268:	e5 a4 08 08 	cop	cp0,cr8,cr0,cr8,0x48
8000426c:	f9 48 00 84 	st.w	r12[132],r8
		lc_filter_time = ecu_data->dash_msg.data.u8[1];
		ecu_data->lc_filter_gain = Ts/(Ts + lc_filter_time);
80004270:	f9 3b 00 21 	ld.ub	r11,r12[33]
80004274:	e5 a6 0b 0b 	cop	cp0,cr11,cr0,cr11,0x4c
80004278:	e0 6c d7 0a 	mov	r12,55050
8000427c:	ea 1c 3c a3 	orh	r12,0x3ca3
80004280:	e5 a0 0b bc 	cop	cp0,cr11,cr11,cr12,0x40
80004284:	f0 1f 00 09 	mcall	800042a8 <handle_dash_data+0x180>
80004288:	ef 4c 00 80 	st.w	r7[128],r12
		break;
8000428c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		
		case (CANR_FCN_PRI_ID | CANR_GRP_DASH_ID | CANR_MODULE_ID5_ID):
		state_of_lc = ecu_data->dash_msg.data.u8[0];
		ecu_data->launch_control_flag = (launch_control_t)state_of_lc;
80004290:	f9 38 00 20 	ld.ub	r8,r12[32]
80004294:	f9 48 00 60 	st.w	r12[96],r8
80004298:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000429c:	80 00       	ld.sh	r0,r0[0x0]
8000429e:	72 80       	ld.w	r0,r9[0x20]
800042a0:	80 00       	ld.sh	r0,r0[0x0]
800042a2:	73 60       	ld.w	r0,r9[0x58]
800042a4:	80 00       	ld.sh	r0,r0[0x0]
800042a6:	78 38       	ld.w	r8,r12[0xc]
800042a8:	80 00       	ld.sh	r0,r0[0x0]
800042aa:	76 78       	ld.w	r8,r11[0x1c]

800042ac <handle_inverter_data>:
		default:
		break;
	}
}

void handle_inverter_data(fsm_ecu_data_t *ecu_data) {
800042ac:	eb cd 40 80 	pushm	r7,lr
800042b0:	18 97       	mov	r7,r12
	 * consist of 4 bytes etc. Refer to manual for the individual
	 * bits in state and error reg.
	 * Temp e.g.: 49d62a00 
	 */
	uint16_t temp;
	switch (ecu_data->inverter_can_msg.data.u8[0]) {
800042b2:	19 c8       	ld.ub	r8,r12[0x4]
800042b4:	34 a9       	mov	r9,74
800042b6:	f2 08 18 00 	cp.b	r8,r9
800042ba:	c1 c0       	breq	800042f2 <handle_inverter_data+0x46>
800042bc:	e0 8b 00 0b 	brhi	800042d2 <handle_inverter_data+0x26>
800042c0:	33 09       	mov	r9,48
800042c2:	f2 08 18 00 	cp.b	r8,r9
800042c6:	c2 b0       	breq	8000431c <handle_inverter_data+0x70>
800042c8:	34 99       	mov	r9,73
800042ca:	f2 08 18 00 	cp.b	r8,r9
800042ce:	c3 f1       	brne	8000434c <handle_inverter_data+0xa0>
800042d0:	c0 a8       	rjmp	800042e4 <handle_inverter_data+0x38>
800042d2:	38 f9       	mov	r9,-113
800042d4:	f2 08 18 00 	cp.b	r8,r9
800042d8:	c3 50       	breq	80004342 <handle_inverter_data+0x96>
800042da:	3e b9       	mov	r9,-21
800042dc:	f2 08 18 00 	cp.b	r8,r9
800042e0:	c3 61       	brne	8000434c <handle_inverter_data+0xa0>
800042e2:	c0 f8       	rjmp	80004300 <handle_inverter_data+0x54>
		case BTB_REG:
			break;
		case FRG_REG:
			break;
		case MOTOR_TEMP_REG:
			ecu_data->motor_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
800042e4:	78 1c       	ld.w	r12,r12[0x4]
800042e6:	f0 1f 00 1b 	mcall	80004350 <handle_inverter_data+0xa4>
800042ea:	ef 5c 00 3e 	st.h	r7[62],r12
			break;
800042ee:	e3 cd 80 80 	ldm	sp++,r7,pc
		case IGBT_TEMP_REG:
			ecu_data->inverter_temp = convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0]);
800042f2:	78 1c       	ld.w	r12,r12[0x4]
800042f4:	f0 1f 00 17 	mcall	80004350 <handle_inverter_data+0xa4>
800042f8:	ef 5c 00 40 	st.h	r7[64],r12
			break;
800042fc:	e3 cd 80 80 	ldm	sp++,r7,pc
		case CURRENT_REG:
			break;
		case VDC_REG:
			/* 16 bit value */
			temp = convert_num_to_vdc(ecu_data->inverter_can_msg.data.u32[0]);
80004300:	78 1c       	ld.w	r12,r12[0x4]
80004302:	f0 1f 00 15 	mcall	80004354 <handle_inverter_data+0xa8>
			if (temp < 30) {
80004306:	31 d8       	mov	r8,29
				ecu_data->inverter_vdc = 0;	
80004308:	f0 0c 19 00 	cp.h	r12,r8
8000430c:	f9 b8 08 00 	movls	r8,0
80004310:	ef f8 8c 1d 	st.hls	r7[0x3a],r8
			} else {
				ecu_data->inverter_vdc = temp;
80004314:	ef fc bc 1d 	st.hhi	r7[0x3a],r12
80004318:	e3 cd 80 80 	ldm	sp++,r7,pc
			}	 
			break;
		case RPM_REG:
			ecu_data->rpm = (MAX_RPM * convert_to_big_endian(ecu_data->inverter_can_msg.data.u32[0])) / 32767;
8000431c:	78 1c       	ld.w	r12,r12[0x4]
8000431e:	f0 1f 00 0d 	mcall	80004350 <handle_inverter_data+0xa4>
80004322:	5c 7c       	castu.h	r12
80004324:	e0 68 13 88 	mov	r8,5000
80004328:	f8 08 02 48 	mul	r8,r12,r8
8000432c:	30 3b       	mov	r11,3
8000432e:	ea 1b 80 01 	orh	r11,0x8001
80004332:	f0 0b 04 4a 	muls.d	r10,r8,r11
80004336:	16 08       	add	r8,r11
80004338:	af 48       	asr	r8,0xe
8000433a:	ef 58 00 3c 	st.h	r7[60],r8
			break;
8000433e:	e3 cd 80 80 	ldm	sp++,r7,pc
		case ERROR_REG:
			ecu_data->inverter_error = (ecu_data->inverter_can_msg.data.u32[0] & 0x00FFFF00) >> 8;
80004342:	78 18       	ld.w	r8,r12[0x4]
80004344:	f1 d8 c1 10 	bfextu	r8,r8,0x8,0x10
80004348:	f9 58 00 54 	st.h	r12[84],r8
8000434c:	e3 cd 80 80 	ldm	sp++,r7,pc
80004350:	80 00       	ld.sh	r0,r0[0x0]
80004352:	40 7a       	lddsp	r10,sp[0x1c]
80004354:	80 00       	ld.sh	r0,r0[0x0]
80004356:	40 8c       	lddsp	r12,sp[0x20]

80004358 <map_pedal>:
		default:
			break;
	}
}

void map_pedal(fsm_ecu_data_t *ecu_data) {
80004358:	eb cd 40 c0 	pushm	r6-r7,lr
8000435c:	18 97       	mov	r7,r12
	// Torque sensors = <0,1000>
	static float pedal_filter = 0.0F;
	float config_max_trq = (float)ecu_data->config_max_trq / 100.0;
8000435e:	f9 3c 00 65 	ld.ub	r12,r12[101]
	
	int16_t trq_sens = (int16_t)min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80004362:	ef 08 00 10 	ld.sh	r8,r7[16]
80004366:	ef 09 00 12 	ld.sh	r9,r7[18]
8000436a:	f0 09 0d 48 	min	r8,r8,r9
8000436e:	5c 88       	casts.h	r8
	if (trq_sens > 20) {
80004370:	31 49       	mov	r9,20
80004372:	f2 08 19 00 	cp.h	r8,r9
80004376:	e0 8a 00 32 	brle	800043da <map_pedal+0x82>
		// Handle values below 0
		trq_sens = max(0, trq_sens);
8000437a:	30 09       	mov	r9,0
8000437c:	f2 08 0c 48 	max	r8,r9,r8
		// Handle values above 1000
		trq_sens = min(trq_sens, 1000);
80004380:	5c 88       	casts.h	r8
80004382:	e0 66 03 e8 	mov	r6,1000
80004386:	f0 06 0d 48 	min	r8,r8,r6
		
		float pedal = (float)MAX_TORQUE*(float)trq_sens*(float)trq_sens*config_max_trq/1000000.0;
8000438a:	5c 88       	casts.h	r8
8000438c:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
80004390:	e0 66 f0 00 	mov	r6,61440
80004394:	ea 16 46 ff 	orh	r6,0x46ff
80004398:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
8000439c:	e5 a2 06 86 	cop	cp0,cr6,cr8,cr6,0x44
800043a0:	fc 1b 42 c8 	movh	r11,0x42c8
800043a4:	e5 a4 0c 0c 	cop	cp0,cr12,cr0,cr12,0x48
800043a8:	f0 1f 00 0e 	mcall	800043e0 <map_pedal+0x88>
800043ac:	e0 6b 24 00 	mov	r11,9216
800043b0:	ea 1b 49 74 	orh	r11,0x4974
800043b4:	e5 a2 0c 6c 	cop	cp0,cr12,cr6,cr12,0x44
800043b8:	f0 1f 00 0a 	mcall	800043e0 <map_pedal+0x88>
		//float pedal = (float)MAX_TORQUE*(float)trq_sens*config_max_trq/1000.0; //Linear curve
		pedal_filter = (1-PEDAL_FILTER_GAIN)*pedal_filter + PEDAL_FILTER_GAIN*pedal;
800043bc:	48 a9       	lddpc	r9,800043e4 <map_pedal+0x8c>
800043be:	72 0a       	ld.w	r10,r9[0x0]
800043c0:	30 08       	mov	r8,0
800043c2:	e1 ac 08 a8 	cop	cp0,cr8,cr10,cr8,0x18
800043c6:	93 08       	st.w	r9[0x0],r8
		
		ecu_data->trq_pedal = min(pedal_filter, pedal); //Selects filter when input increases, pedal when decreases
800043c8:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
800043cc:	e5 ab 0c 0c 	cop	cp0,cr12,cr0,cr12,0x56
800043d0:	f0 0c 0d 48 	min	r8,r8,r12
800043d4:	e5 a6 08 08 	cop	cp0,cr8,cr0,cr8,0x4c
800043d8:	8f 78       	st.w	r7[0x1c],r8
800043da:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800043de:	00 00       	add	r0,r0
800043e0:	80 00       	ld.sh	r0,r0[0x0]
800043e2:	76 78       	ld.w	r8,r11[0x1c]
800043e4:	00 00       	add	r0,r0
800043e6:	cc 08       	rjmp	80004566 <get_speed_sens+0x4a>

800043e8 <get_new_data>:
	gpio_set_pin_high(INVERTER_DIN1);
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
800043e8:	eb cd 40 fe 	pushm	r1-r7,lr
800043ec:	18 96       	mov	r6,r12
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
800043ee:	f8 c3 ff fc 	sub	r3,r12,-4
800043f2:	30 07       	mov	r7,0
800043f4:	4a 62       	lddpc	r2,8000448c <get_new_data+0xa4>
800043f6:	0e 91       	mov	r1,r7
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
800043f8:	30 05       	mov	r5,0
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
800043fa:	30 54       	mov	r4,5
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
800043fc:	02 99       	mov	r9,r1
800043fe:	02 9a       	mov	r10,r1
80004400:	06 9b       	mov	r11,r3
80004402:	64 0c       	ld.w	r12,r2[0x0]
80004404:	f0 1f 00 23 	mcall	80004490 <get_new_data+0xa8>
80004408:	58 1c       	cp.w	r12,1
8000440a:	c0 c1       	brne	80004422 <get_new_data+0x3a>
			handle_inverter_data(ecu_data);
8000440c:	0c 9c       	mov	r12,r6
8000440e:	f0 1f 00 22 	mcall	80004494 <get_new_data+0xac>
			ecu_data->inverter_timeout = 0;
80004412:	ed 65 00 7c 	st.b	r6[124],r5
	gpio_set_pin_low(INVERTER_DIN1);
}

void get_new_data(fsm_ecu_data_t *ecu_data) {
	uint8_t i;
	for (i=0; i<QUEUE_INVERTER_RX_LEN; i++) {
80004416:	2f f7       	sub	r7,-1
80004418:	5c 57       	castu.b	r7
8000441a:	e8 07 18 00 	cp.b	r7,r4
8000441e:	ce f1       	brne	800043fc <get_new_data+0x14>
80004420:	c0 68       	rjmp	8000442c <get_new_data+0x44>
		if (xQueueReceive( queue_from_inverter, &ecu_data->inverter_can_msg, 0 ) == pdTRUE) {
			handle_inverter_data(ecu_data);
			ecu_data->inverter_timeout = 0;
		} else {
			ecu_data->inverter_timeout++;
80004422:	ed 38 00 7c 	ld.ub	r8,r6[124]
80004426:	2f f8       	sub	r8,-1
80004428:	ed 68 00 7c 	st.b	r6[124],r8
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
8000442c:	ec c4 ff e0 	sub	r4,r6,-32
80004430:	30 07       	mov	r7,0
80004432:	49 a3       	lddpc	r3,80004498 <get_new_data+0xb0>
80004434:	0e 92       	mov	r2,r7
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
80004436:	30 55       	mov	r5,5
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
80004438:	04 99       	mov	r9,r2
8000443a:	04 9a       	mov	r10,r2
8000443c:	08 9b       	mov	r11,r4
8000443e:	66 0c       	ld.w	r12,r3[0x0]
80004440:	f0 1f 00 14 	mcall	80004490 <get_new_data+0xa8>
80004444:	58 1c       	cp.w	r12,1
80004446:	c0 80       	breq	80004456 <get_new_data+0x6e>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
80004448:	ec c4 ff d4 	sub	r4,r6,-44
8000444c:	30 07       	mov	r7,0
8000444e:	49 43       	lddpc	r3,8000449c <get_new_data+0xb4>
80004450:	0e 92       	mov	r2,r7
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
80004452:	30 55       	mov	r5,5
80004454:	c0 a8       	rjmp	80004468 <get_new_data+0x80>
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
		if (xQueueReceive( queue_dash_msg, &ecu_data->dash_msg, 0 ) == pdTRUE) {
			handle_dash_data(ecu_data);
80004456:	0c 9c       	mov	r12,r6
80004458:	f0 1f 00 12 	mcall	800044a0 <get_new_data+0xb8>
			ecu_data->inverter_timeout++;
			break;
		}
	}
	
	for (i=0; i<QUEUE_DASH_MSG_LEN; i++) {
8000445c:	2f f7       	sub	r7,-1
8000445e:	5c 57       	castu.b	r7
80004460:	ea 07 18 00 	cp.b	r7,r5
80004464:	ce a1       	brne	80004438 <get_new_data+0x50>
80004466:	cf 1b       	rjmp	80004448 <get_new_data+0x60>
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
		if (xQueueReceive( queue_bms_rx, &ecu_data->bms_msg, 0 ) == pdTRUE) {
80004468:	04 99       	mov	r9,r2
8000446a:	04 9a       	mov	r10,r2
8000446c:	08 9b       	mov	r11,r4
8000446e:	66 0c       	ld.w	r12,r3[0x0]
80004470:	f0 1f 00 08 	mcall	80004490 <get_new_data+0xa8>
80004474:	58 1c       	cp.w	r12,1
80004476:	c0 91       	brne	80004488 <get_new_data+0xa0>
			handle_bms_data(ecu_data);
80004478:	0c 9c       	mov	r12,r6
8000447a:	f0 1f 00 0b 	mcall	800044a4 <get_new_data+0xbc>
		} else {
			break;
		}
	}
	
	for (i=0; i<QUEUE_BMS_RX_LEN; i++) {
8000447e:	2f f7       	sub	r7,-1
80004480:	5c 57       	castu.b	r7
80004482:	ea 07 18 00 	cp.b	r7,r5
80004486:	cf 11       	brne	80004468 <get_new_data+0x80>
80004488:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
8000448c:	00 00       	add	r0,r0
8000448e:	cf 40       	breq	80004476 <get_new_data+0x8e>
80004490:	80 00       	ld.sh	r0,r0[0x0]
80004492:	2d ac       	sub	r12,-38
80004494:	80 00       	ld.sh	r0,r0[0x0]
80004496:	42 ac       	lddsp	r12,sp[0xa8]
80004498:	00 00       	add	r0,r0
8000449a:	cf 64       	brge	80004486 <get_new_data+0x9e>
8000449c:	00 00       	add	r0,r0
8000449e:	cf 3c       	rcall	80004684 <launch_control+0x2c>
800044a0:	80 00       	ld.sh	r0,r0[0x0]
800044a2:	41 28       	lddsp	r8,sp[0x48]
800044a4:	80 00       	ld.sh	r0,r0[0x0]
800044a6:	40 cc       	lddsp	r12,sp[0x30]

800044a8 <get_trq_sens>:
	}
	asm("nop");
	return status;
}

uint8_t get_trq_sens(fsm_ecu_data_t *ecu_data) {
800044a8:	eb cd 40 c0 	pushm	r6-r7,lr
800044ac:	18 96       	mov	r6,r12
	uint8_t status = 0;
	if (xQueueReceive( queue_trq_sens0, &ecu_data->trq_sens0, 0 ) == pdFALSE ) {
800044ae:	30 09       	mov	r9,0
800044b0:	12 9a       	mov	r10,r9
800044b2:	f8 cb ff f0 	sub	r11,r12,-16
800044b6:	49 58       	lddpc	r8,80004508 <get_trq_sens+0x60>
800044b8:	70 0c       	ld.w	r12,r8[0x0]
800044ba:	f0 1f 00 15 	mcall	8000450c <get_trq_sens+0x64>
800044be:	5f 07       	sreq	r7
		status++;
	}
	if (xQueueReceive( queue_trq_sens1, &ecu_data->trq_sens1, 0 ) == pdFALSE ) {
800044c0:	30 09       	mov	r9,0
800044c2:	12 9a       	mov	r10,r9
800044c4:	ec cb ff ee 	sub	r11,r6,-18
800044c8:	49 28       	lddpc	r8,80004510 <get_trq_sens+0x68>
800044ca:	70 0c       	ld.w	r12,r8[0x0]
800044cc:	f0 1f 00 10 	mcall	8000450c <get_trq_sens+0x64>
800044d0:	c0 31       	brne	800044d6 <get_trq_sens+0x2e>
		status++;
800044d2:	2f f7       	sub	r7,-1
800044d4:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_trq_sens0_err, &ecu_data->trq_sens0_err, 0 ) == pdFALSE ) {
800044d6:	30 09       	mov	r9,0
800044d8:	12 9a       	mov	r10,r9
800044da:	ec cb ff ec 	sub	r11,r6,-20
800044de:	48 e8       	lddpc	r8,80004514 <get_trq_sens+0x6c>
800044e0:	70 0c       	ld.w	r12,r8[0x0]
800044e2:	f0 1f 00 0b 	mcall	8000450c <get_trq_sens+0x64>
800044e6:	c0 31       	brne	800044ec <get_trq_sens+0x44>
		status++;
800044e8:	2f f7       	sub	r7,-1
800044ea:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_trq_sens1_err, &ecu_data->trq_sens1_err, 0 ) == pdFALSE ) {
800044ec:	30 09       	mov	r9,0
800044ee:	12 9a       	mov	r10,r9
800044f0:	ec cb ff eb 	sub	r11,r6,-21
800044f4:	48 98       	lddpc	r8,80004518 <get_trq_sens+0x70>
800044f6:	70 0c       	ld.w	r12,r8[0x0]
800044f8:	f0 1f 00 05 	mcall	8000450c <get_trq_sens+0x64>
800044fc:	c0 31       	brne	80004502 <get_trq_sens+0x5a>
		status++;
800044fe:	2f f7       	sub	r7,-1
80004500:	5c 57       	castu.b	r7
	}
	return status;
}
80004502:	0e 9c       	mov	r12,r7
80004504:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004508:	00 00       	add	r0,r0
8000450a:	cf 48       	rjmp	800046f2 <launch_control+0x9a>
8000450c:	80 00       	ld.sh	r0,r0[0x0]
8000450e:	2d ac       	sub	r12,-38
80004510:	00 00       	add	r0,r0
80004512:	cf 70       	breq	80004500 <get_trq_sens+0x58>
80004514:	00 00       	add	r0,r0
80004516:	cf 74       	brge	80004504 <get_trq_sens+0x5c>
80004518:	00 00       	add	r0,r0
8000451a:	cf 5c       	rcall	80004704 <launch_control+0xac>

8000451c <get_speed_sens>:
		status |= 1 << 1;
	}
	return status;
}

uint8_t get_speed_sens(fsm_ecu_data_t *ecu_data) {
8000451c:	eb cd 40 c0 	pushm	r6-r7,lr
80004520:	18 96       	mov	r6,r12
	uint8_t status=0;
	if (xQueueReceive( queue_wheel_fl, &ecu_data->WFL_sens, 0 ) == pdFALSE) {
80004522:	30 09       	mov	r9,0
80004524:	12 9a       	mov	r10,r9
80004526:	f8 cb ff a8 	sub	r11,r12,-88
8000452a:	49 68       	lddpc	r8,80004580 <get_speed_sens+0x64>
8000452c:	70 0c       	ld.w	r12,r8[0x0]
8000452e:	f0 1f 00 16 	mcall	80004584 <get_speed_sens+0x68>
80004532:	5f 07       	sreq	r7
		status++;
	}
	if (xQueueReceive( queue_wheel_fr, &ecu_data->WFR_sens, 0 ) == pdFALSE) {
80004534:	30 09       	mov	r9,0
80004536:	12 9a       	mov	r10,r9
80004538:	ec cb ff a6 	sub	r11,r6,-90
8000453c:	49 38       	lddpc	r8,80004588 <get_speed_sens+0x6c>
8000453e:	70 0c       	ld.w	r12,r8[0x0]
80004540:	f0 1f 00 11 	mcall	80004584 <get_speed_sens+0x68>
80004544:	c0 31       	brne	8000454a <get_speed_sens+0x2e>
		status++;
80004546:	2f f7       	sub	r7,-1
80004548:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rl, &ecu_data->WRL_sens, 0 ) == pdFALSE) {
8000454a:	30 09       	mov	r9,0
8000454c:	12 9a       	mov	r10,r9
8000454e:	ec cb ff a4 	sub	r11,r6,-92
80004552:	48 f8       	lddpc	r8,8000458c <get_speed_sens+0x70>
80004554:	70 0c       	ld.w	r12,r8[0x0]
80004556:	f0 1f 00 0c 	mcall	80004584 <get_speed_sens+0x68>
8000455a:	c0 31       	brne	80004560 <get_speed_sens+0x44>
		status++;
8000455c:	2f f7       	sub	r7,-1
8000455e:	5c 57       	castu.b	r7
	}
	if (xQueueReceive( queue_wheel_rr, &ecu_data->WRR_sens, 0 ) == pdFALSE) {
80004560:	30 09       	mov	r9,0
80004562:	12 9a       	mov	r10,r9
80004564:	ec cb ff a2 	sub	r11,r6,-94
80004568:	48 a8       	lddpc	r8,80004590 <get_speed_sens+0x74>
8000456a:	70 0c       	ld.w	r12,r8[0x0]
8000456c:	f0 1f 00 06 	mcall	80004584 <get_speed_sens+0x68>
80004570:	c0 31       	brne	80004576 <get_speed_sens+0x5a>
		status++;
80004572:	2f f7       	sub	r7,-1
80004574:	5c 57       	castu.b	r7
	}
	asm("nop");
80004576:	d7 03       	nop
	return status;
}
80004578:	0e 9c       	mov	r12,r7
8000457a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000457e:	00 00       	add	r0,r0
80004580:	00 00       	add	r0,r0
80004582:	cf 60       	breq	8000456e <get_speed_sens+0x52>
80004584:	80 00       	ld.sh	r0,r0[0x0]
80004586:	2d ac       	sub	r12,-38
80004588:	00 00       	add	r0,r0
8000458a:	cf 58       	rjmp	80004774 <canif_clear_all_mob+0x24>
8000458c:	00 00       	add	r0,r0
8000458e:	cf 6c       	rcall	8000477a <canif_clear_all_mob+0x2a>
80004590:	00 00       	add	r0,r0
80004592:	cf 54       	brge	8000457c <get_speed_sens+0x60>

80004594 <get_brake_sens>:
		return 1;
	}
	return 0;
}

uint8_t get_brake_sens(fsm_ecu_data_t *ecu_data) {
80004594:	eb cd 40 c0 	pushm	r6-r7,lr
80004598:	18 96       	mov	r6,r12
	uint8_t status = 0;
	if (xQueueReceive( queue_brake_front, &ecu_data->brake_front, 0 ) == pdFALSE) {
8000459a:	30 09       	mov	r9,0
8000459c:	12 9a       	mov	r10,r9
8000459e:	f8 cb ff be 	sub	r11,r12,-66
800045a2:	48 a8       	lddpc	r8,800045c8 <get_brake_sens+0x34>
800045a4:	70 0c       	ld.w	r12,r8[0x0]
800045a6:	f0 1f 00 0a 	mcall	800045cc <get_brake_sens+0x38>
800045aa:	5f 07       	sreq	r7
		status |= 1 << 0;
	}
	if (xQueueReceive( queue_brake_rear, &ecu_data->brake_rear, 0 ) == pdFALSE) {
800045ac:	30 09       	mov	r9,0
800045ae:	12 9a       	mov	r10,r9
800045b0:	ec cb ff bc 	sub	r11,r6,-68
800045b4:	48 78       	lddpc	r8,800045d0 <get_brake_sens+0x3c>
800045b6:	70 0c       	ld.w	r12,r8[0x0]
800045b8:	f0 1f 00 05 	mcall	800045cc <get_brake_sens+0x38>
800045bc:	c0 31       	brne	800045c2 <get_brake_sens+0x2e>
		status |= 1 << 1;
800045be:	a1 b7       	sbr	r7,0x1
800045c0:	5c 57       	castu.b	r7
	}
	return status;
}
800045c2:	0e 9c       	mov	r12,r7
800045c4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800045c8:	00 00       	add	r0,r0
800045ca:	cf 78       	rjmp	800047b8 <canif_fixed_baudrate+0x20>
800045cc:	80 00       	ld.sh	r0,r0[0x0]
800045ce:	2d ac       	sub	r12,-38
800045d0:	00 00       	add	r0,r0
800045d2:	cf 50       	breq	800045bc <get_brake_sens+0x28>

800045d4 <check_bspd>:
		return (82500 / ecu_data->vdc_battery);	
	}
	return 0;
}

uint8_t check_bspd(void) {
800045d4:	d4 01       	pushm	lr
800045d6:	20 1d       	sub	sp,4
	uint8_t temp=0;
800045d8:	fa cb ff fc 	sub	r11,sp,-4
800045dc:	30 08       	mov	r8,0
800045de:	16 f8       	st.b	--r11,r8
	xQueueReceive(queue_bspd, &temp, 0);
800045e0:	30 09       	mov	r9,0
800045e2:	12 9a       	mov	r10,r9
800045e4:	48 48       	lddpc	r8,800045f4 <check_bspd+0x20>
800045e6:	70 0c       	ld.w	r12,r8[0x0]
800045e8:	f0 1f 00 04 	mcall	800045f8 <check_bspd+0x24>
	return temp;
}
800045ec:	1b bc       	ld.ub	r12,sp[0x3]
800045ee:	2f fd       	sub	sp,-4
800045f0:	d8 02       	popm	pc
800045f2:	00 00       	add	r0,r0
800045f4:	00 00       	add	r0,r0
800045f6:	cf 68       	rjmp	800047e2 <canif_fixed_baudrate+0x4a>
800045f8:	80 00       	ld.sh	r0,r0[0x0]
800045fa:	2d ac       	sub	r12,-38

800045fc <ecu_dio_inverter_clear_error>:
	/* Input: 0x49 D2 2A 00 Output:0x2A D2 */
	uint16_t relevant_data = (data & 0xFFFF00) >> 8;
	return ((relevant_data & 0xFF) << 8 | (relevant_data & 0xFF00) >> 8);
}

void ecu_dio_inverter_clear_error() {
800045fc:	eb cd 40 80 	pushm	r7,lr
	gpio_set_pin_high(INVERTER_DIN1);
80004600:	30 5c       	mov	r12,5
80004602:	f0 1f 00 13 	mcall	8000464c <ecu_dio_inverter_clear_error+0x50>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004606:	e1 b7 00 42 	mfsr	r7,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000460a:	ee 78 42 40 	mov	r8,1000000
8000460e:	30 09       	mov	r9,0
80004610:	e0 6a a2 3f 	mov	r10,41535
80004614:	ea 1a 3c 43 	orh	r10,0x3c43
80004618:	30 2b       	mov	r11,2
8000461a:	f0 1f 00 0e 	mcall	80004650 <ecu_dio_inverter_clear_error+0x54>
8000461e:	ee 0a 00 0a 	add	r10,r7,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004622:	e1 b8 00 42 	mfsr	r8,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004626:	14 37       	cp.w	r7,r10
80004628:	e0 88 00 08 	brls	80004638 <ecu_dio_inverter_clear_error+0x3c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000462c:	10 37       	cp.w	r7,r8
8000462e:	fe 98 ff fa 	brls	80004622 <ecu_dio_inverter_clear_error+0x26>
80004632:	10 3a       	cp.w	r10,r8
80004634:	c0 73       	brcs	80004642 <ecu_dio_inverter_clear_error+0x46>
80004636:	cf 6b       	rjmp	80004622 <ecu_dio_inverter_clear_error+0x26>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004638:	10 37       	cp.w	r7,r8
8000463a:	e0 8b 00 04 	brhi	80004642 <ecu_dio_inverter_clear_error+0x46>
8000463e:	10 3a       	cp.w	r10,r8
80004640:	cf 12       	brcc	80004622 <ecu_dio_inverter_clear_error+0x26>
	delay_us(200);
	gpio_set_pin_low(INVERTER_DIN1);
80004642:	30 5c       	mov	r12,5
80004644:	f0 1f 00 04 	mcall	80004654 <ecu_dio_inverter_clear_error+0x58>
}
80004648:	e3 cd 80 80 	ldm	sp++,r7,pc
8000464c:	80 00       	ld.sh	r0,r0[0x0]
8000464e:	69 36       	ld.w	r6,r4[0x4c]
80004650:	80 00       	ld.sh	r0,r0[0x0]
80004652:	78 c2       	ld.w	r2,r12[0x30]
80004654:	80 00       	ld.sh	r0,r0[0x0]
80004656:	69 4c       	ld.w	r12,r4[0x50]

80004658 <launch_control>:
		}
	}
	ecu_data->trq_pid = Kp*e;
}

void launch_control(fsm_ecu_data_t *ecu_data) {
80004658:	eb cd 40 fc 	pushm	r2-r7,lr
8000465c:	18 97       	mov	r7,r12
	static float filter_output = 0.0F;
	static uint8_t first_run = 1;
	float filter_gain = ecu_data->lc_filter_gain;
8000465e:	f8 f6 00 80 	ld.w	r6,r12[128]
	int16_t trq_min = min(ecu_data->trq_sens0, ecu_data->trq_sens1);
80004662:	f9 08 00 10 	ld.sh	r8,r12[16]
80004666:	f9 04 00 12 	ld.sh	r4,r12[18]
8000466a:	f0 04 0d 44 	min	r4,r8,r4
8000466e:	5c 84       	casts.h	r4
	
	//Because statics cannot be initialized with variables...
	if (first_run) {
80004670:	4b 28       	lddpc	r8,80004738 <launch_control+0xe0>
80004672:	11 89       	ld.ub	r9,r8[0x0]
80004674:	30 08       	mov	r8,0
80004676:	f0 09 18 00 	cp.b	r9,r8
8000467a:	c2 e0       	breq	800046d6 <launch_control+0x7e>
		first_run = 0;
8000467c:	10 99       	mov	r9,r8
8000467e:	4a f8       	lddpc	r8,80004738 <launch_control+0xe0>
80004680:	b0 89       	st.b	r8[0x0],r9
		filter_output = (1-filter_gain)*ecu_data->lc_trq_init + filter_gain*trq_min*(float)MAX_TORQUE/1000.0; 
80004682:	fc 1c 3f 80 	movh	r12,0x3f80
80004686:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
8000468a:	ee f8 00 84 	ld.w	r8,r7[132]
8000468e:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
80004692:	f0 1f 00 2b 	mcall	8000473c <launch_control+0xe4>
80004696:	14 92       	mov	r2,r10
80004698:	16 93       	mov	r3,r11
8000469a:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
8000469e:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
800046a2:	e0 68 f0 00 	mov	r8,61440
800046a6:	ea 18 46 ff 	orh	r8,0x46ff
800046aa:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
800046ae:	f0 1f 00 24 	mcall	8000473c <launch_control+0xe4>
800046b2:	30 08       	mov	r8,0
800046b4:	e0 69 40 00 	mov	r9,16384
800046b8:	ea 19 40 8f 	orh	r9,0x408f
800046bc:	f0 1f 00 21 	mcall	80004740 <launch_control+0xe8>
800046c0:	14 98       	mov	r8,r10
800046c2:	16 99       	mov	r9,r11
800046c4:	04 9a       	mov	r10,r2
800046c6:	06 9b       	mov	r11,r3
800046c8:	f0 1f 00 1f 	mcall	80004744 <launch_control+0xec>
800046cc:	f0 1f 00 1f 	mcall	80004748 <launch_control+0xf0>
800046d0:	49 f8       	lddpc	r8,8000474c <launch_control+0xf4>
800046d2:	91 0c       	st.w	r8[0x0],r12
800046d4:	c2 98       	rjmp	80004726 <launch_control+0xce>
	} else {
		filter_output = (1-filter_gain)*filter_output + filter_gain*trq_min*(float)MAX_TORQUE/1000.0;	
800046d6:	49 e5       	lddpc	r5,8000474c <launch_control+0xf4>
800046d8:	fc 1c 3f 80 	movh	r12,0x3f80
800046dc:	e5 a1 0c c6 	cop	cp0,cr12,cr12,cr6,0x42
800046e0:	6a 08       	ld.w	r8,r5[0x0]
800046e2:	e5 a2 0c c8 	cop	cp0,cr12,cr12,cr8,0x44
800046e6:	f0 1f 00 16 	mcall	8000473c <launch_control+0xe4>
800046ea:	14 92       	mov	r2,r10
800046ec:	16 93       	mov	r3,r11
800046ee:	e5 a6 04 04 	cop	cp0,cr4,cr0,cr4,0x4c
800046f2:	e5 a2 06 46 	cop	cp0,cr6,cr4,cr6,0x44
800046f6:	e0 68 f0 00 	mov	r8,61440
800046fa:	ea 18 46 ff 	orh	r8,0x46ff
800046fe:	e5 a2 0c 68 	cop	cp0,cr12,cr6,cr8,0x44
80004702:	f0 1f 00 0f 	mcall	8000473c <launch_control+0xe4>
80004706:	30 08       	mov	r8,0
80004708:	e0 69 40 00 	mov	r9,16384
8000470c:	ea 19 40 8f 	orh	r9,0x408f
80004710:	f0 1f 00 0c 	mcall	80004740 <launch_control+0xe8>
80004714:	14 98       	mov	r8,r10
80004716:	16 99       	mov	r9,r11
80004718:	04 9a       	mov	r10,r2
8000471a:	06 9b       	mov	r11,r3
8000471c:	f0 1f 00 0a 	mcall	80004744 <launch_control+0xec>
80004720:	f0 1f 00 0a 	mcall	80004748 <launch_control+0xf0>
80004724:	8b 0c       	st.w	r5[0x0],r12
	}
	
	//Add feedback from speed sensors to do slip control here (if needed)
	
	ecu_data->trq_cmd = filter_output;
80004726:	48 a8       	lddpc	r8,8000474c <launch_control+0xf4>
80004728:	70 08       	ld.w	r8,r8[0x0]
8000472a:	e5 ab 08 08 	cop	cp0,cr8,cr0,cr8,0x56
8000472e:	ef 58 00 16 	st.h	r7[22],r8
	asm("nop");
80004732:	d7 03       	nop
}
80004734:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80004738:	00 00       	add	r0,r0
8000473a:	01 c4       	ld.ub	r4,r0[0x4]
8000473c:	80 00       	ld.sh	r0,r0[0x0]
8000473e:	77 d8       	ld.w	r8,r11[0x74]
80004740:	80 00       	ld.sh	r0,r0[0x0]
80004742:	73 60       	ld.w	r0,r9[0x58]
80004744:	80 00       	ld.sh	r0,r0[0x0]
80004746:	71 68       	ld.w	r8,r8[0x58]
80004748:	80 00       	ld.sh	r0,r0[0x0]
8000474a:	78 38       	ld.w	r8,r12[0xc]
8000474c:	00 00       	add	r0,r0
8000474e:	cc 10       	breq	800046d0 <launch_control+0x78>

80004750 <canif_clear_all_mob>:
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
80004750:	eb cd 40 fc 	pushm	r2-r7,lr
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
80004754:	58 0b       	cp.w	r11,0
80004756:	c1 f0       	breq	80004794 <canif_clear_all_mob+0x44>

#include "compiler.h"
#include "preprocessor.h"
#include "canif.h"

void canif_clear_all_mob(uint8_t ch,
80004758:	f6 c3 00 01 	sub	r3,r11,1
8000475c:	5c 53       	castu.b	r3
8000475e:	2f f3       	sub	r3,-1
80004760:	a5 63       	lsl	r3,0x4
80004762:	30 08       	mov	r8,0
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
		CANIF_clr_mob(ch,mob_number)
80004764:	fc 7a 1c 00 	mov	r10,-189440
80004768:	a7 6c       	lsl	r12,0x6
8000476a:	f8 c9 ff ff 	sub	r9,r12,-1
8000476e:	10 9b       	mov	r11,r8
80004770:	30 04       	mov	r4,0
80004772:	30 05       	mov	r5,0
80004774:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004778:	fc 08 09 0b 	st.w	lr[r8],r11
8000477c:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004780:	10 0e       	add	lr,r8
80004782:	9d 1b       	st.w	lr[0x4],r11
80004784:	f4 09 03 3e 	ld.w	lr,r10[r9<<0x3]
80004788:	10 0e       	add	lr,r8
8000478a:	fc e5 00 08 	st.d	lr[8],r4
8000478e:	2f 08       	sub	r8,-16
void canif_clear_all_mob(uint8_t ch,
		uint8_t nb_mob)
{
	uint8_t mob_number;

	for (mob_number = 0; mob_number < nb_mob; mob_number++) {
80004790:	06 38       	cp.w	r8,r3
80004792:	cf 11       	brne	80004774 <canif_clear_all_mob+0x24>
80004794:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc

80004798 <canif_fixed_baudrate>:
	return MOB_NOT_COMPLETED;
}

uint8_t canif_fixed_baudrate(uint8_t ch)
{
  CANIF_conf_bt(ch);
80004798:	a9 7c       	lsl	r12,0x9
8000479a:	e2 2c e3 f4 	sub	r12,189428
8000479e:	78 08       	ld.w	r8,r12[0x0]
800047a0:	e4 18 ff e7 	andh	r8,0xffe7
800047a4:	99 08       	st.w	r12[0x0],r8
800047a6:	78 08       	ld.w	r8,r12[0x0]
800047a8:	b3 b8       	sbr	r8,0x13
800047aa:	99 08       	st.w	r12[0x0],r8
800047ac:	78 08       	ld.w	r8,r12[0x0]
800047ae:	e4 18 ff f8 	andh	r8,0xfff8
800047b2:	99 08       	st.w	r12[0x0],r8
800047b4:	78 08       	ld.w	r8,r12[0x0]
800047b6:	b1 b8       	sbr	r8,0x11
800047b8:	99 08       	st.w	r12[0x0],r8
800047ba:	78 08       	ld.w	r8,r12[0x0]
800047bc:	e0 18 ff c0 	andl	r8,0xffc0
800047c0:	99 08       	st.w	r12[0x0],r8
800047c2:	78 08       	ld.w	r8,r12[0x0]
800047c4:	a1 a8       	sbr	r8,0x0
800047c6:	99 08       	st.w	r12[0x0],r8
800047c8:	78 08       	ld.w	r8,r12[0x0]
800047ca:	e0 18 c7 ff 	andl	r8,0xc7ff
800047ce:	99 08       	st.w	r12[0x0],r8
800047d0:	78 08       	ld.w	r8,r12[0x0]
800047d2:	ab b8       	sbr	r8,0xb
800047d4:	99 08       	st.w	r12[0x0],r8
800047d6:	78 08       	ld.w	r8,r12[0x0]
800047d8:	e0 18 f8 ff 	andl	r8,0xf8ff
800047dc:	99 08       	st.w	r12[0x0],r8
800047de:	78 08       	ld.w	r8,r12[0x0]
800047e0:	a9 a8       	sbr	r8,0x8
800047e2:	99 08       	st.w	r12[0x0],r8
  return 1;
}
800047e4:	5e ff       	retal	1

800047e6 <scif_stop_gclk>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;
800047e6:	fe 78 08 00 	mov	r8,-63488
800047ea:	f8 c9 ff e7 	sub	r9,r12,-25
800047ee:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
800047f2:	a1 ca       	cbr	r10,0x0
800047f4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800047f8:	e0 78 86 a0 	mov	r8,100000

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800047fc:	fe 7a 08 00 	mov	r10,-63488
80004800:	12 9c       	mov	r12,r9
80004802:	c0 48       	rjmp	8000480a <scif_stop_gclk+0x24>
  {
    if(--timeout == 0)
80004804:	20 18       	sub	r8,1
80004806:	c0 21       	brne	8000480a <scif_stop_gclk+0x24>
80004808:	5e fe       	retal	-1

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
8000480a:	f4 0c 03 29 	ld.w	r9,r10[r12<<0x2]
8000480e:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80004812:	cf 91       	brne	80004804 <scif_stop_gclk+0x1e>
80004814:	5e fd       	retal	0
80004816:	d7 03       	nop

80004818 <scif_gc_setup>:
  return PASS;
}


long int scif_gc_setup(unsigned int gclk, scif_gcctrl_oscsel_t clk_src, unsigned int diven, unsigned int divfactor)
{
80004818:	d4 21       	pushm	r4-r7,lr
8000481a:	18 97       	mov	r7,r12
8000481c:	16 95       	mov	r5,r11
8000481e:	14 96       	mov	r6,r10
  bool restart_gc = false;


  // Change the division factor to conform to the equation: fgclk = fsrc/divfactor = fsrc/(2*(div+1))
  divfactor = (divfactor>>1) -1;
80004820:	a1 99       	lsr	r9,0x1
80004822:	f2 c4 00 01 	sub	r4,r9,1
      return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, disable it before changing its setup.
  if(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
80004826:	f8 c9 ff e7 	sub	r9,r12,-25
8000482a:	fe 78 08 00 	mov	r8,-63488
8000482e:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004832:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004836:	c0 50       	breq	80004840 <scif_gc_setup+0x28>
  {
    restart_gc = true;
    if(scif_stop_gclk(gclk) < 0)
80004838:	f0 1f 00 18 	mcall	80004898 <scif_gc_setup+0x80>
8000483c:	c1 44       	brge	80004864 <scif_gc_setup+0x4c>
8000483e:	dc 2a       	popm	r4-r7,pc,r12=-1
      return -1;  // Could not stop the generic clock.
  }

  // Setup the generic clock.
  AVR32_SCIF.gcctrl[gclk] = ((divfactor << AVR32_SCIF_GCCTRL_DIV_OFFSET)&AVR32_SCIF_GCCTRL_DIV_MASK)
80004840:	a1 76       	lsl	r6,0x1
80004842:	e2 16 00 02 	andl	r6,0x2,COH
80004846:	a9 65       	lsl	r5,0x8
80004848:	e2 15 0f 00 	andl	r5,0xf00,COH
8000484c:	0a 46       	or	r6,r5
8000484e:	b1 64       	lsl	r4,0x10
80004850:	e6 14 00 ff 	andh	r4,0xff,COH
80004854:	ed e4 10 04 	or	r4,r6,r4
80004858:	2e 77       	sub	r7,-25
8000485a:	fe 78 08 00 	mov	r8,-63488
8000485e:	f0 07 09 24 	st.w	r8[r7<<0x2],r4
80004862:	d8 2a       	popm	r4-r7,pc,r12=0
80004864:	ec 09 15 01 	lsl	r9,r6,0x1
80004868:	e2 19 00 02 	andl	r9,0x2,COH
8000486c:	ea 08 15 08 	lsl	r8,r5,0x8
80004870:	e2 18 0f 00 	andl	r8,0xf00,COH
80004874:	10 49       	or	r9,r8
80004876:	e8 08 15 10 	lsl	r8,r4,0x10
8000487a:	e6 18 00 ff 	andh	r8,0xff,COH
8000487e:	10 49       	or	r9,r8
80004880:	fe 78 08 00 	mov	r8,-63488
80004884:	2e 77       	sub	r7,-25
80004886:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
                            |((diven << AVR32_SCIF_GCCTRL_DIVEN_OFFSET)&AVR32_SCIF_GCCTRL_DIVEN_MASK)
                            |((clk_src << AVR32_SCIF_GCCTRL_OSCSEL_OFFSET)&AVR32_SCIF_GCCTRL_OSCSEL_MASK);

  // Restart the gc if it previously was enabled.
  if(true == restart_gc)
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK ;
8000488a:	f0 07 03 29 	ld.w	r9,r8[r7<<0x2]
8000488e:	a1 a9       	sbr	r9,0x0
80004890:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
80004894:	d8 2a       	popm	r4-r7,pc,r12=0
80004896:	00 00       	add	r0,r0
80004898:	80 00       	ld.sh	r0,r0[0x0]
8000489a:	47 e6       	lddsp	r6,sp[0x1f8]

8000489c <scif_gc_enable>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, do nothing.
  if(!(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK))
8000489c:	f8 c9 ff e7 	sub	r9,r12,-25
800048a0:	fe 78 08 00 	mov	r8,-63488
800048a4:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800048a8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800048ac:	c0 91       	brne	800048be <scif_gc_enable+0x22>
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK;
800048ae:	fe 78 08 00 	mov	r8,-63488
800048b2:	12 9c       	mov	r12,r9
800048b4:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800048b8:	a1 a9       	sbr	r9,0x0
800048ba:	f0 0c 09 29 	st.w	r8[r12<<0x2],r9

  return PASS;

}
800048be:	5e fd       	retal	0

800048c0 <can0_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_tx_handler(void)
{
800048c0:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(0);
800048c2:	fc 78 1c 00 	mov	r8,-189440
800048c6:	70 cc       	ld.w	r12,r8[0x30]
800048c8:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
800048cc:	32 08       	mov	r8,32
800048ce:	f0 0c 18 00 	cp.b	r12,r8
800048d2:	c0 f0       	breq	800048f0 <can0_int_tx_handler+0x30>
  {
    CANIF_mob_clear_txok_status(0,handle);
800048d4:	30 19       	mov	r9,1
800048d6:	f2 0c 09 49 	lsl	r9,r9,r12
800048da:	fc 78 1c 00 	mov	r8,-189440
800048de:	f1 49 00 54 	st.w	r8[84],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
800048e2:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800048e6:	a3 68       	lsl	r8,0x2
800048e8:	e2 28 e3 a0 	sub	r8,189344
800048ec:	30 f9       	mov	r9,15
800048ee:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
800048f0:	48 38       	lddpc	r8,800048fc <can0_int_tx_handler+0x3c>
800048f2:	70 08       	ld.w	r8,r8[0x0]
800048f4:	30 0b       	mov	r11,0
800048f6:	5d 18       	icall	r8
}
800048f8:	d4 02       	popm	lr
800048fa:	d6 03       	rete
800048fc:	00 00       	add	r0,r0
800048fe:	cc 14       	brge	80004880 <scif_gc_setup+0x68>

80004900 <can0_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_rx_handler(void)
{
80004900:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(0) ;
80004902:	fc 78 1c 00 	mov	r8,-189440
80004906:	70 cc       	ld.w	r12,r8[0x30]
80004908:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
8000490c:	32 08       	mov	r8,32
8000490e:	f0 0c 18 00 	cp.b	r12,r8
80004912:	c0 f0       	breq	80004930 <can0_int_rx_handler+0x30>
  {
    CANIF_mob_clear_rxok_status(0,handle);
80004914:	30 19       	mov	r9,1
80004916:	f2 0c 09 49 	lsl	r9,r9,r12
8000491a:	fc 78 1c 00 	mov	r8,-189440
8000491e:	f1 49 00 4c 	st.w	r8[76],r9
    CANIF_mob_clear_status(0,handle); //   and reset MOb status
80004922:	f8 0c 00 18 	add	r8,r12,r12<<0x1
80004926:	a3 68       	lsl	r8,0x2
80004928:	e2 28 e3 a0 	sub	r8,189344
8000492c:	30 f9       	mov	r9,15
8000492e:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel0(handle,CAN_STATUS_COMPLETED);
80004930:	48 38       	lddpc	r8,8000493c <can0_int_rx_handler+0x3c>
80004932:	70 08       	ld.w	r8,r8[0x0]
80004934:	30 0b       	mov	r11,0
80004936:	5d 18       	icall	r8
}
80004938:	d4 02       	popm	lr
8000493a:	d6 03       	rete
8000493c:	00 00       	add	r0,r0
8000493e:	cc 14       	brge	800048c0 <can0_int_tx_handler>

80004940 <can0_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_busoff_handler(void)
{
80004940:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(0);
80004942:	fc 78 1c 00 	mov	r8,-189440
80004946:	70 b9       	ld.w	r9,r8[0x2c]
80004948:	91 a9       	st.w	r8[0x28],r9
    can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_BUSOFF);
8000494a:	48 58       	lddpc	r8,8000495c <can0_int_busoff_handler+0x1c>
8000494c:	70 08       	ld.w	r8,r8[0x0]
8000494e:	30 4b       	mov	r11,4
80004950:	e0 6c 00 ff 	mov	r12,255
80004954:	5d 18       	icall	r8
}
80004956:	d4 02       	popm	lr
80004958:	d6 03       	rete
8000495a:	00 00       	add	r0,r0
8000495c:	00 00       	add	r0,r0
8000495e:	cc 14       	brge	800048e0 <can0_int_tx_handler+0x20>

80004960 <can0_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_cerr_handler(void)
{
80004960:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
80004962:	fc 78 1c 00 	mov	r8,-189440
80004966:	70 b9       	ld.w	r9,r8[0x2c]
80004968:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_ERROR);
8000496a:	48 58       	lddpc	r8,8000497c <can0_int_cerr_handler+0x1c>
8000496c:	70 08       	ld.w	r8,r8[0x0]
8000496e:	30 2b       	mov	r11,2
80004970:	e0 6c 00 ff 	mov	r12,255
80004974:	5d 18       	icall	r8
}
80004976:	d4 02       	popm	lr
80004978:	d6 03       	rete
8000497a:	00 00       	add	r0,r0
8000497c:	00 00       	add	r0,r0
8000497e:	cc 14       	brge	80004900 <can0_int_rx_handler>

80004980 <can0_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can0_int_wakeup_handler(void)
{
80004980:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(0);
80004982:	fc 78 1c 00 	mov	r8,-189440
80004986:	70 b9       	ld.w	r9,r8[0x2c]
80004988:	91 a9       	st.w	r8[0x28],r9
  can_lib_params.can_msg_callback_channel0(0xFF,CAN_STATUS_WAKEUP);
8000498a:	48 58       	lddpc	r8,8000499c <can0_int_wakeup_handler+0x1c>
8000498c:	70 08       	ld.w	r8,r8[0x0]
8000498e:	30 3b       	mov	r11,3
80004990:	e0 6c 00 ff 	mov	r12,255
80004994:	5d 18       	icall	r8
}
80004996:	d4 02       	popm	lr
80004998:	d6 03       	rete
8000499a:	00 00       	add	r0,r0
8000499c:	00 00       	add	r0,r0
8000499e:	cc 14       	brge	80004920 <can0_int_rx_handler+0x20>

800049a0 <can1_int_tx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_tx_handler(void)
{
800049a0:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_txok(1) ;
800049a2:	fc 78 1c 00 	mov	r8,-189440
800049a6:	f0 fc 02 30 	ld.w	r12,r8[560]
800049aa:	f9 dc c2 06 	bfextu	r12,r12,0x10,0x6
  if (handle != 0x20)
800049ae:	32 08       	mov	r8,32
800049b0:	f0 0c 18 00 	cp.b	r12,r8
800049b4:	c0 f0       	breq	800049d2 <can1_int_tx_handler+0x32>
  {
    CANIF_mob_clear_txok_status(1,handle);
800049b6:	30 19       	mov	r9,1
800049b8:	f2 0c 09 49 	lsl	r9,r9,r12
800049bc:	fc 78 1c 00 	mov	r8,-189440
800049c0:	f1 49 02 54 	st.w	r8[596],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
800049c4:	f8 0c 00 18 	add	r8,r12,r12<<0x1
800049c8:	a3 68       	lsl	r8,0x2
800049ca:	e2 28 e1 a0 	sub	r8,188832
800049ce:	30 f9       	mov	r9,15
800049d0:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
800049d2:	48 48       	lddpc	r8,800049e0 <can1_int_tx_handler+0x40>
800049d4:	70 18       	ld.w	r8,r8[0x4]
800049d6:	30 0b       	mov	r11,0
800049d8:	5d 18       	icall	r8
}
800049da:	d4 02       	popm	lr
800049dc:	d6 03       	rete
800049de:	00 00       	add	r0,r0
800049e0:	00 00       	add	r0,r0
800049e2:	cc 14       	brge	80004964 <can0_int_cerr_handler+0x4>

800049e4 <can1_int_rx_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_rx_handler(void)
{
800049e4:	d4 01       	pushm	lr
  U8 handle;
  handle = CANIF_mob_get_mob_rxok(1) ;
800049e6:	fc 78 1c 00 	mov	r8,-189440
800049ea:	f0 fc 02 30 	ld.w	r12,r8[560]
800049ee:	f9 dc c1 06 	bfextu	r12,r12,0x8,0x6
  if (handle != 0x20)
800049f2:	32 08       	mov	r8,32
800049f4:	f0 0c 18 00 	cp.b	r12,r8
800049f8:	c0 f0       	breq	80004a16 <can1_int_rx_handler+0x32>
  {
    CANIF_mob_clear_rxok_status(1,handle);
800049fa:	30 19       	mov	r9,1
800049fc:	f2 0c 09 49 	lsl	r9,r9,r12
80004a00:	fc 78 1c 00 	mov	r8,-189440
80004a04:	f1 49 02 4c 	st.w	r8[588],r9
    CANIF_mob_clear_status(1,handle); //   and reset MOb status
80004a08:	f8 0c 00 18 	add	r8,r12,r12<<0x1
80004a0c:	a3 68       	lsl	r8,0x2
80004a0e:	e2 28 e1 a0 	sub	r8,188832
80004a12:	30 f9       	mov	r9,15
80004a14:	91 09       	st.w	r8[0x0],r9
  }
  can_lib_params.can_msg_callback_channel1(handle,CAN_STATUS_COMPLETED);
80004a16:	48 48       	lddpc	r8,80004a24 <can1_int_rx_handler+0x40>
80004a18:	70 18       	ld.w	r8,r8[0x4]
80004a1a:	30 0b       	mov	r11,0
80004a1c:	5d 18       	icall	r8
}
80004a1e:	d4 02       	popm	lr
80004a20:	d6 03       	rete
80004a22:	00 00       	add	r0,r0
80004a24:	00 00       	add	r0,r0
80004a26:	cc 14       	brge	800049a8 <can1_int_tx_handler+0x8>

80004a28 <can1_int_busoff_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_busoff_handler(void)
{
80004a28:	d4 01       	pushm	lr
    CANIF_clr_interrupt_status(1);
80004a2a:	fc 78 1c 00 	mov	r8,-189440
80004a2e:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004a32:	f1 49 02 28 	st.w	r8[552],r9
    can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_BUSOFF);
80004a36:	48 58       	lddpc	r8,80004a48 <can1_int_busoff_handler+0x20>
80004a38:	70 18       	ld.w	r8,r8[0x4]
80004a3a:	30 4b       	mov	r11,4
80004a3c:	e0 6c 00 ff 	mov	r12,255
80004a40:	5d 18       	icall	r8
}
80004a42:	d4 02       	popm	lr
80004a44:	d6 03       	rete
80004a46:	00 00       	add	r0,r0
80004a48:	00 00       	add	r0,r0
80004a4a:	cc 14       	brge	800049cc <can1_int_tx_handler+0x2c>

80004a4c <can1_int_cerr_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_cerr_handler(void)
{
80004a4c:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
80004a4e:	fc 78 1c 00 	mov	r8,-189440
80004a52:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004a56:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_ERROR);
80004a5a:	48 58       	lddpc	r8,80004a6c <can1_int_cerr_handler+0x20>
80004a5c:	70 18       	ld.w	r8,r8[0x4]
80004a5e:	30 2b       	mov	r11,2
80004a60:	e0 6c 00 ff 	mov	r12,255
80004a64:	5d 18       	icall	r8
}
80004a66:	d4 02       	popm	lr
80004a68:	d6 03       	rete
80004a6a:	00 00       	add	r0,r0
80004a6c:	00 00       	add	r0,r0
80004a6e:	cc 14       	brge	800049f0 <can1_int_rx_handler+0xc>

80004a70 <can1_int_wakeup_handler>:
__attribute__((__interrupt__))
#elif defined (__ICCAVR32__)
__interrupt
#endif
static void can1_int_wakeup_handler(void)
{
80004a70:	d4 01       	pushm	lr
  CANIF_clr_interrupt_status(1);
80004a72:	fc 78 1c 00 	mov	r8,-189440
80004a76:	f0 f9 02 2c 	ld.w	r9,r8[556]
80004a7a:	f1 49 02 28 	st.w	r8[552],r9
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
80004a7e:	48 58       	lddpc	r8,80004a90 <can1_int_wakeup_handler+0x20>
80004a80:	70 18       	ld.w	r8,r8[0x4]
80004a82:	30 3b       	mov	r11,3
80004a84:	e0 6c 00 ff 	mov	r12,255
80004a88:	5d 18       	icall	r8
}
80004a8a:	d4 02       	popm	lr
80004a8c:	d6 03       	rete
80004a8e:	00 00       	add	r0,r0
80004a90:	00 00       	add	r0,r0
80004a92:	cc 14       	brge	80004a14 <can1_int_rx_handler+0x30>

80004a94 <can_tx>:
U8 can_tx( U8 ch,
           U8 handle,
           U8 dlc,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004a94:	eb cd 40 f8 	pushm	r3-r7,lr
    if ((ch > 1) ||
80004a98:	30 1e       	mov	lr,1
80004a9a:	f8 0e 18 00 	cp.b	lr,r12
80004a9e:	f9 be 02 00 	movhs	lr,0
80004aa2:	30 17       	mov	r7,1
80004aa4:	30 f6       	mov	r6,15
80004aa6:	f6 06 18 00 	cp.b	r6,r11
80004aaa:	f9 b7 02 00 	movhs	r7,0
80004aae:	0e 96       	mov	r6,r7
80004ab0:	0c 4e       	or	lr,r6
80004ab2:	30 06       	mov	r6,0
80004ab4:	ec 0e 18 00 	cp.b	lr,r6
80004ab8:	c7 d1       	brne	80004bb2 <can_tx+0x11e>
80004aba:	30 8e       	mov	lr,8
80004abc:	fc 0a 18 00 	cp.b	r10,lr
80004ac0:	e0 8b 00 79 	brhi	80004bb2 <can_tx+0x11e>
        (handle > (NB_MOB_CHANNEL-1)) ||
        (dlc > 8))
        return  CAN_CMD_REFUSED;

    if (can_msg->ide_bit){
80004ac4:	70 0e       	ld.w	lr,r8[0x0]
80004ac6:	e6 1e 20 00 	andh	lr,0x2000,COH
80004aca:	c1 40       	breq	80004af2 <can_tx+0x5e>
             CANIF_set_ext_id(ch,
80004acc:	f6 0e 15 04 	lsl	lr,r11,0x4
80004ad0:	fc 77 1c 00 	mov	r7,-189440
80004ad4:	f8 06 15 06 	lsl	r6,r12,0x6
80004ad8:	2f f6       	sub	r6,-1
80004ada:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004ade:	70 04       	ld.w	r4,r8[0x0]
80004ae0:	bd b4       	sbr	r4,0x1d
80004ae2:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);

             CANIF_set_ext_idmask(ch,
80004ae6:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004aea:	0e 0e       	add	lr,r7
80004aec:	70 17       	ld.w	r7,r8[0x4]
80004aee:	9d 17       	st.w	lr[0x4],r7
80004af0:	c1 28       	rjmp	80004b14 <can_tx+0x80>
                                handle,
                                can_msg->id_mask);
    }
    else {
             CANIF_set_std_id(ch,
80004af2:	f6 0e 15 04 	lsl	lr,r11,0x4
80004af6:	fc 77 1c 00 	mov	r7,-189440
80004afa:	f8 06 15 06 	lsl	r6,r12,0x6
80004afe:	2f f6       	sub	r6,-1
80004b00:	ee 06 03 35 	ld.w	r5,r7[r6<<0x3]
80004b04:	70 04       	ld.w	r4,r8[0x0]
80004b06:	fc 05 09 04 	st.w	lr[r5],r4
                            handle,
                            can_msg->id);
             CANIF_set_std_idmask(ch,
80004b0a:	ee 06 03 37 	ld.w	r7,r7[r6<<0x3]
80004b0e:	0e 0e       	add	lr,r7
80004b10:	70 17       	ld.w	r7,r8[0x4]
80004b12:	9d 17       	st.w	lr[0x4],r7
                                handle,
                                can_msg->id_mask);
    }
    CANIF_mob_clr_dlc(ch,handle);
80004b14:	16 97       	mov	r7,r11
80004b16:	f8 0e 15 09 	lsl	lr,r12,0x9
80004b1a:	2f 8e       	sub	lr,-8
80004b1c:	f6 0b 00 16 	add	r6,r11,r11<<0x1
80004b20:	fc 06 00 2e 	add	lr,lr,r6<<0x2
80004b24:	e2 2e e3 ac 	sub	lr,189356
80004b28:	7c 06       	ld.w	r6,lr[0x0]
80004b2a:	e0 16 ff f0 	andl	r6,0xfff0
80004b2e:	9d 06       	st.w	lr[0x0],r6
    CANIF_mob_set_dlc(ch,handle,dlc);
80004b30:	7c 06       	ld.w	r6,lr[0x0]
80004b32:	ed ea 10 0a 	or	r10,r6,r10
80004b36:	9d 0a       	st.w	lr[0x0],r10
    if (req_type == CAN_REMOTE_FRAME){
80004b38:	30 1a       	mov	r10,1
80004b3a:	f4 09 18 00 	cp.b	r9,r10
80004b3e:	c1 b1       	brne	80004b74 <can_tx+0xe0>
            CANIF_set_rtr(ch,handle);
80004b40:	f6 09 15 04 	lsl	r9,r11,0x4
80004b44:	fc 7a 1c 00 	mov	r10,-189440
80004b48:	f8 05 15 06 	lsl	r5,r12,0x6
80004b4c:	2f f5       	sub	r5,-1
80004b4e:	f4 05 03 34 	ld.w	r4,r10[r5<<0x3]
80004b52:	f2 04 03 03 	ld.w	r3,r9[r4]
80004b56:	30 16       	mov	r6,1
80004b58:	e7 d6 d3 c1 	bfins	r3,r6,0x1e,0x1
80004b5c:	f2 04 09 03 	st.w	r9[r4],r3
            CANIF_set_rtrmask(ch,handle);
80004b60:	f4 05 03 3a 	ld.w	r10,r10[r5<<0x3]
80004b64:	14 09       	add	r9,r10
80004b66:	72 1a       	ld.w	r10,r9[0x4]
80004b68:	f5 d6 d3 c1 	bfins	r10,r6,0x1e,0x1
80004b6c:	93 1a       	st.w	r9[0x4],r10
            CANIF_mob_set_automode(ch,handle);
80004b6e:	7c 09       	ld.w	r9,lr[0x0]
80004b70:	a5 b9       	sbr	r9,0x5
80004b72:	9d 09       	st.w	lr[0x0],r9
    }
    CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004b74:	fc 79 1c 00 	mov	r9,-189440
80004b78:	f8 0a 15 06 	lsl	r10,r12,0x6
80004b7c:	2f fa       	sub	r10,-1
80004b7e:	f2 0a 03 3a 	ld.w	r10,r9[r10<<0x3]
80004b82:	a5 6b       	lsl	r11,0x4
80004b84:	14 0b       	add	r11,r10
80004b86:	f0 e4 00 08 	ld.d	r4,r8[8]
80004b8a:	f6 e5 00 08 	st.d	r11[8],r4
    CANIF_config_tx(ch,handle);
80004b8e:	7c 08       	ld.w	r8,lr[0x0]
80004b90:	a5 a8       	sbr	r8,0x4
80004b92:	9d 08       	st.w	lr[0x0],r8
    CANIF_mob_enable(ch,handle);
80004b94:	30 18       	mov	r8,1
80004b96:	f0 07 09 48 	lsl	r8,r8,r7
80004b9a:	f8 0a 15 09 	lsl	r10,r12,0x9
80004b9e:	f2 0a 00 0a 	add	r10,r9,r10
80004ba2:	2c ca       	sub	r10,-52
80004ba4:	95 08       	st.w	r10[0x0],r8
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004ba6:	a9 7c       	lsl	r12,0x9
80004ba8:	2c 0c       	sub	r12,-64
80004baa:	18 09       	add	r9,r12
80004bac:	93 08       	st.w	r9[0x0],r8
80004bae:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
#endif
    return CAN_CMD_ACCEPTED;
80004bb2:	e0 6c 00 ff 	mov	r12,255
}
80004bb6:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc

80004bba <can_rx>:

U8 can_rx( U8 ch,
           U8 handle,
           U8 req_type,
           const can_msg_t *can_msg)
{
80004bba:	eb cd 40 e0 	pushm	r5-r7,lr
    if ((ch > 1) ||
80004bbe:	30 18       	mov	r8,1
80004bc0:	f8 08 18 00 	cp.b	r8,r12
80004bc4:	f9 b8 02 00 	movhs	r8,0
80004bc8:	30 1e       	mov	lr,1
80004bca:	30 f7       	mov	r7,15
80004bcc:	f6 07 18 00 	cp.b	r7,r11
80004bd0:	f9 be 02 00 	movhs	lr,0
80004bd4:	1c 48       	or	r8,lr
80004bd6:	30 07       	mov	r7,0
80004bd8:	ee 08 18 00 	cp.b	r8,r7
80004bdc:	c0 50       	breq	80004be6 <can_rx+0x2c>
80004bde:	e0 6c 00 ff 	mov	r12,255
80004be2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
        (handle > (NB_MOB_CHANNEL-1)))
        return  CAN_CMD_REFUSED;
    if (can_msg->ide_bit){
80004be6:	72 08       	ld.w	r8,r9[0x0]
80004be8:	e6 18 20 00 	andh	r8,0x2000,COH
80004bec:	c1 40       	breq	80004c14 <can_rx+0x5a>
    	CANIF_set_ext_id(ch,
80004bee:	f6 08 15 04 	lsl	r8,r11,0x4
80004bf2:	fc 7e 1c 00 	mov	lr,-189440
80004bf6:	f8 07 15 06 	lsl	r7,r12,0x6
80004bfa:	2f f7       	sub	r7,-1
80004bfc:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004c00:	72 05       	ld.w	r5,r9[0x0]
80004c02:	bd b5       	sbr	r5,0x1d
80004c04:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_ext_idmask(ch,
80004c08:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004c0c:	1c 08       	add	r8,lr
80004c0e:	72 1e       	ld.w	lr,r9[0x4]
80004c10:	91 1e       	st.w	r8[0x4],lr
80004c12:	c1 28       	rjmp	80004c36 <can_rx+0x7c>
                          handle,
                          can_msg->id_mask);
    }
    else {
    	CANIF_set_std_id(ch,
80004c14:	f6 08 15 04 	lsl	r8,r11,0x4
80004c18:	fc 7e 1c 00 	mov	lr,-189440
80004c1c:	f8 07 15 06 	lsl	r7,r12,0x6
80004c20:	2f f7       	sub	r7,-1
80004c22:	fc 07 03 36 	ld.w	r6,lr[r7<<0x3]
80004c26:	72 05       	ld.w	r5,r9[0x0]
80004c28:	f0 06 09 05 	st.w	r8[r6],r5
                      handle,
                      can_msg->id);
        CANIF_set_std_idmask(ch,
80004c2c:	fc 07 03 3e 	ld.w	lr,lr[r7<<0x3]
80004c30:	1c 08       	add	r8,lr
80004c32:	72 1e       	ld.w	lr,r9[0x4]
80004c34:	91 1e       	st.w	r8[0x4],lr
                          handle,
                          can_msg->id_mask);
    }
    if (req_type == CAN_REMOTE_FRAME){
80004c36:	30 18       	mov	r8,1
80004c38:	f0 0a 18 00 	cp.b	r10,r8
80004c3c:	c2 a1       	brne	80004c90 <can_rx+0xd6>
            CANIF_set_rtr(ch,handle);
80004c3e:	f6 08 15 04 	lsl	r8,r11,0x4
80004c42:	fc 7e 1c 00 	mov	lr,-189440
80004c46:	f8 0a 15 06 	lsl	r10,r12,0x6
80004c4a:	2f fa       	sub	r10,-1
80004c4c:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004c50:	f0 07 03 06 	ld.w	r6,r8[r7]
80004c54:	30 15       	mov	r5,1
80004c56:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004c5a:	f0 07 09 06 	st.w	r8[r7],r6
            CANIF_set_rtrmask(ch,handle);
80004c5e:	fc 0a 03 37 	ld.w	r7,lr[r10<<0x3]
80004c62:	f0 07 00 07 	add	r7,r8,r7
80004c66:	6e 16       	ld.w	r6,r7[0x4]
80004c68:	ed d5 d3 c1 	bfins	r6,r5,0x1e,0x1
80004c6c:	8f 16       	st.w	r7[0x4],r6
            CANIF_mob_set_automode(ch,handle);
80004c6e:	f6 0b 00 17 	add	r7,r11,r11<<0x1
80004c72:	a3 67       	lsl	r7,0x2
80004c74:	ee 0a 00 37 	add	r7,r7,r10<<0x3
80004c78:	e2 27 e3 ac 	sub	r7,189356
80004c7c:	6e 06       	ld.w	r6,r7[0x0]
80004c7e:	a5 b6       	sbr	r6,0x5
80004c80:	8f 06       	st.w	r7[0x0],r6
            CANIF_set_data(ch,handle,((can_msg_t *)can_msg)->data.u64);
80004c82:	fc 0a 03 3a 	ld.w	r10,lr[r10<<0x3]
80004c86:	14 08       	add	r8,r10
80004c88:	f2 e6 00 08 	ld.d	r6,r9[8]
80004c8c:	f0 e7 00 08 	st.d	r8[8],r6
    }
    CANIF_config_rx(ch,handle);
80004c90:	f8 08 15 09 	lsl	r8,r12,0x9
80004c94:	2f 88       	sub	r8,-8
80004c96:	f6 0b 00 19 	add	r9,r11,r11<<0x1
80004c9a:	f0 09 00 28 	add	r8,r8,r9<<0x2
80004c9e:	e2 28 e3 ac 	sub	r8,189356
80004ca2:	70 09       	ld.w	r9,r8[0x0]
80004ca4:	a5 c9       	cbr	r9,0x4
80004ca6:	91 09       	st.w	r8[0x0],r9
    CANIF_mob_enable(ch,handle);
80004ca8:	30 18       	mov	r8,1
80004caa:	f0 0b 09 4b 	lsl	r11,r8,r11
80004cae:	f8 08 15 09 	lsl	r8,r12,0x9
80004cb2:	e2 28 e3 cc 	sub	r8,189388
80004cb6:	91 0b       	st.w	r8[0x0],r11
#ifdef CAN_LIB_UNDER_INTERRUPT
    CANIF_mob_enable_interrupt(ch,handle);
80004cb8:	a9 7c       	lsl	r12,0x9
80004cba:	e2 2c e3 c0 	sub	r12,189376
80004cbe:	99 0b       	st.w	r12[0x0],r11
80004cc0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0

80004cc4 <can_get_mob_data>:
}

Union64 can_get_mob_data( U8 ch ,
                           U8 handle)
{
    return ((CANIF_mob_get_ptr_data(ch,handle)->data));
80004cc4:	a7 6c       	lsl	r12,0x6
80004cc6:	2f fc       	sub	r12,-1
80004cc8:	fc 78 1c 00 	mov	r8,-189440
80004ccc:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004cd0:	a5 6b       	lsl	r11,0x4
80004cd2:	f6 08 00 08 	add	r8,r11,r8
}
80004cd6:	70 2b       	ld.w	r11,r8[0x8]
80004cd8:	70 3a       	ld.w	r10,r8[0xc]
80004cda:	5e fc       	retal	r12

80004cdc <can_get_mob_dlc>:

U8 can_get_mob_dlc( U8 ch ,
                    U8 handle)
{
    return (CANIF_mob_get_dlc(ch,handle));
80004cdc:	a9 7c       	lsl	r12,0x9
80004cde:	2f 8c       	sub	r12,-8
80004ce0:	f6 0b 00 1b 	add	r11,r11,r11<<0x1
80004ce4:	f8 0b 00 2c 	add	r12,r12,r11<<0x2
80004ce8:	e2 2c e3 ac 	sub	r12,189356
80004cec:	78 0c       	ld.w	r12,r12[0x0]
}
80004cee:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
80004cf2:	5e fc       	retal	r12

80004cf4 <can_get_mob_id>:

U32 can_get_mob_id( U8 ch ,
                    U8 handle)
{
    return (CANIF_get_ext_id(ch,handle));
80004cf4:	a7 6c       	lsl	r12,0x6
80004cf6:	2f fc       	sub	r12,-1
80004cf8:	fc 78 1c 00 	mov	r8,-189440
80004cfc:	f0 0c 03 38 	ld.w	r8,r8[r12<<0x3]
80004d00:	a5 6b       	lsl	r11,0x4
80004d02:	f6 08 03 0c 	ld.w	r12,r11[r8]
}
80004d06:	f9 dc c0 1d 	bfextu	r12,r12,0x0,0x1d
80004d0a:	5e fc       	retal	r12

80004d0c <can_enable_interrupt>:
  CANIF_clr_interrupt_status(1);
  can_lib_params.can_msg_callback_channel1(0xFF,CAN_STATUS_WAKEUP);
}

U8 can_enable_interrupt(U8 ch)
{
80004d0c:	d4 01       	pushm	lr
  if ((ch > 1))
80004d0e:	30 18       	mov	r8,1
80004d10:	f0 0c 18 00 	cp.b	r12,r8
80004d14:	e0 88 00 05 	brls	80004d1e <can_enable_interrupt+0x12>
80004d18:	e0 6c 00 ff 	mov	r12,255
80004d1c:	d8 02       	popm	pc
        return  CAN_CMD_REFUSED;

  if (ch==0)
80004d1e:	58 0c       	cp.w	r12,0
80004d20:	c2 51       	brne	80004d6a <can_enable_interrupt+0x5e>
  {
    INTC_register_interrupt(&can0_int_tx_handler, AVR32_CANIF_TXOK_IRQ_0, CAN0_INT_TX_LEVEL);
80004d22:	30 0a       	mov	r10,0
80004d24:	e0 6b 01 23 	mov	r11,291
80004d28:	4a 6c       	lddpc	r12,80004dc0 <can_enable_interrupt+0xb4>
80004d2a:	f0 1f 00 27 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_rx_handler, AVR32_CANIF_RXOK_IRQ_0, CAN0_INT_RX_LEVEL);
80004d2e:	30 0a       	mov	r10,0
80004d30:	e0 6b 01 22 	mov	r11,290
80004d34:	4a 5c       	lddpc	r12,80004dc8 <can_enable_interrupt+0xbc>
80004d36:	f0 1f 00 24 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_0, CAN0_INT_BOFF_LEVEL);
80004d3a:	30 0a       	mov	r10,0
80004d3c:	e0 6b 01 20 	mov	r11,288
80004d40:	4a 3c       	lddpc	r12,80004dcc <can_enable_interrupt+0xc0>
80004d42:	f0 1f 00 21 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_0, CAN0_INT_ERR_LEVEL);
80004d46:	30 0a       	mov	r10,0
80004d48:	e0 6b 01 21 	mov	r11,289
80004d4c:	4a 1c       	lddpc	r12,80004dd0 <can_enable_interrupt+0xc4>
80004d4e:	f0 1f 00 1e 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can0_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_0, CAN0_INT_WAKE_UP_LEVEL);
80004d52:	30 0a       	mov	r10,0
80004d54:	e0 6b 01 24 	mov	r11,292
80004d58:	49 fc       	lddpc	r12,80004dd4 <can_enable_interrupt+0xc8>
80004d5a:	f0 1f 00 1b 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004d5e:	e0 69 01 c9 	mov	r9,457
80004d62:	fc 78 1c 00 	mov	r8,-189440
80004d66:	91 79       	st.w	r8[0x1c],r9
80004d68:	d8 0a       	popm	pc,r12=0
  }
  else if (ch == 1)
80004d6a:	30 18       	mov	r8,1
80004d6c:	f0 0c 18 00 	cp.b	r12,r8
80004d70:	c0 20       	breq	80004d74 <can_enable_interrupt+0x68>
80004d72:	d8 0a       	popm	pc,r12=0
  {
    INTC_register_interrupt(&can1_int_tx_handler, AVR32_CANIF_TXOK_IRQ_1, CAN1_INT_TX_LEVEL);
80004d74:	30 0a       	mov	r10,0
80004d76:	e0 6b 01 28 	mov	r11,296
80004d7a:	49 8c       	lddpc	r12,80004dd8 <can_enable_interrupt+0xcc>
80004d7c:	f0 1f 00 12 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_rx_handler, AVR32_CANIF_RXOK_IRQ_1, CAN1_INT_RX_LEVEL);
80004d80:	30 0a       	mov	r10,0
80004d82:	e0 6b 01 27 	mov	r11,295
80004d86:	49 6c       	lddpc	r12,80004ddc <can_enable_interrupt+0xd0>
80004d88:	f0 1f 00 0f 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_busoff_handler, AVR32_CANIF_BUS_OFF_IRQ_1, CAN1_INT_BOFF_LEVEL);
80004d8c:	30 0a       	mov	r10,0
80004d8e:	e0 6b 01 25 	mov	r11,293
80004d92:	49 4c       	lddpc	r12,80004de0 <can_enable_interrupt+0xd4>
80004d94:	f0 1f 00 0c 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_cerr_handler, AVR32_CANIF_ERROR_IRQ_1, CAN1_INT_ERR_LEVEL);
80004d98:	30 0a       	mov	r10,0
80004d9a:	e0 6b 01 26 	mov	r11,294
80004d9e:	49 2c       	lddpc	r12,80004de4 <can_enable_interrupt+0xd8>
80004da0:	f0 1f 00 09 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    INTC_register_interrupt(&can1_int_wakeup_handler, AVR32_CANIF_WAKE_UP_IRQ_1, CAN1_INT_WAKE_UP_LEVEL);
80004da4:	30 0a       	mov	r10,0
80004da6:	e0 6b 01 29 	mov	r11,297
80004daa:	49 0c       	lddpc	r12,80004de8 <can_enable_interrupt+0xdc>
80004dac:	f0 1f 00 06 	mcall	80004dc4 <can_enable_interrupt+0xb8>
    CANIF_enable_interrupt(ch);
80004db0:	e0 69 01 c9 	mov	r9,457
80004db4:	fc 78 1c 00 	mov	r8,-189440
80004db8:	f1 49 02 1c 	st.w	r8[540],r9
80004dbc:	d8 0a       	popm	pc,r12=0
80004dbe:	00 00       	add	r0,r0
80004dc0:	80 00       	ld.sh	r0,r0[0x0]
80004dc2:	48 c0       	lddpc	r0,80004df0 <can_init+0x4>
80004dc4:	80 00       	ld.sh	r0,r0[0x0]
80004dc6:	69 7c       	ld.w	r12,r4[0x5c]
80004dc8:	80 00       	ld.sh	r0,r0[0x0]
80004dca:	49 00       	lddpc	r0,80004e08 <can_init+0x1c>
80004dcc:	80 00       	ld.sh	r0,r0[0x0]
80004dce:	49 40       	lddpc	r0,80004e1c <can_init+0x30>
80004dd0:	80 00       	ld.sh	r0,r0[0x0]
80004dd2:	49 60       	lddpc	r0,80004e28 <can_init+0x3c>
80004dd4:	80 00       	ld.sh	r0,r0[0x0]
80004dd6:	49 80       	lddpc	r0,80004e34 <can_init+0x48>
80004dd8:	80 00       	ld.sh	r0,r0[0x0]
80004dda:	49 a0       	lddpc	r0,80004e40 <can_init+0x54>
80004ddc:	80 00       	ld.sh	r0,r0[0x0]
80004dde:	49 e4       	lddpc	r4,80004e54 <can_init+0x68>
80004de0:	80 00       	ld.sh	r0,r0[0x0]
80004de2:	4a 28       	lddpc	r8,80004e68 <can_init+0x7c>
80004de4:	80 00       	ld.sh	r0,r0[0x0]
80004de6:	4a 4c       	lddpc	r12,80004e74 <can_init+0x88>
80004de8:	80 00       	ld.sh	r0,r0[0x0]
80004dea:	4a 70       	lddpc	r0,80004e84 <can_init+0x98>

80004dec <can_init>:

U8 can_init(U8 ch,
            U32 can_msg_ram_add,
            U8 operating_mode,
            void (*can_msg_callback_channel) (U8 handle, U8 event))
{
80004dec:	d4 21       	pushm	r4-r7,lr
80004dee:	18 96       	mov	r6,r12
80004df0:	14 95       	mov	r5,r10
80004df2:	12 94       	mov	r4,r9
   if ( ch > 1)
80004df4:	30 18       	mov	r8,1
80004df6:	f0 0c 18 00 	cp.b	r12,r8
80004dfa:	e0 8b 00 91 	brhi	80004f1c <can_init+0x130>
         return  CAN_CMD_REFUSED;

   // Initialize CAN channel
   CANIF_set_reset(ch);
80004dfe:	18 97       	mov	r7,r12
80004e00:	f8 08 15 09 	lsl	r8,r12,0x9
80004e04:	e2 28 e3 f0 	sub	r8,189424
80004e08:	30 19       	mov	r9,1
80004e0a:	91 09       	st.w	r8[0x0],r9
   while(CANIF_channel_enable_status(ch));
80004e0c:	f8 09 15 09 	lsl	r9,r12,0x9
80004e10:	e2 29 e3 ec 	sub	r9,189420
80004e14:	72 08       	ld.w	r8,r9[0x0]
80004e16:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004e1a:	cf d1       	brne	80004e14 <can_init+0x28>
   CANIF_clr_reset(ch);
80004e1c:	ee 08 15 09 	lsl	r8,r7,0x9
80004e20:	e2 28 e3 f0 	sub	r8,189424
80004e24:	30 09       	mov	r9,0
80004e26:	91 09       	st.w	r8[0x0],r9

   CANIF_set_ram_add(ch,(unsigned long) can_msg_ram_add);
80004e28:	ee 09 15 06 	lsl	r9,r7,0x6
80004e2c:	2f f9       	sub	r9,-1
80004e2e:	fc 78 1c 00 	mov	r8,-189440
80004e32:	f0 09 09 3b 	st.w	r8[r9<<0x3],r11
   if ((CANIF_bit_timing(ch))==0) return (0);
80004e36:	0e 9c       	mov	r12,r7
80004e38:	f0 1f 00 3f 	mcall	80004f34 <can_init+0x148>
80004e3c:	c7 20       	breq	80004f20 <can_init+0x134>
   switch(operating_mode)
80004e3e:	30 18       	mov	r8,1
80004e40:	f0 05 18 00 	cp.b	r5,r8
80004e44:	c1 50       	breq	80004e6e <can_init+0x82>
80004e46:	c0 63       	brcs	80004e52 <can_init+0x66>
80004e48:	30 28       	mov	r8,2
80004e4a:	f0 05 18 00 	cp.b	r5,r8
80004e4e:	c2 d1       	brne	80004ea8 <can_init+0xbc>
80004e50:	c1 e8       	rjmp	80004e8c <can_init+0xa0>
   {
    case CANIF_CHANNEL_MODE_NORMAL:
      CANIF_set_channel_mode(ch,0);
80004e52:	ee 08 15 09 	lsl	r8,r7,0x9
80004e56:	e2 28 e3 f4 	sub	r8,189428
80004e5a:	70 09       	ld.w	r9,r8[0x0]
80004e5c:	e4 19 fc ff 	andh	r9,0xfcff
80004e60:	91 09       	st.w	r8[0x0],r9
80004e62:	70 09       	ld.w	r9,r8[0x0]
80004e64:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004e66:	70 09       	ld.w	r9,r8[0x0]
80004e68:	bb c9       	cbr	r9,0x1a
80004e6a:	91 09       	st.w	r8[0x0],r9
      break;
80004e6c:	c1 e8       	rjmp	80004ea8 <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LISTENING:
      CANIF_set_channel_mode(ch,1);
80004e6e:	ee 08 15 09 	lsl	r8,r7,0x9
80004e72:	e2 28 e3 f4 	sub	r8,189428
80004e76:	70 09       	ld.w	r9,r8[0x0]
80004e78:	e4 19 fc ff 	andh	r9,0xfcff
80004e7c:	91 09       	st.w	r8[0x0],r9
80004e7e:	70 09       	ld.w	r9,r8[0x0]
80004e80:	b9 a9       	sbr	r9,0x18
80004e82:	91 09       	st.w	r8[0x0],r9
      CANIF_set_overrun_mode(ch);
80004e84:	70 09       	ld.w	r9,r8[0x0]
80004e86:	bb a9       	sbr	r9,0x1a
80004e88:	91 09       	st.w	r8[0x0],r9
      break;
80004e8a:	c0 f8       	rjmp	80004ea8 <can_init+0xbc>
    case CANIF_CHANNEL_MODE_LOOPBACK:
      CANIF_set_channel_mode(ch,2);
80004e8c:	ee 08 15 09 	lsl	r8,r7,0x9
80004e90:	e2 28 e3 f4 	sub	r8,189428
80004e94:	70 09       	ld.w	r9,r8[0x0]
80004e96:	e4 19 fc ff 	andh	r9,0xfcff
80004e9a:	91 09       	st.w	r8[0x0],r9
80004e9c:	70 09       	ld.w	r9,r8[0x0]
80004e9e:	b9 b9       	sbr	r9,0x19
80004ea0:	91 09       	st.w	r8[0x0],r9
      CANIF_clr_overrun_mode(ch);
80004ea2:	70 09       	ld.w	r9,r8[0x0]
80004ea4:	bb c9       	cbr	r9,0x1a
80004ea6:	91 09       	st.w	r8[0x0],r9
      break;
   }
   canif_clear_all_mob(ch,NB_MOB_CHANNEL);
80004ea8:	31 0b       	mov	r11,16
80004eaa:	0e 9c       	mov	r12,r7
80004eac:	f0 1f 00 23 	mcall	80004f38 <can_init+0x14c>
   CANIF_enable(ch);
80004eb0:	ee 08 15 09 	lsl	r8,r7,0x9
80004eb4:	e2 28 e3 f0 	sub	r8,189424
80004eb8:	70 09       	ld.w	r9,r8[0x0]
80004eba:	a1 b9       	sbr	r9,0x1
80004ebc:	91 09       	st.w	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80004ebe:	ee 78 42 40 	mov	r8,1000000
80004ec2:	30 09       	mov	r9,0
80004ec4:	e0 6a be 3f 	mov	r10,48703
80004ec8:	ea 1a 93 76 	orh	r10,0x9376
80004ecc:	30 1b       	mov	r11,1
80004ece:	f0 1f 00 1c 	mcall	80004f3c <can_init+0x150>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004ed2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004ed6:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004eda:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004ede:	14 38       	cp.w	r8,r10
80004ee0:	e0 88 00 08 	brls	80004ef0 <can_init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004ee4:	12 38       	cp.w	r8,r9
80004ee6:	fe 98 ff fa 	brls	80004eda <can_init+0xee>
80004eea:	12 3a       	cp.w	r10,r9
80004eec:	c1 b3       	brcs	80004f22 <can_init+0x136>
80004eee:	cf 6b       	rjmp	80004eda <can_init+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004ef0:	12 38       	cp.w	r8,r9
80004ef2:	e0 8b 00 18 	brhi	80004f22 <can_init+0x136>
80004ef6:	12 3a       	cp.w	r10,r9
80004ef8:	c1 53       	brcs	80004f22 <can_init+0x136>
80004efa:	cf 0b       	rjmp	80004eda <can_init+0xee>
            return CAN_CMD_REFUSED;
   }
#endif

#ifdef CAN_LIB_UNDER_INTERRUPT
   switch(ch)
80004efc:	58 06       	cp.w	r6,0
80004efe:	c0 60       	breq	80004f0a <can_init+0x11e>
80004f00:	30 18       	mov	r8,1
80004f02:	f0 06 18 00 	cp.b	r6,r8
80004f06:	c0 71       	brne	80004f14 <can_init+0x128>
80004f08:	c0 48       	rjmp	80004f10 <can_init+0x124>
   {
    case 0:
        can_lib_params.can_msg_callback_channel0     = can_msg_callback_channel;
80004f0a:	48 e8       	lddpc	r8,80004f40 <can_init+0x154>
80004f0c:	91 04       	st.w	r8[0x0],r4
        break;
80004f0e:	c0 38       	rjmp	80004f14 <can_init+0x128>
    case 1:
        can_lib_params.can_msg_callback_channel1     = can_msg_callback_channel;
80004f10:	48 c8       	lddpc	r8,80004f40 <can_init+0x154>
80004f12:	91 14       	st.w	r8[0x4],r4
        break;
   }
    can_enable_interrupt(ch);
80004f14:	0e 9c       	mov	r12,r7
80004f16:	f0 1f 00 0c 	mcall	80004f44 <can_init+0x158>
80004f1a:	d8 2a       	popm	r4-r7,pc,r12=0
#endif

   return CAN_CMD_ACCEPTED;
80004f1c:	e0 6c 00 ff 	mov	r12,255
}
80004f20:	d8 22       	popm	r4-r7,pc
 * - 3x bits of interframe.
 */
#define DELAY_HZ         (BAUDRATE_HZ/141.0)   /*Compute Maximum delay time*/
#define DELAY            (1000000 / DELAY_HZ)  /*Compute Delay in s*/
   delay_us(DELAY);
   if(!CANIF_channel_enable_status(ch)) {
80004f22:	ee 08 15 09 	lsl	r8,r7,0x9
80004f26:	e2 28 e3 ec 	sub	r8,189420
80004f2a:	70 08       	ld.w	r8,r8[0x0]
80004f2c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004f30:	ce 61       	brne	80004efc <can_init+0x110>
80004f32:	cf 5b       	rjmp	80004f1c <can_init+0x130>
80004f34:	80 00       	ld.sh	r0,r0[0x0]
80004f36:	47 98       	lddsp	r8,sp[0x1e4]
80004f38:	80 00       	ld.sh	r0,r0[0x0]
80004f3a:	47 50       	lddsp	r0,sp[0x1d4]
80004f3c:	80 00       	ld.sh	r0,r0[0x0]
80004f3e:	78 c2       	ld.w	r2,r12[0x30]
80004f40:	00 00       	add	r0,r0
80004f42:	cc 14       	brge	80004ec4 <can_init+0xd8>
80004f44:	80 00       	ld.sh	r0,r0[0x0]
80004f46:	4d 0c       	lddpc	r12,80005084 <can_out_callback_channel1+0x13c>

80004f48 <can_out_callback_channel1>:
		mob_rx_bspd.can_msg);
	} 
}

/* Call Back called by can_drv, channel 1 */
void can_out_callback_channel1(U8 handle, U8 event){
80004f48:	d4 21       	pushm	r4-r7,lr
80004f4a:	20 6d       	sub	sp,24
80004f4c:	16 94       	mov	r4,r11
	if (handle == mob_rx_speed_sens_fl.handle) {
80004f4e:	fe f8 03 66 	ld.w	r8,pc[870]
80004f52:	11 87       	ld.ub	r7,r8[0x0]
80004f54:	f8 07 18 00 	cp.b	r7,r12
80004f58:	c2 f1       	brne	80004fb6 <can_out_callback_channel1+0x6e>
		mob_rx_speed_sens_fl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80004f5a:	fe f5 03 5a 	ld.w	r5,pc[858]
80004f5e:	6a 16       	ld.w	r6,r5[0x4]
80004f60:	0e 9b       	mov	r11,r7
80004f62:	30 1c       	mov	r12,1
80004f64:	f0 1f 00 d5 	mcall	800052b8 <can_out_callback_channel1+0x370>
80004f68:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fl.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80004f6c:	6a 16       	ld.w	r6,r5[0x4]
80004f6e:	0e 9b       	mov	r11,r7
80004f70:	30 1c       	mov	r12,1
80004f72:	f0 1f 00 d3 	mcall	800052bc <can_out_callback_channel1+0x374>
80004f76:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fl.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80004f78:	0e 9b       	mov	r11,r7
80004f7a:	30 1c       	mov	r12,1
80004f7c:	f0 1f 00 d1 	mcall	800052c0 <can_out_callback_channel1+0x378>
80004f80:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fl.status				= event;
80004f84:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fl, &mob_rx_speed_sens_fl.can_msg->data.u16[0], NULL);
80004f88:	6a 1b       	ld.w	r11,r5[0x4]
80004f8a:	30 29       	mov	r9,2
80004f8c:	30 0a       	mov	r10,0
80004f8e:	2f 8b       	sub	r11,-8
80004f90:	fe f8 03 34 	ld.w	r8,pc[820]
80004f94:	70 0c       	ld.w	r12,r8[0x0]
80004f96:	f0 1f 00 cd 	mcall	800052c8 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fl.can_msg->data.u64 = 0x0LL;
80004f9a:	6a 18       	ld.w	r8,r5[0x4]
80004f9c:	30 0a       	mov	r10,0
80004f9e:	30 0b       	mov	r11,0
80004fa0:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80004fa4:	6a 19       	ld.w	r9,r5[0x4]
80004fa6:	eb 3a 00 09 	ld.ub	r10,r5[9]
80004faa:	0b 8b       	ld.ub	r11,r5[0x0]
80004fac:	30 1c       	mov	r12,1
80004fae:	f0 1f 00 c8 	mcall	800052cc <can_out_callback_channel1+0x384>
80004fb2:	e0 8f 01 7f 	bral	800052b0 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fl.handle,
		mob_rx_speed_sens_fl.req_type,
		mob_rx_speed_sens_fl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_fr.handle) {
80004fb6:	fe f8 03 1a 	ld.w	r8,pc[794]
80004fba:	11 87       	ld.ub	r7,r8[0x0]
80004fbc:	f8 07 18 00 	cp.b	r7,r12
80004fc0:	c2 f1       	brne	8000501e <can_out_callback_channel1+0xd6>
		mob_rx_speed_sens_fr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80004fc2:	fe f5 03 0e 	ld.w	r5,pc[782]
80004fc6:	6a 16       	ld.w	r6,r5[0x4]
80004fc8:	0e 9b       	mov	r11,r7
80004fca:	30 1c       	mov	r12,1
80004fcc:	f0 1f 00 bb 	mcall	800052b8 <can_out_callback_channel1+0x370>
80004fd0:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_fr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80004fd4:	6a 16       	ld.w	r6,r5[0x4]
80004fd6:	0e 9b       	mov	r11,r7
80004fd8:	30 1c       	mov	r12,1
80004fda:	f0 1f 00 b9 	mcall	800052bc <can_out_callback_channel1+0x374>
80004fde:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_fr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80004fe0:	0e 9b       	mov	r11,r7
80004fe2:	30 1c       	mov	r12,1
80004fe4:	f0 1f 00 b7 	mcall	800052c0 <can_out_callback_channel1+0x378>
80004fe8:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_fr.status				= event;
80004fec:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_wheel_fr, &mob_rx_speed_sens_fr.can_msg->data.u16[0], NULL);
80004ff0:	6a 1b       	ld.w	r11,r5[0x4]
80004ff2:	30 29       	mov	r9,2
80004ff4:	30 0a       	mov	r10,0
80004ff6:	2f 8b       	sub	r11,-8
80004ff8:	fe f8 02 dc 	ld.w	r8,pc[732]
80004ffc:	70 0c       	ld.w	r12,r8[0x0]
80004ffe:	f0 1f 00 b3 	mcall	800052c8 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_speed_sens_fr.can_msg->data.u64 = 0x0LL;
80005002:	6a 18       	ld.w	r8,r5[0x4]
80005004:	30 0a       	mov	r10,0
80005006:	30 0b       	mov	r11,0
80005008:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
8000500c:	6a 19       	ld.w	r9,r5[0x4]
8000500e:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005012:	0b 8b       	ld.ub	r11,r5[0x0]
80005014:	30 1c       	mov	r12,1
80005016:	f0 1f 00 ae 	mcall	800052cc <can_out_callback_channel1+0x384>
8000501a:	e0 8f 01 4b 	bral	800052b0 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_fr.handle,
		mob_rx_speed_sens_fr.req_type,
		mob_rx_speed_sens_fr.can_msg);
	} else if (handle == mob_rx_speed_sens_rl.handle) {
8000501e:	fe f8 02 ba 	ld.w	r8,pc[698]
80005022:	11 87       	ld.ub	r7,r8[0x0]
80005024:	f8 07 18 00 	cp.b	r7,r12
80005028:	c2 e1       	brne	80005084 <can_out_callback_channel1+0x13c>
		mob_rx_speed_sens_rl.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
8000502a:	fe f5 02 ae 	ld.w	r5,pc[686]
8000502e:	6a 16       	ld.w	r6,r5[0x4]
80005030:	0e 9b       	mov	r11,r7
80005032:	30 1c       	mov	r12,1
80005034:	f0 1f 00 a1 	mcall	800052b8 <can_out_callback_channel1+0x370>
80005038:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rl.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
8000503c:	6a 16       	ld.w	r6,r5[0x4]
8000503e:	0e 9b       	mov	r11,r7
80005040:	30 1c       	mov	r12,1
80005042:	f0 1f 00 9f 	mcall	800052bc <can_out_callback_channel1+0x374>
80005046:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rl.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
80005048:	0e 9b       	mov	r11,r7
8000504a:	30 1c       	mov	r12,1
8000504c:	f0 1f 00 9d 	mcall	800052c0 <can_out_callback_channel1+0x378>
80005050:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rl.status				= event;
80005054:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rl, &mob_rx_speed_sens_rl.can_msg->data.u16[0], NULL);
80005058:	6a 1b       	ld.w	r11,r5[0x4]
8000505a:	30 29       	mov	r9,2
8000505c:	30 0a       	mov	r10,0
8000505e:	2f 8b       	sub	r11,-8
80005060:	fe f8 02 7c 	ld.w	r8,pc[636]
80005064:	70 0c       	ld.w	r12,r8[0x0]
80005066:	f0 1f 00 99 	mcall	800052c8 <can_out_callback_channel1+0x380>
	
		/* Empty message field */
		mob_rx_speed_sens_rl.can_msg->data.u64 = 0x0LL;
8000506a:	6a 18       	ld.w	r8,r5[0x4]
8000506c:	30 0a       	mov	r10,0
8000506e:	30 0b       	mov	r11,0
80005070:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
80005074:	6a 19       	ld.w	r9,r5[0x4]
80005076:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000507a:	0b 8b       	ld.ub	r11,r5[0x0]
8000507c:	30 1c       	mov	r12,1
8000507e:	f0 1f 00 94 	mcall	800052cc <can_out_callback_channel1+0x384>
80005082:	c1 79       	rjmp	800052b0 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rl.handle,
		mob_rx_speed_sens_rl.req_type,
		mob_rx_speed_sens_rl.can_msg);
		
	} else if (handle == mob_rx_speed_sens_rr.handle) {
80005084:	fe f8 02 5c 	ld.w	r8,pc[604]
80005088:	11 87       	ld.ub	r7,r8[0x0]
8000508a:	f8 07 18 00 	cp.b	r7,r12
8000508e:	c2 e1       	brne	800050ea <can_out_callback_channel1+0x1a2>
		mob_rx_speed_sens_rr.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005090:	fe f5 02 50 	ld.w	r5,pc[592]
80005094:	6a 16       	ld.w	r6,r5[0x4]
80005096:	0e 9b       	mov	r11,r7
80005098:	30 1c       	mov	r12,1
8000509a:	f0 1f 00 88 	mcall	800052b8 <can_out_callback_channel1+0x370>
8000509e:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_speed_sens_rr.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
800050a2:	6a 16       	ld.w	r6,r5[0x4]
800050a4:	0e 9b       	mov	r11,r7
800050a6:	30 1c       	mov	r12,1
800050a8:	f0 1f 00 85 	mcall	800052bc <can_out_callback_channel1+0x374>
800050ac:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_speed_sens_rr.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
800050ae:	0e 9b       	mov	r11,r7
800050b0:	30 1c       	mov	r12,1
800050b2:	f0 1f 00 84 	mcall	800052c0 <can_out_callback_channel1+0x378>
800050b6:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_speed_sens_rr.status				= event;
800050ba:	eb 64 00 0a 	st.b	r5[10],r4

		xQueueOverwriteFromISR(queue_wheel_rr, &mob_rx_speed_sens_rr.can_msg->data.u16[0], NULL);
800050be:	6a 1b       	ld.w	r11,r5[0x4]
800050c0:	30 29       	mov	r9,2
800050c2:	30 0a       	mov	r10,0
800050c4:	2f 8b       	sub	r11,-8
800050c6:	fe f8 02 1e 	ld.w	r8,pc[542]
800050ca:	70 0c       	ld.w	r12,r8[0x0]
800050cc:	f0 1f 00 7f 	mcall	800052c8 <can_out_callback_channel1+0x380>
		
		/* Empty message field */
		mob_rx_speed_sens_rr.can_msg->data.u64 = 0x0LL;
800050d0:	6a 18       	ld.w	r8,r5[0x4]
800050d2:	30 0a       	mov	r10,0
800050d4:	30 0b       	mov	r11,0
800050d6:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800050da:	6a 19       	ld.w	r9,r5[0x4]
800050dc:	eb 3a 00 09 	ld.ub	r10,r5[9]
800050e0:	0b 8b       	ld.ub	r11,r5[0x0]
800050e2:	30 1c       	mov	r12,1
800050e4:	f0 1f 00 7a 	mcall	800052cc <can_out_callback_channel1+0x384>
800050e8:	ce 48       	rjmp	800052b0 <can_out_callback_channel1+0x368>
		mob_rx_speed_sens_rr.handle,
		mob_rx_speed_sens_rr.req_type,
		mob_rx_speed_sens_rr.can_msg);
	
	}	else if (handle == mob_rx_trq_sens1.handle) {
800050ea:	fe f8 01 fe 	ld.w	r8,pc[510]
800050ee:	11 87       	ld.ub	r7,r8[0x0]
800050f0:	f8 07 18 00 	cp.b	r7,r12
800050f4:	c3 51       	brne	8000515e <can_out_callback_channel1+0x216>
		mob_rx_trq_sens1.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800050f6:	4f d5       	lddpc	r5,800052e8 <can_out_callback_channel1+0x3a0>
800050f8:	6a 16       	ld.w	r6,r5[0x4]
800050fa:	0e 9b       	mov	r11,r7
800050fc:	30 1c       	mov	r12,1
800050fe:	f0 1f 00 6f 	mcall	800052b8 <can_out_callback_channel1+0x370>
80005102:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens1.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
80005106:	6a 16       	ld.w	r6,r5[0x4]
80005108:	0e 9b       	mov	r11,r7
8000510a:	30 1c       	mov	r12,1
8000510c:	f0 1f 00 6c 	mcall	800052bc <can_out_callback_channel1+0x374>
80005110:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens1.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
80005112:	0e 9b       	mov	r11,r7
80005114:	30 1c       	mov	r12,1
80005116:	f0 1f 00 6b 	mcall	800052c0 <can_out_callback_channel1+0x378>
8000511a:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens1.status					= event;
8000511e:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR(queue_trq_sens1, &mob_rx_trq_sens1.can_msg->data.s16[0], NULL);
80005122:	6a 1b       	ld.w	r11,r5[0x4]
80005124:	30 29       	mov	r9,2
80005126:	30 0a       	mov	r10,0
80005128:	2f 8b       	sub	r11,-8
8000512a:	4f 18       	lddpc	r8,800052ec <can_out_callback_channel1+0x3a4>
8000512c:	70 0c       	ld.w	r12,r8[0x0]
8000512e:	f0 1f 00 67 	mcall	800052c8 <can_out_callback_channel1+0x380>
		xQueueOverwriteFromISR(queue_trq_sens1_err, &mob_rx_trq_sens1.can_msg->data.u8[2], NULL);
80005132:	6a 1b       	ld.w	r11,r5[0x4]
80005134:	30 29       	mov	r9,2
80005136:	30 0a       	mov	r10,0
80005138:	2f 6b       	sub	r11,-10
8000513a:	4e e8       	lddpc	r8,800052f0 <can_out_callback_channel1+0x3a8>
8000513c:	70 0c       	ld.w	r12,r8[0x0]
8000513e:	f0 1f 00 63 	mcall	800052c8 <can_out_callback_channel1+0x380>
		asm("nop");
80005142:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens1.can_msg->data.u64 = 0x0LL;
80005144:	6a 18       	ld.w	r8,r5[0x4]
80005146:	30 0a       	mov	r10,0
80005148:	30 0b       	mov	r11,0
8000514a:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_1, 
8000514e:	6a 19       	ld.w	r9,r5[0x4]
80005150:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005154:	0b 8b       	ld.ub	r11,r5[0x0]
80005156:	30 1c       	mov	r12,1
80005158:	f0 1f 00 5d 	mcall	800052cc <can_out_callback_channel1+0x384>
8000515c:	ca a8       	rjmp	800052b0 <can_out_callback_channel1+0x368>
		mob_rx_trq_sens1.handle,
		mob_rx_trq_sens1.req_type,
		mob_rx_trq_sens1.can_msg);
	
	} else if (handle == mob_rx_bms_precharge.handle) {
8000515e:	4e 68       	lddpc	r8,800052f4 <can_out_callback_channel1+0x3ac>
80005160:	11 87       	ld.ub	r7,r8[0x0]
80005162:	f8 07 18 00 	cp.b	r7,r12
80005166:	c3 31       	brne	800051cc <can_out_callback_channel1+0x284>
		mob_rx_bms_precharge.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005168:	4e 35       	lddpc	r5,800052f4 <can_out_callback_channel1+0x3ac>
8000516a:	6a 16       	ld.w	r6,r5[0x4]
8000516c:	0e 9b       	mov	r11,r7
8000516e:	30 1c       	mov	r12,1
80005170:	f0 1f 00 52 	mcall	800052b8 <can_out_callback_channel1+0x370>
80005174:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_precharge.can_msg->id		= can_get_mob_id(CAN_BUS_1, handle);
80005178:	6a 16       	ld.w	r6,r5[0x4]
8000517a:	0e 9b       	mov	r11,r7
8000517c:	30 1c       	mov	r12,1
8000517e:	f0 1f 00 50 	mcall	800052bc <can_out_callback_channel1+0x374>
80005182:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_precharge.dlc				= can_get_mob_dlc(CAN_BUS_1, handle);
80005184:	0e 9b       	mov	r11,r7
80005186:	30 1c       	mov	r12,1
80005188:	f0 1f 00 4e 	mcall	800052c0 <can_out_callback_channel1+0x378>
8000518c:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_precharge.status				= event;
80005190:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_precharge.can_msg->data.u64;
80005194:	6a 18       	ld.w	r8,r5[0x4]
80005196:	f0 ea 00 08 	ld.d	r10,r8[8]
8000519a:	fa eb 00 0c 	st.d	sp[12],r10
		bms_can_msg.id = mob_rx_bms_precharge.can_msg->id;
8000519e:	70 08       	ld.w	r8,r8[0x0]
800051a0:	50 58       	stdsp	sp[0x14],r8
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
800051a2:	30 09       	mov	r9,0
800051a4:	12 9a       	mov	r10,r9
800051a6:	fa cb ff f4 	sub	r11,sp,-12
800051aa:	4d 48       	lddpc	r8,800052f8 <can_out_callback_channel1+0x3b0>
800051ac:	70 0c       	ld.w	r12,r8[0x0]
800051ae:	f0 1f 00 47 	mcall	800052c8 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_precharge.can_msg->data.u64 = 0x0LL;
800051b2:	6a 18       	ld.w	r8,r5[0x4]
800051b4:	30 0a       	mov	r10,0
800051b6:	30 0b       	mov	r11,0
800051b8:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800051bc:	6a 19       	ld.w	r9,r5[0x4]
800051be:	eb 3a 00 09 	ld.ub	r10,r5[9]
800051c2:	0b 8b       	ld.ub	r11,r5[0x0]
800051c4:	30 1c       	mov	r12,1
800051c6:	f0 1f 00 42 	mcall	800052cc <can_out_callback_channel1+0x384>
800051ca:	c7 38       	rjmp	800052b0 <can_out_callback_channel1+0x368>
		mob_rx_bms_precharge.handle,
		mob_rx_bms_precharge.req_type,
		mob_rx_bms_precharge.can_msg);
		
	} else if (handle == mob_rx_bms_battvolt.handle) {
800051cc:	4c c8       	lddpc	r8,800052fc <can_out_callback_channel1+0x3b4>
800051ce:	11 87       	ld.ub	r7,r8[0x0]
800051d0:	f8 07 18 00 	cp.b	r7,r12
800051d4:	c3 21       	brne	80005238 <can_out_callback_channel1+0x2f0>
		mob_rx_bms_battvolt.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
800051d6:	4c a5       	lddpc	r5,800052fc <can_out_callback_channel1+0x3b4>
800051d8:	6a 16       	ld.w	r6,r5[0x4]
800051da:	0e 9b       	mov	r11,r7
800051dc:	30 1c       	mov	r12,1
800051de:	f0 1f 00 37 	mcall	800052b8 <can_out_callback_channel1+0x370>
800051e2:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bms_battvolt.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
800051e6:	6a 16       	ld.w	r6,r5[0x4]
800051e8:	0e 9b       	mov	r11,r7
800051ea:	30 1c       	mov	r12,1
800051ec:	f0 1f 00 34 	mcall	800052bc <can_out_callback_channel1+0x374>
800051f0:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bms_battvolt.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
800051f2:	0e 9b       	mov	r11,r7
800051f4:	30 1c       	mov	r12,1
800051f6:	f0 1f 00 33 	mcall	800052c0 <can_out_callback_channel1+0x378>
800051fa:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bms_battvolt.status				= event;
800051fe:	eb 64 00 0a 	st.b	r5[10],r4
		
		bms_can_msg_t bms_can_msg;
		bms_can_msg.data.u64 = mob_rx_bms_battvolt.can_msg->data.u64;
80005202:	6a 18       	ld.w	r8,r5[0x4]
80005204:	f0 ea 00 08 	ld.d	r10,r8[8]
80005208:	fa eb 00 00 	st.d	sp[0],r10
		bms_can_msg.id = mob_rx_bms_battvolt.can_msg->id;
8000520c:	70 08       	ld.w	r8,r8[0x0]
8000520e:	50 28       	stdsp	sp[0x8],r8
		
		xQueueSendToBackFromISR(queue_bms_rx, &bms_can_msg, NULL);
80005210:	30 09       	mov	r9,0
80005212:	12 9a       	mov	r10,r9
80005214:	1a 9b       	mov	r11,sp
80005216:	4b 98       	lddpc	r8,800052f8 <can_out_callback_channel1+0x3b0>
80005218:	70 0c       	ld.w	r12,r8[0x0]
8000521a:	f0 1f 00 2c 	mcall	800052c8 <can_out_callback_channel1+0x380>
		/* Empty message field */
		mob_rx_bms_battvolt.can_msg->data.u64 = 0x0LL;
8000521e:	6a 18       	ld.w	r8,r5[0x4]
80005220:	30 0a       	mov	r10,0
80005222:	30 0b       	mov	r11,0
80005224:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
80005228:	6a 19       	ld.w	r9,r5[0x4]
8000522a:	eb 3a 00 09 	ld.ub	r10,r5[9]
8000522e:	0b 8b       	ld.ub	r11,r5[0x0]
80005230:	30 1c       	mov	r12,1
80005232:	f0 1f 00 27 	mcall	800052cc <can_out_callback_channel1+0x384>
80005236:	c3 d8       	rjmp	800052b0 <can_out_callback_channel1+0x368>
		mob_rx_bms_battvolt.handle,
		mob_rx_bms_battvolt.req_type,
		mob_rx_bms_battvolt.can_msg);	
	} else if (handle == mob_brk.handle) {
80005238:	4b 28       	lddpc	r8,80005300 <can_out_callback_channel1+0x3b8>
8000523a:	11 87       	ld.ub	r7,r8[0x0]
8000523c:	f8 07 18 00 	cp.b	r7,r12
80005240:	c3 81       	brne	800052b0 <can_out_callback_channel1+0x368>
		mob_brk.can_msg->data.u64	= can_get_mob_data(CAN_BUS_1, handle).u64;
80005242:	4b 05       	lddpc	r5,80005300 <can_out_callback_channel1+0x3b8>
80005244:	6a 16       	ld.w	r6,r5[0x4]
80005246:	0e 9b       	mov	r11,r7
80005248:	30 1c       	mov	r12,1
8000524a:	f0 1f 00 1c 	mcall	800052b8 <can_out_callback_channel1+0x370>
8000524e:	ec eb 00 08 	st.d	r6[8],r10
		mob_brk.can_msg->id			= can_get_mob_id(CAN_BUS_1, handle);
80005252:	6a 16       	ld.w	r6,r5[0x4]
80005254:	0e 9b       	mov	r11,r7
80005256:	30 1c       	mov	r12,1
80005258:	f0 1f 00 19 	mcall	800052bc <can_out_callback_channel1+0x374>
8000525c:	8d 0c       	st.w	r6[0x0],r12
		mob_brk.dlc					= can_get_mob_dlc(CAN_BUS_1, handle);
8000525e:	0e 9b       	mov	r11,r7
80005260:	30 1c       	mov	r12,1
80005262:	f0 1f 00 18 	mcall	800052c0 <can_out_callback_channel1+0x378>
80005266:	eb 6c 00 08 	st.b	r5[8],r12
		mob_brk.status				= event;
8000526a:	eb 64 00 0a 	st.b	r5[10],r4
		
		if (mob_brk.can_msg->id == (CANR_FCN_DATA_ID | CANR_GRP_SENS_BRK_ID | CANR_MODULE_ID0_ID)) {
8000526e:	6a 1b       	ld.w	r11,r5[0x4]
80005270:	76 08       	ld.w	r8,r11[0x0]
80005272:	e0 48 06 18 	cp.w	r8,1560
80005276:	c0 91       	brne	80005288 <can_out_callback_channel1+0x340>
			xQueueSendToBackFromISR( queue_brake_front, &mob_brk.can_msg->data.u16[0], NULL );
80005278:	30 09       	mov	r9,0
8000527a:	12 9a       	mov	r10,r9
8000527c:	2f 8b       	sub	r11,-8
8000527e:	4a 28       	lddpc	r8,80005304 <can_out_callback_channel1+0x3bc>
80005280:	70 0c       	ld.w	r12,r8[0x0]
80005282:	f0 1f 00 12 	mcall	800052c8 <can_out_callback_channel1+0x380>
80005286:	c0 88       	rjmp	80005296 <can_out_callback_channel1+0x34e>
		} else {
			xQueueSendToBackFromISR( queue_brake_rear, &mob_brk.can_msg->data.u16[0], NULL );
80005288:	30 09       	mov	r9,0
8000528a:	12 9a       	mov	r10,r9
8000528c:	2f 8b       	sub	r11,-8
8000528e:	49 f8       	lddpc	r8,80005308 <can_out_callback_channel1+0x3c0>
80005290:	70 0c       	ld.w	r12,r8[0x0]
80005292:	f0 1f 00 0e 	mcall	800052c8 <can_out_callback_channel1+0x380>
		}
		/* Empty message field */
		mob_brk.can_msg->data.u64 = 0x0LL;
80005296:	49 b8       	lddpc	r8,80005300 <can_out_callback_channel1+0x3b8>
80005298:	70 19       	ld.w	r9,r8[0x4]
8000529a:	30 0a       	mov	r10,0
8000529c:	30 0b       	mov	r11,0
8000529e:	f2 eb 00 08 	st.d	r9[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_1,
800052a2:	70 19       	ld.w	r9,r8[0x4]
800052a4:	f1 3a 00 09 	ld.ub	r10,r8[9]
800052a8:	11 8b       	ld.ub	r11,r8[0x0]
800052aa:	30 1c       	mov	r12,1
800052ac:	f0 1f 00 08 	mcall	800052cc <can_out_callback_channel1+0x384>
		mob_brk.handle,
		mob_brk.req_type,
		mob_brk.can_msg);
	}
}
800052b0:	2f ad       	sub	sp,-24
800052b2:	d8 22       	popm	r4-r7,pc
800052b4:	00 00       	add	r0,r0
800052b6:	00 20       	rsub	r0,r0
800052b8:	80 00       	ld.sh	r0,r0[0x0]
800052ba:	4c c4       	lddpc	r4,800053e8 <can_out_callback_channel0+0xdc>
800052bc:	80 00       	ld.sh	r0,r0[0x0]
800052be:	4c f4       	lddpc	r4,800053f8 <can_out_callback_channel0+0xec>
800052c0:	80 00       	ld.sh	r0,r0[0x0]
800052c2:	4c dc       	lddpc	r12,800053f4 <can_out_callback_channel0+0xe8>
800052c4:	00 00       	add	r0,r0
800052c6:	cf 60       	breq	800052b2 <can_out_callback_channel1+0x36a>
800052c8:	80 00       	ld.sh	r0,r0[0x0]
800052ca:	2c ac       	sub	r12,-54
800052cc:	80 00       	ld.sh	r0,r0[0x0]
800052ce:	4b ba       	lddpc	r10,800053b8 <can_out_callback_channel0+0xac>
800052d0:	00 00       	add	r0,r0
800052d2:	01 a0       	ld.ub	r0,r0[0x2]
800052d4:	00 00       	add	r0,r0
800052d6:	cf 58       	rjmp	800054c0 <can_out_callback_channel0+0x1b4>
800052d8:	00 00       	add	r0,r0
800052da:	00 14       	sub	r4,r0
800052dc:	00 00       	add	r0,r0
800052de:	cf 6c       	rcall	800054ca <can_out_callback_channel0+0x1be>
800052e0:	00 00       	add	r0,r0
800052e2:	00 38       	cp.w	r8,r0
800052e4:	00 00       	add	r0,r0
800052e6:	cf 54       	brge	800052d0 <can_out_callback_channel1+0x388>
800052e8:	00 00       	add	r0,r0
800052ea:	01 b8       	ld.ub	r8,r0[0x3]
800052ec:	00 00       	add	r0,r0
800052ee:	cf 70       	breq	800052dc <can_out_callback_channel1+0x394>
800052f0:	00 00       	add	r0,r0
800052f2:	cf 5c       	rcall	800054dc <can_out_callback_channel0+0x1d0>
800052f4:	00 00       	add	r0,r0
800052f6:	00 ac       	st.w	r0++,r12
800052f8:	00 00       	add	r0,r0
800052fa:	cf 3c       	rcall	800054e0 <can_out_callback_channel0+0x1d4>
800052fc:	00 00       	add	r0,r0
800052fe:	01 34       	ld.ub	r4,r0++
80005300:	00 00       	add	r0,r0
80005302:	01 58       	ld.sh	r8,--r0
80005304:	00 00       	add	r0,r0
80005306:	cf 78       	rjmp	800054f4 <can_out_callback_channel0+0x1e8>
80005308:	00 00       	add	r0,r0
8000530a:	cf 50       	breq	800052f4 <can_out_callback_channel1+0x3ac>

8000530c <can_out_callback_channel0>:
		, mob_rx_bspd.can_msg
	);
	asm("nop");
}

void can_out_callback_channel0(U8 handle, U8 event){
8000530c:	d4 21       	pushm	r4-r7,lr
8000530e:	20 6d       	sub	sp,24
80005310:	16 94       	mov	r4,r11
	if (handle == mob_rx_dash_pri.handle) {
80005312:	4e d8       	lddpc	r8,800054c4 <can_out_callback_channel0+0x1b8>
80005314:	11 87       	ld.ub	r7,r8[0x0]
80005316:	f8 07 18 00 	cp.b	r7,r12
8000531a:	c3 41       	brne	80005382 <can_out_callback_channel0+0x76>
		mob_rx_dash_pri.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
8000531c:	4e a5       	lddpc	r5,800054c4 <can_out_callback_channel0+0x1b8>
8000531e:	6a 16       	ld.w	r6,r5[0x4]
80005320:	0e 9b       	mov	r11,r7
80005322:	30 0c       	mov	r12,0
80005324:	f0 1f 00 69 	mcall	800054c8 <can_out_callback_channel0+0x1bc>
80005328:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_pri.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
8000532c:	6a 16       	ld.w	r6,r5[0x4]
8000532e:	0e 9b       	mov	r11,r7
80005330:	30 0c       	mov	r12,0
80005332:	f0 1f 00 67 	mcall	800054cc <can_out_callback_channel0+0x1c0>
80005336:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_pri.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
80005338:	0e 9b       	mov	r11,r7
8000533a:	30 0c       	mov	r12,0
8000533c:	f0 1f 00 65 	mcall	800054d0 <can_out_callback_channel0+0x1c4>
80005340:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_pri.status				= event;
80005344:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_pri.can_msg->data.u64;
80005348:	6a 18       	ld.w	r8,r5[0x4]
8000534a:	f0 ea 00 08 	ld.d	r10,r8[8]
8000534e:	fa eb 00 0c 	st.d	sp[12],r10
		dash_can_msg.id = mob_rx_dash_pri.can_msg->id;
80005352:	70 08       	ld.w	r8,r8[0x0]
80005354:	fb 58 00 14 	st.h	sp[20],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
80005358:	30 09       	mov	r9,0
8000535a:	12 9a       	mov	r10,r9
8000535c:	fa cb ff f4 	sub	r11,sp,-12
80005360:	4d d8       	lddpc	r8,800054d4 <can_out_callback_channel0+0x1c8>
80005362:	70 0c       	ld.w	r12,r8[0x0]
80005364:	f0 1f 00 5d 	mcall	800054d8 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_pri.can_msg->data.u64 = 0x0LL;
80005368:	6a 18       	ld.w	r8,r5[0x4]
8000536a:	30 0a       	mov	r10,0
8000536c:	30 0b       	mov	r11,0
8000536e:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
80005372:	6a 19       	ld.w	r9,r5[0x4]
80005374:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005378:	0b 8b       	ld.ub	r11,r5[0x0]
8000537a:	30 0c       	mov	r12,0
8000537c:	f0 1f 00 58 	mcall	800054dc <can_out_callback_channel0+0x1d0>
80005380:	c9 f8       	rjmp	800054be <can_out_callback_channel0+0x1b2>
		mob_rx_dash_pri.handle,
		mob_rx_dash_pri.req_type,
		mob_rx_dash_pri.can_msg);
		
	} else if (handle == mob_rx_dash_data.handle) {
80005382:	4d 88       	lddpc	r8,800054e0 <can_out_callback_channel0+0x1d4>
80005384:	11 87       	ld.ub	r7,r8[0x0]
80005386:	f8 07 18 00 	cp.b	r7,r12
8000538a:	c3 21       	brne	800053ee <can_out_callback_channel0+0xe2>
		mob_rx_dash_data.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
8000538c:	4d 55       	lddpc	r5,800054e0 <can_out_callback_channel0+0x1d4>
8000538e:	6a 16       	ld.w	r6,r5[0x4]
80005390:	0e 9b       	mov	r11,r7
80005392:	30 0c       	mov	r12,0
80005394:	f0 1f 00 4d 	mcall	800054c8 <can_out_callback_channel0+0x1bc>
80005398:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_dash_data.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
8000539c:	6a 16       	ld.w	r6,r5[0x4]
8000539e:	0e 9b       	mov	r11,r7
800053a0:	30 0c       	mov	r12,0
800053a2:	f0 1f 00 4b 	mcall	800054cc <can_out_callback_channel0+0x1c0>
800053a6:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_dash_data.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
800053a8:	0e 9b       	mov	r11,r7
800053aa:	30 0c       	mov	r12,0
800053ac:	f0 1f 00 49 	mcall	800054d0 <can_out_callback_channel0+0x1c4>
800053b0:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_dash_data.status				= event;
800053b4:	eb 64 00 0a 	st.b	r5[10],r4
		
		dash_can_msg_t dash_can_msg;
		
		dash_can_msg.data.u64 = mob_rx_dash_data.can_msg->data.u64;
800053b8:	6a 18       	ld.w	r8,r5[0x4]
800053ba:	f0 ea 00 08 	ld.d	r10,r8[8]
800053be:	fa eb 00 00 	st.d	sp[0],r10
		dash_can_msg.id = mob_rx_dash_data.can_msg->id;
800053c2:	70 08       	ld.w	r8,r8[0x0]
800053c4:	ba 48       	st.h	sp[0x8],r8
		xQueueSendToBackFromISR(queue_dash_msg, &dash_can_msg, NULL);
800053c6:	30 09       	mov	r9,0
800053c8:	12 9a       	mov	r10,r9
800053ca:	1a 9b       	mov	r11,sp
800053cc:	4c 28       	lddpc	r8,800054d4 <can_out_callback_channel0+0x1c8>
800053ce:	70 0c       	ld.w	r12,r8[0x0]
800053d0:	f0 1f 00 42 	mcall	800054d8 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_dash_data.can_msg->data.u64 = 0x0LL;
800053d4:	6a 18       	ld.w	r8,r5[0x4]
800053d6:	30 0a       	mov	r10,0
800053d8:	30 0b       	mov	r11,0
800053da:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
800053de:	6a 19       	ld.w	r9,r5[0x4]
800053e0:	eb 3a 00 09 	ld.ub	r10,r5[9]
800053e4:	0b 8b       	ld.ub	r11,r5[0x0]
800053e6:	30 0c       	mov	r12,0
800053e8:	f0 1f 00 3d 	mcall	800054dc <can_out_callback_channel0+0x1d0>
800053ec:	c6 98       	rjmp	800054be <can_out_callback_channel0+0x1b2>
		mob_rx_dash_data.handle,
		mob_rx_dash_data.req_type,
		mob_rx_dash_data.can_msg);
		
	} else if (handle == mob_rx_trq_sens0.handle) {
800053ee:	4b e8       	lddpc	r8,800054e4 <can_out_callback_channel0+0x1d8>
800053f0:	11 87       	ld.ub	r7,r8[0x0]
800053f2:	f8 07 18 00 	cp.b	r7,r12
800053f6:	c3 51       	brne	80005460 <can_out_callback_channel0+0x154>
		mob_rx_trq_sens0.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
800053f8:	4b b5       	lddpc	r5,800054e4 <can_out_callback_channel0+0x1d8>
800053fa:	6a 16       	ld.w	r6,r5[0x4]
800053fc:	0e 9b       	mov	r11,r7
800053fe:	30 0c       	mov	r12,0
80005400:	f0 1f 00 32 	mcall	800054c8 <can_out_callback_channel0+0x1bc>
80005404:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_trq_sens0.can_msg->id		= can_get_mob_id(CAN_BUS_0, handle);
80005408:	6a 16       	ld.w	r6,r5[0x4]
8000540a:	0e 9b       	mov	r11,r7
8000540c:	30 0c       	mov	r12,0
8000540e:	f0 1f 00 30 	mcall	800054cc <can_out_callback_channel0+0x1c0>
80005412:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_trq_sens0.dlc				= can_get_mob_dlc(CAN_BUS_0, handle);
80005414:	0e 9b       	mov	r11,r7
80005416:	30 0c       	mov	r12,0
80005418:	f0 1f 00 2e 	mcall	800054d0 <can_out_callback_channel0+0x1c4>
8000541c:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_trq_sens0.status				= event;
80005420:	eb 64 00 0a 	st.b	r5[10],r4
	
		xQueueOverwriteFromISR(queue_trq_sens0, &mob_rx_trq_sens0.can_msg->data.s16[0], NULL);
80005424:	6a 1b       	ld.w	r11,r5[0x4]
80005426:	30 29       	mov	r9,2
80005428:	30 0a       	mov	r10,0
8000542a:	2f 8b       	sub	r11,-8
8000542c:	4a f8       	lddpc	r8,800054e8 <can_out_callback_channel0+0x1dc>
8000542e:	70 0c       	ld.w	r12,r8[0x0]
80005430:	f0 1f 00 2a 	mcall	800054d8 <can_out_callback_channel0+0x1cc>
		xQueueOverwriteFromISR(queue_trq_sens0_err, &mob_rx_trq_sens0.can_msg->data.u8[2], NULL);
80005434:	6a 1b       	ld.w	r11,r5[0x4]
80005436:	30 29       	mov	r9,2
80005438:	30 0a       	mov	r10,0
8000543a:	2f 6b       	sub	r11,-10
8000543c:	4a c8       	lddpc	r8,800054ec <can_out_callback_channel0+0x1e0>
8000543e:	70 0c       	ld.w	r12,r8[0x0]
80005440:	f0 1f 00 26 	mcall	800054d8 <can_out_callback_channel0+0x1cc>
		asm("nop");
80005444:	d7 03       	nop
		/* Empty message field */
		mob_rx_trq_sens0.can_msg->data.u64 = 0x0LL;
80005446:	6a 18       	ld.w	r8,r5[0x4]
80005448:	30 0a       	mov	r10,0
8000544a:	30 0b       	mov	r11,0
8000544c:	f0 eb 00 08 	st.d	r8[8],r10
		
		/* Prepare message reception */
		can_rx(CAN_BUS_0, 
80005450:	6a 19       	ld.w	r9,r5[0x4]
80005452:	eb 3a 00 09 	ld.ub	r10,r5[9]
80005456:	0b 8b       	ld.ub	r11,r5[0x0]
80005458:	30 0c       	mov	r12,0
8000545a:	f0 1f 00 21 	mcall	800054dc <can_out_callback_channel0+0x1d0>
8000545e:	c3 08       	rjmp	800054be <can_out_callback_channel0+0x1b2>
		mob_rx_trq_sens0.handle,
		mob_rx_trq_sens0.req_type,
		mob_rx_trq_sens0.can_msg);
		
	}	else if (handle == mob_rx_bspd.handle) {
80005460:	4a 48       	lddpc	r8,800054f0 <can_out_callback_channel0+0x1e4>
80005462:	11 87       	ld.ub	r7,r8[0x0]
80005464:	f8 07 18 00 	cp.b	r7,r12
80005468:	c2 b1       	brne	800054be <can_out_callback_channel0+0x1b2>
		mob_rx_bspd.can_msg->data.u64	= can_get_mob_data(CAN_BUS_0, handle).u64;
8000546a:	4a 25       	lddpc	r5,800054f0 <can_out_callback_channel0+0x1e4>
8000546c:	6a 16       	ld.w	r6,r5[0x4]
8000546e:	0e 9b       	mov	r11,r7
80005470:	30 0c       	mov	r12,0
80005472:	f0 1f 00 16 	mcall	800054c8 <can_out_callback_channel0+0x1bc>
80005476:	ec eb 00 08 	st.d	r6[8],r10
		mob_rx_bspd.can_msg->id			= can_get_mob_id(CAN_BUS_0, handle);
8000547a:	6a 16       	ld.w	r6,r5[0x4]
8000547c:	0e 9b       	mov	r11,r7
8000547e:	30 0c       	mov	r12,0
80005480:	f0 1f 00 13 	mcall	800054cc <can_out_callback_channel0+0x1c0>
80005484:	8d 0c       	st.w	r6[0x0],r12
		mob_rx_bspd.dlc					= can_get_mob_dlc(CAN_BUS_0, handle);
80005486:	0e 9b       	mov	r11,r7
80005488:	30 0c       	mov	r12,0
8000548a:	f0 1f 00 12 	mcall	800054d0 <can_out_callback_channel0+0x1c4>
8000548e:	eb 6c 00 08 	st.b	r5[8],r12
		mob_rx_bspd.status				= event;
80005492:	eb 64 00 0a 	st.b	r5[10],r4
		
		xQueueOverwriteFromISR( queue_bspd, &mob_rx_bspd.can_msg->data.u8[0], NULL );
80005496:	6a 1b       	ld.w	r11,r5[0x4]
80005498:	30 29       	mov	r9,2
8000549a:	30 0a       	mov	r10,0
8000549c:	2f 8b       	sub	r11,-8
8000549e:	49 68       	lddpc	r8,800054f4 <can_out_callback_channel0+0x1e8>
800054a0:	70 0c       	ld.w	r12,r8[0x0]
800054a2:	f0 1f 00 0e 	mcall	800054d8 <can_out_callback_channel0+0x1cc>
		/* Empty message field */
		mob_rx_bspd.can_msg->data.u64 = 0x0LL;
800054a6:	6a 18       	ld.w	r8,r5[0x4]
800054a8:	30 0a       	mov	r10,0
800054aa:	30 0b       	mov	r11,0
800054ac:	f0 eb 00 08 	st.d	r8[8],r10
		/* Prepare message reception */
		can_rx(CAN_BUS_0,
800054b0:	6a 19       	ld.w	r9,r5[0x4]
800054b2:	eb 3a 00 09 	ld.ub	r10,r5[9]
800054b6:	0b 8b       	ld.ub	r11,r5[0x0]
800054b8:	30 0c       	mov	r12,0
800054ba:	f0 1f 00 09 	mcall	800054dc <can_out_callback_channel0+0x1d0>
		mob_rx_bspd.handle,
		mob_rx_bspd.req_type,
		mob_rx_bspd.can_msg);
	} 
}
800054be:	2f ad       	sub	sp,-24
800054c0:	d8 22       	popm	r4-r7,pc
800054c2:	00 00       	add	r0,r0
800054c4:	00 00       	add	r0,r0
800054c6:	01 4c       	ld.w	r12,--r0
800054c8:	80 00       	ld.sh	r0,r0[0x0]
800054ca:	4c c4       	lddpc	r4,800055f8 <ecu_can_init+0x100>
800054cc:	80 00       	ld.sh	r0,r0[0x0]
800054ce:	4c f4       	lddpc	r4,80005608 <ecu_can_init+0x110>
800054d0:	80 00       	ld.sh	r0,r0[0x0]
800054d2:	4c dc       	lddpc	r12,80005604 <ecu_can_init+0x10c>
800054d4:	00 00       	add	r0,r0
800054d6:	cf 64       	brge	800054c2 <can_out_callback_channel0+0x1b6>
800054d8:	80 00       	ld.sh	r0,r0[0x0]
800054da:	2c ac       	sub	r12,-54
800054dc:	80 00       	ld.sh	r0,r0[0x0]
800054de:	4b ba       	lddpc	r10,800055c8 <ecu_can_init+0xd0>
800054e0:	00 00       	add	r0,r0
800054e2:	01 84       	ld.ub	r4,r0[0x0]
800054e4:	00 00       	add	r0,r0
800054e6:	01 ac       	ld.ub	r12,r0[0x2]
800054e8:	00 00       	add	r0,r0
800054ea:	cf 48       	rjmp	800056d2 <vListInsertEnd+0x4>
800054ec:	00 00       	add	r0,r0
800054ee:	cf 74       	brge	800054dc <can_out_callback_channel0+0x1d0>
800054f0:	00 00       	add	r0,r0
800054f2:	00 2c       	rsub	r12,r0
800054f4:	00 00       	add	r0,r0
800054f6:	cf 68       	rjmp	800056e2 <vListInsertEnd+0x14>

800054f8 <ecu_can_init>:
/* Allocate CAN mobs */
volatile can_msg_t mob_ram_ch0[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));
volatile can_msg_t mob_ram_ch1[NB_MOB_CHANNEL] __attribute__ ((section (".hsb_ram_loc")));


void ecu_can_init(void) {
800054f8:	d4 31       	pushm	r0-r7,lr
	/* Setup the generic clock for CAN output */
	scif_gc_setup(
800054fa:	30 09       	mov	r9,0
800054fc:	12 9a       	mov	r10,r9
800054fe:	30 3b       	mov	r11,3
80005500:	30 1c       	mov	r12,1
80005502:	f0 1f 00 53 	mcall	8000564c <ecu_can_init+0x154>
		SCIF_GCCTRL_OSC0,
		AVR32_SCIF_GC_NO_DIV_CLOCK,
		0
	);
	/* Now enable the generic clock input for the CAN module */
	scif_gc_enable(AVR32_SCIF_GCLK_CANIF);
80005506:	30 1c       	mov	r12,1
80005508:	f0 1f 00 52 	mcall	80005650 <ecu_can_init+0x158>
		{CAN1_RX_PIN, CAN1_RX_FUNCTION},
		{CAN1_TX_PIN, CAN1_TX_FUNCTION}
	};
	
	/* Assign GPIO to CAN. */
	gpio_enable_module(CAN_GPIO_MAP, sizeof(CAN_GPIO_MAP) / sizeof(CAN_GPIO_MAP[0]));
8000550c:	30 4b       	mov	r11,4
8000550e:	4d 2c       	lddpc	r12,80005654 <ecu_can_init+0x15c>
80005510:	f0 1f 00 52 	mcall	80005658 <ecu_can_init+0x160>
	

	/* Initialize interrupt vectors. */
	INTC_init_interrupts();
80005514:	f0 1f 00 52 	mcall	8000565c <ecu_can_init+0x164>
	
	/* Allocate channel message box */
	mob_rx_speed_sens_fl.handle	= 0;
80005518:	4d 27       	lddpc	r7,80005660 <ecu_can_init+0x168>
8000551a:	30 08       	mov	r8,0
8000551c:	ae 88       	st.b	r7[0x0],r8
	mob_rx_speed_sens_fr.handle	= 1;
8000551e:	4d 25       	lddpc	r5,80005664 <ecu_can_init+0x16c>
80005520:	30 18       	mov	r8,1
80005522:	aa 88       	st.b	r5[0x0],r8
	mob_rx_speed_sens_rl.handle	= 2;
80005524:	4d 14       	lddpc	r4,80005668 <ecu_can_init+0x170>
80005526:	30 28       	mov	r8,2
80005528:	a8 88       	st.b	r4[0x0],r8
	mob_rx_speed_sens_rr.handle	= 3;
8000552a:	4d 13       	lddpc	r3,8000566c <ecu_can_init+0x174>
8000552c:	30 38       	mov	r8,3
8000552e:	a6 88       	st.b	r3[0x0],r8
	mob_rx_dash_pri.handle		= 4;
80005530:	4d 02       	lddpc	r2,80005670 <ecu_can_init+0x178>
80005532:	30 48       	mov	r8,4
80005534:	a4 88       	st.b	r2[0x0],r8
	mob_tx_dash.handle			= 5;
80005536:	30 59       	mov	r9,5
80005538:	4c f8       	lddpc	r8,80005674 <ecu_can_init+0x17c>
8000553a:	b0 89       	st.b	r8[0x0],r9
	mob_rx_trq_sens0.handle		= 6;
8000553c:	4c f0       	lddpc	r0,80005678 <ecu_can_init+0x180>
8000553e:	30 68       	mov	r8,6
80005540:	a0 88       	st.b	r0[0x0],r8
	mob_rx_trq_sens1.handle     = 7;
80005542:	30 78       	mov	r8,7
80005544:	4c e9       	lddpc	r9,8000567c <ecu_can_init+0x184>
80005546:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_slow_data.handle	= 8;
80005548:	30 89       	mov	r9,8
8000554a:	4c e8       	lddpc	r8,80005680 <ecu_can_init+0x188>
8000554c:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_precharge.handle	= 9;
8000554e:	30 98       	mov	r8,9
80005550:	4c d9       	lddpc	r9,80005684 <ecu_can_init+0x18c>
80005552:	b2 88       	st.b	r9[0x0],r8
	mob_brk.handle				= 10;
80005554:	30 a8       	mov	r8,10
80005556:	4c d9       	lddpc	r9,80005688 <ecu_can_init+0x190>
80005558:	b2 88       	st.b	r9[0x0],r8
	mob_ecu_fast_data.handle	= 11;
8000555a:	30 b9       	mov	r9,11
8000555c:	4c c8       	lddpc	r8,8000568c <ecu_can_init+0x194>
8000555e:	b0 89       	st.b	r8[0x0],r9
	mob_rx_bms_battvolt.handle  = 12;
80005560:	30 c8       	mov	r8,12
80005562:	4c c9       	lddpc	r9,80005690 <ecu_can_init+0x198>
80005564:	b2 88       	st.b	r9[0x0],r8
	mob_rx_bspd.handle			= 13;
80005566:	30 d8       	mov	r8,13
80005568:	4c b9       	lddpc	r9,80005694 <ecu_can_init+0x19c>
8000556a:	b2 88       	st.b	r9[0x0],r8
	mob_rx_dash_data.handle		= 14;
8000556c:	4c b1       	lddpc	r1,80005698 <ecu_can_init+0x1a0>
8000556e:	30 e8       	mov	r8,14
80005570:	a2 88       	st.b	r1[0x0],r8
	mob_slip_current.handle     = 15;
80005572:	30 f9       	mov	r9,15
80005574:	4c a8       	lddpc	r8,8000569c <ecu_can_init+0x1a4>
80005576:	b0 89       	st.b	r8[0x0],r9


	/* Initialize CAN channels */
	can_init(CAN_BUS_0, ((uint32_t)&mob_ram_ch0[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel0);
80005578:	4c a6       	lddpc	r6,800056a0 <ecu_can_init+0x1a8>
8000557a:	4c b9       	lddpc	r9,800056a4 <ecu_can_init+0x1ac>
8000557c:	30 0a       	mov	r10,0
8000557e:	0c 9b       	mov	r11,r6
80005580:	14 9c       	mov	r12,r10
80005582:	f0 1f 00 4a 	mcall	800056a8 <ecu_can_init+0x1b0>
	can_init(CAN_BUS_1, ((uint32_t)&mob_ram_ch1[0]), CANIF_CHANNEL_MODE_NORMAL,	can_out_callback_channel1);
80005586:	4c a9       	lddpc	r9,800056ac <ecu_can_init+0x1b4>
80005588:	30 0a       	mov	r10,0
8000558a:	ec cb ff 00 	sub	r11,r6,-256
8000558e:	30 1c       	mov	r12,1
80005590:	f0 1f 00 46 	mcall	800056a8 <ecu_can_init+0x1b0>
	
	
	/* Prepare for message reception */	
	can_rx(
80005594:	6e 19       	ld.w	r9,r7[0x4]
80005596:	ef 3a 00 09 	ld.ub	r10,r7[9]
8000559a:	0f 8b       	ld.ub	r11,r7[0x0]
8000559c:	30 1c       	mov	r12,1
8000559e:	f0 1f 00 45 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fl.handle
		, mob_rx_speed_sens_fl.req_type
		, mob_rx_speed_sens_fl.can_msg
	);
	
	can_rx(
800055a2:	6a 19       	ld.w	r9,r5[0x4]
800055a4:	eb 3a 00 09 	ld.ub	r10,r5[9]
800055a8:	0b 8b       	ld.ub	r11,r5[0x0]
800055aa:	30 1c       	mov	r12,1
800055ac:	f0 1f 00 41 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_fr.req_type
		, mob_rx_speed_sens_fr.can_msg
	);
	
	
	can_rx(
800055b0:	68 19       	ld.w	r9,r4[0x4]
800055b2:	e9 3a 00 09 	ld.ub	r10,r4[9]
800055b6:	09 8b       	ld.ub	r11,r4[0x0]
800055b8:	30 1c       	mov	r12,1
800055ba:	f0 1f 00 3e 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rl.handle
		, mob_rx_speed_sens_rl.req_type
		, mob_rx_speed_sens_rl.can_msg
	);
	
	can_rx(
800055be:	66 19       	ld.w	r9,r3[0x4]
800055c0:	e7 3a 00 09 	ld.ub	r10,r3[9]
800055c4:	07 8b       	ld.ub	r11,r3[0x0]
800055c6:	30 1c       	mov	r12,1
800055c8:	f0 1f 00 3a 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_speed_sens_rr.handle
		, mob_rx_speed_sens_rr.req_type
		, mob_rx_speed_sens_rr.can_msg
	);
	
	can_rx(
800055cc:	64 19       	ld.w	r9,r2[0x4]
800055ce:	e5 3a 00 09 	ld.ub	r10,r2[9]
800055d2:	05 8b       	ld.ub	r11,r2[0x0]
800055d4:	30 0c       	mov	r12,0
800055d6:	f0 1f 00 37 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_dash_pri.handle
		, mob_rx_dash_pri.req_type
		, mob_rx_dash_pri.can_msg
	);
	
	can_rx(
800055da:	62 19       	ld.w	r9,r1[0x4]
800055dc:	e3 3a 00 09 	ld.ub	r10,r1[9]
800055e0:	03 8b       	ld.ub	r11,r1[0x0]
800055e2:	30 0c       	mov	r12,0
800055e4:	f0 1f 00 33 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_dash_data.handle
		, mob_rx_dash_data.req_type
		, mob_rx_dash_data.can_msg
	);
	
	can_rx(
800055e8:	60 19       	ld.w	r9,r0[0x4]
800055ea:	e1 3a 00 09 	ld.ub	r10,r0[9]
800055ee:	01 8b       	ld.ub	r11,r0[0x0]
800055f0:	30 0c       	mov	r12,0
800055f2:	f0 1f 00 30 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens0.handle
		, mob_rx_trq_sens0.req_type
		, mob_rx_trq_sens0.can_msg
	);

	can_rx(
800055f6:	4a 28       	lddpc	r8,8000567c <ecu_can_init+0x184>
800055f8:	70 19       	ld.w	r9,r8[0x4]
800055fa:	f1 3a 00 09 	ld.ub	r10,r8[9]
800055fe:	11 8b       	ld.ub	r11,r8[0x0]
80005600:	30 1c       	mov	r12,1
80005602:	f0 1f 00 2c 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_trq_sens1.req_type
		, mob_rx_trq_sens1.can_msg
	);

	
	can_rx(
80005606:	4a 08       	lddpc	r8,80005684 <ecu_can_init+0x18c>
80005608:	70 19       	ld.w	r9,r8[0x4]
8000560a:	f1 3a 00 09 	ld.ub	r10,r8[9]
8000560e:	11 8b       	ld.ub	r11,r8[0x0]
80005610:	30 1c       	mov	r12,1
80005612:	f0 1f 00 28 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_bms_precharge.handle
		, mob_rx_bms_precharge.req_type
		, mob_rx_bms_precharge.can_msg
	);
	
	can_rx(
80005616:	49 f8       	lddpc	r8,80005690 <ecu_can_init+0x198>
80005618:	70 19       	ld.w	r9,r8[0x4]
8000561a:	f1 3a 00 09 	ld.ub	r10,r8[9]
8000561e:	11 8b       	ld.ub	r11,r8[0x0]
80005620:	30 1c       	mov	r12,1
80005622:	f0 1f 00 24 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_rx_bms_battvolt.handle
		, mob_rx_bms_battvolt.req_type
		, mob_rx_bms_battvolt.can_msg
	);
	
	can_rx(
80005626:	49 98       	lddpc	r8,80005688 <ecu_can_init+0x190>
80005628:	70 19       	ld.w	r9,r8[0x4]
8000562a:	f1 3a 00 09 	ld.ub	r10,r8[9]
8000562e:	11 8b       	ld.ub	r11,r8[0x0]
80005630:	30 1c       	mov	r12,1
80005632:	f0 1f 00 20 	mcall	800056b0 <ecu_can_init+0x1b8>
		, mob_brk.handle
		, mob_brk.req_type
		, mob_brk.can_msg
	);
	
	can_rx(
80005636:	49 88       	lddpc	r8,80005694 <ecu_can_init+0x19c>
80005638:	70 19       	ld.w	r9,r8[0x4]
8000563a:	f1 3a 00 09 	ld.ub	r10,r8[9]
8000563e:	11 8b       	ld.ub	r11,r8[0x0]
80005640:	30 0c       	mov	r12,0
80005642:	f0 1f 00 1c 	mcall	800056b0 <ecu_can_init+0x1b8>
		CAN_BUS_0
		, mob_rx_bspd.handle
		, mob_rx_bspd.req_type
		, mob_rx_bspd.can_msg
	);
	asm("nop");
80005646:	d7 03       	nop
}
80005648:	d8 32       	popm	r0-r7,pc
8000564a:	00 00       	add	r0,r0
8000564c:	80 00       	ld.sh	r0,r0[0x0]
8000564e:	48 18       	lddpc	r8,80005650 <ecu_can_init+0x158>
80005650:	80 00       	ld.sh	r0,r0[0x0]
80005652:	48 9c       	lddpc	r12,80005674 <ecu_can_init+0x17c>
80005654:	80 00       	ld.sh	r0,r0[0x0]
80005656:	80 50       	ld.sh	r0,r0[0xa]
80005658:	80 00       	ld.sh	r0,r0[0x0]
8000565a:	67 c0       	ld.w	r0,r3[0x70]
8000565c:	80 00       	ld.sh	r0,r0[0x0]
8000565e:	69 fc       	ld.w	r12,r4[0x7c]
80005660:	00 00       	add	r0,r0
80005662:	00 20       	rsub	r0,r0
80005664:	00 00       	add	r0,r0
80005666:	01 a0       	ld.ub	r0,r0[0x2]
80005668:	00 00       	add	r0,r0
8000566a:	00 14       	sub	r4,r0
8000566c:	00 00       	add	r0,r0
8000566e:	00 38       	cp.w	r8,r0
80005670:	00 00       	add	r0,r0
80005672:	01 4c       	ld.w	r12,--r0
80005674:	00 00       	add	r0,r0
80005676:	00 a0       	st.w	r0++,r0
80005678:	00 00       	add	r0,r0
8000567a:	01 ac       	ld.ub	r12,r0[0x2]
8000567c:	00 00       	add	r0,r0
8000567e:	01 b8       	ld.ub	r8,r0[0x3]
80005680:	00 00       	add	r0,r0
80005682:	01 40       	ld.w	r0,--r0
80005684:	00 00       	add	r0,r0
80005686:	00 ac       	st.w	r0++,r12
80005688:	00 00       	add	r0,r0
8000568a:	01 58       	ld.sh	r8,--r0
8000568c:	00 00       	add	r0,r0
8000568e:	00 64       	and	r4,r0
80005690:	00 00       	add	r0,r0
80005692:	01 34       	ld.ub	r4,r0++
80005694:	00 00       	add	r0,r0
80005696:	00 2c       	rsub	r12,r0
80005698:	00 00       	add	r0,r0
8000569a:	01 84       	ld.ub	r4,r0[0x0]
8000569c:	00 00       	add	r0,r0
8000569e:	00 e8       	st.h	--r0,r8
800056a0:	00 00       	add	r0,r0
800056a2:	01 ec       	ld.ub	r12,r0[0x6]
800056a4:	80 00       	ld.sh	r0,r0[0x0]
800056a6:	53 0c       	stdsp	sp[0xc0],r12
800056a8:	80 00       	ld.sh	r0,r0[0x0]
800056aa:	4d ec       	lddpc	r12,80005820 <xPortStartScheduler+0x38>
800056ac:	80 00       	ld.sh	r0,r0[0x0]
800056ae:	4f 48       	lddpc	r8,8000587c <SCALLYield+0x3c>
800056b0:	80 00       	ld.sh	r0,r0[0x0]
800056b2:	4b ba       	lddpc	r10,8000579c <pxPortInitialiseStack+0x58>

800056b4 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
800056b4:	f8 c8 ff f8 	sub	r8,r12,-8
800056b8:	99 18       	st.w	r12[0x4],r8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
800056ba:	3f f9       	mov	r9,-1
800056bc:	99 29       	st.w	r12[0x8],r9

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
800056be:	99 38       	st.w	r12[0xc],r8
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
800056c0:	99 48       	st.w	r12[0x10],r8

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
800056c2:	30 08       	mov	r8,0
800056c4:	99 08       	st.w	r12[0x0],r8
}
800056c6:	5e fc       	retal	r12

800056c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
800056c8:	30 08       	mov	r8,0
800056ca:	99 48       	st.w	r12[0x10],r8
}
800056cc:	5e fc       	retal	r12

800056ce <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
800056ce:	78 18       	ld.w	r8,r12[0x4]

	pxNewListItem->pxNext = pxIndex->pxNext;
800056d0:	70 19       	ld.w	r9,r8[0x4]
800056d2:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxPrevious = pxList->pxIndex;
800056d4:	78 19       	ld.w	r9,r12[0x4]
800056d6:	97 29       	st.w	r11[0x8],r9
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
800056d8:	70 19       	ld.w	r9,r8[0x4]
800056da:	93 2b       	st.w	r9[0x8],r11
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
800056dc:	91 1b       	st.w	r8[0x4],r11
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
800056de:	99 1b       	st.w	r12[0x4],r11

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
800056e0:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
800056e2:	78 08       	ld.w	r8,r12[0x0]
800056e4:	2f f8       	sub	r8,-1
800056e6:	99 08       	st.w	r12[0x0],r8
}
800056e8:	5e fc       	retal	r12

800056ea <vListInsert>:
{
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
800056ea:	76 0a       	ld.w	r10,r11[0x0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
800056ec:	5b fa       	cp.w	r10,-1
800056ee:	c0 31       	brne	800056f4 <vListInsert+0xa>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
800056f0:	78 48       	ld.w	r8,r12[0x10]
800056f2:	c0 c8       	rjmp	8000570a <vListInsert+0x20>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
800056f4:	f8 c8 ff f8 	sub	r8,r12,-8
800056f8:	70 19       	ld.w	r9,r8[0x4]
800056fa:	72 09       	ld.w	r9,r9[0x0]
800056fc:	12 3a       	cp.w	r10,r9
800056fe:	c0 63       	brcs	8000570a <vListInsert+0x20>
80005700:	70 18       	ld.w	r8,r8[0x4]
80005702:	70 19       	ld.w	r9,r8[0x4]
80005704:	72 09       	ld.w	r9,r9[0x0]
80005706:	12 3a       	cp.w	r10,r9
80005708:	cf c2       	brcc	80005700 <vListInsert+0x16>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
8000570a:	70 19       	ld.w	r9,r8[0x4]
8000570c:	97 19       	st.w	r11[0x4],r9
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
8000570e:	93 2b       	st.w	r9[0x8],r11
	pxNewListItem->pxPrevious = pxIterator;
80005710:	97 28       	st.w	r11[0x8],r8
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
80005712:	91 1b       	st.w	r8[0x4],r11

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
80005714:	97 4c       	st.w	r11[0x10],r12

	( pxList->uxNumberOfItems )++;
80005716:	78 08       	ld.w	r8,r12[0x0]
80005718:	2f f8       	sub	r8,-1
8000571a:	99 08       	st.w	r12[0x0],r8
}
8000571c:	5e fc       	retal	r12

8000571e <vListRemove>:

void vListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
8000571e:	78 18       	ld.w	r8,r12[0x4]
80005720:	78 29       	ld.w	r9,r12[0x8]
80005722:	91 29       	st.w	r8[0x8],r9
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
80005724:	78 28       	ld.w	r8,r12[0x8]
80005726:	78 19       	ld.w	r9,r12[0x4]
80005728:	91 19       	st.w	r8[0x4],r9

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
8000572a:	78 48       	ld.w	r8,r12[0x10]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
8000572c:	70 19       	ld.w	r9,r8[0x4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
8000572e:	18 39       	cp.w	r9,r12
80005730:	f9 f9 00 02 	ld.weq	r9,r12[0x8]
80005734:	f1 f9 0a 01 	st.weq	r8[0x4],r9
	}

	pxItemToRemove->pvContainer = NULL;
80005738:	30 09       	mov	r9,0
8000573a:	99 49       	st.w	r12[0x10],r9
	( pxList->uxNumberOfItems )--;
8000573c:	70 09       	ld.w	r9,r8[0x0]
8000573e:	20 19       	sub	r9,1
80005740:	91 09       	st.w	r8[0x0],r9
}
80005742:	5e fc       	retal	r12

80005744 <pxPortInitialiseStack>:
	/* Setup the initial stack of the task.  The stack is set exactly as
	expected by the portRESTORE_CONTEXT() macro. */

	/* When the task starts, it will expect to find the function parameter in R12. */
	pxTopOfStack--;
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x08080808;					/* R8 */
80005744:	e0 68 08 08 	mov	r8,2056
80005748:	ea 18 08 08 	orh	r8,0x808
8000574c:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x09090909;					/* R9 */
8000574e:	e0 68 09 09 	mov	r8,2313
80005752:	ea 18 09 09 	orh	r8,0x909
80005756:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0A0A0A0A;					/* R10 */
80005758:	e0 68 0a 0a 	mov	r8,2570
8000575c:	ea 18 0a 0a 	orh	r8,0xa0a
80005760:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x0B0B0B0B;					/* R11 */
80005762:	e0 68 0b 0b 	mov	r8,2827
80005766:	ea 18 0b 0b 	orh	r8,0xb0b
8000576a:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pvParameters;					/* R12 */
8000576c:	18 da       	st.w	--r12,r10
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xDEADBEEF;					/* R14/LR */
8000576e:	e0 68 be ef 	mov	r8,48879
80005772:	ea 18 de ad 	orh	r8,0xdead
80005776:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE; /* R15/PC */
80005778:	18 db       	st.w	--r12,r11
	*pxTopOfStack-- = ( portSTACK_TYPE ) portINITIAL_SR;				/* SR */
8000577a:	fc 18 00 40 	movh	r8,0x40
8000577e:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0xFF0000FF;					/* R0 */
80005780:	e0 68 00 ff 	mov	r8,255
80005784:	ea 18 ff 00 	orh	r8,0xff00
80005788:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x01010101;					/* R1 */
8000578a:	e0 68 01 01 	mov	r8,257
8000578e:	ea 18 01 01 	orh	r8,0x101
80005792:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x02020202;					/* R2 */
80005794:	e0 68 02 02 	mov	r8,514
80005798:	ea 18 02 02 	orh	r8,0x202
8000579c:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x03030303;					/* R3 */
8000579e:	e0 68 03 03 	mov	r8,771
800057a2:	ea 18 03 03 	orh	r8,0x303
800057a6:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x04040404;					/* R4 */
800057a8:	e0 68 04 04 	mov	r8,1028
800057ac:	ea 18 04 04 	orh	r8,0x404
800057b0:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x05050505;					/* R5 */
800057b2:	e0 68 05 05 	mov	r8,1285
800057b6:	ea 18 05 05 	orh	r8,0x505
800057ba:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x06060606;					/* R6 */
800057bc:	e0 68 06 06 	mov	r8,1542
800057c0:	ea 18 06 06 	orh	r8,0x606
800057c4:	18 d8       	st.w	--r12,r8
	*pxTopOfStack-- = ( portSTACK_TYPE ) 0x07070707;					/* R7 */
800057c6:	e0 68 07 07 	mov	r8,1799
800057ca:	ea 18 07 07 	orh	r8,0x707
800057ce:	18 d8       	st.w	--r12,r8
	*pxTopOfStack = ( portSTACK_TYPE ) portNO_CRITICAL_NESTING;			/* ulCriticalNesting */
800057d0:	30 08       	mov	r8,0
800057d2:	18 d8       	st.w	--r12,r8

	return pxTopOfStack;
}
800057d4:	5e fc       	retal	r12
800057d6:	d7 03       	nop

800057d8 <vPortEnterCritical>:
be saved to the stack.  Instead the critical section nesting level is stored
in a variable, which is then saved as part of the stack context. */
__attribute__((__noinline__)) void vPortEnterCritical( void )
{
	/* Disable interrupts */
	portDISABLE_INTERRUPTS();
800057d8:	d3 03       	ssrf	0x10

	/* Now interrupts are disabled ulCriticalNesting can be accessed
	 directly.  Increment ulCriticalNesting to keep a count of how many times
	 portENTER_CRITICAL() has been called. */
	ulCriticalNesting++;
800057da:	48 38       	lddpc	r8,800057e4 <vPortEnterCritical+0xc>
800057dc:	70 09       	ld.w	r9,r8[0x0]
800057de:	2f f9       	sub	r9,-1
800057e0:	91 09       	st.w	r8[0x0],r9
}
800057e2:	5e fc       	retal	r12
800057e4:	00 00       	add	r0,r0
800057e6:	01 c8       	ld.ub	r8,r0[0x4]

800057e8 <xPortStartScheduler>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xPortStartScheduler( void )
{
800057e8:	d4 01       	pushm	lr
	};

#endif

	/* Disable all interrupt/exception. */
	portDISABLE_INTERRUPTS();
800057ea:	d3 03       	ssrf	0x10
		/* Start the timer/counter. */
		tc_start(tc, configTICK_TC_CHANNEL);
	}
	#else
	{
		INTC_register_interrupt(&vTick, AVR32_CORE_COMPARE_IRQ, AVR32_INTC_INT0);
800057ec:	30 0a       	mov	r10,0
800057ee:	14 9b       	mov	r11,r10
800057f0:	49 2c       	lddpc	r12,80005838 <xPortStartScheduler+0x50>
800057f2:	f0 1f 00 13 	mcall	8000583c <xPortStartScheduler+0x54>
/* Schedule the COUNT&COMPARE match interrupt in (configCPU_CLOCK_HZ/configTICK_RATE_HZ)
clock cycles from now. */
#if( configTICK_USE_TC==0 )
	static void prvScheduleFirstTick(void)
	{
		Set_system_register(AVR32_COMPARE, configCPU_CLOCK_HZ/configTICK_RATE_HZ);
800057f6:	e0 68 bb 80 	mov	r8,48000
800057fa:	e3 b8 00 43 	mtsr	0x10c,r8
		Set_system_register(AVR32_COUNT, 0);
800057fe:	30 08       	mov	r8,0
80005800:	e3 b8 00 42 	mtsr	0x108,r8
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Start the first task. */
	portRESTORE_CONTEXT();
80005804:	e0 68 cc ec 	mov	r8,52460
80005808:	ea 18 00 00 	orh	r8,0x0
8000580c:	70 00       	ld.w	r0,r8[0x0]
8000580e:	60 0d       	ld.w	sp,r0[0x0]
80005810:	1b 00       	ld.w	r0,sp++
80005812:	e0 68 01 c8 	mov	r8,456
80005816:	ea 18 00 00 	orh	r8,0x0
8000581a:	91 00       	st.w	r8[0x0],r0
8000581c:	e3 cd 00 ff 	ldm	sp++,r0-r7
80005820:	2f ed       	sub	sp,-8
80005822:	e3 cd 5f 00 	ldm	sp++,r8-r12,lr
80005826:	fa f0 ff e0 	ld.w	r0,sp[-32]
8000582a:	e3 b0 00 00 	mtsr	0x0,r0
8000582e:	fa f0 ff dc 	ld.w	r0,sp[-36]
80005832:	fa ff ff e4 	ld.w	pc,sp[-28]

	/* Should not get here! */
	return 0;
}
80005836:	d8 0a       	popm	pc,r12=0
80005838:	80 00       	ld.sh	r0,r0[0x0]
8000583a:	59 04       	cp.w	r4,16
8000583c:	80 00       	ld.sh	r0,r0[0x0]
8000583e:	69 7c       	ld.w	r12,r4[0x5c]

80005840 <SCALLYield>:
/*-----------------------------------------------------------*/
__attribute__((__naked__)) void SCALLYield( void );
__attribute__((__naked__)) void SCALLYield( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_SCALL();
80005840:	20 6d       	sub	sp,24
80005842:	eb cd 00 ff 	pushm	r0-r7
80005846:	fa c7 ff c0 	sub	r7,sp,-64
8000584a:	ee f0 ff f8 	ld.w	r0,r7[-8]
8000584e:	ef 40 ff e0 	st.w	r7[-32],r0
80005852:	ee f0 ff fc 	ld.w	r0,r7[-4]
80005856:	ef 40 ff e4 	st.w	r7[-28],r0
8000585a:	eb c7 5f 00 	stm	--r7,r8-r12,lr
8000585e:	e0 68 01 c8 	mov	r8,456
80005862:	ea 18 00 00 	orh	r8,0x0
80005866:	70 00       	ld.w	r0,r8[0x0]
80005868:	1a d0       	st.w	--sp,r0
8000586a:	f0 1f 00 1a 	mcall	800058d0 <LABEL_RET_SCALL_260+0x14>
8000586e:	e0 68 cc ec 	mov	r8,52460
80005872:	ea 18 00 00 	orh	r8,0x0
80005876:	70 00       	ld.w	r0,r8[0x0]
80005878:	81 0d       	st.w	r0[0x0],sp
	vTaskSwitchContext();
8000587a:	f0 1f 00 17 	mcall	800058d4 <LABEL_RET_SCALL_260+0x18>
	portRESTORE_CONTEXT_SCALL();
8000587e:	e0 68 cc ec 	mov	r8,52460
80005882:	ea 18 00 00 	orh	r8,0x0
80005886:	70 00       	ld.w	r0,r8[0x0]
80005888:	60 0d       	ld.w	sp,r0[0x0]
8000588a:	1b 00       	ld.w	r0,sp++
8000588c:	e0 68 01 c8 	mov	r8,456
80005890:	ea 18 00 00 	orh	r8,0x0
80005894:	91 00       	st.w	r8[0x0],r0
80005896:	fa c7 ff d8 	sub	r7,sp,-40
8000589a:	e3 c7 5f 00 	ldm	r7++,r8-r12,lr
8000589e:	ee f0 ff e0 	ld.w	r0,r7[-32]
800058a2:	e0 61 01 c8 	mov	r1,456
800058a6:	ea 11 00 00 	orh	r1,0x0
800058aa:	62 02       	ld.w	r2,r1[0x0]
800058ac:	58 02       	cp.w	r2,0
800058ae:	c0 70       	breq	800058bc <LABEL_RET_SCALL_260>
800058b0:	e4 c2 00 01 	sub	r2,r2,1
800058b4:	83 02       	st.w	r1[0x0],r2
800058b6:	58 02       	cp.w	r2,0
800058b8:	c0 21       	brne	800058bc <LABEL_RET_SCALL_260>
800058ba:	b1 c0       	cbr	r0,0x10

800058bc <LABEL_RET_SCALL_260>:
800058bc:	ef 40 ff f8 	st.w	r7[-8],r0
800058c0:	ee f0 ff e4 	ld.w	r0,r7[-28]
800058c4:	ef 40 ff fc 	st.w	r7[-4],r0
800058c8:	e3 cd 00 ff 	ldm	sp++,r0-r7
800058cc:	2f ad       	sub	sp,-24
800058ce:	d6 13       	rets
800058d0:	80 00       	ld.sh	r0,r0[0x0]
800058d2:	57 d8       	stdsp	sp[0x1f4],r8
800058d4:	80 00       	ld.sh	r0,r0[0x0]
800058d6:	59 98       	cp.w	r8,25

800058d8 <prvClearCcInt>:
		Set_system_register(AVR32_COUNT, 0);
	}

	__attribute__((__noinline__)) static void prvClearCcInt(void)
	{
		Set_system_register(AVR32_COMPARE, Get_system_register(AVR32_COMPARE));
800058d8:	e1 b8 00 43 	mfsr	r8,0x10c
800058dc:	e3 b8 00 43 	mtsr	0x10c,r8
	}
800058e0:	5e fc       	retal	r12
800058e2:	d7 03       	nop

800058e4 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

__attribute__((__noinline__)) void vPortExitCritical( void )
{
	if(ulCriticalNesting > portNO_CRITICAL_NESTING)
800058e4:	48 78       	lddpc	r8,80005900 <vPortExitCritical+0x1c>
800058e6:	70 08       	ld.w	r8,r8[0x0]
800058e8:	58 08       	cp.w	r8,0
800058ea:	5e 0c       	reteq	r12
	{
		ulCriticalNesting--;
800058ec:	48 58       	lddpc	r8,80005900 <vPortExitCritical+0x1c>
800058ee:	70 09       	ld.w	r9,r8[0x0]
800058f0:	20 19       	sub	r9,1
800058f2:	91 09       	st.w	r8[0x0],r9
		if( ulCriticalNesting == portNO_CRITICAL_NESTING )
800058f4:	70 08       	ld.w	r8,r8[0x0]
800058f6:	58 08       	cp.w	r8,0
800058f8:	5e 1c       	retne	r12
		{
			/* Enable all interrupt/exception. */
			portENABLE_INTERRUPTS();
800058fa:	d5 03       	csrf	0x10
800058fc:	5e fc       	retal	r12
800058fe:	00 00       	add	r0,r0
80005900:	00 00       	add	r0,r0
80005902:	01 c8       	ld.ub	r8,r0[0x4]

80005904 <vTick>:
/* The preemptive scheduler is defined as "naked" as the full context is saved
on entry as part of the context switch. */
__attribute__((__naked__)) static void vTick( void )
{
	/* Save the context of the interrupted task. */
	portSAVE_CONTEXT_OS_INT();
80005904:	eb cd 00 ff 	pushm	r0-r7
80005908:	e0 68 01 c8 	mov	r8,456
8000590c:	ea 18 00 00 	orh	r8,0x0
80005910:	70 00       	ld.w	r0,r8[0x0]
80005912:	1a d0       	st.w	--sp,r0
80005914:	7a 90       	ld.w	r0,sp[0x24]
80005916:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
8000591a:	58 10       	cp.w	r0,1
8000591c:	e0 8b 00 08 	brhi	8000592c <LABEL_INT_SKIP_SAVE_CONTEXT_234>
80005920:	e0 68 cc ec 	mov	r8,52460
80005924:	ea 18 00 00 	orh	r8,0x0
80005928:	70 00       	ld.w	r0,r8[0x0]
8000592a:	81 0d       	st.w	r0[0x0],sp

8000592c <LABEL_INT_SKIP_SAVE_CONTEXT_234>:
	#if( configTICK_USE_TC==1 )
		/* Clear the interrupt flag. */
		prvClearTcInt();
	#else
		/* Clear the interrupt flag. */
		prvClearCcInt();
8000592c:	f0 1f 00 12 	mcall	80005974 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x14>
	#endif

	/* Because FreeRTOS is not supposed to run with nested interrupts, put all OS
	calls in a critical section . */
	portENTER_CRITICAL();
80005930:	f0 1f 00 12 	mcall	80005978 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
		vTaskIncrementTick();
80005934:	f0 1f 00 12 	mcall	8000597c <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x1c>
	portEXIT_CRITICAL();
80005938:	f0 1f 00 12 	mcall	80005980 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>

	/* Restore the context of the "elected task". */
	portRESTORE_CONTEXT_OS_INT();
8000593c:	7a 90       	ld.w	r0,sp[0x24]
8000593e:	e1 d0 c2 c3 	bfextu	r0,r0,0x16,0x3
80005942:	58 10       	cp.w	r0,1
80005944:	e0 8b 00 0e 	brhi	80005960 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>
80005948:	f0 1f 00 0c 	mcall	80005978 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x18>
8000594c:	f0 1f 00 0e 	mcall	80005984 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x24>
80005950:	f0 1f 00 0c 	mcall	80005980 <LABEL_INT_SKIP_RESTORE_CONTEXT_251+0x20>
80005954:	e0 68 cc ec 	mov	r8,52460
80005958:	ea 18 00 00 	orh	r8,0x0
8000595c:	70 00       	ld.w	r0,r8[0x0]
8000595e:	60 0d       	ld.w	sp,r0[0x0]

80005960 <LABEL_INT_SKIP_RESTORE_CONTEXT_251>:
80005960:	1b 00       	ld.w	r0,sp++
80005962:	e0 68 01 c8 	mov	r8,456
80005966:	ea 18 00 00 	orh	r8,0x0
8000596a:	91 00       	st.w	r8[0x0],r0
8000596c:	e3 cd 00 ff 	ldm	sp++,r0-r7
80005970:	d6 03       	rete
80005972:	00 00       	add	r0,r0
80005974:	80 00       	ld.sh	r0,r0[0x0]
80005976:	58 d8       	cp.w	r8,13
80005978:	80 00       	ld.sh	r0,r0[0x0]
8000597a:	57 d8       	stdsp	sp[0x1f4],r8
8000597c:	80 00       	ld.sh	r0,r0[0x0]
8000597e:	5b 4c       	cp.w	r12,-12
80005980:	80 00       	ld.sh	r0,r0[0x0]
80005982:	58 e4       	cp.w	r4,14
80005984:	80 00       	ld.sh	r0,r0[0x0]
80005986:	59 98       	cp.w	r8,25

80005988 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
80005988:	48 38       	lddpc	r8,80005994 <vTaskSuspendAll+0xc>
8000598a:	70 09       	ld.w	r9,r8[0x0]
8000598c:	2f f9       	sub	r9,-1
8000598e:	91 09       	st.w	r8[0x0],r9
}
80005990:	5e fc       	retal	r12
80005992:	00 00       	add	r0,r0
80005994:	00 00       	add	r0,r0
80005996:	cd 1c       	rcall	80005b38 <xTaskRemoveFromEventList+0x6c>

80005998 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
80005998:	49 a8       	lddpc	r8,80005a00 <vTaskSwitchContext+0x68>
8000599a:	70 08       	ld.w	r8,r8[0x0]
8000599c:	58 08       	cp.w	r8,0
8000599e:	c0 b1       	brne	800059b4 <vTaskSwitchContext+0x1c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
800059a0:	49 98       	lddpc	r8,80005a04 <vTaskSwitchContext+0x6c>
800059a2:	70 08       	ld.w	r8,r8[0x0]
800059a4:	f0 08 00 28 	add	r8,r8,r8<<0x2
800059a8:	49 89       	lddpc	r9,80005a08 <vTaskSwitchContext+0x70>
800059aa:	f2 08 03 28 	ld.w	r8,r9[r8<<0x2]
800059ae:	58 08       	cp.w	r8,0
800059b0:	c0 60       	breq	800059bc <vTaskSwitchContext+0x24>
800059b2:	c1 18       	rjmp	800059d4 <vTaskSwitchContext+0x3c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
800059b4:	30 19       	mov	r9,1
800059b6:	49 68       	lddpc	r8,80005a0c <vTaskSwitchContext+0x74>
800059b8:	91 09       	st.w	r8[0x0],r9
800059ba:	5e fc       	retal	r12

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
800059bc:	49 28       	lddpc	r8,80005a04 <vTaskSwitchContext+0x6c>

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
800059be:	49 3a       	lddpc	r10,80005a08 <vTaskSwitchContext+0x70>
		{
			configASSERT( uxTopReadyPriority );
			--uxTopReadyPriority;
800059c0:	70 09       	ld.w	r9,r8[0x0]
800059c2:	20 19       	sub	r9,1
800059c4:	91 09       	st.w	r8[0x0],r9

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		/* Find the highest priority queue that contains ready tasks. */
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
800059c6:	70 09       	ld.w	r9,r8[0x0]
800059c8:	f2 09 00 29 	add	r9,r9,r9<<0x2
800059cc:	f4 09 03 29 	ld.w	r9,r10[r9<<0x2]
800059d0:	58 09       	cp.w	r9,0
800059d2:	cf 70       	breq	800059c0 <vTaskSwitchContext+0x28>
			--uxTopReadyPriority;
		}

		/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
		same priority get an equal share of the processor time. */
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
800059d4:	48 c8       	lddpc	r8,80005a04 <vTaskSwitchContext+0x6c>
800059d6:	70 08       	ld.w	r8,r8[0x0]
800059d8:	f0 08 00 28 	add	r8,r8,r8<<0x2
800059dc:	48 b9       	lddpc	r9,80005a08 <vTaskSwitchContext+0x70>
800059de:	f2 08 00 28 	add	r8,r9,r8<<0x2
800059e2:	70 19       	ld.w	r9,r8[0x4]
800059e4:	72 19       	ld.w	r9,r9[0x4]
800059e6:	91 19       	st.w	r8[0x4],r9
800059e8:	f0 ca ff f8 	sub	r10,r8,-8
800059ec:	14 39       	cp.w	r9,r10
800059ee:	f3 f9 00 01 	ld.weq	r9,r9[0x4]
800059f2:	f1 f9 0a 01 	st.weq	r8[0x4],r9
800059f6:	70 18       	ld.w	r8,r8[0x4]
800059f8:	70 39       	ld.w	r9,r8[0xc]
800059fa:	48 68       	lddpc	r8,80005a10 <vTaskSwitchContext+0x78>
800059fc:	91 09       	st.w	r8[0x0],r9
800059fe:	5e fc       	retal	r12
80005a00:	00 00       	add	r0,r0
80005a02:	cd 1c       	rcall	80005ba4 <vTaskIncrementTick+0x58>
80005a04:	00 00       	add	r0,r0
80005a06:	cd 54       	brge	800059b0 <vTaskSwitchContext+0x18>
80005a08:	00 00       	add	r0,r0
80005a0a:	cc 38       	rjmp	80005b90 <vTaskIncrementTick+0x44>
80005a0c:	00 00       	add	r0,r0
80005a0e:	cd 3c       	rcall	80005bb4 <vTaskIncrementTick+0x68>
80005a10:	00 00       	add	r0,r0
80005a12:	cc ec       	rcall	80005bae <vTaskIncrementTick+0x62>

80005a14 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
80005a14:	48 48       	lddpc	r8,80005a24 <vTaskSetTimeOutState+0x10>
80005a16:	70 08       	ld.w	r8,r8[0x0]
80005a18:	99 08       	st.w	r12[0x0],r8
	pxTimeOut->xTimeOnEntering = xTickCount;
80005a1a:	48 48       	lddpc	r8,80005a28 <vTaskSetTimeOutState+0x14>
80005a1c:	70 08       	ld.w	r8,r8[0x0]
80005a1e:	99 18       	st.w	r12[0x4],r8
}
80005a20:	5e fc       	retal	r12
80005a22:	00 00       	add	r0,r0
80005a24:	00 00       	add	r0,r0
80005a26:	cc 30       	breq	800059ac <vTaskSwitchContext+0x14>
80005a28:	00 00       	add	r0,r0
80005a2a:	cd 18       	rjmp	80005bcc <vTaskIncrementTick+0x80>

80005a2c <vTaskMissedYield>:
}
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
80005a2c:	30 19       	mov	r9,1
80005a2e:	48 28       	lddpc	r8,80005a34 <vTaskMissedYield+0x8>
80005a30:	91 09       	st.w	r8[0x0],r9
}
80005a32:	5e fc       	retal	r12
80005a34:	00 00       	add	r0,r0
80005a36:	cd 3c       	rcall	80005bdc <vTaskIncrementTick+0x90>

80005a38 <xTaskCheckForTimeOut>:
	pxTimeOut->xTimeOnEntering = xTickCount;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
80005a38:	eb cd 40 c0 	pushm	r6-r7,lr
80005a3c:	18 97       	mov	r7,r12
80005a3e:	16 96       	mov	r6,r11
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
80005a40:	f0 1f 00 15 	mcall	80005a94 <xTaskCheckForTimeOut+0x5c>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
80005a44:	6c 08       	ld.w	r8,r6[0x0]
80005a46:	5b f8       	cp.w	r8,-1
80005a48:	c0 31       	brne	80005a4e <xTaskCheckForTimeOut+0x16>
80005a4a:	30 07       	mov	r7,0
80005a4c:	c1 f8       	rjmp	80005a8a <xTaskCheckForTimeOut+0x52>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
80005a4e:	49 39       	lddpc	r9,80005a98 <xTaskCheckForTimeOut+0x60>
80005a50:	72 09       	ld.w	r9,r9[0x0]
80005a52:	6e 0a       	ld.w	r10,r7[0x0]
80005a54:	12 3a       	cp.w	r10,r9
80005a56:	c0 70       	breq	80005a64 <xTaskCheckForTimeOut+0x2c>
80005a58:	49 19       	lddpc	r9,80005a9c <xTaskCheckForTimeOut+0x64>
80005a5a:	72 09       	ld.w	r9,r9[0x0]
80005a5c:	6e 1a       	ld.w	r10,r7[0x4]
80005a5e:	12 3a       	cp.w	r10,r9
80005a60:	e0 88 00 14 	brls	80005a88 <xTaskCheckForTimeOut+0x50>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
80005a64:	48 e9       	lddpc	r9,80005a9c <xTaskCheckForTimeOut+0x64>
80005a66:	72 0a       	ld.w	r10,r9[0x0]
80005a68:	6e 19       	ld.w	r9,r7[0x4]
80005a6a:	12 1a       	sub	r10,r9
80005a6c:	14 38       	cp.w	r8,r10
80005a6e:	e0 88 00 0d 	brls	80005a88 <xTaskCheckForTimeOut+0x50>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
80005a72:	48 ba       	lddpc	r10,80005a9c <xTaskCheckForTimeOut+0x64>
80005a74:	74 0a       	ld.w	r10,r10[0x0]
80005a76:	14 19       	sub	r9,r10
80005a78:	f2 08 00 08 	add	r8,r9,r8
80005a7c:	8d 08       	st.w	r6[0x0],r8
			vTaskSetTimeOutState( pxTimeOut );
80005a7e:	0e 9c       	mov	r12,r7
80005a80:	f0 1f 00 08 	mcall	80005aa0 <xTaskCheckForTimeOut+0x68>
80005a84:	30 07       	mov	r7,0
80005a86:	c0 28       	rjmp	80005a8a <xTaskCheckForTimeOut+0x52>
80005a88:	30 17       	mov	r7,1
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
80005a8a:	f0 1f 00 07 	mcall	80005aa4 <xTaskCheckForTimeOut+0x6c>

	return xReturn;
}
80005a8e:	0e 9c       	mov	r12,r7
80005a90:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005a94:	80 00       	ld.sh	r0,r0[0x0]
80005a96:	57 d8       	stdsp	sp[0x1f4],r8
80005a98:	00 00       	add	r0,r0
80005a9a:	cc 30       	breq	80005a20 <vTaskSetTimeOutState+0xc>
80005a9c:	00 00       	add	r0,r0
80005a9e:	cd 18       	rjmp	80005c40 <vTaskIncrementTick+0xf4>
80005aa0:	80 00       	ld.sh	r0,r0[0x0]
80005aa2:	5a 14       	cp.w	r4,-31
80005aa4:	80 00       	ld.sh	r0,r0[0x0]
80005aa6:	58 e4       	cp.w	r4,14

80005aa8 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
80005aa8:	eb cd 40 80 	pushm	r7,lr
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
80005aac:	f0 1f 00 05 	mcall	80005ac0 <xTaskGetTickCount+0x18>
	{
		xTicks = xTickCount;
80005ab0:	48 58       	lddpc	r8,80005ac4 <xTaskGetTickCount+0x1c>
80005ab2:	70 07       	ld.w	r7,r8[0x0]
	}
	taskEXIT_CRITICAL();
80005ab4:	f0 1f 00 05 	mcall	80005ac8 <xTaskGetTickCount+0x20>

	return xTicks;
}
80005ab8:	0e 9c       	mov	r12,r7
80005aba:	e3 cd 80 80 	ldm	sp++,r7,pc
80005abe:	00 00       	add	r0,r0
80005ac0:	80 00       	ld.sh	r0,r0[0x0]
80005ac2:	57 d8       	stdsp	sp[0x1f4],r8
80005ac4:	00 00       	add	r0,r0
80005ac6:	cd 18       	rjmp	80005c68 <xTaskResumeAll+0x8>
80005ac8:	80 00       	ld.sh	r0,r0[0x0]
80005aca:	58 e4       	cp.w	r4,14

80005acc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
80005acc:	eb cd 40 c0 	pushm	r6-r7,lr
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
80005ad0:	78 38       	ld.w	r8,r12[0xc]
80005ad2:	70 37       	ld.w	r7,r8[0xc]
	configASSERT( pxUnblockedTCB );
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
80005ad4:	ee c6 ff e8 	sub	r6,r7,-24
80005ad8:	0c 9c       	mov	r12,r6
80005ada:	f0 1f 00 16 	mcall	80005b30 <xTaskRemoveFromEventList+0x64>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005ade:	49 68       	lddpc	r8,80005b34 <xTaskRemoveFromEventList+0x68>
80005ae0:	70 08       	ld.w	r8,r8[0x0]
80005ae2:	58 08       	cp.w	r8,0
80005ae4:	c1 71       	brne	80005b12 <xTaskRemoveFromEventList+0x46>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
80005ae6:	ee c6 ff fc 	sub	r6,r7,-4
80005aea:	0c 9c       	mov	r12,r6
80005aec:	f0 1f 00 11 	mcall	80005b30 <xTaskRemoveFromEventList+0x64>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
80005af0:	6e bc       	ld.w	r12,r7[0x2c]
80005af2:	49 28       	lddpc	r8,80005b38 <xTaskRemoveFromEventList+0x6c>
80005af4:	70 08       	ld.w	r8,r8[0x0]
80005af6:	10 3c       	cp.w	r12,r8
80005af8:	e0 88 00 04 	brls	80005b00 <xTaskRemoveFromEventList+0x34>
80005afc:	48 f8       	lddpc	r8,80005b38 <xTaskRemoveFromEventList+0x6c>
80005afe:	91 0c       	st.w	r8[0x0],r12
80005b00:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005b04:	0c 9b       	mov	r11,r6
80005b06:	48 e8       	lddpc	r8,80005b3c <xTaskRemoveFromEventList+0x70>
80005b08:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80005b0c:	f0 1f 00 0d 	mcall	80005b40 <xTaskRemoveFromEventList+0x74>
80005b10:	c0 58       	rjmp	80005b1a <xTaskRemoveFromEventList+0x4e>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
80005b12:	0c 9b       	mov	r11,r6
80005b14:	48 cc       	lddpc	r12,80005b44 <xTaskRemoveFromEventList+0x78>
80005b16:	f0 1f 00 0b 	mcall	80005b40 <xTaskRemoveFromEventList+0x74>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005b1a:	48 c8       	lddpc	r8,80005b48 <xTaskRemoveFromEventList+0x7c>
80005b1c:	70 08       	ld.w	r8,r8[0x0]
80005b1e:	6e bc       	ld.w	r12,r7[0x2c]
80005b20:	70 b8       	ld.w	r8,r8[0x2c]
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
80005b22:	10 3c       	cp.w	r12,r8
80005b24:	f9 bc 02 01 	movhs	r12,1
80005b28:	f9 bc 03 00 	movlo	r12,0
80005b2c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005b30:	80 00       	ld.sh	r0,r0[0x0]
80005b32:	57 1e       	stdsp	sp[0x1c4],lr
80005b34:	00 00       	add	r0,r0
80005b36:	cd 1c       	rcall	80005cd8 <xTaskResumeAll+0x78>
80005b38:	00 00       	add	r0,r0
80005b3a:	cd 54       	brge	80005ae4 <xTaskRemoveFromEventList+0x18>
80005b3c:	00 00       	add	r0,r0
80005b3e:	cc 38       	rjmp	80005cc4 <xTaskResumeAll+0x64>
80005b40:	80 00       	ld.sh	r0,r0[0x0]
80005b42:	56 ce       	stdsp	sp[0x1b0],lr
80005b44:	00 00       	add	r0,r0
80005b46:	cc f0       	breq	80005ae4 <xTaskRemoveFromEventList+0x18>
80005b48:	00 00       	add	r0,r0
80005b4a:	cc ec       	rcall	80005ce6 <xTaskResumeAll+0x86>

80005b4c <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
80005b4c:	eb cd 40 fc 	pushm	r2-r7,lr
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005b50:	4b 98       	lddpc	r8,80005c34 <vTaskIncrementTick+0xe8>
80005b52:	70 08       	ld.w	r8,r8[0x0]
80005b54:	58 08       	cp.w	r8,0
80005b56:	c6 91       	brne	80005c28 <vTaskIncrementTick+0xdc>
	{
		++xTickCount;
80005b58:	4b 88       	lddpc	r8,80005c38 <vTaskIncrementTick+0xec>
80005b5a:	70 09       	ld.w	r9,r8[0x0]
80005b5c:	2f f9       	sub	r9,-1
80005b5e:	91 09       	st.w	r8[0x0],r9
		if( xTickCount == ( portTickType ) 0 )
80005b60:	70 08       	ld.w	r8,r8[0x0]
80005b62:	58 08       	cp.w	r8,0
80005b64:	c1 a1       	brne	80005b98 <vTaskIncrementTick+0x4c>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
80005b66:	4b 68       	lddpc	r8,80005c3c <vTaskIncrementTick+0xf0>
80005b68:	70 0a       	ld.w	r10,r8[0x0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
80005b6a:	4b 69       	lddpc	r9,80005c40 <vTaskIncrementTick+0xf4>
80005b6c:	72 0b       	ld.w	r11,r9[0x0]
80005b6e:	91 0b       	st.w	r8[0x0],r11
			pxOverflowDelayedTaskList = pxTemp;
80005b70:	93 0a       	st.w	r9[0x0],r10
			xNumOfOverflows++;
80005b72:	4b 59       	lddpc	r9,80005c44 <vTaskIncrementTick+0xf8>
80005b74:	72 0a       	ld.w	r10,r9[0x0]
80005b76:	2f fa       	sub	r10,-1
80005b78:	93 0a       	st.w	r9[0x0],r10

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
80005b7a:	70 08       	ld.w	r8,r8[0x0]
80005b7c:	70 08       	ld.w	r8,r8[0x0]
80005b7e:	58 08       	cp.w	r8,0
80005b80:	c0 51       	brne	80005b8a <vTaskIncrementTick+0x3e>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
80005b82:	3f f9       	mov	r9,-1
80005b84:	4b 18       	lddpc	r8,80005c48 <vTaskIncrementTick+0xfc>
80005b86:	91 09       	st.w	r8[0x0],r9
80005b88:	c0 88       	rjmp	80005b98 <vTaskIncrementTick+0x4c>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
80005b8a:	4a d8       	lddpc	r8,80005c3c <vTaskIncrementTick+0xf0>
80005b8c:	70 08       	ld.w	r8,r8[0x0]
80005b8e:	70 38       	ld.w	r8,r8[0xc]
80005b90:	70 38       	ld.w	r8,r8[0xc]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
80005b92:	70 19       	ld.w	r9,r8[0x4]
80005b94:	4a d8       	lddpc	r8,80005c48 <vTaskIncrementTick+0xfc>
80005b96:	91 09       	st.w	r8[0x0],r9
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
80005b98:	4a 88       	lddpc	r8,80005c38 <vTaskIncrementTick+0xec>
80005b9a:	70 09       	ld.w	r9,r8[0x0]
80005b9c:	4a b8       	lddpc	r8,80005c48 <vTaskIncrementTick+0xfc>
80005b9e:	70 08       	ld.w	r8,r8[0x0]
80005ba0:	10 39       	cp.w	r9,r8
80005ba2:	c4 73       	brcs	80005c30 <vTaskIncrementTick+0xe4>
80005ba4:	4a 68       	lddpc	r8,80005c3c <vTaskIncrementTick+0xf0>
80005ba6:	70 08       	ld.w	r8,r8[0x0]
80005ba8:	70 08       	ld.w	r8,r8[0x0]
80005baa:	58 08       	cp.w	r8,0
80005bac:	c0 c0       	breq	80005bc4 <vTaskIncrementTick+0x78>
80005bae:	4a 48       	lddpc	r8,80005c3c <vTaskIncrementTick+0xf0>
80005bb0:	70 08       	ld.w	r8,r8[0x0]
80005bb2:	70 38       	ld.w	r8,r8[0xc]
80005bb4:	70 37       	ld.w	r7,r8[0xc]
80005bb6:	6e 18       	ld.w	r8,r7[0x4]
80005bb8:	4a 09       	lddpc	r9,80005c38 <vTaskIncrementTick+0xec>
80005bba:	72 09       	ld.w	r9,r9[0x0]
80005bbc:	12 38       	cp.w	r8,r9
80005bbe:	e0 88 00 14 	brls	80005be6 <vTaskIncrementTick+0x9a>
80005bc2:	c0 e8       	rjmp	80005bde <vTaskIncrementTick+0x92>
80005bc4:	3f f9       	mov	r9,-1
80005bc6:	4a 18       	lddpc	r8,80005c48 <vTaskIncrementTick+0xfc>
80005bc8:	91 09       	st.w	r8[0x0],r9
80005bca:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005bce:	6a 08       	ld.w	r8,r5[0x0]
80005bd0:	70 38       	ld.w	r8,r8[0xc]
80005bd2:	70 37       	ld.w	r7,r8[0xc]
80005bd4:	6e 18       	ld.w	r8,r7[0x4]
80005bd6:	64 09       	ld.w	r9,r2[0x0]
80005bd8:	12 38       	cp.w	r8,r9
80005bda:	e0 88 00 0a 	brls	80005bee <vTaskIncrementTick+0xa2>
80005bde:	49 b9       	lddpc	r9,80005c48 <vTaskIncrementTick+0xfc>
80005be0:	93 08       	st.w	r9[0x0],r8
80005be2:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005be6:	49 a4       	lddpc	r4,80005c4c <vTaskIncrementTick+0x100>
80005be8:	49 a3       	lddpc	r3,80005c50 <vTaskIncrementTick+0x104>
80005bea:	49 55       	lddpc	r5,80005c3c <vTaskIncrementTick+0xf0>
80005bec:	49 32       	lddpc	r2,80005c38 <vTaskIncrementTick+0xec>
80005bee:	ee c6 ff fc 	sub	r6,r7,-4
80005bf2:	0c 9c       	mov	r12,r6
80005bf4:	f0 1f 00 18 	mcall	80005c54 <vTaskIncrementTick+0x108>
80005bf8:	6e a8       	ld.w	r8,r7[0x28]
80005bfa:	58 08       	cp.w	r8,0
80005bfc:	c0 50       	breq	80005c06 <vTaskIncrementTick+0xba>
80005bfe:	ee cc ff e8 	sub	r12,r7,-24
80005c02:	f0 1f 00 15 	mcall	80005c54 <vTaskIncrementTick+0x108>
80005c06:	6e bc       	ld.w	r12,r7[0x2c]
80005c08:	68 08       	ld.w	r8,r4[0x0]
80005c0a:	10 3c       	cp.w	r12,r8
80005c0c:	e9 fc ba 00 	st.whi	r4[0x0],r12
80005c10:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005c14:	0c 9b       	mov	r11,r6
80005c16:	e6 0c 00 2c 	add	r12,r3,r12<<0x2
80005c1a:	f0 1f 00 10 	mcall	80005c58 <vTaskIncrementTick+0x10c>
80005c1e:	6a 08       	ld.w	r8,r5[0x0]
80005c20:	70 08       	ld.w	r8,r8[0x0]
80005c22:	58 08       	cp.w	r8,0
80005c24:	cd 51       	brne	80005bce <vTaskIncrementTick+0x82>
80005c26:	cc fb       	rjmp	80005bc4 <vTaskIncrementTick+0x78>
	}
	else
	{
		++uxMissedTicks;
80005c28:	48 d8       	lddpc	r8,80005c5c <vTaskIncrementTick+0x110>
80005c2a:	70 09       	ld.w	r9,r8[0x0]
80005c2c:	2f f9       	sub	r9,-1
80005c2e:	91 09       	st.w	r8[0x0],r9
80005c30:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80005c34:	00 00       	add	r0,r0
80005c36:	cd 1c       	rcall	80005dd8 <vTaskDelayUntil+0x34>
80005c38:	00 00       	add	r0,r0
80005c3a:	cd 18       	rjmp	80005ddc <vTaskDelayUntil+0x38>
80005c3c:	00 00       	add	r0,r0
80005c3e:	cc 24       	brge	80005bc2 <vTaskIncrementTick+0x76>
80005c40:	00 00       	add	r0,r0
80005c42:	cc 34       	brge	80005bc8 <vTaskIncrementTick+0x7c>
80005c44:	00 00       	add	r0,r0
80005c46:	cc 30       	breq	80005bcc <vTaskIncrementTick+0x80>
80005c48:	00 00       	add	r0,r0
80005c4a:	01 cc       	ld.ub	r12,r0[0x4]
80005c4c:	00 00       	add	r0,r0
80005c4e:	cd 54       	brge	80005bf8 <vTaskIncrementTick+0xac>
80005c50:	00 00       	add	r0,r0
80005c52:	cc 38       	rjmp	80005dd8 <vTaskDelayUntil+0x34>
80005c54:	80 00       	ld.sh	r0,r0[0x0]
80005c56:	57 1e       	stdsp	sp[0x1c4],lr
80005c58:	80 00       	ld.sh	r0,r0[0x0]
80005c5a:	56 ce       	stdsp	sp[0x1b0],lr
80005c5c:	00 00       	add	r0,r0
80005c5e:	cc 1c       	rcall	80005de0 <vTaskDelayUntil+0x3c>

80005c60 <xTaskResumeAll>:
	++uxSchedulerSuspended;
}
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
80005c60:	eb cd 40 fe 	pushm	r1-r7,lr
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
80005c64:	f0 1f 00 2c 	mcall	80005d14 <xTaskResumeAll+0xb4>
	{
		--uxSchedulerSuspended;
80005c68:	4a c8       	lddpc	r8,80005d18 <xTaskResumeAll+0xb8>
80005c6a:	70 09       	ld.w	r9,r8[0x0]
80005c6c:	20 19       	sub	r9,1
80005c6e:	91 09       	st.w	r8[0x0],r9

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
80005c70:	70 08       	ld.w	r8,r8[0x0]
80005c72:	58 08       	cp.w	r8,0
80005c74:	c4 91       	brne	80005d06 <xTaskResumeAll+0xa6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
80005c76:	4a a8       	lddpc	r8,80005d1c <xTaskResumeAll+0xbc>
80005c78:	70 08       	ld.w	r8,r8[0x0]
80005c7a:	58 08       	cp.w	r8,0
80005c7c:	c4 50       	breq	80005d06 <xTaskResumeAll+0xa6>
80005c7e:	30 04       	mov	r4,0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005c80:	4a 85       	lddpc	r5,80005d20 <xTaskResumeAll+0xc0>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
80005c82:	4a 93       	lddpc	r3,80005d24 <xTaskResumeAll+0xc4>
80005c84:	4a 92       	lddpc	r2,80005d28 <xTaskResumeAll+0xc8>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005c86:	4a a1       	lddpc	r1,80005d2c <xTaskResumeAll+0xcc>
80005c88:	c1 e8       	rjmp	80005cc4 <xTaskResumeAll+0x64>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
80005c8a:	6a 38       	ld.w	r8,r5[0xc]
80005c8c:	70 37       	ld.w	r7,r8[0xc]
					vListRemove( &( pxTCB->xEventListItem ) );
80005c8e:	ee cc ff e8 	sub	r12,r7,-24
80005c92:	f0 1f 00 28 	mcall	80005d30 <xTaskResumeAll+0xd0>
					vListRemove( &( pxTCB->xGenericListItem ) );
80005c96:	ee c6 ff fc 	sub	r6,r7,-4
80005c9a:	0c 9c       	mov	r12,r6
80005c9c:	f0 1f 00 25 	mcall	80005d30 <xTaskResumeAll+0xd0>
					prvAddTaskToReadyQueue( pxTCB );
80005ca0:	6e bc       	ld.w	r12,r7[0x2c]
80005ca2:	66 08       	ld.w	r8,r3[0x0]
80005ca4:	10 3c       	cp.w	r12,r8
80005ca6:	e7 fc ba 00 	st.whi	r3[0x0],r12
80005caa:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80005cae:	0c 9b       	mov	r11,r6
80005cb0:	e4 0c 00 2c 	add	r12,r2,r12<<0x2
80005cb4:	f0 1f 00 20 	mcall	80005d34 <xTaskResumeAll+0xd4>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
80005cb8:	62 08       	ld.w	r8,r1[0x0]
80005cba:	6e b9       	ld.w	r9,r7[0x2c]
80005cbc:	70 b8       	ld.w	r8,r8[0x2c]
80005cbe:	10 39       	cp.w	r9,r8
80005cc0:	f9 b4 02 01 	movhs	r4,1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
80005cc4:	6a 08       	ld.w	r8,r5[0x0]
80005cc6:	58 08       	cp.w	r8,0
80005cc8:	ce 11       	brne	80005c8a <xTaskResumeAll+0x2a>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005cca:	49 c8       	lddpc	r8,80005d38 <xTaskResumeAll+0xd8>
80005ccc:	70 08       	ld.w	r8,r8[0x0]
80005cce:	58 08       	cp.w	r8,0
80005cd0:	c0 f0       	breq	80005cee <xTaskResumeAll+0x8e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005cd2:	49 a8       	lddpc	r8,80005d38 <xTaskResumeAll+0xd8>
80005cd4:	70 08       	ld.w	r8,r8[0x0]
80005cd6:	58 08       	cp.w	r8,0
80005cd8:	c1 10       	breq	80005cfa <xTaskResumeAll+0x9a>
					{
						vTaskIncrementTick();
						--uxMissedTicks;
80005cda:	49 87       	lddpc	r7,80005d38 <xTaskResumeAll+0xd8>
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
					{
						vTaskIncrementTick();
80005cdc:	f0 1f 00 18 	mcall	80005d3c <xTaskResumeAll+0xdc>
						--uxMissedTicks;
80005ce0:	6e 08       	ld.w	r8,r7[0x0]
80005ce2:	20 18       	sub	r8,1
80005ce4:	8f 08       	st.w	r7[0x0],r8
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
80005ce6:	6e 08       	ld.w	r8,r7[0x0]
80005ce8:	58 08       	cp.w	r8,0
80005cea:	cf 91       	brne	80005cdc <xTaskResumeAll+0x7c>
80005cec:	c0 78       	rjmp	80005cfa <xTaskResumeAll+0x9a>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
80005cee:	58 14       	cp.w	r4,1
80005cf0:	c0 50       	breq	80005cfa <xTaskResumeAll+0x9a>
80005cf2:	49 48       	lddpc	r8,80005d40 <xTaskResumeAll+0xe0>
80005cf4:	70 08       	ld.w	r8,r8[0x0]
80005cf6:	58 18       	cp.w	r8,1
80005cf8:	c0 71       	brne	80005d06 <xTaskResumeAll+0xa6>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
80005cfa:	30 09       	mov	r9,0
80005cfc:	49 18       	lddpc	r8,80005d40 <xTaskResumeAll+0xe0>
80005cfe:	91 09       	st.w	r8[0x0],r9
					portYIELD_WITHIN_API();
80005d00:	d7 33       	scall
80005d02:	30 17       	mov	r7,1
80005d04:	c0 28       	rjmp	80005d08 <xTaskResumeAll+0xa8>
80005d06:	30 07       	mov	r7,0
				}
			}
		}
	}
	taskEXIT_CRITICAL();
80005d08:	f0 1f 00 0f 	mcall	80005d44 <xTaskResumeAll+0xe4>

	return xAlreadyYielded;
}
80005d0c:	0e 9c       	mov	r12,r7
80005d0e:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80005d12:	00 00       	add	r0,r0
80005d14:	80 00       	ld.sh	r0,r0[0x0]
80005d16:	57 d8       	stdsp	sp[0x1f4],r8
80005d18:	00 00       	add	r0,r0
80005d1a:	cd 1c       	rcall	80005ebc <prvIdleTask+0x40>
80005d1c:	00 00       	add	r0,r0
80005d1e:	cd 38       	rjmp	80005ec4 <prvIdleTask+0x48>
80005d20:	00 00       	add	r0,r0
80005d22:	cc f0       	breq	80005cc0 <xTaskResumeAll+0x60>
80005d24:	00 00       	add	r0,r0
80005d26:	cd 54       	brge	80005cd0 <xTaskResumeAll+0x70>
80005d28:	00 00       	add	r0,r0
80005d2a:	cc 38       	rjmp	80005eb0 <prvIdleTask+0x34>
80005d2c:	00 00       	add	r0,r0
80005d2e:	cc ec       	rcall	80005eca <prvIdleTask+0x4e>
80005d30:	80 00       	ld.sh	r0,r0[0x0]
80005d32:	57 1e       	stdsp	sp[0x1c4],lr
80005d34:	80 00       	ld.sh	r0,r0[0x0]
80005d36:	56 ce       	stdsp	sp[0x1b0],lr
80005d38:	00 00       	add	r0,r0
80005d3a:	cc 1c       	rcall	80005ebc <prvIdleTask+0x40>
80005d3c:	80 00       	ld.sh	r0,r0[0x0]
80005d3e:	5b 4c       	cp.w	r12,-12
80005d40:	00 00       	add	r0,r0
80005d42:	cd 3c       	rcall	80005ee8 <prvIdleTask+0x6c>
80005d44:	80 00       	ld.sh	r0,r0[0x0]
80005d46:	58 e4       	cp.w	r4,14

80005d48 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
80005d48:	eb cd 40 80 	pushm	r7,lr
80005d4c:	18 97       	mov	r7,r12
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
80005d4e:	49 08       	lddpc	r8,80005d8c <prvAddCurrentTaskToDelayedList+0x44>
80005d50:	70 08       	ld.w	r8,r8[0x0]
80005d52:	91 1c       	st.w	r8[0x4],r12

	if( xTimeToWake < xTickCount )
80005d54:	48 f8       	lddpc	r8,80005d90 <prvAddCurrentTaskToDelayedList+0x48>
80005d56:	70 08       	ld.w	r8,r8[0x0]
80005d58:	10 3c       	cp.w	r12,r8
80005d5a:	c0 a2       	brcc	80005d6e <prvAddCurrentTaskToDelayedList+0x26>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005d5c:	48 c8       	lddpc	r8,80005d8c <prvAddCurrentTaskToDelayedList+0x44>
80005d5e:	70 0b       	ld.w	r11,r8[0x0]
80005d60:	48 d8       	lddpc	r8,80005d94 <prvAddCurrentTaskToDelayedList+0x4c>
80005d62:	70 0c       	ld.w	r12,r8[0x0]
80005d64:	2f cb       	sub	r11,-4
80005d66:	f0 1f 00 0d 	mcall	80005d98 <prvAddCurrentTaskToDelayedList+0x50>
80005d6a:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005d6e:	48 88       	lddpc	r8,80005d8c <prvAddCurrentTaskToDelayedList+0x44>
80005d70:	70 0b       	ld.w	r11,r8[0x0]
80005d72:	48 b8       	lddpc	r8,80005d9c <prvAddCurrentTaskToDelayedList+0x54>
80005d74:	70 0c       	ld.w	r12,r8[0x0]
80005d76:	2f cb       	sub	r11,-4
80005d78:	f0 1f 00 08 	mcall	80005d98 <prvAddCurrentTaskToDelayedList+0x50>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
80005d7c:	48 98       	lddpc	r8,80005da0 <prvAddCurrentTaskToDelayedList+0x58>
80005d7e:	70 08       	ld.w	r8,r8[0x0]
80005d80:	10 37       	cp.w	r7,r8
80005d82:	c0 32       	brcc	80005d88 <prvAddCurrentTaskToDelayedList+0x40>
		{
			xNextTaskUnblockTime = xTimeToWake;
80005d84:	48 78       	lddpc	r8,80005da0 <prvAddCurrentTaskToDelayedList+0x58>
80005d86:	91 07       	st.w	r8[0x0],r7
80005d88:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d8c:	00 00       	add	r0,r0
80005d8e:	cc ec       	rcall	80005f2a <xTaskGenericCreate+0x2e>
80005d90:	00 00       	add	r0,r0
80005d92:	cd 18       	rjmp	80005f34 <xTaskGenericCreate+0x38>
80005d94:	00 00       	add	r0,r0
80005d96:	cc 34       	brge	80005d1c <xTaskResumeAll+0xbc>
80005d98:	80 00       	ld.sh	r0,r0[0x0]
80005d9a:	56 ea       	stdsp	sp[0x1b8],r10
80005d9c:	00 00       	add	r0,r0
80005d9e:	cc 24       	brge	80005d22 <xTaskResumeAll+0xc2>
80005da0:	00 00       	add	r0,r0
80005da2:	01 cc       	ld.ub	r12,r0[0x4]

80005da4 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
80005da4:	eb cd 40 c0 	pushm	r6-r7,lr
80005da8:	18 96       	mov	r6,r12
80005daa:	16 97       	mov	r7,r11
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0 ) );

		vTaskSuspendAll();
80005dac:	f0 1f 00 18 	mcall	80005e0c <vTaskDelayUntil+0x68>
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
80005db0:	6c 08       	ld.w	r8,r6[0x0]
80005db2:	10 07       	add	r7,r8

			if( xTickCount < *pxPreviousWakeTime )
80005db4:	49 79       	lddpc	r9,80005e10 <vTaskDelayUntil+0x6c>
80005db6:	72 09       	ld.w	r9,r9[0x0]
80005db8:	12 38       	cp.w	r8,r9
80005dba:	e0 88 00 0c 	brls	80005dd2 <vTaskDelayUntil+0x2e>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
80005dbe:	0e 38       	cp.w	r8,r7
80005dc0:	e0 88 00 22 	brls	80005e04 <vTaskDelayUntil+0x60>
80005dc4:	49 38       	lddpc	r8,80005e10 <vTaskDelayUntil+0x6c>
80005dc6:	70 08       	ld.w	r8,r8[0x0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005dc8:	8d 07       	st.w	r6[0x0],r7

			if( xShouldDelay != pdFALSE )
80005dca:	10 37       	cp.w	r7,r8
80005dcc:	e0 88 00 14 	brls	80005df4 <vTaskDelayUntil+0x50>
80005dd0:	c0 a8       	rjmp	80005de4 <vTaskDelayUntil+0x40>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
80005dd2:	0e 38       	cp.w	r8,r7
80005dd4:	e0 8b 00 16 	brhi	80005e00 <vTaskDelayUntil+0x5c>
80005dd8:	48 e8       	lddpc	r8,80005e10 <vTaskDelayUntil+0x6c>
80005dda:	70 08       	ld.w	r8,r8[0x0]
80005ddc:	10 37       	cp.w	r7,r8
80005dde:	e0 8b 00 11 	brhi	80005e00 <vTaskDelayUntil+0x5c>
80005de2:	c1 18       	rjmp	80005e04 <vTaskDelayUntil+0x60>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005de4:	48 c8       	lddpc	r8,80005e14 <vTaskDelayUntil+0x70>
80005de6:	70 0c       	ld.w	r12,r8[0x0]
80005de8:	2f cc       	sub	r12,-4
80005dea:	f0 1f 00 0c 	mcall	80005e18 <vTaskDelayUntil+0x74>
				prvAddCurrentTaskToDelayedList( xTimeToWake );
80005dee:	0e 9c       	mov	r12,r7
80005df0:	f0 1f 00 0b 	mcall	80005e1c <vTaskDelayUntil+0x78>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
80005df4:	f0 1f 00 0b 	mcall	80005e20 <vTaskDelayUntil+0x7c>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
80005df8:	c0 81       	brne	80005e08 <vTaskDelayUntil+0x64>
		{
			portYIELD_WITHIN_API();
80005dfa:	d7 33       	scall
80005dfc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
80005e00:	8d 07       	st.w	r6[0x0],r7
80005e02:	cf 1b       	rjmp	80005de4 <vTaskDelayUntil+0x40>
80005e04:	8d 07       	st.w	r6[0x0],r7
80005e06:	cf 7b       	rjmp	80005df4 <vTaskDelayUntil+0x50>
80005e08:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005e0c:	80 00       	ld.sh	r0,r0[0x0]
80005e0e:	59 88       	cp.w	r8,24
80005e10:	00 00       	add	r0,r0
80005e12:	cd 18       	rjmp	80005fb4 <xTaskGenericCreate+0xb8>
80005e14:	00 00       	add	r0,r0
80005e16:	cc ec       	rcall	80005fb2 <xTaskGenericCreate+0xb6>
80005e18:	80 00       	ld.sh	r0,r0[0x0]
80005e1a:	57 1e       	stdsp	sp[0x1c4],lr
80005e1c:	80 00       	ld.sh	r0,r0[0x0]
80005e1e:	5d 48       	*unknown*
80005e20:	80 00       	ld.sh	r0,r0[0x0]
80005e22:	5c 60       	casts.b	r0

80005e24 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
80005e24:	eb cd 40 c0 	pushm	r6-r7,lr
80005e28:	16 96       	mov	r6,r11
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
80005e2a:	48 e7       	lddpc	r7,80005e60 <vTaskPlaceOnEventList+0x3c>
80005e2c:	6e 0b       	ld.w	r11,r7[0x0]
80005e2e:	2e 8b       	sub	r11,-24
80005e30:	f0 1f 00 0d 	mcall	80005e64 <vTaskPlaceOnEventList+0x40>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005e34:	6e 0c       	ld.w	r12,r7[0x0]
80005e36:	2f cc       	sub	r12,-4
80005e38:	f0 1f 00 0c 	mcall	80005e68 <vTaskPlaceOnEventList+0x44>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
80005e3c:	5b f6       	cp.w	r6,-1
80005e3e:	c0 81       	brne	80005e4e <vTaskPlaceOnEventList+0x2a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
80005e40:	6e 0b       	ld.w	r11,r7[0x0]
80005e42:	2f cb       	sub	r11,-4
80005e44:	48 ac       	lddpc	r12,80005e6c <vTaskPlaceOnEventList+0x48>
80005e46:	f0 1f 00 0b 	mcall	80005e70 <vTaskPlaceOnEventList+0x4c>
80005e4a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
80005e4e:	48 a8       	lddpc	r8,80005e74 <vTaskPlaceOnEventList+0x50>
80005e50:	70 0c       	ld.w	r12,r8[0x0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
80005e52:	ec 0c 00 0c 	add	r12,r6,r12
80005e56:	f0 1f 00 09 	mcall	80005e78 <vTaskPlaceOnEventList+0x54>
80005e5a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005e5e:	00 00       	add	r0,r0
80005e60:	00 00       	add	r0,r0
80005e62:	cc ec       	rcall	80005ffe <xTaskGenericCreate+0x102>
80005e64:	80 00       	ld.sh	r0,r0[0x0]
80005e66:	56 ea       	stdsp	sp[0x1b8],r10
80005e68:	80 00       	ld.sh	r0,r0[0x0]
80005e6a:	57 1e       	stdsp	sp[0x1c4],lr
80005e6c:	00 00       	add	r0,r0
80005e6e:	cd 40       	breq	80005e16 <vTaskDelayUntil+0x72>
80005e70:	80 00       	ld.sh	r0,r0[0x0]
80005e72:	56 ce       	stdsp	sp[0x1b0],lr
80005e74:	00 00       	add	r0,r0
80005e76:	cd 18       	rjmp	80006018 <xTaskGenericCreate+0x11c>
80005e78:	80 00       	ld.sh	r0,r0[0x0]
80005e7a:	5d 48       	*unknown*

80005e7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
80005e7c:	eb cd 40 f8 	pushm	r3-r7,lr
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005e80:	49 57       	lddpc	r7,80005ed4 <prvIdleTask+0x58>
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005e82:	49 64       	lddpc	r4,80005ed8 <prvIdleTask+0x5c>

				taskENTER_CRITICAL();
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					--uxCurrentNumberOfTasks;
80005e84:	49 63       	lddpc	r3,80005edc <prvIdleTask+0x60>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005e86:	49 75       	lddpc	r5,80005ee0 <prvIdleTask+0x64>
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
80005e88:	6e 08       	ld.w	r8,r7[0x0]
80005e8a:	58 08       	cp.w	r8,0
80005e8c:	c1 e0       	breq	80005ec8 <prvIdleTask+0x4c>
		{
			vTaskSuspendAll();
80005e8e:	f0 1f 00 16 	mcall	80005ee4 <prvIdleTask+0x68>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
80005e92:	68 06       	ld.w	r6,r4[0x0]
			xTaskResumeAll();
80005e94:	f0 1f 00 15 	mcall	80005ee8 <prvIdleTask+0x6c>

			if( xListIsEmpty == pdFALSE )
80005e98:	58 06       	cp.w	r6,0
80005e9a:	c1 70       	breq	80005ec8 <prvIdleTask+0x4c>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
80005e9c:	f0 1f 00 14 	mcall	80005eec <prvIdleTask+0x70>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
80005ea0:	68 38       	ld.w	r8,r4[0xc]
80005ea2:	70 36       	ld.w	r6,r8[0xc]
					vListRemove( &( pxTCB->xGenericListItem ) );
80005ea4:	ec cc ff fc 	sub	r12,r6,-4
80005ea8:	f0 1f 00 12 	mcall	80005ef0 <prvIdleTask+0x74>
					--uxCurrentNumberOfTasks;
80005eac:	66 08       	ld.w	r8,r3[0x0]
80005eae:	20 18       	sub	r8,1
80005eb0:	87 08       	st.w	r3[0x0],r8
					--uxTasksDeleted;
80005eb2:	6e 08       	ld.w	r8,r7[0x0]
80005eb4:	20 18       	sub	r8,1
80005eb6:	8f 08       	st.w	r7[0x0],r8
				}
				taskEXIT_CRITICAL();
80005eb8:	f0 1f 00 0f 	mcall	80005ef4 <prvIdleTask+0x78>

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
80005ebc:	6c cc       	ld.w	r12,r6[0x30]
80005ebe:	f0 1f 00 0f 	mcall	80005ef8 <prvIdleTask+0x7c>
		vPortFree( pxTCB );
80005ec2:	0c 9c       	mov	r12,r6
80005ec4:	f0 1f 00 0d 	mcall	80005ef8 <prvIdleTask+0x7c>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
80005ec8:	6a 08       	ld.w	r8,r5[0x0]
80005eca:	58 18       	cp.w	r8,1
80005ecc:	fe 98 ff de 	brls	80005e88 <prvIdleTask+0xc>
			{
				taskYIELD();
80005ed0:	d7 33       	scall
80005ed2:	cd bb       	rjmp	80005e88 <prvIdleTask+0xc>
80005ed4:	00 00       	add	r0,r0
80005ed6:	cc 2c       	rcall	8000605a <xTaskGenericCreate+0x15e>
80005ed8:	00 00       	add	r0,r0
80005eda:	cc d8       	rjmp	80006074 <xTaskGenericCreate+0x178>
80005edc:	00 00       	add	r0,r0
80005ede:	cd 38       	rjmp	80006084 <xTaskGenericCreate+0x188>
80005ee0:	00 00       	add	r0,r0
80005ee2:	cc 38       	rjmp	80006068 <xTaskGenericCreate+0x16c>
80005ee4:	80 00       	ld.sh	r0,r0[0x0]
80005ee6:	59 88       	cp.w	r8,24
80005ee8:	80 00       	ld.sh	r0,r0[0x0]
80005eea:	5c 60       	casts.b	r0
80005eec:	80 00       	ld.sh	r0,r0[0x0]
80005eee:	57 d8       	stdsp	sp[0x1f4],r8
80005ef0:	80 00       	ld.sh	r0,r0[0x0]
80005ef2:	57 1e       	stdsp	sp[0x1c4],lr
80005ef4:	80 00       	ld.sh	r0,r0[0x0]
80005ef6:	58 e4       	cp.w	r4,14
80005ef8:	80 00       	ld.sh	r0,r0[0x0]
80005efa:	2b 9c       	sub	r12,-71

80005efc <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
80005efc:	d4 31       	pushm	r0-r7,lr
80005efe:	20 1d       	sub	sp,4
80005f00:	fa c4 ff d8 	sub	r4,sp,-40
80005f04:	50 0c       	stdsp	sp[0x0],r12
80005f06:	16 91       	mov	r1,r11
80005f08:	14 97       	mov	r7,r10
80005f0a:	12 90       	mov	r0,r9
80005f0c:	10 93       	mov	r3,r8
80005f0e:	68 02       	ld.w	r2,r4[0x0]
80005f10:	68 16       	ld.w	r6,r4[0x4]
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
80005f12:	34 4c       	mov	r12,68
80005f14:	f0 1f 00 5b 	mcall	80006080 <xTaskGenericCreate+0x184>
80005f18:	18 95       	mov	r5,r12

	if( pxNewTCB != NULL )
80005f1a:	c0 31       	brne	80005f20 <xTaskGenericCreate+0x24>
80005f1c:	3f fc       	mov	r12,-1
80005f1e:	ca d8       	rjmp	80006078 <xTaskGenericCreate+0x17c>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
80005f20:	58 06       	cp.w	r6,0
80005f22:	e0 81 00 ad 	brne	8000607c <xTaskGenericCreate+0x180>
80005f26:	0e 9c       	mov	r12,r7
80005f28:	5c 7c       	castu.h	r12
80005f2a:	a3 6c       	lsl	r12,0x2
80005f2c:	f0 1f 00 55 	mcall	80006080 <xTaskGenericCreate+0x184>
80005f30:	18 96       	mov	r6,r12
80005f32:	8b cc       	st.w	r5[0x30],r12

		if( pxNewTCB->pxStack == NULL )
80005f34:	c0 61       	brne	80005f40 <xTaskGenericCreate+0x44>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
80005f36:	0a 9c       	mov	r12,r5
80005f38:	f0 1f 00 53 	mcall	80006084 <xTaskGenericCreate+0x188>
80005f3c:	3f fc       	mov	r12,-1
80005f3e:	c9 d8       	rjmp	80006078 <xTaskGenericCreate+0x17c>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
80005f40:	5c 77       	castu.h	r7
80005f42:	ee 0a 15 02 	lsl	r10,r7,0x2
80005f46:	e0 6b 00 a5 	mov	r11,165
80005f4a:	0c 9c       	mov	r12,r6
80005f4c:	f0 1f 00 4f 	mcall	80006088 <xTaskGenericCreate+0x18c>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
80005f50:	ee c6 00 01 	sub	r6,r7,1
80005f54:	6a c8       	ld.w	r8,r5[0x30]
80005f56:	f0 06 00 26 	add	r6,r8,r6<<0x2
80005f5a:	e0 16 ff fc 	andl	r6,0xfffc
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
80005f5e:	31 0a       	mov	r10,16
80005f60:	02 9b       	mov	r11,r1
80005f62:	ea cc ff cc 	sub	r12,r5,-52
80005f66:	f0 1f 00 4a 	mcall	8000608c <xTaskGenericCreate+0x190>
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
80005f6a:	30 08       	mov	r8,0
80005f6c:	eb 68 00 43 	st.b	r5[67],r8
80005f70:	58 73       	cp.w	r3,7
80005f72:	e6 07 17 80 	movls	r7,r3
80005f76:	f9 b7 0b 07 	movhi	r7,7
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
80005f7a:	8b b7       	st.w	r5[0x2c],r7
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
80005f7c:	ea c4 ff fc 	sub	r4,r5,-4
80005f80:	08 9c       	mov	r12,r4
80005f82:	f0 1f 00 44 	mcall	80006090 <xTaskGenericCreate+0x194>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
80005f86:	ea cc ff e8 	sub	r12,r5,-24
80005f8a:	f0 1f 00 42 	mcall	80006090 <xTaskGenericCreate+0x194>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
80005f8e:	8b 45       	st.w	r5[0x10],r5

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
80005f90:	ee 07 11 08 	rsub	r7,r7,8
80005f94:	8b 67       	st.w	r5[0x18],r7
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
80005f96:	8b 95       	st.w	r5[0x24],r5
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
80005f98:	00 9a       	mov	r10,r0
80005f9a:	40 0b       	lddsp	r11,sp[0x0]
80005f9c:	0c 9c       	mov	r12,r6
80005f9e:	f0 1f 00 3e 	mcall	80006094 <xTaskGenericCreate+0x198>
80005fa2:	8b 0c       	st.w	r5[0x0],r12
		if( ( void * ) pxCreatedTask != NULL )
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
80005fa4:	58 02       	cp.w	r2,0
80005fa6:	e5 f5 1a 00 	st.wne	r2[0x0],r5
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
80005faa:	f0 1f 00 3c 	mcall	80006098 <xTaskGenericCreate+0x19c>
		{
			uxCurrentNumberOfTasks++;
80005fae:	4b c8       	lddpc	r8,8000609c <xTaskGenericCreate+0x1a0>
80005fb0:	70 09       	ld.w	r9,r8[0x0]
80005fb2:	2f f9       	sub	r9,-1
80005fb4:	91 09       	st.w	r8[0x0],r9
			if( pxCurrentTCB == NULL )
80005fb6:	4b b8       	lddpc	r8,800060a0 <xTaskGenericCreate+0x1a4>
80005fb8:	70 08       	ld.w	r8,r8[0x0]
80005fba:	58 08       	cp.w	r8,0
80005fbc:	c2 61       	brne	80006008 <xTaskGenericCreate+0x10c>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
80005fbe:	4b 98       	lddpc	r8,800060a0 <xTaskGenericCreate+0x1a4>
80005fc0:	91 05       	st.w	r8[0x0],r5

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
80005fc2:	4b 78       	lddpc	r8,8000609c <xTaskGenericCreate+0x1a0>
80005fc4:	70 08       	ld.w	r8,r8[0x0]
80005fc6:	58 18       	cp.w	r8,1
80005fc8:	c2 b1       	brne	8000601e <xTaskGenericCreate+0x122>
80005fca:	4b 77       	lddpc	r7,800060a4 <xTaskGenericCreate+0x1a8>

/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
80005fcc:	ee c6 ff 60 	sub	r6,r7,-160
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
80005fd0:	0e 9c       	mov	r12,r7
80005fd2:	f0 1f 00 36 	mcall	800060a8 <xTaskGenericCreate+0x1ac>
80005fd6:	2e c7       	sub	r7,-20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
80005fd8:	0c 37       	cp.w	r7,r6
80005fda:	cf b1       	brne	80005fd0 <xTaskGenericCreate+0xd4>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
80005fdc:	4b 47       	lddpc	r7,800060ac <xTaskGenericCreate+0x1b0>
80005fde:	0e 9c       	mov	r12,r7
80005fe0:	f0 1f 00 32 	mcall	800060a8 <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
80005fe4:	4b 36       	lddpc	r6,800060b0 <xTaskGenericCreate+0x1b4>
80005fe6:	0c 9c       	mov	r12,r6
80005fe8:	f0 1f 00 30 	mcall	800060a8 <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xPendingReadyList );
80005fec:	4b 2c       	lddpc	r12,800060b4 <xTaskGenericCreate+0x1b8>
80005fee:	f0 1f 00 2f 	mcall	800060a8 <xTaskGenericCreate+0x1ac>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
80005ff2:	4b 2c       	lddpc	r12,800060b8 <xTaskGenericCreate+0x1bc>
80005ff4:	f0 1f 00 2d 	mcall	800060a8 <xTaskGenericCreate+0x1ac>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
80005ff8:	4b 1c       	lddpc	r12,800060bc <xTaskGenericCreate+0x1c0>
80005ffa:	f0 1f 00 2c 	mcall	800060a8 <xTaskGenericCreate+0x1ac>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
80005ffe:	4b 18       	lddpc	r8,800060c0 <xTaskGenericCreate+0x1c4>
80006000:	91 07       	st.w	r8[0x0],r7
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
80006002:	4b 18       	lddpc	r8,800060c4 <xTaskGenericCreate+0x1c8>
80006004:	91 06       	st.w	r8[0x0],r6
80006006:	c0 c8       	rjmp	8000601e <xTaskGenericCreate+0x122>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
80006008:	4b 08       	lddpc	r8,800060c8 <xTaskGenericCreate+0x1cc>
8000600a:	70 08       	ld.w	r8,r8[0x0]
8000600c:	58 08       	cp.w	r8,0
8000600e:	c0 81       	brne	8000601e <xTaskGenericCreate+0x122>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
80006010:	4a 48       	lddpc	r8,800060a0 <xTaskGenericCreate+0x1a4>
80006012:	70 08       	ld.w	r8,r8[0x0]
80006014:	70 b8       	ld.w	r8,r8[0x2c]
80006016:	10 33       	cp.w	r3,r8
80006018:	c0 33       	brcs	8000601e <xTaskGenericCreate+0x122>
					{
						pxCurrentTCB = pxNewTCB;
8000601a:	4a 28       	lddpc	r8,800060a0 <xTaskGenericCreate+0x1a4>
8000601c:	91 05       	st.w	r8[0x0],r5
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
8000601e:	6a b8       	ld.w	r8,r5[0x2c]
80006020:	4a b9       	lddpc	r9,800060cc <xTaskGenericCreate+0x1d0>
80006022:	72 09       	ld.w	r9,r9[0x0]
80006024:	12 38       	cp.w	r8,r9
80006026:	e0 88 00 04 	brls	8000602e <xTaskGenericCreate+0x132>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
8000602a:	4a 99       	lddpc	r9,800060cc <xTaskGenericCreate+0x1d0>
8000602c:	93 08       	st.w	r9[0x0],r8
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;
8000602e:	4a 98       	lddpc	r8,800060d0 <xTaskGenericCreate+0x1d4>
80006030:	70 09       	ld.w	r9,r8[0x0]
80006032:	2f f9       	sub	r9,-1
80006034:	91 09       	st.w	r8[0x0],r9

			prvAddTaskToReadyQueue( pxNewTCB );
80006036:	6a b8       	ld.w	r8,r5[0x2c]
80006038:	4a 79       	lddpc	r9,800060d4 <xTaskGenericCreate+0x1d8>
8000603a:	72 09       	ld.w	r9,r9[0x0]
8000603c:	12 38       	cp.w	r8,r9
8000603e:	e0 88 00 04 	brls	80006046 <xTaskGenericCreate+0x14a>
80006042:	4a 59       	lddpc	r9,800060d4 <xTaskGenericCreate+0x1d8>
80006044:	93 08       	st.w	r9[0x0],r8
80006046:	6a bc       	ld.w	r12,r5[0x2c]
80006048:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
8000604c:	08 9b       	mov	r11,r4
8000604e:	49 68       	lddpc	r8,800060a4 <xTaskGenericCreate+0x1a8>
80006050:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80006054:	f0 1f 00 21 	mcall	800060d8 <xTaskGenericCreate+0x1dc>

			xReturn = pdPASS;
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
80006058:	f0 1f 00 21 	mcall	800060dc <xTaskGenericCreate+0x1e0>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
8000605c:	49 b8       	lddpc	r8,800060c8 <xTaskGenericCreate+0x1cc>
8000605e:	70 08       	ld.w	r8,r8[0x0]
80006060:	58 08       	cp.w	r8,0
80006062:	c0 a0       	breq	80006076 <xTaskGenericCreate+0x17a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
80006064:	48 f8       	lddpc	r8,800060a0 <xTaskGenericCreate+0x1a4>
80006066:	70 08       	ld.w	r8,r8[0x0]
80006068:	70 b8       	ld.w	r8,r8[0x2c]
8000606a:	10 33       	cp.w	r3,r8
8000606c:	e0 88 00 05 	brls	80006076 <xTaskGenericCreate+0x17a>
			{
				portYIELD_WITHIN_API();
80006070:	d7 33       	scall
80006072:	30 1c       	mov	r12,1
80006074:	c0 28       	rjmp	80006078 <xTaskGenericCreate+0x17c>
80006076:	30 1c       	mov	r12,1
			}
		}
	}

	return xReturn;
}
80006078:	2f fd       	sub	sp,-4
8000607a:	d8 32       	popm	r0-r7,pc
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
8000607c:	99 c6       	st.w	r12[0x30],r6
8000607e:	c6 1b       	rjmp	80005f40 <xTaskGenericCreate+0x44>
80006080:	80 00       	ld.sh	r0,r0[0x0]
80006082:	2b a0       	sub	r0,-70
80006084:	80 00       	ld.sh	r0,r0[0x0]
80006086:	2b 9c       	sub	r12,-71
80006088:	80 00       	ld.sh	r0,r0[0x0]
8000608a:	7c 6e       	ld.w	lr,lr[0x18]
8000608c:	80 00       	ld.sh	r0,r0[0x0]
8000608e:	7c 7c       	ld.w	r12,lr[0x1c]
80006090:	80 00       	ld.sh	r0,r0[0x0]
80006092:	56 c8       	stdsp	sp[0x1b0],r8
80006094:	80 00       	ld.sh	r0,r0[0x0]
80006096:	57 44       	stdsp	sp[0x1d0],r4
80006098:	80 00       	ld.sh	r0,r0[0x0]
8000609a:	57 d8       	stdsp	sp[0x1f4],r8
8000609c:	00 00       	add	r0,r0
8000609e:	cd 38       	rjmp	80006244 <wdt_scheduler+0x28>
800060a0:	00 00       	add	r0,r0
800060a2:	cc ec       	rcall	8000623e <wdt_scheduler+0x22>
800060a4:	00 00       	add	r0,r0
800060a6:	cc 38       	rjmp	8000622c <wdt_scheduler+0x10>
800060a8:	80 00       	ld.sh	r0,r0[0x0]
800060aa:	56 b4       	stdsp	sp[0x1ac],r4
800060ac:	00 00       	add	r0,r0
800060ae:	cd 04       	brge	8000604e <xTaskGenericCreate+0x152>
800060b0:	00 00       	add	r0,r0
800060b2:	cd 20       	breq	80006056 <xTaskGenericCreate+0x15a>
800060b4:	00 00       	add	r0,r0
800060b6:	cc f0       	breq	80006054 <xTaskGenericCreate+0x158>
800060b8:	00 00       	add	r0,r0
800060ba:	cc d8       	rjmp	80006254 <wdt_scheduler+0x38>
800060bc:	00 00       	add	r0,r0
800060be:	cd 40       	breq	80006066 <xTaskGenericCreate+0x16a>
800060c0:	00 00       	add	r0,r0
800060c2:	cc 24       	brge	80006046 <xTaskGenericCreate+0x14a>
800060c4:	00 00       	add	r0,r0
800060c6:	cc 34       	brge	8000604c <xTaskGenericCreate+0x150>
800060c8:	00 00       	add	r0,r0
800060ca:	cc 28       	rjmp	8000624e <wdt_scheduler+0x32>
800060cc:	00 00       	add	r0,r0
800060ce:	cc 20       	breq	80006052 <xTaskGenericCreate+0x156>
800060d0:	00 00       	add	r0,r0
800060d2:	cd 34       	brge	80006078 <xTaskGenericCreate+0x17c>
800060d4:	00 00       	add	r0,r0
800060d6:	cd 54       	brge	80006080 <xTaskGenericCreate+0x184>
800060d8:	80 00       	ld.sh	r0,r0[0x0]
800060da:	56 ce       	stdsp	sp[0x1b0],lr
800060dc:	80 00       	ld.sh	r0,r0[0x0]
800060de:	58 e4       	cp.w	r4,14

800060e0 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
800060e0:	d4 01       	pushm	lr
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
800060e2:	30 09       	mov	r9,0
800060e4:	1a d9       	st.w	--sp,r9
800060e6:	1a d9       	st.w	--sp,r9
800060e8:	1a d9       	st.w	--sp,r9
800060ea:	12 98       	mov	r8,r9
800060ec:	e0 6a 01 00 	mov	r10,256
800060f0:	48 9b       	lddpc	r11,80006114 <vTaskStartScheduler+0x34>
800060f2:	48 ac       	lddpc	r12,80006118 <vTaskStartScheduler+0x38>
800060f4:	f0 1f 00 0a 	mcall	8000611c <vTaskStartScheduler+0x3c>
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif

	if( xReturn == pdPASS )
800060f8:	2f dd       	sub	sp,-12
800060fa:	58 1c       	cp.w	r12,1
800060fc:	c0 a1       	brne	80006110 <vTaskStartScheduler+0x30>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
800060fe:	d3 03       	ssrf	0x10

		xSchedulerRunning = pdTRUE;
80006100:	30 19       	mov	r9,1
80006102:	48 88       	lddpc	r8,80006120 <vTaskStartScheduler+0x40>
80006104:	91 09       	st.w	r8[0x0],r9
		xTickCount = ( portTickType ) 0;
80006106:	30 09       	mov	r9,0
80006108:	48 78       	lddpc	r8,80006124 <vTaskStartScheduler+0x44>
8000610a:	91 09       	st.w	r8[0x0],r9
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
8000610c:	f0 1f 00 07 	mcall	80006128 <vTaskStartScheduler+0x48>
80006110:	d8 02       	popm	pc
80006112:	00 00       	add	r0,r0
80006114:	80 00       	ld.sh	r0,r0[0x0]
80006116:	80 70       	ld.sh	r0,r0[0xe]
80006118:	80 00       	ld.sh	r0,r0[0x0]
8000611a:	5e 7c       	retpl	r12
8000611c:	80 00       	ld.sh	r0,r0[0x0]
8000611e:	5e fc       	retal	r12
80006120:	00 00       	add	r0,r0
80006122:	cc 28       	rjmp	800062a6 <main+0xe>
80006124:	00 00       	add	r0,r0
80006126:	cd 18       	rjmp	800062c8 <main+0x30>
80006128:	80 00       	ld.sh	r0,r0[0x0]
8000612a:	57 e8       	stdsp	sp[0x1f8],r8

8000612c <get_and_send_periodic_data>:
		fsm_ecu_init(&ecu_data);
		wdt_enable(&opt);
	}
}

uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer) {
8000612c:	eb cd 40 c0 	pushm	r6-r7,lr
80006130:	18 96       	mov	r6,r12
80006132:	16 97       	mov	r7,r11
	if ((data_timer % TIMER_10_HZ) == 0) {
80006134:	16 98       	mov	r8,r11
80006136:	5c 78       	castu.h	r8
80006138:	e0 6b cc cd 	mov	r11,52429
8000613c:	ea 1b cc cc 	orh	r11,0xcccc
80006140:	f0 0b 06 4a 	mulu.d	r10,r8,r11
80006144:	f6 09 16 02 	lsr	r9,r11,0x2
80006148:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000614c:	12 18       	sub	r8,r9
8000614e:	30 0a       	mov	r10,0
80006150:	f4 08 19 00 	cp.h	r8,r10
80006154:	c1 21       	brne	80006178 <get_and_send_periodic_data+0x4c>
		ecu_can_inverter_read_reg(VDC_REG);
80006156:	e0 6c 00 eb 	mov	r12,235
8000615a:	f0 1f 00 2b 	mcall	80006204 <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(RPM_REG);
8000615e:	33 0c       	mov	r12,48
80006160:	f0 1f 00 29 	mcall	80006204 <get_and_send_periodic_data+0xd8>
		ecu_can_send_fast_data(ecu_data->inverter_vdc, ecu_data->ecu_error, ecu_data->rpm, ecu_data->trq_cmd);
80006164:	ed 09 00 16 	ld.sh	r9,r6[22]
80006168:	ed 1a 00 3c 	ld.uh	r10,r6[60]
8000616c:	ed 1b 00 56 	ld.uh	r11,r6[86]
80006170:	ed 1c 00 3a 	ld.uh	r12,r6[58]
80006174:	f0 1f 00 25 	mcall	80006208 <get_and_send_periodic_data+0xdc>
	}
	
	if ((data_timer % TIMER_2_HZ) == 0) {
80006178:	0e 98       	mov	r8,r7
8000617a:	5c 78       	castu.h	r8
8000617c:	e0 6b 85 1f 	mov	r11,34079
80006180:	ea 1b 51 eb 	orh	r11,0x51eb
80006184:	f0 0b 06 4a 	mulu.d	r10,r8,r11
80006188:	f6 09 16 03 	lsr	r9,r11,0x3
8000618c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006190:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006194:	12 18       	sub	r8,r9
80006196:	30 0a       	mov	r10,0
80006198:	f4 08 19 00 	cp.h	r8,r10
8000619c:	c0 b1       	brne	800061b2 <get_and_send_periodic_data+0x86>
		if (ecu_data->state == STATE_ERROR) {
8000619e:	6c 08       	ld.w	r8,r6[0x0]
800061a0:	58 88       	cp.w	r8,8
800061a2:	c0 51       	brne	800061ac <get_and_send_periodic_data+0x80>
			ecu_can_send_alive(1);
800061a4:	30 1c       	mov	r12,1
800061a6:	f0 1f 00 1a 	mcall	8000620c <get_and_send_periodic_data+0xe0>
800061aa:	c0 48       	rjmp	800061b2 <get_and_send_periodic_data+0x86>
			} else {
			ecu_can_send_alive(0);
800061ac:	30 0c       	mov	r12,0
800061ae:	f0 1f 00 18 	mcall	8000620c <get_and_send_periodic_data+0xe0>
		}
	}
	
	if ((data_timer % TIMER_1_HZ) == 0) {
800061b2:	0e 98       	mov	r8,r7
800061b4:	5c 78       	castu.h	r8
800061b6:	e0 6b 85 1f 	mov	r11,34079
800061ba:	ea 1b 51 eb 	orh	r11,0x51eb
800061be:	f0 0b 06 4a 	mulu.d	r10,r8,r11
800061c2:	f6 09 16 04 	lsr	r9,r11,0x4
800061c6:	f2 09 10 32 	mul	r9,r9,50
800061ca:	12 18       	sub	r8,r9
800061cc:	30 09       	mov	r9,0
800061ce:	f2 08 19 00 	cp.h	r8,r9
800061d2:	c1 51       	brne	800061fc <get_and_send_periodic_data+0xd0>
		ecu_can_inverter_read_reg(MOTOR_TEMP_REG);
800061d4:	34 9c       	mov	r12,73
800061d6:	f0 1f 00 0c 	mcall	80006204 <get_and_send_periodic_data+0xd8>
		ecu_can_inverter_read_reg(IGBT_TEMP_REG);
800061da:	34 ac       	mov	r12,74
800061dc:	f0 1f 00 0a 	mcall	80006204 <get_and_send_periodic_data+0xd8>
		ecu_can_send_slow_data(ecu_data->motor_temp, ecu_data->inverter_temp, ecu_data->config_max_trq);
800061e0:	ed 3a 00 65 	ld.ub	r10,r6[101]
800061e4:	ed 1b 00 40 	ld.uh	r11,r6[64]
800061e8:	ed 1c 00 3e 	ld.uh	r12,r6[62]
800061ec:	f0 1f 00 09 	mcall	80006210 <get_and_send_periodic_data+0xe4>
		save_state(&mcp2515_spiModule, ecu_data);
800061f0:	0c 9b       	mov	r11,r6
800061f2:	48 9c       	lddpc	r12,80006214 <get_and_send_periodic_data+0xe8>
800061f4:	f0 1f 00 09 	mcall	80006218 <get_and_send_periodic_data+0xec>
		data_timer = 0;
		asm("nop");
800061f8:	d7 03       	nop
800061fa:	30 07       	mov	r7,0
	}
	return data_timer;
800061fc:	0e 9c       	mov	r12,r7
800061fe:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006202:	00 00       	add	r0,r0
80006204:	80 00       	ld.sh	r0,r0[0x0]
80006206:	2a d4       	sub	r4,-83
80006208:	80 00       	ld.sh	r0,r0[0x0]
8000620a:	2a 98       	sub	r8,-87
8000620c:	80 00       	ld.sh	r0,r0[0x0]
8000620e:	29 00       	sub	r0,-112
80006210:	80 00       	ld.sh	r0,r0[0x0]
80006212:	2a 5c       	sub	r12,-91
80006214:	00 00       	add	r0,r0
80006216:	d0 08       	*unknown*
80006218:	80 00       	ld.sh	r0,r0[0x0]
8000621a:	31 f8       	mov	r8,31

8000621c <wdt_scheduler>:
		portEXIT_CRITICAL();
	}
}


void wdt_scheduler(void) {
8000621c:	d4 01       	pushm	lr
	// Watchdog reset
	if(AVR32_PM.RCAUSE.wdt) {
8000621e:	fe 78 04 00 	mov	r8,-64512
80006222:	f0 f8 01 80 	ld.w	r8,r8[384]
80006226:	e2 18 00 08 	andl	r8,0x8,COH
8000622a:	c0 b0       	breq	80006240 <wdt_scheduler+0x24>
		power_on_reset = 0;
8000622c:	30 09       	mov	r9,0
8000622e:	49 38       	lddpc	r8,80006278 <wdt_scheduler+0x5c>
80006230:	b0 89       	st.b	r8[0x0],r9
		load_state(&mcp2515_spiModule, &ecu_data);
80006232:	49 3b       	lddpc	r11,8000627c <wdt_scheduler+0x60>
80006234:	49 3c       	lddpc	r12,80006280 <wdt_scheduler+0x64>
80006236:	f0 1f 00 14 	mcall	80006284 <wdt_scheduler+0x68>
		wdt_reenable();
8000623a:	f0 1f 00 14 	mcall	80006288 <wdt_scheduler+0x6c>
8000623e:	d8 02       	popm	pc
	} else if (AVR32_PM.RCAUSE.por) {
80006240:	fe 78 04 00 	mov	r8,-64512
80006244:	f0 f8 01 80 	ld.w	r8,r8[384]
80006248:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000624c:	c0 b0       	breq	80006262 <wdt_scheduler+0x46>
		power_on_reset = 1;
8000624e:	30 19       	mov	r9,1
80006250:	48 a8       	lddpc	r8,80006278 <wdt_scheduler+0x5c>
80006252:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
80006254:	48 ac       	lddpc	r12,8000627c <wdt_scheduler+0x60>
80006256:	f0 1f 00 0e 	mcall	8000628c <wdt_scheduler+0x70>
		wdt_enable(&opt);
8000625a:	48 ec       	lddpc	r12,80006290 <wdt_scheduler+0x74>
8000625c:	f0 1f 00 0e 	mcall	80006294 <wdt_scheduler+0x78>
80006260:	d8 02       	popm	pc
	} else {
		power_on_reset = 0;
80006262:	30 09       	mov	r9,0
80006264:	48 58       	lddpc	r8,80006278 <wdt_scheduler+0x5c>
80006266:	b0 89       	st.b	r8[0x0],r9
		fsm_ecu_init(&ecu_data);
80006268:	48 5c       	lddpc	r12,8000627c <wdt_scheduler+0x60>
8000626a:	f0 1f 00 09 	mcall	8000628c <wdt_scheduler+0x70>
		wdt_enable(&opt);
8000626e:	48 9c       	lddpc	r12,80006290 <wdt_scheduler+0x74>
80006270:	f0 1f 00 09 	mcall	80006294 <wdt_scheduler+0x78>
80006274:	d8 02       	popm	pc
80006276:	00 00       	add	r0,r0
80006278:	00 00       	add	r0,r0
8000627a:	cd 60       	breq	80006226 <wdt_scheduler+0xa>
8000627c:	00 00       	add	r0,r0
8000627e:	cf 7c       	rcall	8000646c <task_watchdog+0x14>
80006280:	00 00       	add	r0,r0
80006282:	d0 08       	*unknown*
80006284:	80 00       	ld.sh	r0,r0[0x0]
80006286:	30 ec       	mov	r12,14
80006288:	80 00       	ld.sh	r0,r0[0x0]
8000628a:	21 e8       	sub	r8,30
8000628c:	80 00       	ld.sh	r0,r0[0x0]
8000628e:	35 68       	mov	r8,86
80006290:	00 00       	add	r0,r0
80006292:	01 d4       	ld.ub	r4,r0[0x5]
80006294:	80 00       	ld.sh	r0,r0[0x0]
80006296:	22 28       	sub	r8,34

80006298 <main>:
struct spi_device spi_init_module(void);
void wdt_scheduler(void);
uint16_t get_and_send_periodic_data(fsm_ecu_data_t *ecu_data, uint16_t data_timer);


int main(void){	
80006298:	eb cd 40 e0 	pushm	r5-r7,lr
	board_init();
8000629c:	f0 1f 00 50 	mcall	800063dc <main+0x144>
	spi_init_pins();
800062a0:	f0 1f 00 50 	mcall	800063e0 <main+0x148>
	mcp2515_spiModule = spi_init_module();
800062a4:	f0 1f 00 50 	mcall	800063e4 <main+0x14c>
800062a8:	4d 08       	lddpc	r8,800063e8 <main+0x150>
800062aa:	b0 8c       	st.b	r8[0x0],r12
	queue_from_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN, sizeof(inverter_can_msg_t));
800062ac:	30 0a       	mov	r10,0
800062ae:	30 cb       	mov	r11,12
800062b0:	30 5c       	mov	r12,5
800062b2:	f0 1f 00 4f 	mcall	800063ec <main+0x154>
800062b6:	4c f8       	lddpc	r8,800063f0 <main+0x158>
800062b8:	91 0c       	st.w	r8[0x0],r12
	queue_to_inverter	= xQueueCreate(QUEUE_INVERTER_RX_LEN+5, sizeof(inverter_can_msg_t));
800062ba:	30 0a       	mov	r10,0
800062bc:	30 cb       	mov	r11,12
800062be:	30 ac       	mov	r12,10
800062c0:	f0 1f 00 4b 	mcall	800063ec <main+0x154>
800062c4:	4c c8       	lddpc	r8,800063f4 <main+0x15c>
800062c6:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fl		= xQueueCreate(1, sizeof(uint16_t));	
800062c8:	30 0a       	mov	r10,0
800062ca:	30 2b       	mov	r11,2
800062cc:	30 1c       	mov	r12,1
800062ce:	f0 1f 00 48 	mcall	800063ec <main+0x154>
800062d2:	4c a8       	lddpc	r8,800063f8 <main+0x160>
800062d4:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_fr		= xQueueCreate(1, sizeof(uint16_t));	
800062d6:	30 0a       	mov	r10,0
800062d8:	30 2b       	mov	r11,2
800062da:	30 1c       	mov	r12,1
800062dc:	f0 1f 00 44 	mcall	800063ec <main+0x154>
800062e0:	4c 78       	lddpc	r8,800063fc <main+0x164>
800062e2:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rl		= xQueueCreate(1, sizeof(uint16_t));	
800062e4:	30 0a       	mov	r10,0
800062e6:	30 2b       	mov	r11,2
800062e8:	30 1c       	mov	r12,1
800062ea:	f0 1f 00 41 	mcall	800063ec <main+0x154>
800062ee:	4c 58       	lddpc	r8,80006400 <main+0x168>
800062f0:	91 0c       	st.w	r8[0x0],r12
	queue_wheel_rr		= xQueueCreate(1, sizeof(uint16_t));
800062f2:	30 0a       	mov	r10,0
800062f4:	30 2b       	mov	r11,2
800062f6:	30 1c       	mov	r12,1
800062f8:	f0 1f 00 3d 	mcall	800063ec <main+0x154>
800062fc:	4c 28       	lddpc	r8,80006404 <main+0x16c>
800062fe:	91 0c       	st.w	r8[0x0],r12
	//queue_traction_control = xQueueCreate(1, sizeof(int16_t));
	queue_dash_msg		= xQueueCreate(QUEUE_DASH_MSG_LEN, sizeof(dash_can_msg_t));	
80006300:	30 0a       	mov	r10,0
80006302:	30 cb       	mov	r11,12
80006304:	30 5c       	mov	r12,5
80006306:	f0 1f 00 3a 	mcall	800063ec <main+0x154>
8000630a:	4c 08       	lddpc	r8,80006408 <main+0x170>
8000630c:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0		= xQueueCreate(1, sizeof(int16_t));
8000630e:	30 0a       	mov	r10,0
80006310:	30 2b       	mov	r11,2
80006312:	30 1c       	mov	r12,1
80006314:	f0 1f 00 36 	mcall	800063ec <main+0x154>
80006318:	4b d8       	lddpc	r8,8000640c <main+0x174>
8000631a:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1		= xQueueCreate(1, sizeof(int16_t));
8000631c:	30 0a       	mov	r10,0
8000631e:	30 2b       	mov	r11,2
80006320:	30 1c       	mov	r12,1
80006322:	f0 1f 00 33 	mcall	800063ec <main+0x154>
80006326:	4b b8       	lddpc	r8,80006410 <main+0x178>
80006328:	91 0c       	st.w	r8[0x0],r12
	queue_bms_rx		= xQueueCreate(QUEUE_BMS_RX_LEN, sizeof(bms_can_msg_t));
8000632a:	30 0a       	mov	r10,0
8000632c:	30 cb       	mov	r11,12
8000632e:	30 5c       	mov	r12,5
80006330:	f0 1f 00 2f 	mcall	800063ec <main+0x154>
80006334:	4b 88       	lddpc	r8,80006414 <main+0x17c>
80006336:	91 0c       	st.w	r8[0x0],r12
	queue_brake_front	= xQueueCreate(2, sizeof(uint16_t));
80006338:	30 0a       	mov	r10,0
8000633a:	30 2b       	mov	r11,2
8000633c:	16 9c       	mov	r12,r11
8000633e:	f0 1f 00 2c 	mcall	800063ec <main+0x154>
80006342:	4b 68       	lddpc	r8,80006418 <main+0x180>
80006344:	91 0c       	st.w	r8[0x0],r12
	queue_brake_rear	= xQueueCreate(2, sizeof(uint16_t));
80006346:	30 0a       	mov	r10,0
80006348:	30 2b       	mov	r11,2
8000634a:	16 9c       	mov	r12,r11
8000634c:	f0 1f 00 28 	mcall	800063ec <main+0x154>
80006350:	4b 38       	lddpc	r8,8000641c <main+0x184>
80006352:	91 0c       	st.w	r8[0x0],r12
	queue_bspd			= xQueueCreate(1, sizeof(uint8_t));
80006354:	30 0a       	mov	r10,0
80006356:	30 1b       	mov	r11,1
80006358:	16 9c       	mov	r12,r11
8000635a:	f0 1f 00 25 	mcall	800063ec <main+0x154>
8000635e:	4b 18       	lddpc	r8,80006420 <main+0x188>
80006360:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens0_err = xQueueCreate(1, sizeof(uint8_t));
80006362:	30 0a       	mov	r10,0
80006364:	30 1b       	mov	r11,1
80006366:	16 9c       	mov	r12,r11
80006368:	f0 1f 00 21 	mcall	800063ec <main+0x154>
8000636c:	4a e8       	lddpc	r8,80006424 <main+0x18c>
8000636e:	91 0c       	st.w	r8[0x0],r12
	queue_trq_sens1_err = xQueueCreate(1, sizeof(uint8_t));
80006370:	30 0a       	mov	r10,0
80006372:	30 1b       	mov	r11,1
80006374:	16 9c       	mov	r12,r11
80006376:	f0 1f 00 1e 	mcall	800063ec <main+0x154>
8000637a:	4a c8       	lddpc	r8,80006428 <main+0x190>
8000637c:	91 0c       	st.w	r8[0x0],r12
	
	xTaskCreate(
8000637e:	4a c5       	lddpc	r5,8000642c <main+0x194>
80006380:	30 07       	mov	r7,0
80006382:	1a d7       	st.w	--sp,r7
80006384:	1a d7       	st.w	--sp,r7
80006386:	4a b6       	lddpc	r6,80006430 <main+0x198>
80006388:	1a d6       	st.w	--sp,r6
8000638a:	30 18       	mov	r8,1
8000638c:	0a 99       	mov	r9,r5
8000638e:	e0 6a 01 00 	mov	r10,256
80006392:	4a 9b       	lddpc	r11,80006434 <main+0x19c>
80006394:	4a 9c       	lddpc	r12,80006438 <main+0x1a0>
80006396:	f0 1f 00 2a 	mcall	8000643c <main+0x1a4>
		, (void *) &task_check_alive[0]
		, TASK_MAIN_PRIORITY
		, (xTaskHandle *) &task_handles[0]
	);
	
 	xTaskCreate(
8000639a:	1a d7       	st.w	--sp,r7
8000639c:	1a d7       	st.w	--sp,r7
8000639e:	2f c6       	sub	r6,-4
800063a0:	1a d6       	st.w	--sp,r6
800063a2:	30 18       	mov	r8,1
800063a4:	ea c9 ff fc 	sub	r9,r5,-4
800063a8:	e0 6a 01 00 	mov	r10,256
800063ac:	4a 5b       	lddpc	r11,80006440 <main+0x1a8>
800063ae:	4a 6c       	lddpc	r12,80006444 <main+0x1ac>
800063b0:	f0 1f 00 23 	mcall	8000643c <main+0x1a4>
 		, (void *) &task_check_alive[1]
 		, TASK_SPI_CAN_PRIORITY
 		, (xTaskHandle *) &task_handles[1]
 	);
	 	 
	xTaskCreate(
800063b4:	1a d7       	st.w	--sp,r7
800063b6:	1a d7       	st.w	--sp,r7
800063b8:	1a d7       	st.w	--sp,r7
800063ba:	30 28       	mov	r8,2
800063bc:	0e 99       	mov	r9,r7
800063be:	e0 6a 01 00 	mov	r10,256
800063c2:	4a 2b       	lddpc	r11,80006448 <main+0x1b0>
800063c4:	4a 2c       	lddpc	r12,8000644c <main+0x1b4>
800063c6:	f0 1f 00 1e 	mcall	8000643c <main+0x1a4>
	 	, TASK_WATCHDOG_PRIORITY
	 	, NULL
	);
		
	#ifdef USE_WDT
		wdt_scheduler();
800063ca:	2f 7d       	sub	sp,-36
800063cc:	f0 1f 00 21 	mcall	80006450 <main+0x1b8>
	#else
		fsm_ecu_init(&ecu_data);
	#endif
	vTaskStartScheduler();
800063d0:	f0 1f 00 21 	mcall	80006454 <main+0x1bc>
}
800063d4:	0e 9c       	mov	r12,r7
800063d6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800063da:	00 00       	add	r0,r0
800063dc:	80 00       	ld.sh	r0,r0[0x0]
800063de:	6d 50       	ld.w	r0,r6[0x54]
800063e0:	80 00       	ld.sh	r0,r0[0x0]
800063e2:	35 54       	mov	r4,85
800063e4:	80 00       	ld.sh	r0,r0[0x0]
800063e6:	34 cc       	mov	r12,76
800063e8:	00 00       	add	r0,r0
800063ea:	d0 08       	*unknown*
800063ec:	80 00       	ld.sh	r0,r0[0x0]
800063ee:	30 44       	mov	r4,4
800063f0:	00 00       	add	r0,r0
800063f2:	cf 40       	breq	800063da <main+0x142>
800063f4:	00 00       	add	r0,r0
800063f6:	cf 4c       	rcall	800065de <task_spi_can+0xce>
800063f8:	00 00       	add	r0,r0
800063fa:	cf 60       	breq	800063e6 <main+0x14e>
800063fc:	00 00       	add	r0,r0
800063fe:	cf 58       	rjmp	800065e8 <task_spi_can+0xd8>
80006400:	00 00       	add	r0,r0
80006402:	cf 6c       	rcall	800065ee <task_spi_can+0xde>
80006404:	00 00       	add	r0,r0
80006406:	cf 54       	brge	800063f0 <main+0x158>
80006408:	00 00       	add	r0,r0
8000640a:	cf 64       	brge	800063f6 <main+0x15e>
8000640c:	00 00       	add	r0,r0
8000640e:	cf 48       	rjmp	800065f6 <task_spi_can+0xe6>
80006410:	00 00       	add	r0,r0
80006412:	cf 70       	breq	80006400 <main+0x168>
80006414:	00 00       	add	r0,r0
80006416:	cf 3c       	rcall	800065fc <task_spi_can+0xec>
80006418:	00 00       	add	r0,r0
8000641a:	cf 78       	rjmp	80006608 <task_spi_can+0xf8>
8000641c:	00 00       	add	r0,r0
8000641e:	cf 50       	breq	80006408 <main+0x170>
80006420:	00 00       	add	r0,r0
80006422:	cf 68       	rjmp	8000660e <task_spi_can+0xfe>
80006424:	00 00       	add	r0,r0
80006426:	cf 74       	brge	80006414 <main+0x17c>
80006428:	00 00       	add	r0,r0
8000642a:	cf 5c       	rcall	80006614 <task_spi_can+0x104>
8000642c:	00 00       	add	r0,r0
8000642e:	cd 64       	brge	800063da <main+0x142>
80006430:	00 00       	add	r0,r0
80006432:	cd 58       	rjmp	800065dc <task_spi_can+0xcc>
80006434:	80 00       	ld.sh	r0,r0[0x0]
80006436:	80 78       	ld.sh	r8,r0[0xe]
80006438:	80 00       	ld.sh	r0,r0[0x0]
8000643a:	66 78       	ld.w	r8,r3[0x1c]
8000643c:	80 00       	ld.sh	r0,r0[0x0]
8000643e:	5e fc       	retal	r12
80006440:	80 00       	ld.sh	r0,r0[0x0]
80006442:	80 84       	ld.uh	r4,r0[0x0]
80006444:	80 00       	ld.sh	r0,r0[0x0]
80006446:	65 10       	ld.w	r0,r2[0x44]
80006448:	80 00       	ld.sh	r0,r0[0x0]
8000644a:	80 90       	ld.uh	r0,r0[0x2]
8000644c:	80 00       	ld.sh	r0,r0[0x0]
8000644e:	64 58       	ld.w	r8,r2[0x14]
80006450:	80 00       	ld.sh	r0,r0[0x0]
80006452:	62 1c       	ld.w	r12,r1[0x4]
80006454:	80 00       	ld.sh	r0,r0[0x0]
80006456:	60 e0       	ld.w	r0,r0[0x38]

80006458 <task_watchdog>:


static portTASK_FUNCTION(task_watchdog, pvParameters) {
80006458:	d4 31       	pushm	r0-r7,lr
8000645a:	20 1d       	sub	sp,4
	portTickType first_run = xTaskGetTickCount();
8000645c:	f0 1f 00 22 	mcall	800064e4 <task_watchdog+0x8c>
80006460:	fa c2 ff fc 	sub	r2,sp,-4
80006464:	04 dc       	st.w	--r2,r12
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
80006466:	33 c1       	mov	r1,60
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006468:	4a 07       	lddpc	r7,800064e8 <task_watchdog+0x90>
				seppuku++;
8000646a:	4a 16       	lddpc	r6,800064ec <task_watchdog+0x94>
				gpio_set_pin_high(LED1);	
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
8000646c:	30 05       	mov	r5,0
		}
		
		if (power_on_reset == 1) {
8000646e:	4a 10       	lddpc	r0,800064f0 <task_watchdog+0x98>
80006470:	30 13       	mov	r3,1
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
80006472:	30 04       	mov	r4,0
	portTickType first_run = xTaskGetTickCount();
	short task;
	static uint8_t seppuku = 0;
	static uint8_t por_timer = 0;
	while (1) {
		vTaskDelayUntil(&first_run, TASK_WATCHDOG_PERIOD);
80006474:	02 9b       	mov	r11,r1
80006476:	1a 9c       	mov	r12,sp
80006478:	f0 1f 00 1f 	mcall	800064f4 <task_watchdog+0x9c>
		/* Perform routine work.
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
8000647c:	f0 1f 00 1f 	mcall	800064f8 <task_watchdog+0xa0>
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006480:	6e 08       	ld.w	r8,r7[0x0]
80006482:	58 08       	cp.w	r8,0
80006484:	c0 71       	brne	80006492 <task_watchdog+0x3a>
				seppuku++;
80006486:	0d 88       	ld.ub	r8,r6[0x0]
80006488:	2f f8       	sub	r8,-1
8000648a:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
8000648c:	35 3c       	mov	r12,83
8000648e:	f0 1f 00 1c 	mcall	800064fc <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
80006492:	8f 05       	st.w	r7[0x0],r5
		 * Check if tasks update their flags. If not, restart ECU by not
		 * clearing the watchdog timer.
		 */
		portENTER_CRITICAL();
		for (task = 0; task < NUMBER_OF_TASKS-1; task++) {
			if (task_check_alive[task] == pdFALSE) {
80006494:	6e 18       	ld.w	r8,r7[0x4]
80006496:	58 08       	cp.w	r8,0
80006498:	c0 71       	brne	800064a6 <task_watchdog+0x4e>
				seppuku++;
8000649a:	0d 88       	ld.ub	r8,r6[0x0]
8000649c:	2f f8       	sub	r8,-1
8000649e:	ac 88       	st.b	r6[0x0],r8
				gpio_set_pin_high(LED1);	
800064a0:	35 3c       	mov	r12,83
800064a2:	f0 1f 00 17 	mcall	800064fc <task_watchdog+0xa4>
			}
			/* Task has well-behaved. Reset flag and wait for next round. */
			task_check_alive[task] = pdFALSE;
800064a6:	8f 15       	st.w	r7[0x4],r5
		}
		
		if (power_on_reset == 1) {
800064a8:	01 88       	ld.ub	r8,r0[0x0]
800064aa:	e6 08 18 00 	cp.b	r8,r3
800064ae:	c0 b1       	brne	800064c4 <task_watchdog+0x6c>
			por_timer++;
800064b0:	49 49       	lddpc	r9,80006500 <task_watchdog+0xa8>
800064b2:	13 88       	ld.ub	r8,r9[0x0]
800064b4:	2f f8       	sub	r8,-1
800064b6:	b2 88       	st.b	r9[0x0],r8
		} else {
			por_timer = 0;
		}
		
		if (por_timer < 10) {
800064b8:	30 99       	mov	r9,9
800064ba:	f2 08 18 00 	cp.b	r8,r9
800064be:	e0 8b 00 0d 	brhi	800064d8 <task_watchdog+0x80>
800064c2:	c0 38       	rjmp	800064c8 <task_watchdog+0x70>
		}
		
		if (power_on_reset == 1) {
			por_timer++;
		} else {
			por_timer = 0;
800064c4:	48 f8       	lddpc	r8,80006500 <task_watchdog+0xa8>
800064c6:	b0 84       	st.b	r8[0x0],r4
		}
		
		if (por_timer < 10) {
			if (!seppuku) {
800064c8:	0d 88       	ld.ub	r8,r6[0x0]
800064ca:	e8 08 18 00 	cp.b	r8,r4
800064ce:	c0 41       	brne	800064d6 <task_watchdog+0x7e>
				/* Clear watchdog timer */
				wdt_clear();
800064d0:	f0 1f 00 0d 	mcall	80006504 <task_watchdog+0xac>
800064d4:	c0 28       	rjmp	800064d8 <task_watchdog+0x80>
			} else {
				asm("nop");
800064d6:	d7 03       	nop
			}
		}
		portEXIT_CRITICAL();
800064d8:	f0 1f 00 0c 	mcall	80006508 <task_watchdog+0xb0>
		gpio_toggle_pin(LED2);
800064dc:	35 2c       	mov	r12,82
800064de:	f0 1f 00 0c 	mcall	8000650c <task_watchdog+0xb4>
	}
800064e2:	cc 9b       	rjmp	80006474 <task_watchdog+0x1c>
800064e4:	80 00       	ld.sh	r0,r0[0x0]
800064e6:	5a a8       	cp.w	r8,-22
800064e8:	00 00       	add	r0,r0
800064ea:	cd 64       	brge	80006496 <task_watchdog+0x3e>
800064ec:	00 00       	add	r0,r0
800064ee:	cd 61       	brne	8000649a <task_watchdog+0x42>
800064f0:	00 00       	add	r0,r0
800064f2:	cd 60       	breq	8000649e <task_watchdog+0x46>
800064f4:	80 00       	ld.sh	r0,r0[0x0]
800064f6:	5d a4       	*unknown*
800064f8:	80 00       	ld.sh	r0,r0[0x0]
800064fa:	57 d8       	stdsp	sp[0x1f4],r8
800064fc:	80 00       	ld.sh	r0,r0[0x0]
800064fe:	69 36       	ld.w	r6,r4[0x4c]
80006500:	00 00       	add	r0,r0
80006502:	cd 6c       	rcall	800066ae <task_main+0x36>
80006504:	80 00       	ld.sh	r0,r0[0x0]
80006506:	22 04       	sub	r4,32
80006508:	80 00       	ld.sh	r0,r0[0x0]
8000650a:	58 e4       	cp.w	r4,14
8000650c:	80 00       	ld.sh	r0,r0[0x0]
8000650e:	69 62       	ld.w	r2,r4[0x58]

80006510 <task_spi_can>:
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
	}
}
	
static portTASK_FUNCTION(task_spi_can, pvParameters) {
80006510:	d4 31       	pushm	r0-r7,lr
80006512:	20 4d       	sub	sp,16
80006514:	18 92       	mov	r2,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	portTickType first_run = xTaskGetTickCount();
80006516:	f0 1f 00 4a 	mcall	8000663c <task_spi_can+0x12c>
8000651a:	fa c3 ff f0 	sub	r3,sp,-16
8000651e:	06 dc       	st.w	--r3,r12
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
80006520:	4c 8c       	lddpc	r12,80006640 <task_spi_can+0x130>
80006522:	f0 1f 00 49 	mcall	80006644 <task_spi_can+0x134>
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
80006526:	30 51       	mov	r1,5
80006528:	36 e0       	mov	r0,110
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
8000652a:	4c 67       	lddpc	r7,80006640 <task_spi_can+0x130>
				
			}
			
			if ( messageReceivedOnBuffer1){
				inverter_can_msg.data.u64 = 0x00L;
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
8000652c:	30 14       	mov	r4,1
	portTickType first_run = xTaskGetTickCount();
	inverter_can_msg_t inverter_can_msg;
	mcp2515_init (&mcp2515_spiModule);
	
	while(1) {
		vTaskDelayUntil(&first_run, TASK_SPI_CAN_PERIOD);
8000652e:	02 9b       	mov	r11,r1
80006530:	06 9c       	mov	r12,r3
80006532:	f0 1f 00 46 	mcall	80006648 <task_spi_can+0x138>
80006536:	00 9c       	mov	r12,r0
80006538:	f0 1f 00 45 	mcall	8000664c <task_spi_can+0x13c>
		if (gpio_pin_is_low(INT1)) { // Data has been received. Start reception of data
8000653c:	c3 31       	brne	800065a2 <task_spi_can+0x92>
			//portENTER_CRITICAL(); // unsure if this is necessary?
			
			uint8_t canintfRegister;
			canintfRegister = mcp2515_readRegister(&mcp2515_spiModule,CANINTF); // read the interrupt register
8000653e:	32 cb       	mov	r11,44
80006540:	0e 9c       	mov	r12,r7
80006542:	f0 1f 00 44 	mcall	80006650 <task_spi_can+0x140>
			
			bool messageReceivedOnBuffer0 = canintfRegister & ( 1 << RX0IF);	// determine where messages have come from
80006546:	18 96       	mov	r6,r12
			bool messageReceivedOnBuffer1 = canintfRegister & ( 1 << RX1IF);
			
			if ( messageReceivedOnBuffer0){
80006548:	f1 dc c0 01 	bfextu	r8,r12,0x0,0x1
8000654c:	c1 60       	breq	80006578 <task_spi_can+0x68>
				gpio_toggle_pin(LED3);
8000654e:	35 1c       	mov	r12,81
80006550:	f0 1f 00 41 	mcall	80006654 <task_spi_can+0x144>
				inverter_can_msg.data.u64 = 0x00L;
80006554:	30 08       	mov	r8,0
80006556:	30 09       	mov	r9,0
80006558:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,0,inverter_can_msg.data.u8,6);
8000655c:	30 69       	mov	r9,6
8000655e:	1a 9a       	mov	r10,sp
80006560:	30 0b       	mov	r11,0
80006562:	0e 9c       	mov	r12,r7
80006564:	f0 1f 00 3d 	mcall	80006658 <task_spi_can+0x148>
80006568:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
8000656a:	30 09       	mov	r9,0
8000656c:	12 9a       	mov	r10,r9
8000656e:	1a 9b       	mov	r11,sp
80006570:	4b b8       	lddpc	r8,8000665c <task_spi_can+0x14c>
80006572:	70 0c       	ld.w	r12,r8[0x0]
80006574:	f0 1f 00 3b 	mcall	80006660 <task_spi_can+0x150>
				
			}
			
			if ( messageReceivedOnBuffer1){
80006578:	e2 16 00 02 	andl	r6,0x2,COH
8000657c:	c1 30       	breq	800065a2 <task_spi_can+0x92>
				inverter_can_msg.data.u64 = 0x00L;
8000657e:	30 08       	mov	r8,0
80006580:	30 09       	mov	r9,0
80006582:	fa e9 00 00 	st.d	sp[0],r8
				inverter_can_msg.dlc = mcp2515_getReceivedMessage(&mcp2515_spiModule,1,inverter_can_msg.data.u8,6);
80006586:	30 69       	mov	r9,6
80006588:	1a 9a       	mov	r10,sp
8000658a:	08 9b       	mov	r11,r4
8000658c:	0e 9c       	mov	r12,r7
8000658e:	f0 1f 00 33 	mcall	80006658 <task_spi_can+0x148>
80006592:	50 2c       	stdsp	sp[0x8],r12
				xQueueSendToBack( queue_from_inverter, &inverter_can_msg, 0 );
80006594:	30 09       	mov	r9,0
80006596:	12 9a       	mov	r10,r9
80006598:	1a 9b       	mov	r11,sp
8000659a:	4b 18       	lddpc	r8,8000665c <task_spi_can+0x14c>
8000659c:	70 0c       	ld.w	r12,r8[0x0]
8000659e:	f0 1f 00 31 	mcall	80006660 <task_spi_can+0x150>
			
			//portEXIT_CRITICAL();
		}
		

		uint8_t TXBuffer0controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB0CTRL);	//check if transmit register 0 is ready to receive new data
800065a2:	33 0b       	mov	r11,48
800065a4:	0e 9c       	mov	r12,r7
800065a6:	f0 1f 00 2b 	mcall	80006650 <task_spi_can+0x140>
800065aa:	18 95       	mov	r5,r12
		bool TXbuffer0Empty = !(TXBuffer0controlReg & (1 << TXREQ));
		uint8_t TXBuffer1controlReg = mcp2515_readRegister(&mcp2515_spiModule, TXB1CTRL); //check if transmit register 1 is ready to receive new data
800065ac:	34 0b       	mov	r11,64
800065ae:	0e 9c       	mov	r12,r7
800065b0:	f0 1f 00 28 	mcall	80006650 <task_spi_can+0x140>
800065b4:	18 96       	mov	r6,r12
		bool TXbuffer1Empty = !(TXBuffer1controlReg & ( 1 << TXREQ));
		
		bool messageSent = false;	
				
		if ( TXbuffer0Empty && !messageSent){
800065b6:	e2 15 00 08 	andl	r5,0x8,COH
800065ba:	c1 a1       	brne	800065ee <task_spi_can+0xde>
			inverter_can_msg.dlc = 0;
800065bc:	30 0a       	mov	r10,0
800065be:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
800065c0:	30 08       	mov	r8,0
800065c2:	30 09       	mov	r9,0
800065c4:	fa e9 00 00 	st.d	sp[0],r8
			
			if ( xQueueReceive(queue_to_inverter, &inverter_can_msg,0) == pdTRUE){
800065c8:	14 99       	mov	r9,r10
800065ca:	1a 9b       	mov	r11,sp
800065cc:	4a 68       	lddpc	r8,80006664 <task_spi_can+0x154>
800065ce:	70 0c       	ld.w	r12,r8[0x0]
800065d0:	f0 1f 00 26 	mcall	80006668 <task_spi_can+0x158>
800065d4:	58 1c       	cp.w	r12,1
800065d6:	c0 c1       	brne	800065ee <task_spi_can+0xde>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,0);
800065d8:	30 08       	mov	r8,0
800065da:	e0 69 01 00 	mov	r9,256
800065de:	1a 9a       	mov	r10,sp
800065e0:	fb 3b 00 0b 	ld.ub	r11,sp[11]
800065e4:	0e 9c       	mov	r12,r7
800065e6:	f0 1f 00 22 	mcall	8000666c <task_spi_can+0x15c>
800065ea:	08 98       	mov	r8,r4
800065ec:	c0 28       	rjmp	800065f0 <task_spi_can+0xe0>
800065ee:	30 08       	mov	r8,0
				messageSent = true;
			}
		}
		
		if ( TXbuffer1Empty && !messageSent){
800065f0:	e2 16 00 08 	andl	r6,0x8,COH
800065f4:	c1 a1       	brne	80006628 <task_spi_can+0x118>
800065f6:	58 08       	cp.w	r8,0
800065f8:	c1 81       	brne	80006628 <task_spi_can+0x118>
			inverter_can_msg.dlc = 0;
800065fa:	30 0a       	mov	r10,0
800065fc:	50 2a       	stdsp	sp[0x8],r10
			inverter_can_msg.data.u64 = 0x00L;
800065fe:	30 08       	mov	r8,0
80006600:	30 09       	mov	r9,0
80006602:	fa e9 00 00 	st.d	sp[0],r8
			
			if (xQueueReceive(queue_to_inverter, & inverter_can_msg,0) == pdTRUE){
80006606:	14 99       	mov	r9,r10
80006608:	1a 9b       	mov	r11,sp
8000660a:	49 78       	lddpc	r8,80006664 <task_spi_can+0x154>
8000660c:	70 0c       	ld.w	r12,r8[0x0]
8000660e:	f0 1f 00 17 	mcall	80006668 <task_spi_can+0x158>
80006612:	58 1c       	cp.w	r12,1
80006614:	c0 a1       	brne	80006628 <task_spi_can+0x118>
				mcp2515_sendCanMessage(&mcp2515_spiModule,inverter_can_msg.dlc,inverter_can_msg.data.u8,INVERTER_ADDR_RX,1);
80006616:	08 98       	mov	r8,r4
80006618:	e0 69 01 00 	mov	r9,256
8000661c:	1a 9a       	mov	r10,sp
8000661e:	fb 3b 00 0b 	ld.ub	r11,sp[11]
80006622:	0e 9c       	mov	r12,r7
80006624:	f0 1f 00 12 	mcall	8000666c <task_spi_can+0x15c>
				messageSent = true;
			}
		}
		gpio_toggle_pin(LED3);
80006628:	35 1c       	mov	r12,81
8000662a:	f0 1f 00 0b 	mcall	80006654 <task_spi_can+0x144>
		portENTER_CRITICAL();
8000662e:	f0 1f 00 11 	mcall	80006670 <task_spi_can+0x160>
		*pxTaskHasExecuted = pdTRUE;
80006632:	85 04       	st.w	r2[0x0],r4
		portEXIT_CRITICAL();
80006634:	f0 1f 00 10 	mcall	80006674 <task_spi_can+0x164>
	}
80006638:	c7 bb       	rjmp	8000652e <task_spi_can+0x1e>
8000663a:	00 00       	add	r0,r0
8000663c:	80 00       	ld.sh	r0,r0[0x0]
8000663e:	5a a8       	cp.w	r8,-22
80006640:	00 00       	add	r0,r0
80006642:	d0 08       	*unknown*
80006644:	80 00       	ld.sh	r0,r0[0x0]
80006646:	33 6c       	mov	r12,54
80006648:	80 00       	ld.sh	r0,r0[0x0]
8000664a:	5d a4       	*unknown*
8000664c:	80 00       	ld.sh	r0,r0[0x0]
8000664e:	69 20       	ld.w	r0,r4[0x48]
80006650:	80 00       	ld.sh	r0,r0[0x0]
80006652:	32 88       	mov	r8,40
80006654:	80 00       	ld.sh	r0,r0[0x0]
80006656:	69 62       	ld.w	r2,r4[0x58]
80006658:	80 00       	ld.sh	r0,r0[0x0]
8000665a:	33 e8       	mov	r8,62
8000665c:	00 00       	add	r0,r0
8000665e:	cf 40       	breq	80006646 <task_spi_can+0x136>
80006660:	80 00       	ld.sh	r0,r0[0x0]
80006662:	2e c8       	sub	r8,-20
80006664:	00 00       	add	r0,r0
80006666:	cf 4c       	rcall	8000684e <gpio_configure_pin+0x5e>
80006668:	80 00       	ld.sh	r0,r0[0x0]
8000666a:	2d ac       	sub	r12,-38
8000666c:	80 00       	ld.sh	r0,r0[0x0]
8000666e:	34 40       	mov	r0,68
80006670:	80 00       	ld.sh	r0,r0[0x0]
80006672:	57 d8       	stdsp	sp[0x1f4],r8
80006674:	80 00       	ld.sh	r0,r0[0x0]
80006676:	58 e4       	cp.w	r4,14

80006678 <task_main>:
		gpio_toggle_pin(LED2);
	}
}


static portTASK_FUNCTION( task_main, pvParameters ) {	
80006678:	eb cd 40 fe 	pushm	r1-r7,lr
8000667c:	20 1d       	sub	sp,4
8000667e:	18 94       	mov	r4,r12
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
80006680:	f0 1f 00 14 	mcall	800066d0 <task_main+0x58>
	portTickType first_run = xTaskGetTickCount();
80006684:	f0 1f 00 14 	mcall	800066d4 <task_main+0x5c>
80006688:	fa c5 ff fc 	sub	r5,sp,-4
8000668c:	0a dc       	st.w	--r5,r12
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
8000668e:	31 43       	mov	r3,20
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
80006690:	49 26       	lddpc	r6,800066d8 <task_main+0x60>
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
80006692:	49 37       	lddpc	r7,800066dc <task_main+0x64>
	
		portENTER_CRITICAL();
		data_timer++;
		*pxTaskHasExecuted = pdTRUE;
80006694:	30 12       	mov	r2,1
		portEXIT_CRITICAL();	
		gpio_toggle_pin(LED4);
80006696:	35 01       	mov	r1,80
static portTASK_FUNCTION( task_main, pvParameters ) {	
	volatile signed portBASE_TYPE *pxTaskHasExecuted = ( volatile signed portBASE_TYPE * ) pvParameters;
	ecu_can_inverter_disable_drive();
	portTickType first_run = xTaskGetTickCount();
	while(1) {
		vTaskDelayUntil(&first_run, TASK_MAIN_PERIOD);
80006698:	06 9b       	mov	r11,r3
8000669a:	1a 9c       	mov	r12,sp
8000669c:	f0 1f 00 11 	mcall	800066e0 <task_main+0x68>
		/* Run state machine */
		ecu_data.state = fsm_ecu_run_state(ecu_data.state, &ecu_data);
800066a0:	0c 9b       	mov	r11,r6
800066a2:	6c 0c       	ld.w	r12,r6[0x0]
800066a4:	f0 1f 00 10 	mcall	800066e4 <task_main+0x6c>
800066a8:	8d 0c       	st.w	r6[0x0],r12
		data_timer = get_and_send_periodic_data(&ecu_data, data_timer);
800066aa:	8e 0b       	ld.sh	r11,r7[0x0]
800066ac:	5c 7b       	castu.h	r11
800066ae:	0c 9c       	mov	r12,r6
800066b0:	f0 1f 00 0e 	mcall	800066e8 <task_main+0x70>
800066b4:	ae 0c       	st.h	r7[0x0],r12
	
		portENTER_CRITICAL();
800066b6:	f0 1f 00 0e 	mcall	800066ec <task_main+0x74>
		data_timer++;
800066ba:	8e 08       	ld.sh	r8,r7[0x0]
800066bc:	2f f8       	sub	r8,-1
800066be:	ae 08       	st.h	r7[0x0],r8
		*pxTaskHasExecuted = pdTRUE;
800066c0:	89 02       	st.w	r4[0x0],r2
		portEXIT_CRITICAL();	
800066c2:	f0 1f 00 0c 	mcall	800066f0 <task_main+0x78>
		gpio_toggle_pin(LED4);
800066c6:	02 9c       	mov	r12,r1
800066c8:	f0 1f 00 0b 	mcall	800066f4 <task_main+0x7c>
800066cc:	ce 6b       	rjmp	80006698 <task_main+0x20>
800066ce:	00 00       	add	r0,r0
800066d0:	80 00       	ld.sh	r0,r0[0x0]
800066d2:	2b 78       	sub	r8,-73
800066d4:	80 00       	ld.sh	r0,r0[0x0]
800066d6:	5a a8       	cp.w	r8,-22
800066d8:	00 00       	add	r0,r0
800066da:	cf 7c       	rcall	800068c8 <gpio_configure_pin+0xd8>
800066dc:	00 00       	add	r0,r0
800066de:	01 d0       	ld.ub	r0,r0[0x5]
800066e0:	80 00       	ld.sh	r0,r0[0x0]
800066e2:	5d a4       	*unknown*
800066e4:	80 00       	ld.sh	r0,r0[0x0]
800066e6:	36 48       	mov	r8,100
800066e8:	80 00       	ld.sh	r0,r0[0x0]
800066ea:	61 2c       	ld.w	r12,r0[0x48]
800066ec:	80 00       	ld.sh	r0,r0[0x0]
800066ee:	57 d8       	stdsp	sp[0x1f4],r8
800066f0:	80 00       	ld.sh	r0,r0[0x0]
800066f2:	58 e4       	cp.w	r4,14
800066f4:	80 00       	ld.sh	r0,r0[0x0]
800066f6:	69 62       	ld.w	r2,r4[0x58]

800066f8 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
800066f8:	fe 68 00 00 	mov	r8,-131072
800066fc:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
800066fe:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
80006702:	91 09       	st.w	r8[0x0],r9
}
80006704:	5e fc       	retal	r12
80006706:	d7 03       	nop

80006708 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
80006708:	d4 01       	pushm	lr
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
8000670a:	e0 68 8a 3f 	mov	r8,35391
8000670e:	ea 18 01 f7 	orh	r8,0x1f7
80006712:	10 3c       	cp.w	r12,r8
80006714:	e0 88 00 06 	brls	80006720 <flashc_set_bus_freq+0x18>
		// Set 1 WS.
		flashc_set_wait_state(1);
80006718:	30 1c       	mov	r12,1
8000671a:	f0 1f 00 04 	mcall	80006728 <flashc_set_bus_freq+0x20>
8000671e:	d8 02       	popm	pc
	} else {
		// Set 0 WS.
		flashc_set_wait_state(0);
80006720:	30 0c       	mov	r12,0
80006722:	f0 1f 00 02 	mcall	80006728 <flashc_set_bus_freq+0x20>
80006726:	d8 02       	popm	pc
80006728:	80 00       	ld.sh	r0,r0[0x0]
8000672a:	66 f8       	ld.w	r8,r3[0x3c]

8000672c <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000672c:	f8 08 16 05 	lsr	r8,r12,0x5
80006730:	a9 78       	lsl	r8,0x9
80006732:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
80006736:	58 7b       	cp.w	r11,7
80006738:	e0 8b 00 05 	brhi	80006742 <gpio_enable_module_pin+0x16>
8000673c:	4a 09       	lddpc	r9,800067bc <gpio_enable_module_pin+0x90>
8000673e:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
80006742:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006744:	30 19       	mov	r9,1
80006746:	f2 0c 09 49 	lsl	r9,r9,r12
8000674a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000674c:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000674e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80006750:	c3 18       	rjmp	800067b2 <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80006752:	30 19       	mov	r9,1
80006754:	f2 0c 09 49 	lsl	r9,r9,r12
80006758:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000675a:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000675c:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000675e:	c2 a8       	rjmp	800067b2 <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006760:	30 19       	mov	r9,1
80006762:	f2 0c 09 49 	lsl	r9,r9,r12
80006766:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006768:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000676a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000676c:	c2 38       	rjmp	800067b2 <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000676e:	30 19       	mov	r9,1
80006770:	f2 0c 09 49 	lsl	r9,r9,r12
80006774:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80006776:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80006778:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000677a:	c1 c8       	rjmp	800067b2 <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000677c:	30 19       	mov	r9,1
8000677e:	f2 0c 09 49 	lsl	r9,r9,r12
80006782:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006784:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006786:	91 d9       	st.w	r8[0x34],r9
		break;
80006788:	c1 58       	rjmp	800067b2 <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000678a:	30 19       	mov	r9,1
8000678c:	f2 0c 09 49 	lsl	r9,r9,r12
80006790:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80006792:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80006794:	91 d9       	st.w	r8[0x34],r9
		break;
80006796:	c0 e8       	rjmp	800067b2 <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80006798:	30 19       	mov	r9,1
8000679a:	f2 0c 09 49 	lsl	r9,r9,r12
8000679e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800067a0:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800067a2:	91 d9       	st.w	r8[0x34],r9
		break;
800067a4:	c0 78       	rjmp	800067b2 <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800067a6:	30 19       	mov	r9,1
800067a8:	f2 0c 09 49 	lsl	r9,r9,r12
800067ac:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800067ae:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800067b0:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800067b2:	30 19       	mov	r9,1
800067b4:	f2 0c 09 4c 	lsl	r12,r9,r12
800067b8:	91 2c       	st.w	r8[0x8],r12
800067ba:	5e fd       	retal	0
800067bc:	80 00       	ld.sh	r0,r0[0x0]
800067be:	80 9c       	ld.uh	r12,r0[0x2]

800067c0 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800067c0:	d4 21       	pushm	r4-r7,lr
800067c2:	18 97       	mov	r7,r12
800067c4:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800067c6:	58 0b       	cp.w	r11,0
800067c8:	c0 31       	brne	800067ce <gpio_enable_module+0xe>
800067ca:	30 05       	mov	r5,0
800067cc:	c0 d8       	rjmp	800067e6 <gpio_enable_module+0x26>
800067ce:	30 06       	mov	r6,0
800067d0:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800067d2:	6e 1b       	ld.w	r11,r7[0x4]
800067d4:	6e 0c       	ld.w	r12,r7[0x0]
800067d6:	f0 1f 00 06 	mcall	800067ec <gpio_enable_module+0x2c>
800067da:	18 45       	or	r5,r12
		gpiomap++;
800067dc:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800067de:	2f f6       	sub	r6,-1
800067e0:	0c 34       	cp.w	r4,r6
800067e2:	fe 9b ff f8 	brhi	800067d2 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800067e6:	0a 9c       	mov	r12,r5
800067e8:	d8 22       	popm	r4-r7,pc
800067ea:	00 00       	add	r0,r0
800067ec:	80 00       	ld.sh	r0,r0[0x0]
800067ee:	67 2c       	ld.w	r12,r3[0x48]

800067f0 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800067f0:	f8 08 16 05 	lsr	r8,r12,0x5
800067f4:	a9 78       	lsl	r8,0x9
800067f6:	e0 28 e0 00 	sub	r8,57344

	/* Both pull-up and pull-down set means buskeeper */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_PULL_DOWN) {
800067fa:	16 99       	mov	r9,r11
800067fc:	e2 19 00 08 	andl	r9,0x8,COH
80006800:	c0 70       	breq	8000680e <gpio_configure_pin+0x1e>
		gpio_port->pders = 1 << (pin & 0x1F);
80006802:	30 19       	mov	r9,1
80006804:	f2 0c 09 49 	lsl	r9,r9,r12
80006808:	f1 49 00 84 	st.w	r8[132],r9
8000680c:	c0 68       	rjmp	80006818 <gpio_configure_pin+0x28>
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
8000680e:	30 19       	mov	r9,1
80006810:	f2 0c 09 49 	lsl	r9,r9,r12
80006814:	f1 49 00 88 	st.w	r8[136],r9
	}

#endif
	if (flags & GPIO_PULL_UP) {
80006818:	16 99       	mov	r9,r11
8000681a:	e2 19 00 04 	andl	r9,0x4,COH
8000681e:	c0 70       	breq	8000682c <gpio_configure_pin+0x3c>
		gpio_port->puers = 1 << (pin & 0x1F);
80006820:	30 19       	mov	r9,1
80006822:	f2 0c 09 49 	lsl	r9,r9,r12
80006826:	f1 49 00 74 	st.w	r8[116],r9
8000682a:	c0 68       	rjmp	80006836 <gpio_configure_pin+0x46>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
8000682c:	30 19       	mov	r9,1
8000682e:	f2 0c 09 49 	lsl	r9,r9,r12
80006832:	f1 49 00 78 	st.w	r8[120],r9
	}

	/* Enable open-drain mode if requested */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_OPEN_DRAIN) {
80006836:	16 99       	mov	r9,r11
80006838:	e2 19 00 40 	andl	r9,0x40,COH
8000683c:	c0 70       	breq	8000684a <gpio_configure_pin+0x5a>
		gpio_port->odmers = 1 << (pin & 0x1F);
8000683e:	30 19       	mov	r9,1
80006840:	f2 0c 09 49 	lsl	r9,r9,r12
80006844:	f1 49 00 e4 	st.w	r8[228],r9
80006848:	c0 68       	rjmp	80006854 <gpio_configure_pin+0x64>
	} else {
		gpio_port->odmerc = 1 << (pin & 0x1F);
8000684a:	30 19       	mov	r9,1
8000684c:	f2 0c 09 49 	lsl	r9,r9,r12
80006850:	f1 49 00 e8 	st.w	r8[232],r9
#endif

#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	/* Select drive strength */
	if (flags & GPIO_DRIVE_LOW) {
80006854:	16 99       	mov	r9,r11
80006856:	e2 19 00 10 	andl	r9,0x10,COH
8000685a:	c0 70       	breq	80006868 <gpio_configure_pin+0x78>
		gpio_port->odcr0s = 1 << (pin & 0x1F);
8000685c:	30 19       	mov	r9,1
8000685e:	f2 0c 09 49 	lsl	r9,r9,r12
80006862:	f1 49 01 04 	st.w	r8[260],r9
80006866:	c0 68       	rjmp	80006872 <gpio_configure_pin+0x82>
	} else {
		gpio_port->odcr0c = 1 << (pin & 0x1F);
80006868:	30 19       	mov	r9,1
8000686a:	f2 0c 09 49 	lsl	r9,r9,r12
8000686e:	f1 49 01 08 	st.w	r8[264],r9
	}

	if (flags & GPIO_DRIVE_HIGH) {
80006872:	16 99       	mov	r9,r11
80006874:	e2 19 00 20 	andl	r9,0x20,COH
80006878:	c0 70       	breq	80006886 <gpio_configure_pin+0x96>
		gpio_port->odcr1s = 1 << (pin & 0x1F);
8000687a:	30 19       	mov	r9,1
8000687c:	f2 0c 09 49 	lsl	r9,r9,r12
80006880:	f1 49 01 14 	st.w	r8[276],r9
80006884:	c0 68       	rjmp	80006890 <gpio_configure_pin+0xa0>
	} else {
		gpio_port->odcr1c = 1 << (pin & 0x1F);
80006886:	30 19       	mov	r9,1
80006888:	f2 0c 09 49 	lsl	r9,r9,r12
8000688c:	f1 49 01 18 	st.w	r8[280],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80006890:	16 99       	mov	r9,r11
80006892:	e2 19 00 80 	andl	r9,0x80,COH
80006896:	c2 40       	breq	800068de <gpio_configure_pin+0xee>
		if (flags & GPIO_BOTHEDGES) {
80006898:	16 99       	mov	r9,r11
8000689a:	e2 19 01 80 	andl	r9,0x180,COH
8000689e:	c0 90       	breq	800068b0 <gpio_configure_pin+0xc0>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800068a0:	30 19       	mov	r9,1
800068a2:	f2 0c 09 49 	lsl	r9,r9,r12
800068a6:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800068aa:	f1 49 00 b8 	st.w	r8[184],r9
800068ae:	c1 88       	rjmp	800068de <gpio_configure_pin+0xee>
		} else if (flags & GPIO_RISING) {
800068b0:	16 99       	mov	r9,r11
800068b2:	e2 19 02 80 	andl	r9,0x280,COH
800068b6:	c0 90       	breq	800068c8 <gpio_configure_pin+0xd8>
			gpio_port->imr0s = 1 << (pin & 0x1F);
800068b8:	30 19       	mov	r9,1
800068ba:	f2 0c 09 49 	lsl	r9,r9,r12
800068be:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800068c2:	f1 49 00 b8 	st.w	r8[184],r9
800068c6:	c0 c8       	rjmp	800068de <gpio_configure_pin+0xee>
		} else if (flags & GPIO_FALLING) {
800068c8:	16 99       	mov	r9,r11
800068ca:	e2 19 03 80 	andl	r9,0x380,COH
800068ce:	c0 80       	breq	800068de <gpio_configure_pin+0xee>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800068d0:	30 19       	mov	r9,1
800068d2:	f2 0c 09 49 	lsl	r9,r9,r12
800068d6:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
800068da:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
800068de:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
800068e2:	c1 50       	breq	8000690c <gpio_configure_pin+0x11c>
		if (flags & GPIO_INIT_HIGH) {
800068e4:	e2 1b 00 02 	andl	r11,0x2,COH
800068e8:	c0 70       	breq	800068f6 <gpio_configure_pin+0x106>
			gpio_port->ovrs = 1 << (pin & 0x1F);
800068ea:	30 19       	mov	r9,1
800068ec:	f2 0c 09 49 	lsl	r9,r9,r12
800068f0:	f1 49 00 54 	st.w	r8[84],r9
800068f4:	c0 68       	rjmp	80006900 <gpio_configure_pin+0x110>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
800068f6:	30 19       	mov	r9,1
800068f8:	f2 0c 09 49 	lsl	r9,r9,r12
800068fc:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80006900:	30 19       	mov	r9,1
80006902:	f2 0c 09 49 	lsl	r9,r9,r12
80006906:	f1 49 00 44 	st.w	r8[68],r9
8000690a:	c0 68       	rjmp	80006916 <gpio_configure_pin+0x126>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
8000690c:	30 19       	mov	r9,1
8000690e:	f2 0c 09 49 	lsl	r9,r9,r12
80006912:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
80006916:	30 19       	mov	r9,1
80006918:	f2 0c 09 4c 	lsl	r12,r9,r12
8000691c:	91 1c       	st.w	r8[0x4],r12
}
8000691e:	5e fc       	retal	r12

80006920 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006920:	f8 08 16 05 	lsr	r8,r12,0x5
80006924:	a9 78       	lsl	r8,0x9
80006926:	e0 28 e0 00 	sub	r8,57344
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
8000692a:	71 88       	ld.w	r8,r8[0x60]
8000692c:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80006930:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80006934:	5e fc       	retal	r12

80006936 <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006936:	f8 08 16 05 	lsr	r8,r12,0x5
8000693a:	a9 78       	lsl	r8,0x9
8000693c:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80006940:	30 19       	mov	r9,1
80006942:	f2 0c 09 4c 	lsl	r12,r9,r12
80006946:	f1 4c 00 54 	st.w	r8[84],r12
}
8000694a:	5e fc       	retal	r12

8000694c <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000694c:	f8 08 16 05 	lsr	r8,r12,0x5
80006950:	a9 78       	lsl	r8,0x9
80006952:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80006956:	30 19       	mov	r9,1
80006958:	f2 0c 09 4c 	lsl	r12,r9,r12
8000695c:	f1 4c 00 58 	st.w	r8[88],r12
}
80006960:	5e fc       	retal	r12

80006962 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80006962:	f8 08 16 05 	lsr	r8,r12,0x5
80006966:	a9 78       	lsl	r8,0x9
80006968:	e0 28 e0 00 	sub	r8,57344
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
8000696c:	30 19       	mov	r9,1
8000696e:	f2 0c 09 4c 	lsl	r12,r9,r12
80006972:	f1 4c 00 5c 	st.w	r8[92],r12
}
80006976:	5e fc       	retal	r12

80006978 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006978:	c0 08       	rjmp	80006978 <_unhandled_interrupt>
8000697a:	d7 03       	nop

8000697c <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
8000697c:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80006980:	49 99       	lddpc	r9,800069e4 <INTC_register_interrupt+0x68>
80006982:	f2 08 00 39 	add	r9,r9,r8<<0x3
80006986:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
8000698a:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
8000698c:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80006990:	58 0a       	cp.w	r10,0
80006992:	c0 91       	brne	800069a4 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006994:	49 59       	lddpc	r9,800069e8 <INTC_register_interrupt+0x6c>
80006996:	49 6a       	lddpc	r10,800069ec <INTC_register_interrupt+0x70>
80006998:	12 1a       	sub	r10,r9
8000699a:	fe 79 00 00 	mov	r9,-65536
8000699e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800069a2:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800069a4:	58 1a       	cp.w	r10,1
800069a6:	c0 a1       	brne	800069ba <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800069a8:	49 09       	lddpc	r9,800069e8 <INTC_register_interrupt+0x6c>
800069aa:	49 2a       	lddpc	r10,800069f0 <INTC_register_interrupt+0x74>
800069ac:	12 1a       	sub	r10,r9
800069ae:	bf aa       	sbr	r10,0x1e
800069b0:	fe 79 00 00 	mov	r9,-65536
800069b4:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800069b8:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800069ba:	58 2a       	cp.w	r10,2
800069bc:	c0 a1       	brne	800069d0 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800069be:	48 b9       	lddpc	r9,800069e8 <INTC_register_interrupt+0x6c>
800069c0:	48 da       	lddpc	r10,800069f4 <INTC_register_interrupt+0x78>
800069c2:	12 1a       	sub	r10,r9
800069c4:	bf ba       	sbr	r10,0x1f
800069c6:	fe 79 00 00 	mov	r9,-65536
800069ca:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800069ce:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800069d0:	48 69       	lddpc	r9,800069e8 <INTC_register_interrupt+0x6c>
800069d2:	48 aa       	lddpc	r10,800069f8 <INTC_register_interrupt+0x7c>
800069d4:	12 1a       	sub	r10,r9
800069d6:	ea 1a c0 00 	orh	r10,0xc000
800069da:	fe 79 00 00 	mov	r9,-65536
800069de:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800069e2:	5e fc       	retal	r12
800069e4:	80 00       	ld.sh	r0,r0[0x0]
800069e6:	80 bc       	ld.uh	r12,r0[0x6]
800069e8:	80 00       	ld.sh	r0,r0[0x0]
800069ea:	7e 00       	ld.w	r0,pc[0x0]
800069ec:	80 00       	ld.sh	r0,r0[0x0]
800069ee:	7f 04       	ld.w	r4,pc[0x40]
800069f0:	80 00       	ld.sh	r0,r0[0x0]
800069f2:	7f 12       	ld.w	r2,pc[0x44]
800069f4:	80 00       	ld.sh	r0,r0[0x0]
800069f6:	7f 20       	ld.w	r0,pc[0x48]
800069f8:	80 00       	ld.sh	r0,r0[0x0]
800069fa:	7f 2e       	ld.w	lr,pc[0x48]

800069fc <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800069fc:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800069fe:	49 18       	lddpc	r8,80006a40 <INTC_init_interrupts+0x44>
80006a00:	e3 b8 00 01 	mtsr	0x4,r8
80006a04:	49 0e       	lddpc	lr,80006a44 <INTC_init_interrupts+0x48>
80006a06:	30 07       	mov	r7,0
80006a08:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006a0a:	49 0c       	lddpc	r12,80006a48 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006a0c:	49 05       	lddpc	r5,80006a4c <INTC_init_interrupts+0x50>
80006a0e:	10 15       	sub	r5,r8
80006a10:	fe 76 00 00 	mov	r6,-65536
80006a14:	c1 18       	rjmp	80006a36 <INTC_init_interrupts+0x3a>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006a16:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80006a18:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006a1a:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006a1c:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80006a20:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006a22:	10 3a       	cp.w	r10,r8
80006a24:	fe 9b ff fc 	brhi	80006a1c <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006a28:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006a2c:	2f f7       	sub	r7,-1
80006a2e:	2f 8e       	sub	lr,-8
80006a30:	e0 47 00 2f 	cp.w	r7,47
80006a34:	c0 50       	breq	80006a3e <INTC_init_interrupts+0x42>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006a36:	7c 08       	ld.w	r8,lr[0x0]
80006a38:	58 08       	cp.w	r8,0
80006a3a:	ce e1       	brne	80006a16 <INTC_init_interrupts+0x1a>
80006a3c:	cf 6b       	rjmp	80006a28 <INTC_init_interrupts+0x2c>
80006a3e:	d8 22       	popm	r4-r7,pc
80006a40:	80 00       	ld.sh	r0,r0[0x0]
80006a42:	7e 00       	ld.w	r0,pc[0x0]
80006a44:	80 00       	ld.sh	r0,r0[0x0]
80006a46:	80 bc       	ld.uh	r12,r0[0x6]
80006a48:	80 00       	ld.sh	r0,r0[0x0]
80006a4a:	69 78       	ld.w	r8,r4[0x5c]
80006a4c:	80 00       	ld.sh	r0,r0[0x0]
80006a4e:	7f 04       	ld.w	r4,pc[0x40]

80006a50 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80006a50:	fe 78 00 00 	mov	r8,-65536
80006a54:	e0 69 00 83 	mov	r9,131
80006a58:	f2 0c 01 0c 	sub	r12,r9,r12
80006a5c:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006a60:	f2 ca ff c0 	sub	r10,r9,-64
80006a64:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006a68:	58 08       	cp.w	r8,0
80006a6a:	c0 21       	brne	80006a6e <_get_interrupt_handler+0x1e>
80006a6c:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006a6e:	f0 08 12 00 	clz	r8,r8
80006a72:	48 5a       	lddpc	r10,80006a84 <_get_interrupt_handler+0x34>
80006a74:	f4 09 00 39 	add	r9,r10,r9<<0x3
80006a78:	f0 08 11 1f 	rsub	r8,r8,31
80006a7c:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006a7e:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006a82:	5e fc       	retal	r12
80006a84:	80 00       	ld.sh	r0,r0[0x0]
80006a86:	80 bc       	ld.uh	r12,r0[0x6]

80006a88 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80006a88:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80006a8c:	fe c0 ec 8c 	sub	r0,pc,-4980

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80006a90:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80006a94:	d5 53       	csrf	0x15
  cp      r0, r1
80006a96:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80006a98:	e0 61 03 f0 	mov	r1,1008
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80006a9c:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80006a9e:	c0 72       	brcc	80006aac <idata_load_loop_end>
  cp      r0, r1
80006aa0:	fe c2 e8 68 	sub	r2,pc,-6040

80006aa4 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80006aa4:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80006aa6:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80006aa8:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80006aaa:	cf d3       	brcs	80006aa4 <idata_load_loop>

80006aac <idata_load_loop_end>:
  mov     r2, 0
80006aac:	e0 60 03 f0 	mov	r0,1008
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80006ab0:	e0 61 d0 10 	mov	r1,53264
  cp      r0, r1
  brlo    udata_clear_loop
80006ab4:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80006ab6:	c0 62       	brcc	80006ac2 <udata_clear_loop_end>
80006ab8:	30 02       	mov	r2,0
80006aba:	30 03       	mov	r3,0

80006abc <udata_clear_loop>:
80006abc:	a1 22       	st.d	r0++,r2
80006abe:	02 30       	cp.w	r0,r1
80006ac0:	cf e3       	brcs	80006abc <udata_clear_loop>

80006ac2 <udata_clear_loop_end>:
80006ac2:	fe cf 08 2a 	sub	pc,pc,2090
80006ac6:	d7 03       	nop

80006ac8 <osc_priv_enable_rc120m>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006ac8:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006acc:	d3 03       	ssrf	0x10
void osc_priv_enable_rc120m(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80006ace:	fe 78 08 00 	mov	r8,-63488
80006ad2:	35 8a       	mov	r10,88
80006ad4:	ea 1a aa 00 	orh	r10,0xaa00
80006ad8:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80006ada:	30 1a       	mov	r10,1
80006adc:	f1 4a 00 58 	st.w	r8[88],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006ae0:	12 98       	mov	r8,r9
80006ae2:	e6 18 00 01 	andh	r8,0x1,COH
80006ae6:	c0 21       	brne	80006aea <osc_priv_enable_rc120m+0x22>
      cpu_irq_enable();
80006ae8:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006aea:	5e fc       	retal	r12

80006aec <osc_priv_enable_rc8m>:
{
	irqflags_t flags;
	uint32_t   rccr8;
    uint32_t* calibration_bits = (uint32_t*)0x80800200;
	/* Wait for the CALIB field to be updated from fuses after reset */
	while (!(AVR32_SCIF.rccr8 & AVR32_SCIF_RCCR8_FCD_MASK)) {
80006aec:	fe 79 08 00 	mov	r9,-63488
80006af0:	73 28       	ld.w	r8,r9[0x48]
80006af2:	e6 18 00 01 	andh	r8,0x1,COH
80006af6:	cf d0       	breq	80006af0 <osc_priv_enable_rc8m+0x4>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006af8:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006afc:	d3 03       	ssrf	0x10
		/* Do nothing */
	}

	/* Enable the oscillator without touching the CALIB and FCD fields */
	flags = cpu_irq_save();
	rccr8 = AVR32_SCIF.rccr8;
80006afe:	fe 78 08 00 	mov	r8,-63488
80006b02:	71 2b       	ld.w	r11,r8[0x48]
	rccr8 &= AVR32_SCIF_RCCR8_FCD_MASK | ((*calibration_bits)&AVR32_SCIF_RCCR8_CALIB_MASK);
80006b04:	e0 6a 02 00 	mov	r10,512
80006b08:	ea 1a 80 80 	orh	r10,0x8080
80006b0c:	15 ba       	ld.ub	r10,r10[0x3]
80006b0e:	b1 aa       	sbr	r10,0x10
80006b10:	16 6a       	and	r10,r11
	rccr8 |= 1U << AVR32_SCIF_RCOSC8_EN;
80006b12:	b9 aa       	sbr	r10,0x18
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RCCR8;
80006b14:	34 8b       	mov	r11,72
80006b16:	ea 1b aa 00 	orh	r11,0xaa00
80006b1a:	91 6b       	st.w	r8[0x18],r11
	AVR32_SCIF.rccr8 = rccr8;
80006b1c:	f1 4a 00 48 	st.w	r8[72],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b20:	12 98       	mov	r8,r9
80006b22:	e6 18 00 01 	andh	r8,0x1,COH
80006b26:	c0 21       	brne	80006b2a <osc_priv_enable_rc8m+0x3e>
      cpu_irq_enable();
80006b28:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006b2a:	5e fc       	retal	r12

80006b2c <osc_priv_enable_osc32>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b2c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b30:	d3 03       	ssrf	0x10
void osc_priv_enable_osc32(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL32;
80006b32:	fe 78 08 00 	mov	r8,-63488
80006b36:	34 ca       	mov	r10,76
80006b38:	ea 1a aa 00 	orh	r10,0xaa00
80006b3c:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl32 =
80006b3e:	e2 6a 01 01 	mov	r10,131329
80006b42:	f1 4a 00 4c 	st.w	r8[76],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b46:	12 98       	mov	r8,r9
80006b48:	e6 18 00 01 	andh	r8,0x1,COH
80006b4c:	c0 21       	brne	80006b50 <osc_priv_enable_osc32+0x24>
      cpu_irq_enable();
80006b4e:	d5 03       	csrf	0x10
			(OSC32_STARTUP_VALUE << AVR32_SCIF_OSCCTRL32_STARTUP)
			| (OSC32_MODE_VALUE << AVR32_SCIF_OSCCTRL32_MODE)
			| (1U << AVR32_SCIF_OSCCTRL32_OSC32EN);
	cpu_irq_restore(flags);
}
80006b50:	5e fc       	retal	r12

80006b52 <osc_priv_enable_osc0>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b52:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b56:	d3 03       	ssrf	0x10
void osc_priv_enable_osc0(void)
{
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_OSCCTRL;
80006b58:	fe 78 08 00 	mov	r8,-63488
80006b5c:	32 4a       	mov	r10,36
80006b5e:	ea 1a aa 00 	orh	r10,0xaa00
80006b62:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.oscctrl[0] =
80006b64:	e0 7a 0c 07 	mov	r10,68615
80006b68:	91 9a       	st.w	r8[0x24],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b6a:	12 98       	mov	r8,r9
80006b6c:	e6 18 00 01 	andh	r8,0x1,COH
80006b70:	c0 21       	brne	80006b74 <osc_priv_enable_osc0+0x22>
      cpu_irq_enable();
80006b72:	d5 03       	csrf	0x10
			(OSC0_STARTUP_VALUE << AVR32_SCIF_OSCCTRL_STARTUP)
			| (OSC0_GAIN_VALUE << AVR32_SCIF_OSCCTRL_GAIN)
			| (OSC0_MODE_VALUE << AVR32_SCIF_OSCCTRL_MODE)
			| (1U << AVR32_SCIF_OSCCTRL_OSCEN);
	cpu_irq_restore(flags);
}
80006b74:	5e fc       	retal	r12

80006b76 <pll_enable>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006b76:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006b7a:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | (AVR32_SCIF_PLL + (4 * pll_id));
80006b7c:	2f 9b       	sub	r11,-7
80006b7e:	f6 0a 15 02 	lsl	r10,r11,0x2
80006b82:	ea 1a aa 00 	orh	r10,0xaa00
80006b86:	fe 78 08 00 	mov	r8,-63488
80006b8a:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.pll[pll_id] = cfg->ctrl | (1U << AVR32_SCIF_PLLEN);
80006b8c:	78 0a       	ld.w	r10,r12[0x0]
80006b8e:	a1 aa       	sbr	r10,0x0
80006b90:	f0 0b 09 2a 	st.w	r8[r11<<0x2],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006b94:	12 98       	mov	r8,r9
80006b96:	e6 18 00 01 	andh	r8,0x1,COH
80006b9a:	c0 21       	brne	80006b9e <pll_enable+0x28>
      cpu_irq_enable();
80006b9c:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006b9e:	5e fc       	retal	r12

80006ba0 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80006ba0:	d4 01       	pushm	lr
	switch (id) {
80006ba2:	30 28       	mov	r8,2
80006ba4:	f0 0c 18 00 	cp.b	r12,r8
80006ba8:	c1 50       	breq	80006bd2 <osc_enable+0x32>
80006baa:	e0 8b 00 05 	brhi	80006bb4 <osc_enable+0x14>
80006bae:	58 0c       	cp.w	r12,0
80006bb0:	c1 61       	brne	80006bdc <osc_enable+0x3c>
80006bb2:	c0 a8       	rjmp	80006bc6 <osc_enable+0x26>
80006bb4:	30 38       	mov	r8,3
80006bb6:	f0 0c 18 00 	cp.b	r12,r8
80006bba:	c0 90       	breq	80006bcc <osc_enable+0x2c>
80006bbc:	30 48       	mov	r8,4
80006bbe:	f0 0c 18 00 	cp.b	r12,r8
80006bc2:	c0 d1       	brne	80006bdc <osc_enable+0x3c>
80006bc4:	c0 a8       	rjmp	80006bd8 <osc_enable+0x38>
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		osc_priv_enable_osc0();
80006bc6:	f0 1f 00 07 	mcall	80006be0 <osc_enable+0x40>
		break;
80006bca:	d8 02       	popm	pc
		break;
#endif

#ifdef BOARD_OSC32_HZ
	case OSC_ID_OSC32:
		osc_priv_enable_osc32();
80006bcc:	f0 1f 00 06 	mcall	80006be4 <osc_enable+0x44>
		break;
80006bd0:	d8 02       	popm	pc
#endif

	case OSC_ID_RC8M:
		osc_priv_enable_rc8m();
80006bd2:	f0 1f 00 06 	mcall	80006be8 <osc_enable+0x48>
		break;
80006bd6:	d8 02       	popm	pc

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80006bd8:	f0 1f 00 05 	mcall	80006bec <osc_enable+0x4c>
80006bdc:	d8 02       	popm	pc
80006bde:	00 00       	add	r0,r0
80006be0:	80 00       	ld.sh	r0,r0[0x0]
80006be2:	6b 52       	ld.w	r2,r5[0x54]
80006be4:	80 00       	ld.sh	r0,r0[0x0]
80006be6:	6b 2c       	ld.w	r12,r5[0x48]
80006be8:	80 00       	ld.sh	r0,r0[0x0]
80006bea:	6a ec       	ld.w	r12,r5[0x38]
80006bec:	80 00       	ld.sh	r0,r0[0x0]
80006bee:	6a c8       	ld.w	r8,r5[0x30]

80006bf0 <sysclk_set_source>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006bf0:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006bf4:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_RC120M);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80006bf6:	fe 78 04 00 	mov	r8,-64512
80006bfa:	fc 1a aa 00 	movh	r10,0xaa00
80006bfe:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.mcctrl = src;
80006c02:	91 0c       	st.w	r8[0x0],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c04:	12 98       	mov	r8,r9
80006c06:	e6 18 00 01 	andh	r8,0x1,COH
80006c0a:	c0 21       	brne	80006c0e <sysclk_set_source+0x1e>
      cpu_irq_enable();
80006c0c:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006c0e:	5e fc       	retal	r12

80006c10 <sysclk_set_prescalers>:
 * \param pbc_shift The PBC clock will be divided by \f$2^{pbc\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift,
		unsigned int pbc_shift)
{
80006c10:	eb cd 40 80 	pushm	r7,lr
	uint32_t   pbc_cksel = 0;

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80006c14:	58 0c       	cp.w	r12,0
80006c16:	c0 30       	breq	80006c1c <sysclk_set_prescalers+0xc>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_CPUSEL)
80006c18:	20 1c       	sub	r12,1
80006c1a:	a7 bc       	sbr	r12,0x7
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80006c1c:	58 0b       	cp.w	r11,0
80006c1e:	c0 30       	breq	80006c24 <sysclk_set_prescalers+0x14>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_PBSEL)
80006c20:	20 1b       	sub	r11,1
80006c22:	a7 bb       	sbr	r11,0x7
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80006c24:	58 0a       	cp.w	r10,0
80006c26:	c0 30       	breq	80006c2c <sysclk_set_prescalers+0x1c>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_PBSEL)
80006c28:	20 1a       	sub	r10,1
80006c2a:	a7 ba       	sbr	r10,0x7
				| (1U << AVR32_PM_PBBDIV);

	if (pbc_shift > 0)
80006c2c:	58 09       	cp.w	r9,0
80006c2e:	c0 30       	breq	80006c34 <sysclk_set_prescalers+0x24>
		pbc_cksel = ((pbc_shift - 1) << AVR32_PM_PBCSEL_PBSEL)
80006c30:	20 19       	sub	r9,1
80006c32:	a7 b9       	sbr	r9,0x7

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c34:	e1 be 00 00 	mfsr	lr,0x0
	cpu_irq_disable();
80006c38:	d3 03       	ssrf	0x10
				| (1U << AVR32_PM_PBCDIV);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80006c3a:	fe 78 04 00 	mov	r8,-64512
80006c3e:	30 47       	mov	r7,4
80006c40:	ea 17 aa 00 	orh	r7,0xaa00
80006c44:	f1 47 00 58 	st.w	r8[88],r7
	AVR32_PM.cpusel = cpu_cksel;
80006c48:	91 1c       	st.w	r8[0x4],r12
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80006c4a:	30 cc       	mov	r12,12
80006c4c:	ea 1c aa 00 	orh	r12,0xaa00
80006c50:	f1 4c 00 58 	st.w	r8[88],r12
	AVR32_PM.pbasel = pba_cksel;
80006c54:	91 3b       	st.w	r8[0xc],r11
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80006c56:	31 0b       	mov	r11,16
80006c58:	ea 1b aa 00 	orh	r11,0xaa00
80006c5c:	f1 4b 00 58 	st.w	r8[88],r11
	AVR32_PM.pbbsel = pbb_cksel;
80006c60:	91 4a       	st.w	r8[0x10],r10
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBCSEL;
80006c62:	31 4a       	mov	r10,20
80006c64:	ea 1a aa 00 	orh	r10,0xaa00
80006c68:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.pbcsel = pbc_cksel;
80006c6c:	91 59       	st.w	r8[0x14],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006c6e:	1c 98       	mov	r8,lr
80006c70:	e6 18 00 01 	andh	r8,0x1,COH
80006c74:	c0 21       	brne	80006c78 <sysclk_set_prescalers+0x68>
      cpu_irq_enable();
80006c76:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80006c78:	e3 cd 80 80 	ldm	sp++,r7,pc

80006c7c <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80006c7c:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c7e:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006c82:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80006c84:	a3 6c       	lsl	r12,0x2
80006c86:	fe 7a 04 20 	mov	r10,-64480
80006c8a:	f8 0a 00 08 	add	r8,r12,r10
80006c8e:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80006c90:	30 1e       	mov	lr,1
80006c92:	fc 0b 09 4b 	lsl	r11,lr,r11
80006c96:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80006c98:	32 0a       	mov	r10,32
80006c9a:	ea 1a aa 00 	orh	r10,0xaa00
80006c9e:	14 0c       	add	r12,r10
80006ca0:	fe 7a 04 00 	mov	r10,-64512
80006ca4:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80006ca8:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006caa:	12 98       	mov	r8,r9
80006cac:	e6 18 00 01 	andh	r8,0x1,COH
80006cb0:	c0 21       	brne	80006cb4 <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80006cb2:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80006cb4:	d8 02       	popm	pc
80006cb6:	d7 03       	nop

80006cb8 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80006cb8:	d4 01       	pushm	lr
80006cba:	20 1d       	sub	sp,4
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0) || (CONFIG_SYSCLK_PBC_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
80006cbc:	30 19       	mov	r9,1
80006cbe:	12 9a       	mov	r10,r9
80006cc0:	12 9b       	mov	r11,r9
80006cc2:	30 0c       	mov	r12,0
80006cc4:	f0 1f 00 1e 	mcall	80006d3c <sysclk_init+0x84>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006cc8:	fe 78 08 00 	mov	r8,-63488
80006ccc:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80006cce:	e2 18 00 10 	andl	r8,0x10,COH
80006cd2:	c2 91       	brne	80006d24 <sysclk_init+0x6c>
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC0RDY));
80006cd4:	fe 78 08 00 	mov	r8,-63488
80006cd8:	70 58       	ld.w	r8,r8[0x14]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80006cda:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006cde:	c0 a1       	brne	80006cf2 <sysclk_init+0x3a>
			osc_enable(OSC_ID_OSC0);
80006ce0:	30 0c       	mov	r12,0
80006ce2:	f0 1f 00 18 	mcall	80006d40 <sysclk_init+0x88>
80006ce6:	fe 79 08 00 	mov	r9,-63488
80006cea:	72 58       	ld.w	r8,r9[0x14]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80006cec:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006cf0:	cf d0       	breq	80006cea <sysclk_init+0x32>
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_SCIF_PLLOPT + option);
80006cf2:	31 08       	mov	r8,16
80006cf4:	a3 b8       	sbr	r8,0x3
80006cf6:	50 08       	stdsp	sp[0x0],r8
		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_LOW);

	Assert(mul > 2 && mul <= 16);
	Assert(div > 0 && div <= 15);

	cfg->ctrl |= ((mul - 1) << AVR32_SCIF_PLLMUL)
80006cf8:	10 99       	mov	r9,r8
80006cfa:	ea 19 3f 00 	orh	r9,0x3f00
80006cfe:	e8 19 01 00 	orl	r9,0x100
80006d02:	30 68       	mov	r8,6
80006d04:	20 18       	sub	r8,1
80006d06:	f3 e8 11 08 	or	r8,r9,r8<<0x10
80006d0a:	fa cc ff fc 	sub	r12,sp,-4
80006d0e:	18 d8       	st.w	--r12,r8
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
80006d10:	30 0b       	mov	r11,0
80006d12:	1a 9c       	mov	r12,sp
80006d14:	f0 1f 00 0c 	mcall	80006d44 <sysclk_init+0x8c>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_SCIF.pclksr & (1U << (AVR32_SCIF_PLL0_LOCK + pll_id)));
80006d18:	fe 79 08 00 	mov	r9,-63488
80006d1c:	72 58       	ld.w	r8,r9[0x14]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80006d1e:	e2 18 00 10 	andl	r8,0x10,COH
80006d22:	cf d0       	breq	80006d1c <sysclk_init+0x64>

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL0: {
		pll_enable_config_defaults(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80006d24:	e0 6c 6c 00 	mov	r12,27648
80006d28:	ea 1c 02 dc 	orh	r12,0x2dc
80006d2c:	f0 1f 00 07 	mcall	80006d48 <sysclk_init+0x90>
		sysclk_set_source(SYSCLK_SRC_PLL0);
80006d30:	30 3c       	mov	r12,3
80006d32:	f0 1f 00 07 	mcall	80006d4c <sysclk_init+0x94>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80006d36:	2f fd       	sub	sp,-4
80006d38:	d8 02       	popm	pc
80006d3a:	00 00       	add	r0,r0
80006d3c:	80 00       	ld.sh	r0,r0[0x0]
80006d3e:	6c 10       	ld.w	r0,r6[0x4]
80006d40:	80 00       	ld.sh	r0,r0[0x0]
80006d42:	6b a0       	ld.w	r0,r5[0x68]
80006d44:	80 00       	ld.sh	r0,r0[0x0]
80006d46:	6b 76       	ld.w	r6,r5[0x5c]
80006d48:	80 00       	ld.sh	r0,r0[0x0]
80006d4a:	67 08       	ld.w	r8,r3[0x40]
80006d4c:	80 00       	ld.sh	r0,r0[0x0]
80006d4e:	6b f0       	ld.w	r0,r5[0x7c]

80006d50 <board_init>:
#include <conf_board.h>
#include "ecu_can.h"
#include "mcp2515.h"

void board_init(void)
{
80006d50:	d4 01       	pushm	lr
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	#ifdef USE_WDT
		wdt_disable();
80006d52:	f0 1f 00 25 	mcall	80006de4 <board_init+0x94>
	#endif
	/* Disable all interrupts. */
	Disable_global_interrupt();
80006d56:	d3 03       	ssrf	0x10
	sysclk_init();
80006d58:	f0 1f 00 24 	mcall	80006de8 <board_init+0x98>
	delay_init(sysclk_get_cpu_hz());
	
	gpio_configure_pin(LED1,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d5c:	30 3b       	mov	r11,3
80006d5e:	35 3c       	mov	r12,83
80006d60:	f0 1f 00 23 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(LED2,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d64:	30 3b       	mov	r11,3
80006d66:	35 2c       	mov	r12,82
80006d68:	f0 1f 00 21 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(LED3,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d6c:	30 3b       	mov	r11,3
80006d6e:	35 1c       	mov	r12,81
80006d70:	f0 1f 00 1f 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(LED4,  GPIO_INIT_HIGH|GPIO_DIR_OUTPUT);
80006d74:	30 3b       	mov	r11,3
80006d76:	35 0c       	mov	r12,80
80006d78:	f0 1f 00 1d 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(AIR_PLUS,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d7c:	30 1b       	mov	r11,1
80006d7e:	30 4c       	mov	r12,4
80006d80:	f0 1f 00 1b 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(FRG_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d84:	30 1b       	mov	r11,1
80006d86:	30 9c       	mov	r12,9
80006d88:	f0 1f 00 19 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(RFE_PIN,GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d8c:	30 1b       	mov	r11,1
80006d8e:	31 0c       	mov	r12,16
80006d90:	f0 1f 00 17 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(INVERTER_BTB,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006d94:	30 8b       	mov	r11,8
80006d96:	37 dc       	mov	r12,125
80006d98:	f0 1f 00 15 	mcall	80006dec <board_init+0x9c>
	
	
	gpio_configure_pin(INVERTER_DIN1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006d9c:	30 1b       	mov	r11,1
80006d9e:	30 5c       	mov	r12,5
80006da0:	f0 1f 00 13 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(INVERTER_DIN2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006da4:	30 1b       	mov	r11,1
80006da6:	30 6c       	mov	r12,6
80006da8:	f0 1f 00 11 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT1,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006dac:	30 8b       	mov	r11,8
80006dae:	37 5c       	mov	r12,117
80006db0:	f0 1f 00 0f 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT2,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006db4:	30 8b       	mov	r11,8
80006db6:	37 bc       	mov	r12,123
80006db8:	f0 1f 00 0d 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(INVERTER_DOUT3,GPIO_PULL_DOWN|GPIO_DIR_INPUT);
80006dbc:	30 8b       	mov	r11,8
80006dbe:	37 cc       	mov	r12,124
80006dc0:	f0 1f 00 0b 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(END1, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006dc4:	30 1b       	mov	r11,1
80006dc6:	30 7c       	mov	r12,7
80006dc8:	f0 1f 00 09 	mcall	80006dec <board_init+0x9c>
	gpio_configure_pin(END2, GPIO_INIT_LOW|GPIO_DIR_OUTPUT);
80006dcc:	30 1b       	mov	r11,1
80006dce:	30 8c       	mov	r12,8
80006dd0:	f0 1f 00 07 	mcall	80006dec <board_init+0x9c>
	
	gpio_configure_pin(INT1, GPIO_DIR_INPUT| GPIO_PULL_UP); 
80006dd4:	30 4b       	mov	r11,4
80006dd6:	36 ec       	mov	r12,110
80006dd8:	f0 1f 00 05 	mcall	80006dec <board_init+0x9c>
	
	ecu_can_init();
80006ddc:	f0 1f 00 05 	mcall	80006df0 <board_init+0xa0>
	
	Enable_global_interrupt();
80006de0:	d5 03       	csrf	0x10
	
}
80006de2:	d8 02       	popm	pc
80006de4:	80 00       	ld.sh	r0,r0[0x0]
80006de6:	21 d4       	sub	r4,29
80006de8:	80 00       	ld.sh	r0,r0[0x0]
80006dea:	6c b8       	ld.w	r8,r6[0x2c]
80006dec:	80 00       	ld.sh	r0,r0[0x0]
80006dee:	67 f0       	ld.w	r0,r3[0x7c]
80006df0:	80 00       	ld.sh	r0,r0[0x0]
80006df2:	54 f8       	stdsp	sp[0x13c],r8

80006df4 <__avr32_f64_mul>:
80006df4:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80006df8:	e0 80 00 dc 	breq	80006fb0 <__avr32_f64_mul_op1_zero>
80006dfc:	d4 21       	pushm	r4-r7,lr
80006dfe:	f7 e9 20 0e 	eor	lr,r11,r9
80006e02:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80006e06:	30 15       	mov	r5,1
80006e08:	c4 30       	breq	80006e8e <__avr32_f64_mul_op1_subnormal>
80006e0a:	ab 6b       	lsl	r11,0xa
80006e0c:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80006e10:	ab 6a       	lsl	r10,0xa
80006e12:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80006e16:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80006e1a:	c5 c0       	breq	80006ed2 <__avr32_f64_mul_op2_subnormal>
80006e1c:	a1 78       	lsl	r8,0x1
80006e1e:	5c f9       	rol	r9
80006e20:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80006e24:	e0 47 07 ff 	cp.w	r7,2047
80006e28:	c7 70       	breq	80006f16 <__avr32_f64_mul_op_nan_or_inf>
80006e2a:	e0 46 07 ff 	cp.w	r6,2047
80006e2e:	c7 40       	breq	80006f16 <__avr32_f64_mul_op_nan_or_inf>
80006e30:	ee 06 00 0c 	add	r12,r7,r6
80006e34:	e0 2c 03 fe 	sub	r12,1022
80006e38:	f6 08 06 44 	mulu.d	r4,r11,r8
80006e3c:	f4 09 07 44 	macu.d	r4,r10,r9
80006e40:	f4 08 06 46 	mulu.d	r6,r10,r8
80006e44:	f6 09 06 4a 	mulu.d	r10,r11,r9
80006e48:	08 07       	add	r7,r4
80006e4a:	f4 05 00 4a 	adc	r10,r10,r5
80006e4e:	5c 0b       	acr	r11
80006e50:	ed bb 00 14 	bld	r11,0x14
80006e54:	c0 50       	breq	80006e5e <__avr32_f64_mul+0x6a>
80006e56:	a1 77       	lsl	r7,0x1
80006e58:	5c fa       	rol	r10
80006e5a:	5c fb       	rol	r11
80006e5c:	20 1c       	sub	r12,1
80006e5e:	58 0c       	cp.w	r12,0
80006e60:	e0 8a 00 6f 	brle	80006f3e <__avr32_f64_mul_res_subnormal>
80006e64:	e0 4c 07 ff 	cp.w	r12,2047
80006e68:	e0 84 00 9c 	brge	80006fa0 <__avr32_f64_mul_res_inf>
80006e6c:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80006e70:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80006e74:	ef e6 12 17 	or	r7,r7,r6>>0x1
80006e78:	ee 17 80 00 	eorh	r7,0x8000
80006e7c:	f1 b7 04 20 	satu	r7,0x1
80006e80:	0e 0a       	add	r10,r7
80006e82:	5c 0b       	acr	r11
80006e84:	ed be 00 1f 	bld	lr,0x1f
80006e88:	ef bb 00 1f 	bst	r11,0x1f
80006e8c:	d8 22       	popm	r4-r7,pc

80006e8e <__avr32_f64_mul_op1_subnormal>:
80006e8e:	e4 1b 00 0f 	andh	r11,0xf
80006e92:	f4 0c 12 00 	clz	r12,r10
80006e96:	f6 06 12 00 	clz	r6,r11
80006e9a:	f7 bc 03 e1 	sublo	r12,-31
80006e9e:	f8 06 17 30 	movlo	r6,r12
80006ea2:	f7 b6 02 01 	subhs	r6,1
80006ea6:	e0 46 00 20 	cp.w	r6,32
80006eaa:	c0 d4       	brge	80006ec4 <__avr32_f64_mul_op1_subnormal+0x36>
80006eac:	ec 0c 11 20 	rsub	r12,r6,32
80006eb0:	f6 06 09 4b 	lsl	r11,r11,r6
80006eb4:	f4 0c 0a 4c 	lsr	r12,r10,r12
80006eb8:	18 4b       	or	r11,r12
80006eba:	f4 06 09 4a 	lsl	r10,r10,r6
80006ebe:	20 b6       	sub	r6,11
80006ec0:	0c 17       	sub	r7,r6
80006ec2:	ca ab       	rjmp	80006e16 <__avr32_f64_mul+0x22>
80006ec4:	f4 06 09 4b 	lsl	r11,r10,r6
80006ec8:	c6 40       	breq	80006f90 <__avr32_f64_mul_res_zero>
80006eca:	30 0a       	mov	r10,0
80006ecc:	20 b6       	sub	r6,11
80006ece:	0c 17       	sub	r7,r6
80006ed0:	ca 3b       	rjmp	80006e16 <__avr32_f64_mul+0x22>

80006ed2 <__avr32_f64_mul_op2_subnormal>:
80006ed2:	e4 19 00 0f 	andh	r9,0xf
80006ed6:	f0 0c 12 00 	clz	r12,r8
80006eda:	f2 05 12 00 	clz	r5,r9
80006ede:	f7 bc 03 ea 	sublo	r12,-22
80006ee2:	f8 05 17 30 	movlo	r5,r12
80006ee6:	f7 b5 02 0a 	subhs	r5,10
80006eea:	e0 45 00 20 	cp.w	r5,32
80006eee:	c0 d4       	brge	80006f08 <__avr32_f64_mul_op2_subnormal+0x36>
80006ef0:	ea 0c 11 20 	rsub	r12,r5,32
80006ef4:	f2 05 09 49 	lsl	r9,r9,r5
80006ef8:	f0 0c 0a 4c 	lsr	r12,r8,r12
80006efc:	18 49       	or	r9,r12
80006efe:	f0 05 09 48 	lsl	r8,r8,r5
80006f02:	20 25       	sub	r5,2
80006f04:	0a 16       	sub	r6,r5
80006f06:	c8 fb       	rjmp	80006e24 <__avr32_f64_mul+0x30>
80006f08:	f0 05 09 49 	lsl	r9,r8,r5
80006f0c:	c4 20       	breq	80006f90 <__avr32_f64_mul_res_zero>
80006f0e:	30 08       	mov	r8,0
80006f10:	20 25       	sub	r5,2
80006f12:	0a 16       	sub	r6,r5
80006f14:	c8 8b       	rjmp	80006e24 <__avr32_f64_mul+0x30>

80006f16 <__avr32_f64_mul_op_nan_or_inf>:
80006f16:	e4 19 00 0f 	andh	r9,0xf
80006f1a:	e4 1b 00 0f 	andh	r11,0xf
80006f1e:	14 4b       	or	r11,r10
80006f20:	10 49       	or	r9,r8
80006f22:	e0 47 07 ff 	cp.w	r7,2047
80006f26:	c0 91       	brne	80006f38 <__avr32_f64_mul_op1_not_naninf>
80006f28:	58 0b       	cp.w	r11,0
80006f2a:	c3 81       	brne	80006f9a <__avr32_f64_mul_res_nan>
80006f2c:	e0 46 07 ff 	cp.w	r6,2047
80006f30:	c3 81       	brne	80006fa0 <__avr32_f64_mul_res_inf>
80006f32:	58 09       	cp.w	r9,0
80006f34:	c3 60       	breq	80006fa0 <__avr32_f64_mul_res_inf>
80006f36:	c3 28       	rjmp	80006f9a <__avr32_f64_mul_res_nan>

80006f38 <__avr32_f64_mul_op1_not_naninf>:
80006f38:	58 09       	cp.w	r9,0
80006f3a:	c3 30       	breq	80006fa0 <__avr32_f64_mul_res_inf>
80006f3c:	c2 f8       	rjmp	80006f9a <__avr32_f64_mul_res_nan>

80006f3e <__avr32_f64_mul_res_subnormal>:
80006f3e:	5c 3c       	neg	r12
80006f40:	2f fc       	sub	r12,-1
80006f42:	f1 bc 04 c0 	satu	r12,0x6
80006f46:	e0 4c 00 20 	cp.w	r12,32
80006f4a:	c1 14       	brge	80006f6c <__avr32_f64_mul_res_subnormal+0x2e>
80006f4c:	f8 08 11 20 	rsub	r8,r12,32
80006f50:	0e 46       	or	r6,r7
80006f52:	ee 0c 0a 47 	lsr	r7,r7,r12
80006f56:	f4 08 09 49 	lsl	r9,r10,r8
80006f5a:	12 47       	or	r7,r9
80006f5c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80006f60:	f6 08 09 49 	lsl	r9,r11,r8
80006f64:	12 4a       	or	r10,r9
80006f66:	f6 0c 0a 4b 	lsr	r11,r11,r12
80006f6a:	c8 3b       	rjmp	80006e70 <__avr32_f64_mul+0x7c>
80006f6c:	f8 08 11 20 	rsub	r8,r12,32
80006f70:	f9 b9 00 00 	moveq	r9,0
80006f74:	c0 30       	breq	80006f7a <__avr32_f64_mul_res_subnormal+0x3c>
80006f76:	f6 08 09 49 	lsl	r9,r11,r8
80006f7a:	0e 46       	or	r6,r7
80006f7c:	ed ea 10 16 	or	r6,r6,r10<<0x1
80006f80:	f4 0c 0a 4a 	lsr	r10,r10,r12
80006f84:	f3 ea 10 07 	or	r7,r9,r10
80006f88:	f6 0c 0a 4a 	lsr	r10,r11,r12
80006f8c:	30 0b       	mov	r11,0
80006f8e:	c7 1b       	rjmp	80006e70 <__avr32_f64_mul+0x7c>

80006f90 <__avr32_f64_mul_res_zero>:
80006f90:	1c 9b       	mov	r11,lr
80006f92:	e6 1b 80 00 	andh	r11,0x8000,COH
80006f96:	30 0a       	mov	r10,0
80006f98:	d8 22       	popm	r4-r7,pc

80006f9a <__avr32_f64_mul_res_nan>:
80006f9a:	3f fb       	mov	r11,-1
80006f9c:	3f fa       	mov	r10,-1
80006f9e:	d8 22       	popm	r4-r7,pc

80006fa0 <__avr32_f64_mul_res_inf>:
80006fa0:	f0 6b 00 00 	mov	r11,-1048576
80006fa4:	ed be 00 1f 	bld	lr,0x1f
80006fa8:	ef bb 00 1f 	bst	r11,0x1f
80006fac:	30 0a       	mov	r10,0
80006fae:	d8 22       	popm	r4-r7,pc

80006fb0 <__avr32_f64_mul_op1_zero>:
80006fb0:	f7 e9 20 0b 	eor	r11,r11,r9
80006fb4:	e6 1b 80 00 	andh	r11,0x8000,COH
80006fb8:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80006fbc:	e0 4c 07 ff 	cp.w	r12,2047
80006fc0:	5e 1c       	retne	r12
80006fc2:	3f fa       	mov	r10,-1
80006fc4:	3f fb       	mov	r11,-1
80006fc6:	5e fc       	retal	r12

80006fc8 <__avr32_f64_sub_from_add>:
80006fc8:	ee 19 80 00 	eorh	r9,0x8000

80006fcc <__avr32_f64_sub>:
80006fcc:	f7 e9 20 0c 	eor	r12,r11,r9
80006fd0:	e0 86 00 ca 	brmi	80007164 <__avr32_f64_add_from_sub>
80006fd4:	eb cd 40 e0 	pushm	r5-r7,lr
80006fd8:	16 9c       	mov	r12,r11
80006fda:	e6 1c 80 00 	andh	r12,0x8000,COH
80006fde:	bf db       	cbr	r11,0x1f
80006fe0:	bf d9       	cbr	r9,0x1f
80006fe2:	10 3a       	cp.w	r10,r8
80006fe4:	f2 0b 13 00 	cpc	r11,r9
80006fe8:	c0 92       	brcc	80006ffa <__avr32_f64_sub+0x2e>
80006fea:	16 97       	mov	r7,r11
80006fec:	12 9b       	mov	r11,r9
80006fee:	0e 99       	mov	r9,r7
80006ff0:	14 97       	mov	r7,r10
80006ff2:	10 9a       	mov	r10,r8
80006ff4:	0e 98       	mov	r8,r7
80006ff6:	ee 1c 80 00 	eorh	r12,0x8000
80006ffa:	f6 07 16 14 	lsr	r7,r11,0x14
80006ffe:	ab 7b       	lsl	r11,0xb
80007000:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80007004:	ab 7a       	lsl	r10,0xb
80007006:	bf bb       	sbr	r11,0x1f
80007008:	f2 06 16 14 	lsr	r6,r9,0x14
8000700c:	c4 40       	breq	80007094 <__avr32_f64_sub_opL_subnormal>
8000700e:	ab 79       	lsl	r9,0xb
80007010:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80007014:	ab 78       	lsl	r8,0xb
80007016:	bf b9       	sbr	r9,0x1f

80007018 <__avr32_f64_sub_opL_subnormal_done>:
80007018:	e0 47 07 ff 	cp.w	r7,2047
8000701c:	c4 f0       	breq	800070ba <__avr32_f64_sub_opH_nan_or_inf>
8000701e:	0e 26       	rsub	r6,r7
80007020:	c1 20       	breq	80007044 <__avr32_f64_sub_shift_done>
80007022:	ec 05 11 20 	rsub	r5,r6,32
80007026:	e0 46 00 20 	cp.w	r6,32
8000702a:	c7 c2       	brcc	80007122 <__avr32_f64_sub_longshift>
8000702c:	f0 05 09 4e 	lsl	lr,r8,r5
80007030:	f2 05 09 45 	lsl	r5,r9,r5
80007034:	f0 06 0a 48 	lsr	r8,r8,r6
80007038:	f2 06 0a 49 	lsr	r9,r9,r6
8000703c:	0a 48       	or	r8,r5
8000703e:	58 0e       	cp.w	lr,0
80007040:	5f 1e       	srne	lr
80007042:	1c 48       	or	r8,lr

80007044 <__avr32_f64_sub_shift_done>:
80007044:	10 1a       	sub	r10,r8
80007046:	f6 09 01 4b 	sbc	r11,r11,r9
8000704a:	f6 06 12 00 	clz	r6,r11
8000704e:	c0 e0       	breq	8000706a <__avr32_f64_sub_longnormalize_done>
80007050:	c7 83       	brcs	80007140 <__avr32_f64_sub_longnormalize>
80007052:	ec 0e 11 20 	rsub	lr,r6,32
80007056:	f6 06 09 4b 	lsl	r11,r11,r6
8000705a:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000705e:	1c 4b       	or	r11,lr
80007060:	f4 06 09 4a 	lsl	r10,r10,r6
80007064:	0c 17       	sub	r7,r6
80007066:	e0 8a 00 39 	brle	800070d8 <__avr32_f64_sub_subnormal_result>

8000706a <__avr32_f64_sub_longnormalize_done>:
8000706a:	f4 09 15 15 	lsl	r9,r10,0x15
8000706e:	ab 9a       	lsr	r10,0xb
80007070:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80007074:	ab 9b       	lsr	r11,0xb
80007076:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000707a:	18 4b       	or	r11,r12

8000707c <__avr32_f64_sub_round>:
8000707c:	fc 17 80 00 	movh	r7,0x8000
80007080:	ed ba 00 00 	bld	r10,0x0
80007084:	f7 b7 01 ff 	subne	r7,-1
80007088:	0e 39       	cp.w	r9,r7
8000708a:	5f 29       	srhs	r9
8000708c:	12 0a       	add	r10,r9
8000708e:	5c 0b       	acr	r11
80007090:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007094 <__avr32_f64_sub_opL_subnormal>:
80007094:	ab 79       	lsl	r9,0xb
80007096:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000709a:	ab 78       	lsl	r8,0xb
8000709c:	f3 e8 10 0e 	or	lr,r9,r8
800070a0:	f9 b6 01 01 	movne	r6,1
800070a4:	ee 0e 11 00 	rsub	lr,r7,0
800070a8:	f9 b7 00 01 	moveq	r7,1
800070ac:	ef bb 00 1f 	bst	r11,0x1f
800070b0:	f7 ea 10 0e 	or	lr,r11,r10
800070b4:	f9 b7 00 00 	moveq	r7,0
800070b8:	cb 0b       	rjmp	80007018 <__avr32_f64_sub_opL_subnormal_done>

800070ba <__avr32_f64_sub_opH_nan_or_inf>:
800070ba:	bf db       	cbr	r11,0x1f
800070bc:	f7 ea 10 0e 	or	lr,r11,r10
800070c0:	c0 81       	brne	800070d0 <__avr32_f64_sub_return_nan>
800070c2:	e0 46 07 ff 	cp.w	r6,2047
800070c6:	c0 50       	breq	800070d0 <__avr32_f64_sub_return_nan>
800070c8:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
800070cc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800070d0 <__avr32_f64_sub_return_nan>:
800070d0:	3f fa       	mov	r10,-1
800070d2:	3f fb       	mov	r11,-1
800070d4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800070d8 <__avr32_f64_sub_subnormal_result>:
800070d8:	5c 37       	neg	r7
800070da:	2f f7       	sub	r7,-1
800070dc:	f1 b7 04 c0 	satu	r7,0x6
800070e0:	e0 47 00 20 	cp.w	r7,32
800070e4:	c1 14       	brge	80007106 <__avr32_f64_sub_subnormal_result+0x2e>
800070e6:	ee 08 11 20 	rsub	r8,r7,32
800070ea:	f4 08 09 49 	lsl	r9,r10,r8
800070ee:	5f 16       	srne	r6
800070f0:	f4 07 0a 4a 	lsr	r10,r10,r7
800070f4:	0c 4a       	or	r10,r6
800070f6:	f6 08 09 49 	lsl	r9,r11,r8
800070fa:	f5 e9 10 0a 	or	r10,r10,r9
800070fe:	f4 07 0a 4b 	lsr	r11,r10,r7
80007102:	30 07       	mov	r7,0
80007104:	cb 3b       	rjmp	8000706a <__avr32_f64_sub_longnormalize_done>
80007106:	ee 08 11 40 	rsub	r8,r7,64
8000710a:	f6 08 09 49 	lsl	r9,r11,r8
8000710e:	14 49       	or	r9,r10
80007110:	5f 16       	srne	r6
80007112:	f6 07 0a 4a 	lsr	r10,r11,r7
80007116:	0c 4a       	or	r10,r6
80007118:	30 0b       	mov	r11,0
8000711a:	30 07       	mov	r7,0
8000711c:	ca 7b       	rjmp	8000706a <__avr32_f64_sub_longnormalize_done>
8000711e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007122 <__avr32_f64_sub_longshift>:
80007122:	f1 b6 04 c0 	satu	r6,0x6
80007126:	f0 0e 17 00 	moveq	lr,r8
8000712a:	c0 40       	breq	80007132 <__avr32_f64_sub_longshift+0x10>
8000712c:	f2 05 09 4e 	lsl	lr,r9,r5
80007130:	10 4e       	or	lr,r8
80007132:	f2 06 0a 48 	lsr	r8,r9,r6
80007136:	30 09       	mov	r9,0
80007138:	58 0e       	cp.w	lr,0
8000713a:	5f 1e       	srne	lr
8000713c:	1c 48       	or	r8,lr
8000713e:	c8 3b       	rjmp	80007044 <__avr32_f64_sub_shift_done>

80007140 <__avr32_f64_sub_longnormalize>:
80007140:	f4 06 12 00 	clz	r6,r10
80007144:	f9 b7 03 00 	movlo	r7,0
80007148:	f9 b6 03 00 	movlo	r6,0
8000714c:	f9 bc 03 00 	movlo	r12,0
80007150:	f7 b6 02 e0 	subhs	r6,-32
80007154:	f4 06 09 4b 	lsl	r11,r10,r6
80007158:	30 0a       	mov	r10,0
8000715a:	0c 17       	sub	r7,r6
8000715c:	fe 9a ff be 	brle	800070d8 <__avr32_f64_sub_subnormal_result>
80007160:	c8 5b       	rjmp	8000706a <__avr32_f64_sub_longnormalize_done>
80007162:	d7 03       	nop

80007164 <__avr32_f64_add_from_sub>:
80007164:	ee 19 80 00 	eorh	r9,0x8000

80007168 <__avr32_f64_add>:
80007168:	f7 e9 20 0c 	eor	r12,r11,r9
8000716c:	fe 96 ff 2e 	brmi	80006fc8 <__avr32_f64_sub_from_add>
80007170:	eb cd 40 e0 	pushm	r5-r7,lr
80007174:	16 9c       	mov	r12,r11
80007176:	e6 1c 80 00 	andh	r12,0x8000,COH
8000717a:	bf db       	cbr	r11,0x1f
8000717c:	bf d9       	cbr	r9,0x1f
8000717e:	12 3b       	cp.w	r11,r9
80007180:	c0 72       	brcc	8000718e <__avr32_f64_add+0x26>
80007182:	16 97       	mov	r7,r11
80007184:	12 9b       	mov	r11,r9
80007186:	0e 99       	mov	r9,r7
80007188:	14 97       	mov	r7,r10
8000718a:	10 9a       	mov	r10,r8
8000718c:	0e 98       	mov	r8,r7
8000718e:	30 0e       	mov	lr,0
80007190:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80007194:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80007198:	b5 ab       	sbr	r11,0x14
8000719a:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000719e:	c6 20       	breq	80007262 <__avr32_f64_add_op2_subnormal>
800071a0:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
800071a4:	b5 a9       	sbr	r9,0x14
800071a6:	e0 47 07 ff 	cp.w	r7,2047
800071aa:	c2 80       	breq	800071fa <__avr32_f64_add_opH_nan_or_inf>
800071ac:	0e 26       	rsub	r6,r7
800071ae:	c1 20       	breq	800071d2 <__avr32_f64_add_shift_done>
800071b0:	e0 46 00 36 	cp.w	r6,54
800071b4:	c1 52       	brcc	800071de <__avr32_f64_add_res_of_done>
800071b6:	ec 05 11 20 	rsub	r5,r6,32
800071ba:	e0 46 00 20 	cp.w	r6,32
800071be:	c3 52       	brcc	80007228 <__avr32_f64_add_longshift>
800071c0:	f0 05 09 4e 	lsl	lr,r8,r5
800071c4:	f2 05 09 45 	lsl	r5,r9,r5
800071c8:	f0 06 0a 48 	lsr	r8,r8,r6
800071cc:	f2 06 0a 49 	lsr	r9,r9,r6
800071d0:	0a 48       	or	r8,r5

800071d2 <__avr32_f64_add_shift_done>:
800071d2:	10 0a       	add	r10,r8
800071d4:	f6 09 00 4b 	adc	r11,r11,r9
800071d8:	ed bb 00 15 	bld	r11,0x15
800071dc:	c3 40       	breq	80007244 <__avr32_f64_add_res_of>

800071de <__avr32_f64_add_res_of_done>:
800071de:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800071e2:	18 4b       	or	r11,r12

800071e4 <__avr32_f64_add_round>:
800071e4:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
800071e8:	18 4e       	or	lr,r12
800071ea:	ee 1e 80 00 	eorh	lr,0x8000
800071ee:	f1 be 04 20 	satu	lr,0x1
800071f2:	1c 0a       	add	r10,lr
800071f4:	5c 0b       	acr	r11
800071f6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800071fa <__avr32_f64_add_opH_nan_or_inf>:
800071fa:	b5 cb       	cbr	r11,0x14
800071fc:	f7 ea 10 0e 	or	lr,r11,r10
80007200:	c1 01       	brne	80007220 <__avr32_f64_add_return_nan>
80007202:	e0 46 07 ff 	cp.w	r6,2047
80007206:	c0 30       	breq	8000720c <__avr32_f64_add_opL_nan_or_inf>
80007208:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000720c <__avr32_f64_add_opL_nan_or_inf>:
8000720c:	b5 c9       	cbr	r9,0x14
8000720e:	f3 e8 10 0e 	or	lr,r9,r8
80007212:	c0 71       	brne	80007220 <__avr32_f64_add_return_nan>
80007214:	30 0a       	mov	r10,0
80007216:	fc 1b 7f f0 	movh	r11,0x7ff0
8000721a:	18 4b       	or	r11,r12
8000721c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007220 <__avr32_f64_add_return_nan>:
80007220:	3f fa       	mov	r10,-1
80007222:	3f fb       	mov	r11,-1
80007224:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80007228 <__avr32_f64_add_longshift>:
80007228:	f1 b6 04 c0 	satu	r6,0x6
8000722c:	f0 0e 17 00 	moveq	lr,r8
80007230:	c0 60       	breq	8000723c <__avr32_f64_add_longshift+0x14>
80007232:	f2 05 09 4e 	lsl	lr,r9,r5
80007236:	58 08       	cp.w	r8,0
80007238:	5f 18       	srne	r8
8000723a:	10 4e       	or	lr,r8
8000723c:	f2 06 0a 48 	lsr	r8,r9,r6
80007240:	30 09       	mov	r9,0
80007242:	cc 8b       	rjmp	800071d2 <__avr32_f64_add_shift_done>

80007244 <__avr32_f64_add_res_of>:
80007244:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80007248:	a1 9b       	lsr	r11,0x1
8000724a:	5d 0a       	ror	r10
8000724c:	5d 0e       	ror	lr
8000724e:	2f f7       	sub	r7,-1
80007250:	e0 47 07 ff 	cp.w	r7,2047
80007254:	f9 ba 00 00 	moveq	r10,0
80007258:	f9 bb 00 00 	moveq	r11,0
8000725c:	f9 be 00 00 	moveq	lr,0
80007260:	cb fb       	rjmp	800071de <__avr32_f64_add_res_of_done>

80007262 <__avr32_f64_add_op2_subnormal>:
80007262:	30 16       	mov	r6,1
80007264:	58 07       	cp.w	r7,0
80007266:	ca 01       	brne	800071a6 <__avr32_f64_add+0x3e>
80007268:	b5 cb       	cbr	r11,0x14
8000726a:	10 0a       	add	r10,r8
8000726c:	f6 09 00 4b 	adc	r11,r11,r9
80007270:	18 4b       	or	r11,r12
80007272:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80007276:	d7 03       	nop

80007278 <__avr32_u32_to_f64>:
80007278:	f8 cb 00 00 	sub	r11,r12,0
8000727c:	30 0c       	mov	r12,0
8000727e:	c0 38       	rjmp	80007284 <__avr32_s32_to_f64+0x4>

80007280 <__avr32_s32_to_f64>:
80007280:	18 9b       	mov	r11,r12
80007282:	5c 4b       	abs	r11
80007284:	30 0a       	mov	r10,0
80007286:	5e 0b       	reteq	r11
80007288:	d4 01       	pushm	lr
8000728a:	e0 69 04 1e 	mov	r9,1054
8000728e:	f6 08 12 00 	clz	r8,r11
80007292:	c1 70       	breq	800072c0 <__avr32_s32_to_f64+0x40>
80007294:	c0 c3       	brcs	800072ac <__avr32_s32_to_f64+0x2c>
80007296:	f0 0e 11 20 	rsub	lr,r8,32
8000729a:	f6 08 09 4b 	lsl	r11,r11,r8
8000729e:	f4 0e 0a 4e 	lsr	lr,r10,lr
800072a2:	1c 4b       	or	r11,lr
800072a4:	f4 08 09 4a 	lsl	r10,r10,r8
800072a8:	10 19       	sub	r9,r8
800072aa:	c0 b8       	rjmp	800072c0 <__avr32_s32_to_f64+0x40>
800072ac:	f4 08 12 00 	clz	r8,r10
800072b0:	f9 b8 03 00 	movlo	r8,0
800072b4:	f7 b8 02 e0 	subhs	r8,-32
800072b8:	f4 08 09 4b 	lsl	r11,r10,r8
800072bc:	30 0a       	mov	r10,0
800072be:	10 19       	sub	r9,r8
800072c0:	58 09       	cp.w	r9,0
800072c2:	e0 89 00 30 	brgt	80007322 <__avr32_s32_to_f64+0xa2>
800072c6:	5c 39       	neg	r9
800072c8:	2f f9       	sub	r9,-1
800072ca:	e0 49 00 36 	cp.w	r9,54
800072ce:	c0 43       	brcs	800072d6 <__avr32_s32_to_f64+0x56>
800072d0:	30 0b       	mov	r11,0
800072d2:	30 0a       	mov	r10,0
800072d4:	c2 68       	rjmp	80007320 <__avr32_s32_to_f64+0xa0>
800072d6:	2f 69       	sub	r9,-10
800072d8:	f2 08 11 20 	rsub	r8,r9,32
800072dc:	e0 49 00 20 	cp.w	r9,32
800072e0:	c0 b2       	brcc	800072f6 <__avr32_s32_to_f64+0x76>
800072e2:	f4 08 09 4e 	lsl	lr,r10,r8
800072e6:	f6 08 09 48 	lsl	r8,r11,r8
800072ea:	f4 09 0a 4a 	lsr	r10,r10,r9
800072ee:	f6 09 0a 4b 	lsr	r11,r11,r9
800072f2:	10 4b       	or	r11,r8
800072f4:	c0 88       	rjmp	80007304 <__avr32_s32_to_f64+0x84>
800072f6:	f6 08 09 4e 	lsl	lr,r11,r8
800072fa:	14 4e       	or	lr,r10
800072fc:	16 9a       	mov	r10,r11
800072fe:	30 0b       	mov	r11,0
80007300:	f4 09 0a 4a 	lsr	r10,r10,r9
80007304:	ed ba 00 00 	bld	r10,0x0
80007308:	c0 92       	brcc	8000731a <__avr32_s32_to_f64+0x9a>
8000730a:	1c 7e       	tst	lr,lr
8000730c:	c0 41       	brne	80007314 <__avr32_s32_to_f64+0x94>
8000730e:	ed ba 00 01 	bld	r10,0x1
80007312:	c0 42       	brcc	8000731a <__avr32_s32_to_f64+0x9a>
80007314:	2f fa       	sub	r10,-1
80007316:	f7 bb 02 ff 	subhs	r11,-1
8000731a:	5c fc       	rol	r12
8000731c:	5d 0b       	ror	r11
8000731e:	5d 0a       	ror	r10
80007320:	d8 02       	popm	pc
80007322:	e0 68 03 ff 	mov	r8,1023
80007326:	ed ba 00 0b 	bld	r10,0xb
8000732a:	f7 b8 00 ff 	subeq	r8,-1
8000732e:	10 0a       	add	r10,r8
80007330:	5c 0b       	acr	r11
80007332:	f7 b9 03 fe 	sublo	r9,-2
80007336:	e0 49 07 ff 	cp.w	r9,2047
8000733a:	c0 55       	brlt	80007344 <__avr32_s32_to_f64+0xc4>
8000733c:	30 0a       	mov	r10,0
8000733e:	fc 1b ff e0 	movh	r11,0xffe0
80007342:	c0 c8       	rjmp	8000735a <__floatsidf_return_op1>
80007344:	ed bb 00 1f 	bld	r11,0x1f
80007348:	f7 b9 01 01 	subne	r9,1
8000734c:	ab 9a       	lsr	r10,0xb
8000734e:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80007352:	a1 7b       	lsl	r11,0x1
80007354:	ab 9b       	lsr	r11,0xb
80007356:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000735a <__floatsidf_return_op1>:
8000735a:	a1 7c       	lsl	r12,0x1
8000735c:	5d 0b       	ror	r11
8000735e:	d8 02       	popm	pc

80007360 <__avr32_f64_div>:
80007360:	eb cd 40 ff 	pushm	r0-r7,lr
80007364:	f7 e9 20 0e 	eor	lr,r11,r9
80007368:	f6 07 16 14 	lsr	r7,r11,0x14
8000736c:	a9 7b       	lsl	r11,0x9
8000736e:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80007372:	a9 7a       	lsl	r10,0x9
80007374:	bd bb       	sbr	r11,0x1d
80007376:	e4 1b 3f ff 	andh	r11,0x3fff
8000737a:	ab d7       	cbr	r7,0xb
8000737c:	e0 80 00 cc 	breq	80007514 <__avr32_f64_div_round_subnormal+0x54>
80007380:	e0 47 07 ff 	cp.w	r7,2047
80007384:	e0 84 00 b5 	brge	800074ee <__avr32_f64_div_round_subnormal+0x2e>
80007388:	f2 06 16 14 	lsr	r6,r9,0x14
8000738c:	a9 79       	lsl	r9,0x9
8000738e:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80007392:	a9 78       	lsl	r8,0x9
80007394:	bd b9       	sbr	r9,0x1d
80007396:	e4 19 3f ff 	andh	r9,0x3fff
8000739a:	ab d6       	cbr	r6,0xb
8000739c:	e0 80 00 e2 	breq	80007560 <__avr32_f64_div_round_subnormal+0xa0>
800073a0:	e0 46 07 ff 	cp.w	r6,2047
800073a4:	e0 84 00 b2 	brge	80007508 <__avr32_f64_div_round_subnormal+0x48>
800073a8:	0c 17       	sub	r7,r6
800073aa:	fe 37 fc 01 	sub	r7,-1023
800073ae:	fc 1c 80 00 	movh	r12,0x8000
800073b2:	f8 03 16 01 	lsr	r3,r12,0x1
800073b6:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
800073ba:	5c d4       	com	r4
800073bc:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
800073c0:	e6 09 06 44 	mulu.d	r4,r3,r9
800073c4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800073c8:	e6 05 06 44 	mulu.d	r4,r3,r5
800073cc:	ea 03 15 02 	lsl	r3,r5,0x2
800073d0:	e6 09 06 44 	mulu.d	r4,r3,r9
800073d4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800073d8:	e6 05 06 44 	mulu.d	r4,r3,r5
800073dc:	ea 03 15 02 	lsl	r3,r5,0x2
800073e0:	e6 09 06 44 	mulu.d	r4,r3,r9
800073e4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800073e8:	e6 05 06 44 	mulu.d	r4,r3,r5
800073ec:	ea 03 15 02 	lsl	r3,r5,0x2
800073f0:	e6 08 06 40 	mulu.d	r0,r3,r8
800073f4:	e4 09 07 40 	macu.d	r0,r2,r9
800073f8:	e6 09 06 44 	mulu.d	r4,r3,r9
800073fc:	02 04       	add	r4,r1
800073fe:	5c 05       	acr	r5
80007400:	a3 65       	lsl	r5,0x2
80007402:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80007406:	a3 64       	lsl	r4,0x2
80007408:	5c 34       	neg	r4
8000740a:	f8 05 01 45 	sbc	r5,r12,r5
8000740e:	e6 04 06 40 	mulu.d	r0,r3,r4
80007412:	e4 05 07 40 	macu.d	r0,r2,r5
80007416:	e6 05 06 44 	mulu.d	r4,r3,r5
8000741a:	02 04       	add	r4,r1
8000741c:	5c 05       	acr	r5
8000741e:	ea 03 15 02 	lsl	r3,r5,0x2
80007422:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80007426:	e8 02 15 02 	lsl	r2,r4,0x2
8000742a:	e6 08 06 40 	mulu.d	r0,r3,r8
8000742e:	e4 09 07 40 	macu.d	r0,r2,r9
80007432:	e6 09 06 44 	mulu.d	r4,r3,r9
80007436:	02 04       	add	r4,r1
80007438:	5c 05       	acr	r5
8000743a:	a3 65       	lsl	r5,0x2
8000743c:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80007440:	a3 64       	lsl	r4,0x2
80007442:	5c 34       	neg	r4
80007444:	f8 05 01 45 	sbc	r5,r12,r5
80007448:	e6 04 06 40 	mulu.d	r0,r3,r4
8000744c:	e4 05 07 40 	macu.d	r0,r2,r5
80007450:	e6 05 06 44 	mulu.d	r4,r3,r5
80007454:	02 04       	add	r4,r1
80007456:	5c 05       	acr	r5
80007458:	ea 03 15 02 	lsl	r3,r5,0x2
8000745c:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80007460:	e8 02 15 02 	lsl	r2,r4,0x2
80007464:	e6 0a 06 40 	mulu.d	r0,r3,r10
80007468:	e4 0b 07 40 	macu.d	r0,r2,r11
8000746c:	e6 0b 06 42 	mulu.d	r2,r3,r11
80007470:	02 02       	add	r2,r1
80007472:	5c 03       	acr	r3
80007474:	ed b3 00 1c 	bld	r3,0x1c
80007478:	c0 90       	breq	8000748a <__avr32_f64_div+0x12a>
8000747a:	a1 72       	lsl	r2,0x1
8000747c:	5c f3       	rol	r3
8000747e:	20 17       	sub	r7,1
80007480:	a3 9a       	lsr	r10,0x3
80007482:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80007486:	a3 9b       	lsr	r11,0x3
80007488:	c0 58       	rjmp	80007492 <__avr32_f64_div+0x132>
8000748a:	a5 8a       	lsr	r10,0x4
8000748c:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80007490:	a5 8b       	lsr	r11,0x4
80007492:	58 07       	cp.w	r7,0
80007494:	e0 8a 00 8b 	brle	800075aa <__avr32_f64_div_res_subnormal>
80007498:	e0 12 ff 00 	andl	r2,0xff00
8000749c:	e8 12 00 80 	orl	r2,0x80
800074a0:	e6 08 06 40 	mulu.d	r0,r3,r8
800074a4:	e4 09 07 40 	macu.d	r0,r2,r9
800074a8:	e4 08 06 44 	mulu.d	r4,r2,r8
800074ac:	e6 09 06 48 	mulu.d	r8,r3,r9
800074b0:	00 05       	add	r5,r0
800074b2:	f0 01 00 48 	adc	r8,r8,r1
800074b6:	5c 09       	acr	r9
800074b8:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800074bc:	58 04       	cp.w	r4,0
800074be:	5c 25       	cpc	r5

800074c0 <__avr32_f64_div_round_subnormal>:
800074c0:	f4 08 13 00 	cpc	r8,r10
800074c4:	f6 09 13 00 	cpc	r9,r11
800074c8:	5f 36       	srlo	r6
800074ca:	f8 06 17 00 	moveq	r6,r12
800074ce:	e4 0a 16 08 	lsr	r10,r2,0x8
800074d2:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
800074d6:	e6 0b 16 08 	lsr	r11,r3,0x8
800074da:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800074de:	ed be 00 1f 	bld	lr,0x1f
800074e2:	ef bb 00 1f 	bst	r11,0x1f
800074e6:	0c 0a       	add	r10,r6
800074e8:	5c 0b       	acr	r11
800074ea:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800074ee:	e4 1b 00 0f 	andh	r11,0xf
800074f2:	14 4b       	or	r11,r10
800074f4:	e0 81 00 a7 	brne	80007642 <__avr32_f64_div_res_subnormal+0x98>
800074f8:	f2 06 16 14 	lsr	r6,r9,0x14
800074fc:	ab d6       	cbr	r6,0xb
800074fe:	e0 46 07 ff 	cp.w	r6,2047
80007502:	e0 81 00 a4 	brne	8000764a <__avr32_f64_div_res_subnormal+0xa0>
80007506:	c9 e8       	rjmp	80007642 <__avr32_f64_div_res_subnormal+0x98>
80007508:	e4 19 00 0f 	andh	r9,0xf
8000750c:	10 49       	or	r9,r8
8000750e:	e0 81 00 9a 	brne	80007642 <__avr32_f64_div_res_subnormal+0x98>
80007512:	c9 28       	rjmp	80007636 <__avr32_f64_div_res_subnormal+0x8c>
80007514:	a3 7b       	lsl	r11,0x3
80007516:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000751a:	a3 7a       	lsl	r10,0x3
8000751c:	f5 eb 10 04 	or	r4,r10,r11
80007520:	e0 80 00 a0 	breq	80007660 <__avr32_f64_div_op1_zero>
80007524:	f6 04 12 00 	clz	r4,r11
80007528:	c1 70       	breq	80007556 <__avr32_f64_div_round_subnormal+0x96>
8000752a:	c0 c3       	brcs	80007542 <__avr32_f64_div_round_subnormal+0x82>
8000752c:	e8 05 11 20 	rsub	r5,r4,32
80007530:	f6 04 09 4b 	lsl	r11,r11,r4
80007534:	f4 05 0a 45 	lsr	r5,r10,r5
80007538:	0a 4b       	or	r11,r5
8000753a:	f4 04 09 4a 	lsl	r10,r10,r4
8000753e:	08 17       	sub	r7,r4
80007540:	c0 b8       	rjmp	80007556 <__avr32_f64_div_round_subnormal+0x96>
80007542:	f4 04 12 00 	clz	r4,r10
80007546:	f9 b4 03 00 	movlo	r4,0
8000754a:	f7 b4 02 e0 	subhs	r4,-32
8000754e:	f4 04 09 4b 	lsl	r11,r10,r4
80007552:	30 0a       	mov	r10,0
80007554:	08 17       	sub	r7,r4
80007556:	a3 8a       	lsr	r10,0x2
80007558:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000755c:	a3 8b       	lsr	r11,0x2
8000755e:	c1 1b       	rjmp	80007380 <__avr32_f64_div+0x20>
80007560:	a3 79       	lsl	r9,0x3
80007562:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80007566:	a3 78       	lsl	r8,0x3
80007568:	f3 e8 10 04 	or	r4,r9,r8
8000756c:	c6 f0       	breq	8000764a <__avr32_f64_div_res_subnormal+0xa0>
8000756e:	f2 04 12 00 	clz	r4,r9
80007572:	c1 70       	breq	800075a0 <__avr32_f64_div_round_subnormal+0xe0>
80007574:	c0 c3       	brcs	8000758c <__avr32_f64_div_round_subnormal+0xcc>
80007576:	e8 05 11 20 	rsub	r5,r4,32
8000757a:	f2 04 09 49 	lsl	r9,r9,r4
8000757e:	f0 05 0a 45 	lsr	r5,r8,r5
80007582:	0a 49       	or	r9,r5
80007584:	f0 04 09 48 	lsl	r8,r8,r4
80007588:	08 16       	sub	r6,r4
8000758a:	c0 b8       	rjmp	800075a0 <__avr32_f64_div_round_subnormal+0xe0>
8000758c:	f0 04 12 00 	clz	r4,r8
80007590:	f9 b4 03 00 	movlo	r4,0
80007594:	f7 b4 02 e0 	subhs	r4,-32
80007598:	f0 04 09 49 	lsl	r9,r8,r4
8000759c:	30 08       	mov	r8,0
8000759e:	08 16       	sub	r6,r4
800075a0:	a3 88       	lsr	r8,0x2
800075a2:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
800075a6:	a3 89       	lsr	r9,0x2
800075a8:	cf ca       	rjmp	800073a0 <__avr32_f64_div+0x40>

800075aa <__avr32_f64_div_res_subnormal>:
800075aa:	5c 37       	neg	r7
800075ac:	2f f7       	sub	r7,-1
800075ae:	f1 b7 04 c0 	satu	r7,0x6
800075b2:	e0 47 00 20 	cp.w	r7,32
800075b6:	c1 54       	brge	800075e0 <__avr32_f64_div_res_subnormal+0x36>
800075b8:	ee 06 11 20 	rsub	r6,r7,32
800075bc:	e4 07 0a 42 	lsr	r2,r2,r7
800075c0:	e6 06 09 4c 	lsl	r12,r3,r6
800075c4:	18 42       	or	r2,r12
800075c6:	e6 07 0a 43 	lsr	r3,r3,r7
800075ca:	f4 06 09 41 	lsl	r1,r10,r6
800075ce:	f4 07 0a 4a 	lsr	r10,r10,r7
800075d2:	f6 06 09 4c 	lsl	r12,r11,r6
800075d6:	18 4a       	or	r10,r12
800075d8:	f6 07 0a 4b 	lsr	r11,r11,r7
800075dc:	30 00       	mov	r0,0
800075de:	c1 58       	rjmp	80007608 <__avr32_f64_div_res_subnormal+0x5e>
800075e0:	ee 06 11 20 	rsub	r6,r7,32
800075e4:	f9 b0 00 00 	moveq	r0,0
800075e8:	f9 bc 00 00 	moveq	r12,0
800075ec:	c0 50       	breq	800075f6 <__avr32_f64_div_res_subnormal+0x4c>
800075ee:	f4 06 09 40 	lsl	r0,r10,r6
800075f2:	f6 06 09 4c 	lsl	r12,r11,r6
800075f6:	e6 07 0a 42 	lsr	r2,r3,r7
800075fa:	30 03       	mov	r3,0
800075fc:	f4 07 0a 41 	lsr	r1,r10,r7
80007600:	18 41       	or	r1,r12
80007602:	f6 07 0a 4a 	lsr	r10,r11,r7
80007606:	30 0b       	mov	r11,0
80007608:	e0 12 ff 00 	andl	r2,0xff00
8000760c:	e8 12 00 80 	orl	r2,0x80
80007610:	e6 08 06 46 	mulu.d	r6,r3,r8
80007614:	e4 09 07 46 	macu.d	r6,r2,r9
80007618:	e4 08 06 44 	mulu.d	r4,r2,r8
8000761c:	e6 09 06 48 	mulu.d	r8,r3,r9
80007620:	0c 05       	add	r5,r6
80007622:	f0 07 00 48 	adc	r8,r8,r7
80007626:	5c 09       	acr	r9
80007628:	30 07       	mov	r7,0
8000762a:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000762e:	00 34       	cp.w	r4,r0
80007630:	e2 05 13 00 	cpc	r5,r1
80007634:	c4 6b       	rjmp	800074c0 <__avr32_f64_div_round_subnormal>
80007636:	1c 9b       	mov	r11,lr
80007638:	e6 1b 80 00 	andh	r11,0x8000,COH
8000763c:	30 0a       	mov	r10,0
8000763e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80007642:	3f fb       	mov	r11,-1
80007644:	30 0a       	mov	r10,0
80007646:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000764a:	f5 eb 10 04 	or	r4,r10,r11
8000764e:	c0 90       	breq	80007660 <__avr32_f64_div_op1_zero>
80007650:	1c 9b       	mov	r11,lr
80007652:	e6 1b 80 00 	andh	r11,0x8000,COH
80007656:	ea 1b 7f f0 	orh	r11,0x7ff0
8000765a:	30 0a       	mov	r10,0
8000765c:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80007660 <__avr32_f64_div_op1_zero>:
80007660:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80007664:	ce f0       	breq	80007642 <__avr32_f64_div_res_subnormal+0x98>
80007666:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000766a:	e0 44 07 ff 	cp.w	r4,2047
8000766e:	ce 41       	brne	80007636 <__avr32_f64_div_res_subnormal+0x8c>
80007670:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80007674:	ce 10       	breq	80007636 <__avr32_f64_div_res_subnormal+0x8c>
80007676:	ce 6b       	rjmp	80007642 <__avr32_f64_div_res_subnormal+0x98>

80007678 <__avr32_f32_div>:
80007678:	f7 ec 20 08 	eor	r8,r11,r12
8000767c:	a1 7c       	lsl	r12,0x1
8000767e:	a1 7b       	lsl	r11,0x1
80007680:	c7 a0       	breq	80007774 <__divsf_return_op1+0x16>
80007682:	18 7c       	tst	r12,r12
80007684:	f9 b9 00 00 	moveq	r9,0
80007688:	c0 90       	breq	8000769a <__avr32_f32_div+0x22>
8000768a:	f8 09 16 18 	lsr	r9,r12,0x18
8000768e:	c7 e0       	breq	8000778a <__divsf_return_op1+0x2c>
80007690:	e0 49 00 ff 	cp.w	r9,255
80007694:	c6 82       	brcc	80007764 <__divsf_return_op1+0x6>
80007696:	a7 7c       	lsl	r12,0x7
80007698:	bf bc       	sbr	r12,0x1f
8000769a:	f6 0a 16 18 	lsr	r10,r11,0x18
8000769e:	c7 e0       	breq	8000779a <__divsf_return_op1+0x3c>
800076a0:	e0 4a 00 ff 	cp.w	r10,255
800076a4:	c6 62       	brcc	80007770 <__divsf_return_op1+0x12>
800076a6:	a7 7b       	lsl	r11,0x7
800076a8:	bf bb       	sbr	r11,0x1f
800076aa:	58 09       	cp.w	r9,0
800076ac:	f5 bc 00 00 	subfeq	r12,0
800076b0:	5e 0d       	reteq	0
800076b2:	1a d5       	st.w	--sp,r5
800076b4:	bb 27       	st.d	--sp,r6
800076b6:	14 19       	sub	r9,r10
800076b8:	28 19       	sub	r9,-127
800076ba:	fc 1a 80 00 	movh	r10,0x8000
800076be:	a3 8c       	lsr	r12,0x2
800076c0:	f6 05 16 02 	lsr	r5,r11,0x2
800076c4:	f4 0b 16 01 	lsr	r11,r10,0x1
800076c8:	ed d5 c3 62 	bfextu	r6,r5,0x1b,0x2
800076cc:	5c d6       	com	r6
800076ce:	f7 d6 d3 82 	bfins	r11,r6,0x1c,0x2
800076d2:	f6 05 06 46 	mulu.d	r6,r11,r5
800076d6:	f4 07 01 27 	sub	r7,r10,r7<<0x2
800076da:	f6 07 06 46 	mulu.d	r6,r11,r7
800076de:	ee 0b 15 02 	lsl	r11,r7,0x2
800076e2:	f6 05 06 46 	mulu.d	r6,r11,r5
800076e6:	f4 07 01 27 	sub	r7,r10,r7<<0x2
800076ea:	f6 07 06 46 	mulu.d	r6,r11,r7
800076ee:	ee 0b 15 02 	lsl	r11,r7,0x2
800076f2:	f6 05 06 46 	mulu.d	r6,r11,r5
800076f6:	f4 07 01 27 	sub	r7,r10,r7<<0x2
800076fa:	f6 07 06 46 	mulu.d	r6,r11,r7
800076fe:	ee 0b 15 02 	lsl	r11,r7,0x2
80007702:	f6 05 06 46 	mulu.d	r6,r11,r5
80007706:	f4 07 01 27 	sub	r7,r10,r7<<0x2
8000770a:	f6 07 06 46 	mulu.d	r6,r11,r7
8000770e:	ee 0b 15 02 	lsl	r11,r7,0x2
80007712:	f6 0c 06 46 	mulu.d	r6,r11,r12
80007716:	a5 8c       	lsr	r12,0x4
80007718:	ed b7 00 1c 	bld	r7,0x1c
8000771c:	c0 40       	breq	80007724 <__avr32_f32_div+0xac>
8000771e:	a1 77       	lsl	r7,0x1
80007720:	20 19       	sub	r9,1
80007722:	a1 7c       	lsl	r12,0x1
80007724:	58 09       	cp.w	r9,0
80007726:	e0 8a 00 42 	brle	800077aa <__avr32_f32_div_res_subnormal>
8000772a:	e0 17 ff e0 	andl	r7,0xffe0
8000772e:	e8 17 00 10 	orl	r7,0x10
80007732:	ea 07 06 4a 	mulu.d	r10,r5,r7
80007736:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
8000773a:	58 0a       	cp.w	r10,0

8000773c <__avr32_f32_div_round_subnormal>:
8000773c:	f8 0b 13 00 	cpc	r11,r12
80007740:	5f 3b       	srlo	r11
80007742:	ea 0b 17 00 	moveq	r11,r5
80007746:	ee 0c 16 05 	lsr	r12,r7,0x5
8000774a:	f9 d9 d2 e8 	bfins	r12,r9,0x17,0x8
8000774e:	bb 07       	ld.d	r6,sp++
80007750:	1b 05       	ld.w	r5,sp++
80007752:	ed b8 00 1f 	bld	r8,0x1f
80007756:	ef bc 00 1f 	bst	r12,0x1f
8000775a:	16 0c       	add	r12,r11
8000775c:	5e fc       	retal	r12

8000775e <__divsf_return_op1>:
8000775e:	a1 78       	lsl	r8,0x1
80007760:	5d 0c       	ror	r12
80007762:	5e fc       	retal	r12
80007764:	5e 1e       	retne	-1
80007766:	fc 19 ff 00 	movh	r9,0xff00
8000776a:	12 3b       	cp.w	r11,r9
8000776c:	cf 93       	brcs	8000775e <__divsf_return_op1>
8000776e:	5e fe       	retal	-1
80007770:	5e 0d       	reteq	0
80007772:	5e fe       	retal	-1
80007774:	18 7c       	tst	r12,r12
80007776:	5e 0e       	reteq	-1
80007778:	f8 09 16 18 	lsr	r9,r12,0x18
8000777c:	c0 70       	breq	8000778a <__divsf_return_op1+0x2c>
8000777e:	e0 49 00 ff 	cp.w	r9,255
80007782:	cf 12       	brcc	80007764 <__divsf_return_op1+0x6>
80007784:	fc 1c ff 00 	movh	r12,0xff00
80007788:	ce bb       	rjmp	8000775e <__divsf_return_op1>
8000778a:	a7 7c       	lsl	r12,0x7
8000778c:	f8 09 12 00 	clz	r9,r12
80007790:	f8 09 09 4c 	lsl	r12,r12,r9
80007794:	f2 09 11 01 	rsub	r9,r9,1
80007798:	c8 1b       	rjmp	8000769a <__avr32_f32_div+0x22>
8000779a:	a7 7b       	lsl	r11,0x7
8000779c:	f6 0a 12 00 	clz	r10,r11
800077a0:	f6 0a 09 4b 	lsl	r11,r11,r10
800077a4:	f4 0a 11 01 	rsub	r10,r10,1
800077a8:	c8 5b       	rjmp	800076b2 <__avr32_f32_div+0x3a>

800077aa <__avr32_f32_div_res_subnormal>:
800077aa:	5c 39       	neg	r9
800077ac:	2f f9       	sub	r9,-1
800077ae:	f1 b9 04 a0 	satu	r9,0x5
800077b2:	f2 0a 11 20 	rsub	r10,r9,32
800077b6:	ee 09 0a 47 	lsr	r7,r7,r9
800077ba:	f8 0a 09 46 	lsl	r6,r12,r10
800077be:	f8 09 0a 4c 	lsr	r12,r12,r9
800077c2:	e0 17 ff e0 	andl	r7,0xffe0
800077c6:	e8 17 00 10 	orl	r7,0x10
800077ca:	ea 07 06 4a 	mulu.d	r10,r5,r7
800077ce:	30 09       	mov	r9,0
800077d0:	eb d7 c0 a1 	bfextu	r5,r7,0x5,0x1
800077d4:	0c 3a       	cp.w	r10,r6
800077d6:	cb 3b       	rjmp	8000773c <__avr32_f32_div_round_subnormal>

800077d8 <__avr32_f32_to_f64>:
800077d8:	f8 0b 15 01 	lsl	r11,r12,0x1
800077dc:	f9 ba 00 00 	moveq	r10,0
800077e0:	5e 0b       	reteq	r11
800077e2:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
800077e6:	e0 49 00 ff 	cp.w	r9,255
800077ea:	c1 e0       	breq	80007826 <__extendsfdf_return_op1+0x6>
800077ec:	a7 7b       	lsl	r11,0x7
800077ee:	30 0a       	mov	r10,0
800077f0:	58 09       	cp.w	r9,0
800077f2:	f7 b9 00 ff 	subeq	r9,-1
800077f6:	5f 18       	srne	r8
800077f8:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
800077fc:	fe 39 fc 80 	sub	r9,-896
80007800:	f6 08 12 00 	clz	r8,r11
80007804:	10 19       	sub	r9,r8
80007806:	f6 08 09 4b 	lsl	r11,r11,r8
8000780a:	ed bb 00 1f 	bld	r11,0x1f
8000780e:	f7 b9 01 01 	subne	r9,1
80007812:	ab 9a       	lsr	r10,0xb
80007814:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80007818:	a1 7b       	lsl	r11,0x1
8000781a:	ab 9b       	lsr	r11,0xb
8000781c:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80007820 <__extendsfdf_return_op1>:
80007820:	a1 7c       	lsl	r12,0x1
80007822:	5d 0b       	ror	r11
80007824:	5e fb       	retal	r11
80007826:	fc 1a ff e0 	movh	r10,0xffe0
8000782a:	a9 6b       	lsl	r11,0x8
8000782c:	f9 bb 01 ff 	movne	r11,-1
80007830:	f4 0b 17 00 	moveq	r11,r10
80007834:	30 0a       	mov	r10,0
80007836:	cf 5b       	rjmp	80007820 <__extendsfdf_return_op1>

80007838 <__avr32_f64_to_f32>:
80007838:	f6 09 15 01 	lsl	r9,r11,0x1
8000783c:	b5 99       	lsr	r9,0x15
8000783e:	5e 0d       	reteq	0
80007840:	f6 08 15 0a 	lsl	r8,r11,0xa
80007844:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80007848:	ab 6a       	lsl	r10,0xa
8000784a:	5c 3a       	neg	r10
8000784c:	5c fc       	rol	r12
8000784e:	e0 49 07 ff 	cp.w	r9,2047
80007852:	c1 a0       	breq	80007886 <__truncdfsf_return_op1+0x6>
80007854:	e0 29 03 80 	sub	r9,896
80007858:	bf bc       	sbr	r12,0x1f
8000785a:	58 09       	cp.w	r9,0
8000785c:	e0 8a 00 1a 	brle	80007890 <__truncdfsf_return_op1+0x10>
80007860:	37 fa       	mov	r10,127
80007862:	ed bc 00 08 	bld	r12,0x8
80007866:	f7 ba 00 ff 	subeq	r10,-1
8000786a:	14 0c       	add	r12,r10
8000786c:	f7 b9 03 fe 	sublo	r9,-2
80007870:	ed bc 00 1f 	bld	r12,0x1f
80007874:	f7 b9 01 01 	subne	r9,1
80007878:	f8 0c 16 07 	lsr	r12,r12,0x7
8000787c:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80007880 <__truncdfsf_return_op1>:
80007880:	a1 7b       	lsl	r11,0x1
80007882:	5d 0c       	ror	r12
80007884:	5e fc       	retal	r12
80007886:	bf dc       	cbr	r12,0x1f
80007888:	5e 1e       	retne	-1
8000788a:	fc 1c 7f 80 	movh	r12,0x7f80
8000788e:	5e fc       	retal	r12
80007890:	f2 09 11 01 	rsub	r9,r9,1
80007894:	59 99       	cp.w	r9,25
80007896:	f9 bc 02 00 	movhs	r12,0
8000789a:	c1 32       	brcc	800078c0 <__truncdfsf_return_op1+0x40>
8000789c:	f2 0a 11 20 	rsub	r10,r9,32
800078a0:	f8 0a 09 4a 	lsl	r10,r12,r10
800078a4:	5f 1a       	srne	r10
800078a6:	f8 09 0a 4c 	lsr	r12,r12,r9
800078aa:	14 4c       	or	r12,r10
800078ac:	37 fa       	mov	r10,127
800078ae:	ed bc 00 08 	bld	r12,0x8
800078b2:	f7 ba 00 ff 	subeq	r10,-1
800078b6:	14 0c       	add	r12,r10
800078b8:	f8 0c 16 07 	lsr	r12,r12,0x7
800078bc:	a1 7b       	lsl	r11,0x1
800078be:	5d 0c       	ror	r12
800078c0:	5e fc       	retal	r12

800078c2 <__avr32_udiv64>:
800078c2:	d4 31       	pushm	r0-r7,lr
800078c4:	1a 97       	mov	r7,sp
800078c6:	20 3d       	sub	sp,12
800078c8:	10 9c       	mov	r12,r8
800078ca:	12 9e       	mov	lr,r9
800078cc:	14 93       	mov	r3,r10
800078ce:	58 09       	cp.w	r9,0
800078d0:	e0 81 00 bd 	brne	80007a4a <__avr32_udiv64+0x188>
800078d4:	16 38       	cp.w	r8,r11
800078d6:	e0 88 00 40 	brls	80007956 <__avr32_udiv64+0x94>
800078da:	f0 08 12 00 	clz	r8,r8
800078de:	c0 d0       	breq	800078f8 <__avr32_udiv64+0x36>
800078e0:	f6 08 09 4b 	lsl	r11,r11,r8
800078e4:	f0 09 11 20 	rsub	r9,r8,32
800078e8:	f8 08 09 4c 	lsl	r12,r12,r8
800078ec:	f4 09 0a 49 	lsr	r9,r10,r9
800078f0:	f4 08 09 43 	lsl	r3,r10,r8
800078f4:	f3 eb 10 0b 	or	r11,r9,r11
800078f8:	f8 0e 16 10 	lsr	lr,r12,0x10
800078fc:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80007900:	f6 0e 0d 00 	divu	r0,r11,lr
80007904:	e6 0b 16 10 	lsr	r11,r3,0x10
80007908:	00 99       	mov	r9,r0
8000790a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000790e:	e0 0a 02 48 	mul	r8,r0,r10
80007912:	10 3b       	cp.w	r11,r8
80007914:	c0 a2       	brcc	80007928 <__avr32_udiv64+0x66>
80007916:	20 19       	sub	r9,1
80007918:	18 0b       	add	r11,r12
8000791a:	18 3b       	cp.w	r11,r12
8000791c:	c0 63       	brcs	80007928 <__avr32_udiv64+0x66>
8000791e:	10 3b       	cp.w	r11,r8
80007920:	f7 b9 03 01 	sublo	r9,1
80007924:	f7 dc e3 0b 	addcs	r11,r11,r12
80007928:	f6 08 01 01 	sub	r1,r11,r8
8000792c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80007930:	e2 0e 0d 00 	divu	r0,r1,lr
80007934:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007938:	00 98       	mov	r8,r0
8000793a:	e0 0a 02 4a 	mul	r10,r0,r10
8000793e:	14 33       	cp.w	r3,r10
80007940:	c0 82       	brcc	80007950 <__avr32_udiv64+0x8e>
80007942:	20 18       	sub	r8,1
80007944:	18 03       	add	r3,r12
80007946:	18 33       	cp.w	r3,r12
80007948:	c0 43       	brcs	80007950 <__avr32_udiv64+0x8e>
8000794a:	14 33       	cp.w	r3,r10
8000794c:	f7 b8 03 01 	sublo	r8,1
80007950:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80007954:	cd f8       	rjmp	80007b12 <__avr32_udiv64+0x250>
80007956:	58 08       	cp.w	r8,0
80007958:	c0 51       	brne	80007962 <__avr32_udiv64+0xa0>
8000795a:	30 19       	mov	r9,1
8000795c:	f2 08 0d 08 	divu	r8,r9,r8
80007960:	10 9c       	mov	r12,r8
80007962:	f8 06 12 00 	clz	r6,r12
80007966:	c0 41       	brne	8000796e <__avr32_udiv64+0xac>
80007968:	18 1b       	sub	r11,r12
8000796a:	30 19       	mov	r9,1
8000796c:	c4 08       	rjmp	800079ec <__avr32_udiv64+0x12a>
8000796e:	ec 01 11 20 	rsub	r1,r6,32
80007972:	f4 01 0a 49 	lsr	r9,r10,r1
80007976:	f8 06 09 4c 	lsl	r12,r12,r6
8000797a:	f6 06 09 48 	lsl	r8,r11,r6
8000797e:	f6 01 0a 41 	lsr	r1,r11,r1
80007982:	f3 e8 10 08 	or	r8,r9,r8
80007986:	f8 03 16 10 	lsr	r3,r12,0x10
8000798a:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000798e:	e2 03 0d 00 	divu	r0,r1,r3
80007992:	f0 0b 16 10 	lsr	r11,r8,0x10
80007996:	00 9e       	mov	lr,r0
80007998:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000799c:	e0 05 02 49 	mul	r9,r0,r5
800079a0:	12 3b       	cp.w	r11,r9
800079a2:	c0 a2       	brcc	800079b6 <__avr32_udiv64+0xf4>
800079a4:	20 1e       	sub	lr,1
800079a6:	18 0b       	add	r11,r12
800079a8:	18 3b       	cp.w	r11,r12
800079aa:	c0 63       	brcs	800079b6 <__avr32_udiv64+0xf4>
800079ac:	12 3b       	cp.w	r11,r9
800079ae:	f7 be 03 01 	sublo	lr,1
800079b2:	f7 dc e3 0b 	addcs	r11,r11,r12
800079b6:	12 1b       	sub	r11,r9
800079b8:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800079bc:	f6 03 0d 02 	divu	r2,r11,r3
800079c0:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800079c4:	04 99       	mov	r9,r2
800079c6:	e4 05 02 4b 	mul	r11,r2,r5
800079ca:	16 38       	cp.w	r8,r11
800079cc:	c0 a2       	brcc	800079e0 <__avr32_udiv64+0x11e>
800079ce:	20 19       	sub	r9,1
800079d0:	18 08       	add	r8,r12
800079d2:	18 38       	cp.w	r8,r12
800079d4:	c0 63       	brcs	800079e0 <__avr32_udiv64+0x11e>
800079d6:	16 38       	cp.w	r8,r11
800079d8:	f7 b9 03 01 	sublo	r9,1
800079dc:	f1 dc e3 08 	addcs	r8,r8,r12
800079e0:	f4 06 09 43 	lsl	r3,r10,r6
800079e4:	f0 0b 01 0b 	sub	r11,r8,r11
800079e8:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800079ec:	f8 06 16 10 	lsr	r6,r12,0x10
800079f0:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800079f4:	f6 06 0d 00 	divu	r0,r11,r6
800079f8:	e6 0b 16 10 	lsr	r11,r3,0x10
800079fc:	00 9a       	mov	r10,r0
800079fe:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007a02:	e0 0e 02 48 	mul	r8,r0,lr
80007a06:	10 3b       	cp.w	r11,r8
80007a08:	c0 a2       	brcc	80007a1c <__avr32_udiv64+0x15a>
80007a0a:	20 1a       	sub	r10,1
80007a0c:	18 0b       	add	r11,r12
80007a0e:	18 3b       	cp.w	r11,r12
80007a10:	c0 63       	brcs	80007a1c <__avr32_udiv64+0x15a>
80007a12:	10 3b       	cp.w	r11,r8
80007a14:	f7 ba 03 01 	sublo	r10,1
80007a18:	f7 dc e3 0b 	addcs	r11,r11,r12
80007a1c:	f6 08 01 01 	sub	r1,r11,r8
80007a20:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80007a24:	e2 06 0d 00 	divu	r0,r1,r6
80007a28:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007a2c:	00 98       	mov	r8,r0
80007a2e:	e0 0e 02 4b 	mul	r11,r0,lr
80007a32:	16 33       	cp.w	r3,r11
80007a34:	c0 82       	brcc	80007a44 <__avr32_udiv64+0x182>
80007a36:	20 18       	sub	r8,1
80007a38:	18 03       	add	r3,r12
80007a3a:	18 33       	cp.w	r3,r12
80007a3c:	c0 43       	brcs	80007a44 <__avr32_udiv64+0x182>
80007a3e:	16 33       	cp.w	r3,r11
80007a40:	f7 b8 03 01 	sublo	r8,1
80007a44:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80007a48:	c6 98       	rjmp	80007b1a <__avr32_udiv64+0x258>
80007a4a:	16 39       	cp.w	r9,r11
80007a4c:	e0 8b 00 65 	brhi	80007b16 <__avr32_udiv64+0x254>
80007a50:	f2 09 12 00 	clz	r9,r9
80007a54:	c0 b1       	brne	80007a6a <__avr32_udiv64+0x1a8>
80007a56:	10 3a       	cp.w	r10,r8
80007a58:	5f 2a       	srhs	r10
80007a5a:	1c 3b       	cp.w	r11,lr
80007a5c:	5f b8       	srhi	r8
80007a5e:	10 4a       	or	r10,r8
80007a60:	f2 0a 18 00 	cp.b	r10,r9
80007a64:	c5 90       	breq	80007b16 <__avr32_udiv64+0x254>
80007a66:	30 18       	mov	r8,1
80007a68:	c5 98       	rjmp	80007b1a <__avr32_udiv64+0x258>
80007a6a:	f0 09 09 46 	lsl	r6,r8,r9
80007a6e:	f2 03 11 20 	rsub	r3,r9,32
80007a72:	fc 09 09 4e 	lsl	lr,lr,r9
80007a76:	f0 03 0a 48 	lsr	r8,r8,r3
80007a7a:	f6 09 09 4c 	lsl	r12,r11,r9
80007a7e:	f4 03 0a 42 	lsr	r2,r10,r3
80007a82:	ef 46 ff f4 	st.w	r7[-12],r6
80007a86:	f6 03 0a 43 	lsr	r3,r11,r3
80007a8a:	18 42       	or	r2,r12
80007a8c:	f1 ee 10 0c 	or	r12,r8,lr
80007a90:	f8 01 16 10 	lsr	r1,r12,0x10
80007a94:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80007a98:	e6 01 0d 04 	divu	r4,r3,r1
80007a9c:	e4 03 16 10 	lsr	r3,r2,0x10
80007aa0:	08 9e       	mov	lr,r4
80007aa2:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80007aa6:	e8 06 02 48 	mul	r8,r4,r6
80007aaa:	10 33       	cp.w	r3,r8
80007aac:	c0 a2       	brcc	80007ac0 <__avr32_udiv64+0x1fe>
80007aae:	20 1e       	sub	lr,1
80007ab0:	18 03       	add	r3,r12
80007ab2:	18 33       	cp.w	r3,r12
80007ab4:	c0 63       	brcs	80007ac0 <__avr32_udiv64+0x1fe>
80007ab6:	10 33       	cp.w	r3,r8
80007ab8:	f7 be 03 01 	sublo	lr,1
80007abc:	e7 dc e3 03 	addcs	r3,r3,r12
80007ac0:	10 13       	sub	r3,r8
80007ac2:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80007ac6:	e6 01 0d 00 	divu	r0,r3,r1
80007aca:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007ace:	00 98       	mov	r8,r0
80007ad0:	e0 06 02 46 	mul	r6,r0,r6
80007ad4:	0c 3b       	cp.w	r11,r6
80007ad6:	c0 a2       	brcc	80007aea <__avr32_udiv64+0x228>
80007ad8:	20 18       	sub	r8,1
80007ada:	18 0b       	add	r11,r12
80007adc:	18 3b       	cp.w	r11,r12
80007ade:	c0 63       	brcs	80007aea <__avr32_udiv64+0x228>
80007ae0:	0c 3b       	cp.w	r11,r6
80007ae2:	f7 dc e3 0b 	addcs	r11,r11,r12
80007ae6:	f7 b8 03 01 	sublo	r8,1
80007aea:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80007aee:	ee f4 ff f4 	ld.w	r4,r7[-12]
80007af2:	0c 1b       	sub	r11,r6
80007af4:	f0 04 06 42 	mulu.d	r2,r8,r4
80007af8:	06 95       	mov	r5,r3
80007afa:	16 35       	cp.w	r5,r11
80007afc:	e0 8b 00 0a 	brhi	80007b10 <__avr32_udiv64+0x24e>
80007b00:	5f 0b       	sreq	r11
80007b02:	f4 09 09 49 	lsl	r9,r10,r9
80007b06:	12 32       	cp.w	r2,r9
80007b08:	5f b9       	srhi	r9
80007b0a:	f7 e9 00 09 	and	r9,r11,r9
80007b0e:	c0 60       	breq	80007b1a <__avr32_udiv64+0x258>
80007b10:	20 18       	sub	r8,1
80007b12:	30 09       	mov	r9,0
80007b14:	c0 38       	rjmp	80007b1a <__avr32_udiv64+0x258>
80007b16:	30 09       	mov	r9,0
80007b18:	12 98       	mov	r8,r9
80007b1a:	10 9a       	mov	r10,r8
80007b1c:	12 93       	mov	r3,r9
80007b1e:	10 92       	mov	r2,r8
80007b20:	12 9b       	mov	r11,r9
80007b22:	2f dd       	sub	sp,-12
80007b24:	d8 32       	popm	r0-r7,pc

80007b26 <memcpy>:
80007b26:	58 8a       	cp.w	r10,8
80007b28:	c2 f5       	brlt	80007b86 <memcpy+0x60>
80007b2a:	f9 eb 10 09 	or	r9,r12,r11
80007b2e:	e2 19 00 03 	andl	r9,0x3,COH
80007b32:	e0 81 00 97 	brne	80007c60 <memcpy+0x13a>
80007b36:	e0 4a 00 20 	cp.w	r10,32
80007b3a:	c3 b4       	brge	80007bb0 <memcpy+0x8a>
80007b3c:	f4 08 14 02 	asr	r8,r10,0x2
80007b40:	f0 09 11 08 	rsub	r9,r8,8
80007b44:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80007b48:	76 69       	ld.w	r9,r11[0x18]
80007b4a:	99 69       	st.w	r12[0x18],r9
80007b4c:	76 59       	ld.w	r9,r11[0x14]
80007b4e:	99 59       	st.w	r12[0x14],r9
80007b50:	76 49       	ld.w	r9,r11[0x10]
80007b52:	99 49       	st.w	r12[0x10],r9
80007b54:	76 39       	ld.w	r9,r11[0xc]
80007b56:	99 39       	st.w	r12[0xc],r9
80007b58:	76 29       	ld.w	r9,r11[0x8]
80007b5a:	99 29       	st.w	r12[0x8],r9
80007b5c:	76 19       	ld.w	r9,r11[0x4]
80007b5e:	99 19       	st.w	r12[0x4],r9
80007b60:	76 09       	ld.w	r9,r11[0x0]
80007b62:	99 09       	st.w	r12[0x0],r9
80007b64:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007b68:	f8 08 00 28 	add	r8,r12,r8<<0x2
80007b6c:	e0 1a 00 03 	andl	r10,0x3
80007b70:	f4 0a 11 04 	rsub	r10,r10,4
80007b74:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007b78:	17 a9       	ld.ub	r9,r11[0x2]
80007b7a:	b0 a9       	st.b	r8[0x2],r9
80007b7c:	17 99       	ld.ub	r9,r11[0x1]
80007b7e:	b0 99       	st.b	r8[0x1],r9
80007b80:	17 89       	ld.ub	r9,r11[0x0]
80007b82:	b0 89       	st.b	r8[0x0],r9
80007b84:	5e fc       	retal	r12
80007b86:	f4 0a 11 09 	rsub	r10,r10,9
80007b8a:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007b8e:	17 f9       	ld.ub	r9,r11[0x7]
80007b90:	b8 f9       	st.b	r12[0x7],r9
80007b92:	17 e9       	ld.ub	r9,r11[0x6]
80007b94:	b8 e9       	st.b	r12[0x6],r9
80007b96:	17 d9       	ld.ub	r9,r11[0x5]
80007b98:	b8 d9       	st.b	r12[0x5],r9
80007b9a:	17 c9       	ld.ub	r9,r11[0x4]
80007b9c:	b8 c9       	st.b	r12[0x4],r9
80007b9e:	17 b9       	ld.ub	r9,r11[0x3]
80007ba0:	b8 b9       	st.b	r12[0x3],r9
80007ba2:	17 a9       	ld.ub	r9,r11[0x2]
80007ba4:	b8 a9       	st.b	r12[0x2],r9
80007ba6:	17 99       	ld.ub	r9,r11[0x1]
80007ba8:	b8 99       	st.b	r12[0x1],r9
80007baa:	17 89       	ld.ub	r9,r11[0x0]
80007bac:	b8 89       	st.b	r12[0x0],r9
80007bae:	5e fc       	retal	r12
80007bb0:	eb cd 40 c0 	pushm	r6-r7,lr
80007bb4:	18 99       	mov	r9,r12
80007bb6:	22 0a       	sub	r10,32
80007bb8:	b7 07       	ld.d	r6,r11++
80007bba:	b3 26       	st.d	r9++,r6
80007bbc:	b7 07       	ld.d	r6,r11++
80007bbe:	b3 26       	st.d	r9++,r6
80007bc0:	b7 07       	ld.d	r6,r11++
80007bc2:	b3 26       	st.d	r9++,r6
80007bc4:	b7 07       	ld.d	r6,r11++
80007bc6:	b3 26       	st.d	r9++,r6
80007bc8:	22 0a       	sub	r10,32
80007bca:	cf 74       	brge	80007bb8 <memcpy+0x92>
80007bcc:	2f 0a       	sub	r10,-16
80007bce:	c0 65       	brlt	80007bda <memcpy+0xb4>
80007bd0:	b7 07       	ld.d	r6,r11++
80007bd2:	b3 26       	st.d	r9++,r6
80007bd4:	b7 07       	ld.d	r6,r11++
80007bd6:	b3 26       	st.d	r9++,r6
80007bd8:	21 0a       	sub	r10,16
80007bda:	5c 3a       	neg	r10
80007bdc:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80007be0:	d7 03       	nop
80007be2:	d7 03       	nop
80007be4:	f7 36 00 0e 	ld.ub	r6,r11[14]
80007be8:	f3 66 00 0e 	st.b	r9[14],r6
80007bec:	f7 36 00 0d 	ld.ub	r6,r11[13]
80007bf0:	f3 66 00 0d 	st.b	r9[13],r6
80007bf4:	f7 36 00 0c 	ld.ub	r6,r11[12]
80007bf8:	f3 66 00 0c 	st.b	r9[12],r6
80007bfc:	f7 36 00 0b 	ld.ub	r6,r11[11]
80007c00:	f3 66 00 0b 	st.b	r9[11],r6
80007c04:	f7 36 00 0a 	ld.ub	r6,r11[10]
80007c08:	f3 66 00 0a 	st.b	r9[10],r6
80007c0c:	f7 36 00 09 	ld.ub	r6,r11[9]
80007c10:	f3 66 00 09 	st.b	r9[9],r6
80007c14:	f7 36 00 08 	ld.ub	r6,r11[8]
80007c18:	f3 66 00 08 	st.b	r9[8],r6
80007c1c:	f7 36 00 07 	ld.ub	r6,r11[7]
80007c20:	f3 66 00 07 	st.b	r9[7],r6
80007c24:	f7 36 00 06 	ld.ub	r6,r11[6]
80007c28:	f3 66 00 06 	st.b	r9[6],r6
80007c2c:	f7 36 00 05 	ld.ub	r6,r11[5]
80007c30:	f3 66 00 05 	st.b	r9[5],r6
80007c34:	f7 36 00 04 	ld.ub	r6,r11[4]
80007c38:	f3 66 00 04 	st.b	r9[4],r6
80007c3c:	f7 36 00 03 	ld.ub	r6,r11[3]
80007c40:	f3 66 00 03 	st.b	r9[3],r6
80007c44:	f7 36 00 02 	ld.ub	r6,r11[2]
80007c48:	f3 66 00 02 	st.b	r9[2],r6
80007c4c:	f7 36 00 01 	ld.ub	r6,r11[1]
80007c50:	f3 66 00 01 	st.b	r9[1],r6
80007c54:	f7 36 00 00 	ld.ub	r6,r11[0]
80007c58:	f3 66 00 00 	st.b	r9[0],r6
80007c5c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80007c60:	20 1a       	sub	r10,1
80007c62:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007c66:	f8 0a 0b 09 	st.b	r12[r10],r9
80007c6a:	cf b1       	brne	80007c60 <memcpy+0x13a>
80007c6c:	5e fc       	retal	r12

80007c6e <memset>:
80007c6e:	18 98       	mov	r8,r12
80007c70:	c0 38       	rjmp	80007c76 <memset+0x8>
80007c72:	10 cb       	st.b	r8++,r11
80007c74:	20 1a       	sub	r10,1
80007c76:	58 0a       	cp.w	r10,0
80007c78:	cf d1       	brne	80007c72 <memset+0x4>
80007c7a:	5e fc       	retal	r12

80007c7c <strncpy>:
80007c7c:	30 08       	mov	r8,0
80007c7e:	10 3a       	cp.w	r10,r8
80007c80:	5e 0c       	reteq	r12
80007c82:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007c86:	f8 08 0b 09 	st.b	r12[r8],r9
80007c8a:	2f f8       	sub	r8,-1
80007c8c:	58 09       	cp.w	r9,0
80007c8e:	cf 81       	brne	80007c7e <strncpy+0x2>
80007c90:	10 3a       	cp.w	r10,r8
80007c92:	5e 0c       	reteq	r12
80007c94:	f8 08 0b 09 	st.b	r12[r8],r9
80007c98:	2f f8       	sub	r8,-1
80007c9a:	cf bb       	rjmp	80007c90 <strncpy+0x14>

Disassembly of section .exception:

80007e00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80007e00:	c0 08       	rjmp	80007e00 <_evba>
	...

80007e04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80007e04:	c0 08       	rjmp	80007e04 <_handle_TLB_Multiple_Hit>
	...

80007e08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80007e08:	c0 08       	rjmp	80007e08 <_handle_Bus_Error_Data_Fetch>
	...

80007e0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80007e0c:	c0 08       	rjmp	80007e0c <_handle_Bus_Error_Instruction_Fetch>
	...

80007e10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80007e10:	c0 08       	rjmp	80007e10 <_handle_NMI>
	...

80007e14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80007e14:	c0 08       	rjmp	80007e14 <_handle_Instruction_Address>
	...

80007e18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80007e18:	c0 08       	rjmp	80007e18 <_handle_ITLB_Protection>
	...

80007e1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80007e1c:	c0 08       	rjmp	80007e1c <_handle_Breakpoint>
	...

80007e20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80007e20:	c0 08       	rjmp	80007e20 <_handle_Illegal_Opcode>
	...

80007e24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80007e24:	c0 08       	rjmp	80007e24 <_handle_Unimplemented_Instruction>
	...

80007e28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80007e28:	c0 08       	rjmp	80007e28 <_handle_Privilege_Violation>
	...

80007e2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR UC3.
_handle_Floating_Point:
	rjmp $
80007e2c:	c0 08       	rjmp	80007e2c <_handle_Floating_Point>
	...

80007e30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR UC3.
_handle_Coprocessor_Absent:
	rjmp $
80007e30:	c0 08       	rjmp	80007e30 <_handle_Coprocessor_Absent>
	...

80007e34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80007e34:	c0 08       	rjmp	80007e34 <_handle_Data_Address_Read>
	...

80007e38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80007e38:	c0 08       	rjmp	80007e38 <_handle_Data_Address_Write>
	...

80007e3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80007e3c:	c0 08       	rjmp	80007e3c <_handle_DTLB_Protection_Read>
	...

80007e40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80007e40:	c0 08       	rjmp	80007e40 <_handle_DTLB_Protection_Write>
	...

80007e44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80007e44:	c0 08       	rjmp	80007e44 <_handle_DTLB_Modified>
	...

80007e50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80007e50:	c0 08       	rjmp	80007e50 <_handle_ITLB_Miss>
	...

80007e60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80007e60:	c0 08       	rjmp	80007e60 <_handle_DTLB_Miss_Read>
	...

80007e70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80007e70:	c0 08       	rjmp	80007e70 <_handle_DTLB_Miss_Write>
	...

80007f00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	lda.w   pc, SCALLYield
80007f00:	fe cf 26 c0 	sub	pc,pc,9920

80007f04 <_int0>:
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
	rete
.endr
80007f04:	30 0c       	mov	r12,0
80007f06:	fe b0 f5 a5 	rcall	80006a50 <_get_interrupt_handler>
80007f0a:	58 0c       	cp.w	r12,0
80007f0c:	f8 0f 17 10 	movne	pc,r12
80007f10:	d6 03       	rete

80007f12 <_int1>:
80007f12:	30 1c       	mov	r12,1
80007f14:	fe b0 f5 9e 	rcall	80006a50 <_get_interrupt_handler>
80007f18:	58 0c       	cp.w	r12,0
80007f1a:	f8 0f 17 10 	movne	pc,r12
80007f1e:	d6 03       	rete

80007f20 <_int2>:
80007f20:	30 2c       	mov	r12,2
80007f22:	fe b0 f5 97 	rcall	80006a50 <_get_interrupt_handler>
80007f26:	58 0c       	cp.w	r12,0
80007f28:	f8 0f 17 10 	movne	pc,r12
80007f2c:	d6 03       	rete

80007f2e <_int3>:
80007f2e:	30 3c       	mov	r12,3
80007f30:	fe b0 f5 90 	rcall	80006a50 <_get_interrupt_handler>
80007f34:	58 0c       	cp.w	r12,0
80007f36:	f8 0f 17 10 	movne	pc,r12
80007f3a:	d6 03       	rete
80007f3c:	d7 03       	nop
80007f3e:	d7 03       	nop
80007f40:	d7 03       	nop
80007f42:	d7 03       	nop
80007f44:	d7 03       	nop
80007f46:	d7 03       	nop
80007f48:	d7 03       	nop
80007f4a:	d7 03       	nop
80007f4c:	d7 03       	nop
80007f4e:	d7 03       	nop
80007f50:	d7 03       	nop
80007f52:	d7 03       	nop
80007f54:	d7 03       	nop
80007f56:	d7 03       	nop
80007f58:	d7 03       	nop
80007f5a:	d7 03       	nop
80007f5c:	d7 03       	nop
80007f5e:	d7 03       	nop
80007f60:	d7 03       	nop
80007f62:	d7 03       	nop
80007f64:	d7 03       	nop
80007f66:	d7 03       	nop
80007f68:	d7 03       	nop
80007f6a:	d7 03       	nop
80007f6c:	d7 03       	nop
80007f6e:	d7 03       	nop
80007f70:	d7 03       	nop
80007f72:	d7 03       	nop
80007f74:	d7 03       	nop
80007f76:	d7 03       	nop
80007f78:	d7 03       	nop
80007f7a:	d7 03       	nop
80007f7c:	d7 03       	nop
80007f7e:	d7 03       	nop
80007f80:	d7 03       	nop
80007f82:	d7 03       	nop
80007f84:	d7 03       	nop
80007f86:	d7 03       	nop
80007f88:	d7 03       	nop
80007f8a:	d7 03       	nop
80007f8c:	d7 03       	nop
80007f8e:	d7 03       	nop
80007f90:	d7 03       	nop
80007f92:	d7 03       	nop
80007f94:	d7 03       	nop
80007f96:	d7 03       	nop
80007f98:	d7 03       	nop
80007f9a:	d7 03       	nop
80007f9c:	d7 03       	nop
80007f9e:	d7 03       	nop
80007fa0:	d7 03       	nop
80007fa2:	d7 03       	nop
80007fa4:	d7 03       	nop
80007fa6:	d7 03       	nop
80007fa8:	d7 03       	nop
80007faa:	d7 03       	nop
80007fac:	d7 03       	nop
80007fae:	d7 03       	nop
80007fb0:	d7 03       	nop
80007fb2:	d7 03       	nop
80007fb4:	d7 03       	nop
80007fb6:	d7 03       	nop
80007fb8:	d7 03       	nop
80007fba:	d7 03       	nop
80007fbc:	d7 03       	nop
80007fbe:	d7 03       	nop
80007fc0:	d7 03       	nop
80007fc2:	d7 03       	nop
80007fc4:	d7 03       	nop
80007fc6:	d7 03       	nop
80007fc8:	d7 03       	nop
80007fca:	d7 03       	nop
80007fcc:	d7 03       	nop
80007fce:	d7 03       	nop
80007fd0:	d7 03       	nop
80007fd2:	d7 03       	nop
80007fd4:	d7 03       	nop
80007fd6:	d7 03       	nop
80007fd8:	d7 03       	nop
80007fda:	d7 03       	nop
80007fdc:	d7 03       	nop
80007fde:	d7 03       	nop
80007fe0:	d7 03       	nop
80007fe2:	d7 03       	nop
80007fe4:	d7 03       	nop
80007fe6:	d7 03       	nop
80007fe8:	d7 03       	nop
80007fea:	d7 03       	nop
80007fec:	d7 03       	nop
80007fee:	d7 03       	nop
80007ff0:	d7 03       	nop
80007ff2:	d7 03       	nop
80007ff4:	d7 03       	nop
80007ff6:	d7 03       	nop
80007ff8:	d7 03       	nop
80007ffa:	d7 03       	nop
80007ffc:	d7 03       	nop
80007ffe:	d7 03       	nop
