Command: /home/hhj/codes/MIT_Lab/Tutorials/ExLab01/./testbench.simv -l sim.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Jul  8 05:58 2023
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'testbench.fsdb'
*Verdi* : Begin traversing the MDAs under scope (testbench), layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*Verdi* : Begin traversing the scope (testbench), layer (0).
*Verdi* : End of traversing.
VCD+ Writer O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
dump success
$finish called from file "./tb.v", line 167.
$finish at simulation time               266500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2665000 ps
CPU Time:      0.160 seconds;       Data structure size:   0.0Mb
Sat Jul  8 05:58:59 2023
