Vivado Simulator 2017.1
Time resolution is 1 ps
Note: completed after 5 clockcycles
Time: 50 ns  Iteration: 1  Process: /LogicGates_tb/TraceFileTester  File: C:/Users/ihicajo/Documents/Xilinx/LogicGates/LogicGates.srcs/sources_1/imports/vhdl/TestBench_LogicGates.vhdl
