// Seed: 3371356641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign (strong1, highz0) id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output tri0 id_5
    , id_30,
    output wand id_6,
    output wire id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wor id_13,
    input wand id_14,
    output tri0 id_15,
    input wire id_16,
    output tri1 id_17,
    output wand id_18,
    input tri0 id_19,
    output wand id_20,
    input tri id_21,
    input wire id_22,
    output uwire id_23,
    input wor id_24,
    input uwire id_25
    , id_31,
    input tri0 id_26,
    output tri id_27,
    output wor id_28
);
  always @(negedge id_25) id_31 = 1;
  module_0 modCall_1 (
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30,
      id_31,
      id_30,
      id_31,
      id_31
  );
endmodule
