;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, 3
	ADD -816, <0
	MOV 270, 67
	MOV -7, <-20
	SUB <0, -0
	SUB @121, 103
	SPL 0, <-54
	DJN -1, @-20
	SLT 300, 93
	SUB -0, 200
	SPL 0, <-54
	SUB @-127, 100
	CMP @121, 103
	SUB @121, 103
	ADD 56, @300
	SUB @-127, 100
	MOV 200, -730
	DAT #0, <6
	SUB #72, @200
	SUB -816, <0
	SUB @20, 73
	SUB <0, @2
	ADD 56, @300
	DJN <130, 9
	SUB -207, <-120
	SUB <0, @2
	JMZ <130, 9
	DJN <130, 9
	JMP @200, @-730
	SLT 701, 100
	SUB -816, <0
	JMN -1, @-20
	CMP <-360, 46
	CMP -207, <-120
	ADD 210, 30
	JMP @72, #200
	SPL 0, <-54
	SUB 12, @10
	CMP -207, <-120
	ADD -1, 4
	SLT 300, 90
	MOV -7, <-20
	SPL 0, <-54
	CMP -207, <-120
	SPL 0, <-54
	CMP -207, <-120
