canvasgrid_ram.v,verilog,xil_defaultlib,../../../../ULTIMATE_FINAL_PROJECT.srcs/sources_1/ip/canvasgrid_ram/sim/canvasgrid_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
