
*** Running vivado
    with args -log interconnect_3S3M_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source interconnect_3S3M_xbar_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source interconnect_3S3M_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.676 ; gain = 156.000
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_3S3M_xbar_0
Command: synth_design -top interconnect_3S3M_xbar_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24952
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1880.426 ; gain = 406.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'interconnect_3S3M_xbar_0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/synth/interconnect_3S3M_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_arbiter_resp' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_arbiter_resp' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_router' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_router' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized3' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized3' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'interconnect_3S3M_xbar_0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/synth/interconnect_3S3M_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_27_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_27_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_27_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_27_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[11] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[10] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[9] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[8] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[11] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[10] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[9] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[8] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[31] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[30] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[29] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[28] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[27] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[26] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[25] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[24] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[23] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[22] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[21] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[20] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[19] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[18] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[17] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[16] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[15] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[11] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[10] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[9] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[8] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2121.875 ; gain = 648.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2121.875 ; gain = 648.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2121.875 ; gain = 648.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 2126.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/interconnect_3S3M_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/interconnect_3S3M_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2230.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2230.832 ; gain = 0.273
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 38    
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               72 Bit    Registers := 6     
	               68 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 42    
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input   72 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 46    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 119   
	   4 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_28_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_28_wdata_mux__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     8|
|2     |LUT2    |    42|
|3     |LUT3    |   193|
|4     |LUT4    |   190|
|5     |LUT5    |   351|
|6     |LUT6    |   195|
|7     |SRLC32E |    12|
|8     |FDRE    |   597|
|9     |FDSE    |    25|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2230.832 ; gain = 757.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 239 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 2230.832 ; gain = 648.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2230.832 ; gain = 757.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2230.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2230.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 20162839
INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 2230.832 ; gain = 1148.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/interconnect_3S3M_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP interconnect_3S3M_xbar_0, cache-ID = 7310ef4248ada6af
INFO: [Coretcl 2-1174] Renamed 51 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/interconnect_3S3M_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file interconnect_3S3M_xbar_0_utilization_synth.rpt -pb interconnect_3S3M_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 19:06:23 2023...

*** Running vivado
    with args -log interconnect_3S3M_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source interconnect_3S3M_xbar_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source interconnect_3S3M_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1039.793 ; gain = 156.141
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_3S3M_xbar_0
Command: synth_design -top interconnect_3S3M_xbar_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10012
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1882.785 ; gain = 407.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'interconnect_3S3M_xbar_0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/synth/interconnect_3S3M_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_arbiter_resp' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_arbiter_resp' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_router' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_router' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized3' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized3' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'interconnect_3S3M_xbar_0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/synth/interconnect_3S3M_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_27_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_27_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_27_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_27_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[11] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[10] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[9] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[8] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2123.922 ; gain = 648.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2123.922 ; gain = 648.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2123.922 ; gain = 648.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2123.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/interconnect_3S3M_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/interconnect_3S3M_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2224.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2224.102 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 36    
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               72 Bit    Registers := 6     
	               68 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input   72 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 15    
	   2 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 44    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 114   
	   4 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_28_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_28_wdata_mux__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:54 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     8|
|2     |LUT2    |    43|
|3     |LUT3    |   193|
|4     |LUT4    |   371|
|5     |LUT5    |   204|
|6     |LUT6    |   210|
|7     |SRLC32E |    10|
|8     |FDRE    |   592|
|9     |FDSE    |    22|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2224.102 ; gain = 749.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 388 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 2224.102 ; gain = 648.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:55 . Memory (MB): peak = 2224.102 ; gain = 749.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 2224.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6d7d51fd
INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:00 . Memory (MB): peak = 2224.102 ; gain = 1139.418
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/interconnect_3S3M_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP interconnect_3S3M_xbar_0, cache-ID = b28427f1495108ff
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/interconnect_3S3M_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file interconnect_3S3M_xbar_0_utilization_synth.rpt -pb interconnect_3S3M_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 19:08:23 2023...

*** Running vivado
    with args -log interconnect_3S3M_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source interconnect_3S3M_xbar_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source interconnect_3S3M_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.406 ; gain = 155.113
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: interconnect_3S3M_xbar_0
Command: synth_design -top interconnect_3S3M_xbar_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23792
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1881.645 ; gain = 406.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'interconnect_3S3M_xbar_0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/synth/interconnect_3S3M_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_arbiter_resp' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_arbiter_resp' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_router' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_router' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized3' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized3' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'interconnect_3S3M_xbar_0' (0#1) [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/synth/interconnect_3S3M_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_27_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_27_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_27_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_27_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_28_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_28_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[3] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[2] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[1] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWVALID[0] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[17] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[16] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[15] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[14] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[13] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[12] in module axi_crossbar_v2_1_28_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2126.879 ; gain = 651.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2126.879 ; gain = 651.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2126.879 ; gain = 651.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2128.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/interconnect_3S3M_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.gen/sources_1/bd/interconnect_3S3M/ip/interconnect_3S3M_xbar_0/interconnect_3S3M_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2235.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 2235.105 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 56    
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               73 Bit    Registers := 6     
	               69 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 39    
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input   73 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 15    
	   2 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 118   
	   4 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_28_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_28_wdata_mux__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:51 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     6|
|2     |LUT2    |    61|
|3     |LUT3    |   220|
|4     |LUT4    |   404|
|5     |LUT5    |   192|
|6     |LUT6    |   299|
|7     |SRLC32E |    10|
|8     |FDRE    |   670|
|9     |FDSE    |    26|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2235.105 ; gain = 759.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 387 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 2235.105 ; gain = 651.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2235.105 ; gain = 759.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2235.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2235.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5f612d4d
INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 2235.105 ; gain = 1150.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/interconnect_3S3M_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP interconnect_3S3M_xbar_0, cache-ID = f3087fe7b1834788
INFO: [Coretcl 2-1174] Renamed 53 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaTest/rvfpga_interconnect/rvfpga_interconnect.runs/interconnect_3S3M_xbar_0_synth_1/interconnect_3S3M_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file interconnect_3S3M_xbar_0_utilization_synth.rpt -pb interconnect_3S3M_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 19:47:30 2023...
