
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.320 ; gain = 100.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'adj_clk_module' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/adj_clk_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adj_clk_module' (1#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/adj_clk_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (2#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'clk_for_ult' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/clk_for_ult.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_for_ult' (3#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/clk_for_ult.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_for_death' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/clk_for_death.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_for_death' (4#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/clk_for_death.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_disp_save' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/seg_disp_save.v:23]
	Parameter empty bound to: 7'b1111111 
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1001111 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter low bound to: 7'b1000111 
	Parameter med bound to: 7'b1101010 
	Parameter high bound to: 7'b0001001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/seg_disp_save.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/seg_disp_save.v:97]
INFO: [Synth 8-6155] done synthesizing module 'seg_disp_save' (5#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/seg_disp_save.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'seg' does not match port width (8) of module 'seg_disp_save' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/main.v:59]
INFO: [Synth 8-6157] synthesizing module 'single_pulse_debounce' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/single_pulse_debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'd_flipflop' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/d_flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'd_flipflop' (6#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/d_flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse_debounce' (7#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/single_pulse_debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/Oled_Display.v:23]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/Oled_Display.v:111]
INFO: [Synth 8-226] default block is never used [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/Oled_Display.v:188]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/Oled_Display.v:336]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (8#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/Oled_Display.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'teststate' does not match port width (5) of module 'Oled_Display' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/main.v:91]
INFO: [Synth 8-6157] synthesizing module 'iron_man_oled_2' [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/iron_man_oled_2.v:23]
	Parameter sky bound to: 16'b0000000000000000 
	Parameter black bound to: 16'b0000000000000000 
	Parameter grey bound to: 16'b1101011001111001 
	Parameter dark_grey bound to: 16'b1000010000010000 
	Parameter red bound to: 16'b1111100000000000 
	Parameter dark_red bound to: 16'b1100000000000000 
	Parameter green bound to: 16'b0000011111100000 
	Parameter yellow bound to: 16'b1111111000000000 
	Parameter dark_yellow bound to: 16'b1011110001100000 
	Parameter purple bound to: 16'b1100001101011101 
	Parameter dark_purple bound to: 16'b1110011000010100 
	Parameter blue bound to: 16'b0000000000011111 
	Parameter light_blue bound to: 16'b0000010110011110 
	Parameter dark_blue bound to: 16'b0000011100011000 
	Parameter darkest_blue bound to: 16'b0000010000011000 
	Parameter white bound to: 16'b1111111111111111 
WARNING: [Synth 8-6014] Unused sequential element randomnumber_thanos_reg was removed.  [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/iron_man_oled_2.v:179]
WARNING: [Synth 8-6014] Unused sequential element randomnumber_reg was removed.  [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/iron_man_oled_2.v:180]
WARNING: [Synth 8-6014] Unused sequential element drone_speed_reg was removed.  [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/iron_man_oled_2.v:191]
WARNING: [Synth 8-6014] Unused sequential element drone2_speed_reg was removed.  [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/iron_man_oled_2.v:239]
WARNING: [Synth 8-6014] Unused sequential element teleport_freq_reg was removed.  [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/iron_man_oled_2.v:290]
WARNING: [Synth 8-6014] Unused sequential element bulletspeed_reg was removed.  [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/iron_man_oled_2.v:398]
INFO: [Synth 8-6155] done synthesizing module 'iron_man_oled_2' (9#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/iron_man_oled_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[11]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[10]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[9]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[8]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[6]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[5]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[4]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[3]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[2]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[1]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[0]
WARNING: [Synth 8-3331] design main has unconnected port JA[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 445.086 ; gain = 188.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 445.086 ; gain = 188.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 445.086 ; gain = 188.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/constrs_1/new/ironman_constr.xdc]
Finished Parsing XDC File [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/constrs_1/new/ironman_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jcube/Downloads/iron_man_game/iron_man_game.srcs/constrs_1/new/ironman_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 791.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 791.863 ; gain = 535.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 791.863 ; gain = 535.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 791.863 ; gain = 535.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "win" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "kill_count" won't be mapped to RAM because address size (41) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "thanos_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bulletstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "thanos_pew" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "win" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "kill_count" won't be mapped to RAM because address size (41) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "thanos_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bulletstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "thanos_pew" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pixel_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "n_drone3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_drone22" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "startofbullet_j2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 791.863 ; gain = 535.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 23    
	   3 Input     41 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 143   
	   2 Input     11 Bit       Adders := 24    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               41 Bit    Registers := 11    
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 20    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     41 Bit        Muxes := 60    
	   4 Input     41 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 144   
	   3 Input     16 Bit        Muxes := 16    
	   4 Input     16 Bit        Muxes := 16    
	   5 Input     16 Bit        Muxes := 7     
	   6 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 17    
	   2 Input     11 Bit        Muxes := 261   
	   4 Input     11 Bit        Muxes := 12    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 36    
	  10 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 43    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 213   
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module adj_clk_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module clk_for_ult 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_for_death 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module seg_disp_save 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 36    
	  10 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
Module d_flipflop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module iron_man_oled_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 16    
	   3 Input     41 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 143   
	   2 Input     11 Bit       Adders := 24    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               41 Bit    Registers := 11    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 20    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     41 Bit        Muxes := 60    
	   4 Input     41 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 142   
	   4 Input     16 Bit        Muxes := 16    
	   5 Input     16 Bit        Muxes := 7     
	   6 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 261   
	   4 Input     11 Bit        Muxes := 12    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 206   
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (41) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (41) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "kill_count" won't be mapped to RAM because address size (41) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[11]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[10]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[9]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[8]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[6]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[5]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[4]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[3]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[2]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[1]
WARNING: [Synth 8-3331] design iron_man_oled_2 has unconnected port sw[0]
WARNING: [Synth 8-3331] design main has unconnected port JA[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 998.199 ; gain = 741.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 998.199 ; gain = 741.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 998.199 ; gain = 741.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dev4/ignore_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/k_drone_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/k_drone_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/k_drone_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/k_drone_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/k_drone2_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/k_drone2_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/k_drone2_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/k_drone2_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[40]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[39]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[38]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[37]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[36]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[35]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[34]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[33]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[32]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (dev4/teleport_animation_reg[1]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1063.652 ; gain = 806.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1063.652 ; gain = 806.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1063.652 ; gain = 806.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1063.652 ; gain = 806.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1063.652 ; gain = 806.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1063.652 ; gain = 806.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1063.652 ; gain = 806.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |  1046|
|3     |LUT1   |    89|
|4     |LUT2   |  1080|
|5     |LUT3   |  1019|
|6     |LUT4   |  1642|
|7     |LUT5   |  1433|
|8     |LUT6   |  2500|
|9     |MUXF7  |    16|
|10    |FDRE   |  1164|
|11    |FDRE_1 |    31|
|12    |FDSE   |    22|
|13    |FDSE_1 |     1|
|14    |IBUF   |    14|
|15    |OBUF   |    37|
|16    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      | 10099|
|2     |  dev1   |adj_clk_module        |    84|
|3     |  dev2   |single_pulse_debounce |   213|
|4     |    dev1 |adj_clk_module_5      |    73|
|5     |    dev2 |d_flipflop            |   138|
|6     |    dev3 |d_flipflop_6          |     2|
|7     |  dev3   |Oled_Display          |   697|
|8     |  dev4   |iron_man_oled_2       |  7684|
|9     |  fa0    |adj_clk_module_0      |    83|
|10    |  fa1    |Audio_Capture         |    71|
|11    |  fa2    |seg_disp_save         |   462|
|12    |    fa1  |adj_clk_module_3      |    75|
|13    |    fa2  |adj_clk_module_4      |    84|
|14    |  fa3    |clk_for_ult           |    75|
|15    |    fa0  |adj_clk_module_2      |    73|
|16    |  fa4    |clk_for_death         |    76|
|17    |    fa0  |adj_clk_module_1      |    73|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1063.652 ; gain = 806.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1063.652 ; gain = 460.047
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 1063.652 ; gain = 806.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1063.652 ; gain = 819.680
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jcube/Downloads/iron_man_game/iron_man_game.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1063.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  1 15:15:04 2021...
