{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498842063945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498842063947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:01:03 2017 " "Processing started: Fri Jun 30 14:01:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498842063947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842063947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistemaComputacional -c sistemaComputacional " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistemaComputacional -c sistemaComputacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842063947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498842064399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498842064399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoDeRegistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoDeRegistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoDeRegistradores " "Found entity 1: bancoDeRegistradores" {  } { { "bancoDeRegistradores.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/bancoDeRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor17.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor17.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor17 " "Found entity 1: extensor17" {  } { { "extensor17.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/extensor17.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorDePrograma.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorDePrograma.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorDePrograma " "Found entity 1: contadorDePrograma" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memoriaDeInstrucoes.v(23) " "Verilog HDL warning at memoriaDeInstrucoes.v(23): extended using \"x\" or \"z\"" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeInstrucoes.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1498842084251 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memoriaDeInstrucoes.v(24) " "Verilog HDL warning at memoriaDeInstrucoes.v(24): extended using \"x\" or \"z\"" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeInstrucoes.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1498842084251 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memoriaDeInstrucoes.v(17) " "Verilog HDL information at memoriaDeInstrucoes.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeInstrucoes.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498842084251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaDeInstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaDeInstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDeInstrucoes " "Found entity 1: memoriaDeInstrucoes" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaDeDados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaDeDados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDeDados " "Found entity 1: memoriaDeDados" {  } { { "memoriaDeDados.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradaDeDadosSwitch.v 1 1 " "Found 1 design units, including 1 entities, in source file entradaDeDadosSwitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDeDadosSwitch " "Found entity 1: entradaDeDadosSwitch" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084254 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binarioParaBCD.v(24) " "Verilog HDL information at binarioParaBCD.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498842084260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarioParaBCD.v 1 1 " "Found 1 design units, including 1 entities, in source file binarioParaBCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarioParaBCD " "Found entity 1: binarioParaBCD" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quebraNumero.v 1 1 " "Found 1 design units, including 1 entities, in source file quebraNumero.v" { { "Info" "ISGN_ENTITY_NAME" "1 quebraNumero " "Found entity 1: quebraNumero" {  } { { "quebraNumero.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/quebraNumero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor27.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor27.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor27 " "Found entity 1: extensor27" {  } { { "extensor27.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/extensor27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeDeControle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadeDeControle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControle " "Found entity 1: unidadeDeControle" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/unidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaComputacional.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaComputacional.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaComputacional " "Found entity 1: sistemaComputacional" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084277 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1498842084283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteSegmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file seteSegmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 seteSegmentos " "Found entity 1: seteSegmentos" {  } { { "seteSegmentos.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/seteSegmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteSegmentosSinalNegativo.v 1 1 " "Found 1 design units, including 1 entities, in source file seteSegmentosSinalNegativo.v" { { "Info" "ISGN_ENTITY_NAME" "1 seteSegmentosSinalNegativo " "Found entity 1: seteSegmentosSinalNegativo" {  } { { "seteSegmentosSinalNegativo.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/seteSegmentosSinalNegativo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor22.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor22.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor22 " "Found entity 1: extensor22" {  } { { "extensor22.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/extensor22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084286 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binarioParaBCD2.v(18) " "Verilog HDL information at binarioParaBCD2.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD2.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498842084287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarioParaBCD2.v 1 1 " "Found 1 design units, including 1 entities, in source file binarioParaBCD2.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarioParaBCD2 " "Found entity 1: binarioParaBCD2" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/DeBounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498842084289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imediatoExtendido2 sistemaComputacional.v(175) " "Verilog HDL Implicit Net warning at sistemaComputacional.v(175): created implicit net for \"imediatoExtendido2\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistemaComputacional " "Elaborating entity \"sistemaComputacional\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498842084418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sistemaComputacional.v(123) " "Verilog HDL assignment warning at sistemaComputacional.v(123): truncated value with size 32 to match size of target (1)" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498842084421 "|sistemaComputacional"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:t " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:t\"" {  } { { "sistemaComputacional.v" "t" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 temporizador.v(11) " "Verilog HDL assignment warning at temporizador.v(11): truncated value with size 32 to match size of target (3)" {  } { { "temporizador.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/temporizador.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498842084573 "|sistemaComputacional|temporizador:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorDePrograma contadorDePrograma:PC " "Elaborating entity \"contadorDePrograma\" for hierarchy \"contadorDePrograma:PC\"" {  } { { "sistemaComputacional.v" "PC" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor27 contadorDePrograma:PC\|extensor27:extendeJump " "Elaborating entity \"extensor27\" for hierarchy \"contadorDePrograma:PC\|extensor27:extendeJump\"" {  } { { "contadorDePrograma.v" "extendeJump" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor17 contadorDePrograma:PC\|extensor17:extendeBranch " "Elaborating entity \"extensor17\" for hierarchy \"contadorDePrograma:PC\|extensor17:extendeBranch\"" {  } { { "contadorDePrograma.v" "extendeBranch" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDeInstrucoes memoriaDeInstrucoes:M1 " "Elaborating entity \"memoriaDeInstrucoes\" for hierarchy \"memoriaDeInstrucoes:M1\"" {  } { { "sistemaComputacional.v" "M1" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084586 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaDeInstrucoes\[6\]\[26..0\] 0 memoriaDeInstrucoes.v(13) " "Net \"memoriaDeInstrucoes\[6\]\[26..0\]\" at memoriaDeInstrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeInstrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498842084593 "|sistemaComputacional|memoriaDeInstrucoes:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaDeInstrucoes\[20..7\] 0 memoriaDeInstrucoes.v(13) " "Net \"memoriaDeInstrucoes\[20..7\]\" at memoriaDeInstrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeInstrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498842084594 "|sistemaComputacional|memoriaDeInstrucoes:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaDeInstrucoes\[5\]\[21..0\] 0 memoriaDeInstrucoes.v(13) " "Net \"memoriaDeInstrucoes\[5\]\[21..0\]\" at memoriaDeInstrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeInstrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498842084594 "|sistemaComputacional|memoriaDeInstrucoes:M1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaDeInstrucoes\[0\] 0 memoriaDeInstrucoes.v(13) " "Net \"memoriaDeInstrucoes\[0\]\" at memoriaDeInstrucoes.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaDeInstrucoes.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeInstrucoes.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498842084594 "|sistemaComputacional|memoriaDeInstrucoes:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDeControle unidadeDeControle:uc " "Elaborating entity \"unidadeDeControle\" for hierarchy \"unidadeDeControle:uc\"" {  } { { "sistemaComputacional.v" "uc" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084594 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero unidadeDeControle.v(109) " "Verilog HDL Always Construct warning at unidadeDeControle.v(109): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/unidadeDeControle.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084596 "|sistemaComputacional|unidadeDeControle:uc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaSwitch unidadeDeControle.v(111) " "Verilog HDL Always Construct warning at unidadeDeControle.v(111): variable \"estagioEntradaSwitch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/unidadeDeControle.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084596 "|sistemaComputacional|unidadeDeControle:uc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaBanco unidadeDeControle.v(111) " "Verilog HDL Always Construct warning at unidadeDeControle.v(111): variable \"estagioEntradaBanco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/unidadeDeControle.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084596 "|sistemaComputacional|unidadeDeControle:uc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaBanco unidadeDeControle.v(117) " "Verilog HDL Always Construct warning at unidadeDeControle.v(117): variable \"estagioEntradaBanco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/unidadeDeControle.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084596 "|sistemaComputacional|unidadeDeControle:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor22 extensor22:imediatoExtensor22 " "Elaborating entity \"extensor22\" for hierarchy \"extensor22:imediatoExtensor22\"" {  } { { "sistemaComputacional.v" "imediatoExtensor22" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:multiplexador0 " "Elaborating entity \"mux\" for hierarchy \"mux:multiplexador0\"" {  } { { "sistemaComputacional.v" "multiplexador0" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaDeDadosSwitch entradaDeDadosSwitch:e1 " "Elaborating entity \"entradaDeDadosSwitch\" for hierarchy \"entradaDeDadosSwitch:e1\"" {  } { { "sistemaComputacional.v" "e1" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084606 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaUC entradaDeDadosSwitch.v(21) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(21): variable \"estagioEntradaUC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaSwitch entradaDeDadosSwitch.v(22) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(22): variable \"entradaSwitch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "entradaSwitch entradaDeDadosSwitch.v(23) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(23): variable \"entradaSwitch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaSwitch entradaDeDadosSwitch.v(25) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(25): variable \"estagioEntradaSwitch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaBanco entradaDeDadosSwitch.v(26) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(26): variable \"estagioEntradaBanco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estagioEntradaUC entradaDeDadosSwitch.v(27) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(27): variable \"estagioEntradaUC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dado entradaDeDadosSwitch.v(19) " "Verilog HDL Always Construct warning at entradaDeDadosSwitch.v(19): inferring latch(es) for variable \"dado\", which holds its previous value in one or more paths through the always construct" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[0\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[0\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[1\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[1\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[2\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[2\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[3\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[3\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[4\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[4\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[5\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[5\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[6\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[6\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[7\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[7\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084613 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[8\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[8\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[9\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[9\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[10\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[10\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[11\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[11\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[12\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[12\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[13\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[13\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[14\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[14\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[15\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[15\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[16\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[16\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[17\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[17\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[18\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[18\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[19\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[19\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[20\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[20\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[21\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[21\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[22\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[22\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[23\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[23\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[24\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[24\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[25\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[25\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[26\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[26\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[27\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[27\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[28\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[28\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[29\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[29\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[30\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[30\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[31\] entradaDeDadosSwitch.v(19) " "Inferred latch for \"dado\[31\]\" at entradaDeDadosSwitch.v(19)" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084614 "|sistemaComputacional|entradaDeDadosSwitch:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoDeRegistradores bancoDeRegistradores:br1 " "Elaborating entity \"bancoDeRegistradores\" for hierarchy \"bancoDeRegistradores:br1\"" {  } { { "sistemaComputacional.v" "br1" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:cpuULA " "Elaborating entity \"ula\" for hierarchy \"ula:cpuULA\"" {  } { { "sistemaComputacional.v" "cpuULA" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDeDados memoriaDeDados:memDados " "Elaborating entity \"memoriaDeDados\" for hierarchy \"memoriaDeDados:memDados\"" {  } { { "sistemaComputacional.v" "memDados" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quebraNumero quebraNumero:q1 " "Elaborating entity \"quebraNumero\" for hierarchy \"quebraNumero:q1\"" {  } { { "sistemaComputacional.v" "q1" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarioParaBCD quebraNumero:q1\|binarioParaBCD:binarioParaBCD1 " "Elaborating entity \"binarioParaBCD\" for hierarchy \"quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\"" {  } { { "quebraNumero.v" "binarioParaBCD1" { Text "/home-local/aluno/92256/SistemaComputacional/quebraNumero.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD.v(34) " "Verilog HDL assignment warning at binarioParaBCD.v(34): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD.v(36) " "Verilog HDL assignment warning at binarioParaBCD.v(36): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD.v(38) " "Verilog HDL assignment warning at binarioParaBCD.v(38): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "centena binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"centena\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dezena binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"dezena\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unidade binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"unidade\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "deslocado binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"deslocado\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i binarioParaBCD.v(24) " "Verilog HDL Always Construct warning at binarioParaBCD.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[0\] binarioParaBCD.v(24) " "Inferred latch for \"unidade\[0\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[1\] binarioParaBCD.v(24) " "Inferred latch for \"unidade\[1\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[2\] binarioParaBCD.v(24) " "Inferred latch for \"unidade\[2\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unidade\[3\] binarioParaBCD.v(24) " "Inferred latch for \"unidade\[3\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[0\] binarioParaBCD.v(24) " "Inferred latch for \"dezena\[0\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[1\] binarioParaBCD.v(24) " "Inferred latch for \"dezena\[1\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[2\] binarioParaBCD.v(24) " "Inferred latch for \"dezena\[2\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084630 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezena\[3\] binarioParaBCD.v(24) " "Inferred latch for \"dezena\[3\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084631 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[0\] binarioParaBCD.v(24) " "Inferred latch for \"centena\[0\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084631 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[1\] binarioParaBCD.v(24) " "Inferred latch for \"centena\[1\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084631 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[2\] binarioParaBCD.v(24) " "Inferred latch for \"centena\[2\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084631 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "centena\[3\] binarioParaBCD.v(24) " "Inferred latch for \"centena\[3\]\" at binarioParaBCD.v(24)" {  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842084631 "|sistemaComputacional|quebraNumero:q1|binarioParaBCD:binarioParaBCD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarioParaBCD2 binarioParaBCD2:bOp1 " "Elaborating entity \"binarioParaBCD2\" for hierarchy \"binarioParaBCD2:bOp1\"" {  } { { "sistemaComputacional.v" "bOp1" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "centena binarioParaBCD2.v(9) " "Verilog HDL or VHDL warning at binarioParaBCD2.v(9): object \"centena\" assigned a value but never read" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD2.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498842084632 "|sistemaComputacional|binarioParaBCD2:bOp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD2.v(24) " "Verilog HDL assignment warning at binarioParaBCD2.v(24): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498842084632 "|sistemaComputacional|binarioParaBCD2:bOp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarioParaBCD2.v(26) " "Verilog HDL assignment warning at binarioParaBCD2.v(26): truncated value with size 32 to match size of target (4)" {  } { { "binarioParaBCD2.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498842084632 "|sistemaComputacional|binarioParaBCD2:bOp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteSegmentos seteSegmentos:d2 " "Elaborating entity \"seteSegmentos\" for hierarchy \"seteSegmentos:d2\"" {  } { { "sistemaComputacional.v" "d2" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteSegmentosSinalNegativo seteSegmentosSinalNegativo:n1 " "Elaborating entity \"seteSegmentosSinalNegativo\" for hierarchy \"seteSegmentosSinalNegativo:n1\"" {  } { { "sistemaComputacional.v" "n1" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842084636 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoDeRegistradores:br1\|banco " "RAM logic \"bancoDeRegistradores:br1\|banco\" is uninferred due to asynchronous read logic" {  } { { "bancoDeRegistradores.v" "banco" { Text "/home-local/aluno/92256/SistemaComputacional/bancoDeRegistradores.v" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1498842085607 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaDeDados:memDados\|memoriaDeDados " "RAM logic \"memoriaDeDados:memDados\|memoriaDeDados\" is uninferred due to asynchronous read logic" {  } { { "memoriaDeDados.v" "memoriaDeDados" { Text "/home-local/aluno/92256/SistemaComputacional/memoriaDeDados.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1498842085607 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1498842085607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[1\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[1\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498842085885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[2\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[2\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498842085885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[3\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[3\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498842085885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[4\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[4\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498842085885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[5\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[5\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498842085885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[6\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[6\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498842085885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[7\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[7\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498842085885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "entradaDeDadosSwitch:e1\|dado\[8\] " "LATCH primitive \"entradaDeDadosSwitch:e1\|dado\[8\]\" is permanently disabled" {  } { { "entradaDeDadosSwitch.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/entradaDeDadosSwitch.v" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1498842085885 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498842086539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[1\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[1\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498842086583 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498842086583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[2\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[1\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498842086583 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498842086583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[3\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|centena\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[1\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498842086583 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498842086583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[0\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[1\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498842086584 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498842086584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[1\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[1\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498842086584 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498842086584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[2\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[1\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498842086584 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498842086584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[3\] " "Latch quebraNumero:q1\|binarioParaBCD:binarioParaBCD1\|unidade\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contadorDePrograma:PC\|pc\[1\] " "Ports D and ENA on the latch are fed by the same signal contadorDePrograma:PC\|pc\[1\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498842086584 ""}  } { { "binarioParaBCD.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/binarioParaBCD.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498842086584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[1\] VCC " "Pin \"saidaNegativo\[1\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498842087223 "|sistemaComputacional|saidaNegativo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[2\] VCC " "Pin \"saidaNegativo\[2\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498842087223 "|sistemaComputacional|saidaNegativo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[3\] VCC " "Pin \"saidaNegativo\[3\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498842087223 "|sistemaComputacional|saidaNegativo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[4\] VCC " "Pin \"saidaNegativo\[4\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498842087223 "|sistemaComputacional|saidaNegativo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[5\] VCC " "Pin \"saidaNegativo\[5\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498842087223 "|sistemaComputacional|saidaNegativo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaNegativo\[6\] VCC " "Pin \"saidaNegativo\[6\]\" is stuck at VCC" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498842087223 "|sistemaComputacional|saidaNegativo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaDezenaOpcode\[5\] GND " "Pin \"saidaDezenaOpcode\[5\]\" is stuck at GND" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498842087223 "|sistemaComputacional|saidaDezenaOpcode[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498842087223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498842087366 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "796 " "796 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498842088890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/92256/SistemaComputacional/output_files/sistemaComputacional.map.smsg " "Generated suppressed messages file /home-local/aluno/92256/SistemaComputacional/output_files/sistemaComputacional.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842089055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498842089431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498842089431 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[0\] " "No output dependent on input pin \"entradaSwitch\[0\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|entradaSwitch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enter " "No output dependent on input pin \"enter\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|enter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[1\] " "No output dependent on input pin \"entradaSwitch\[1\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|entradaSwitch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[2\] " "No output dependent on input pin \"entradaSwitch\[2\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|entradaSwitch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[3\] " "No output dependent on input pin \"entradaSwitch\[3\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|entradaSwitch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[4\] " "No output dependent on input pin \"entradaSwitch\[4\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|entradaSwitch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[5\] " "No output dependent on input pin \"entradaSwitch\[5\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|entradaSwitch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[6\] " "No output dependent on input pin \"entradaSwitch\[6\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|entradaSwitch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[7\] " "No output dependent on input pin \"entradaSwitch\[7\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|entradaSwitch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaSwitch\[8\] " "No output dependent on input pin \"entradaSwitch\[8\]\"" {  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498842090134 "|sistemaComputacional|entradaSwitch[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498842090134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1652 " "Implemented 1652 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498842090134 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498842090134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1566 " "Implemented 1566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498842090134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498842090134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498842090152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:01:30 2017 " "Processing ended: Fri Jun 30 14:01:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498842090152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498842090152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498842090152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498842090152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1498842093268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498842093269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:01:31 2017 " "Processing started: Fri Jun 30 14:01:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498842093269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498842093269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sistemaComputacional -c sistemaComputacional " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sistemaComputacional -c sistemaComputacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498842093269 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1498842093326 ""}
{ "Info" "0" "" "Project  = sistemaComputacional" {  } {  } 0 0 "Project  = sistemaComputacional" 0 0 "Fitter" 0 0 1498842093327 ""}
{ "Info" "0" "" "Revision = sistemaComputacional" {  } {  } 0 0 "Revision = sistemaComputacional" 0 0 "Fitter" 0 0 1498842093327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1498842093429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1498842093429 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sistemaComputacional EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"sistemaComputacional\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498842093540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498842093616 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498842093616 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498842094206 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498842094856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498842094856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498842094856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498842094856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498842094856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498842094856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498842094856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498842094856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1498842094856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498842094856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 2017 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498842094913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 2019 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498842094913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 2021 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498842094913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 2023 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498842094913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 2025 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1498842094913 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498842094913 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498842094940 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 86 " "No exact pin location assignment(s) for 32 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1498842096118 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1498842096630 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sistemaComputacional.sdc " "Synopsys Design Constraints File file not found: 'sistemaComputacional.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1498842096632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1498842096632 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1498842096658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1498842096659 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1498842096659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498842096830 ""}  } { { "sistemaComputacional.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/sistemaComputacional.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 2012 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498842096830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temporizador:t\|count\[2\]  " "Automatically promoted node temporizador:t\|count\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498842096830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorDePrograma:PC\|pc\[1\] " "Destination node contadorDePrograma:PC\|pc\[1\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498842096830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorDePrograma:PC\|pc\[2\] " "Destination node contadorDePrograma:PC\|pc\[2\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498842096830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorDePrograma:PC\|pc\[3\] " "Destination node contadorDePrograma:PC\|pc\[3\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498842096830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contadorDePrograma:PC\|pc\[4\] " "Destination node contadorDePrograma:PC\|pc\[4\]" {  } { { "contadorDePrograma.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/contadorDePrograma.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498842096830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temporizador:t\|count\[2\]~0 " "Destination node temporizador:t\|count\[2\]~0" {  } { { "temporizador.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/temporizador.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 1889 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1498842096830 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1498842096830 ""}  } { { "temporizador.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/temporizador.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498842096830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unidadeDeControle:uc\|Equal5~0  " "Automatically promoted node unidadeDeControle:uc\|Equal5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1498842096830 ""}  } { { "unidadeDeControle.v" "" { Text "/home-local/aluno/92256/SistemaComputacional/unidadeDeControle.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 0 { 0 ""} 0 1121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498842096830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498842097335 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498842097338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1498842097339 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498842097343 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498842097348 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498842097355 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498842097355 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498842097358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498842097359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1498842097363 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498842097363 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1498842097390 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1498842097390 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1498842097390 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498842097391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498842097391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498842097391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 18 53 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498842097391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 26 39 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498842097391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498842097391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498842097391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1498842097391 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1498842097391 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1498842097391 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498842097781 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1498842097890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498842100743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498842101179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498842101267 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498842108127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498842108127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498842108588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X92_Y37 X103_Y48 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48" {  } { { "loc" "" { Generic "/home-local/aluno/92256/SistemaComputacional/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48"} { { 12 { 0 ""} 92 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1498842114126 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498842114126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1498842124410 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498842124410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498842124430 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.69 " "Total time spent on timing analysis during the Fitter is 1.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498842124781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498842124895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498842125429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498842125430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498842125820 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498842126500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/92256/SistemaComputacional/output_files/sistemaComputacional.fit.smsg " "Generated suppressed messages file /home-local/aluno/92256/SistemaComputacional/output_files/sistemaComputacional.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498842127777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1430 " "Peak virtual memory: 1430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498842128543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:02:08 2017 " "Processing ended: Fri Jun 30 14:02:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498842128543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498842128543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498842128543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498842128543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1498842141679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498842141680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:02:21 2017 " "Processing started: Fri Jun 30 14:02:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498842141680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1498842141680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sistemaComputacional -c sistemaComputacional " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sistemaComputacional -c sistemaComputacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1498842141680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1498842142847 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1498842146047 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1498842146483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "823 " "Peak virtual memory: 823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498842147159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:02:27 2017 " "Processing ended: Fri Jun 30 14:02:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498842147159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498842147159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498842147159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1498842147159 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1498842147916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1498842152712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498842152713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:02:31 2017 " "Processing started: Fri Jun 30 14:02:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498842152713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842152713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sistemaComputacional -c sistemaComputacional " "Command: quartus_sta sistemaComputacional -c sistemaComputacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842152713 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1498842153515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842154303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842154303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842154485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842154485 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155176 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sistemaComputacional.sdc " "Synopsys Design Constraints File file not found: 'sistemaComputacional.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155206 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temporizador:t\|count\[2\] temporizador:t\|count\[2\] " "create_clock -period 1.000 -name temporizador:t\|count\[2\] temporizador:t\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498842155414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock50 clock50 " "create_clock -period 1.000 -name clock50 clock50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498842155414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contadorDePrograma:PC\|pc\[0\] contadorDePrograma:PC\|pc\[0\] " "create_clock -period 1.000 -name contadorDePrograma:PC\|pc\[0\] contadorDePrograma:PC\|pc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498842155414 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155414 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155428 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155443 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1498842155554 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498842155591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498842155863 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.832 " "Worst-case setup slack is -11.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.832            -132.788 contadorDePrograma:PC\|pc\[0\]  " "  -11.832            -132.788 contadorDePrograma:PC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.045           -3975.815 temporizador:t\|count\[2\]  " "   -9.045           -3975.815 temporizador:t\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512              -1.512 clock50  " "   -1.512              -1.512 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clock50  " "    0.403               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 temporizador:t\|count\[2\]  " "    0.465               0.000 temporizador:t\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.044               0.000 contadorDePrograma:PC\|pc\[0\]  " "    1.044               0.000 contadorDePrograma:PC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 clock50  " "   -3.000              -6.855 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -830.110 temporizador:t\|count\[2\]  " "   -1.285            -830.110 temporizador:t\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 contadorDePrograma:PC\|pc\[0\]  " "    0.361               0.000 contadorDePrograma:PC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842155886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842155886 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156019 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498842156070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156836 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498842156870 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.834 " "Worst-case setup slack is -10.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.834            -121.756 contadorDePrograma:PC\|pc\[0\]  " "  -10.834            -121.756 contadorDePrograma:PC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.158           -3613.673 temporizador:t\|count\[2\]  " "   -8.158           -3613.673 temporizador:t\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.325              -1.325 clock50  " "   -1.325              -1.325 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock50  " "    0.354               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 temporizador:t\|count\[2\]  " "    0.397               0.000 temporizador:t\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 contadorDePrograma:PC\|pc\[0\]  " "    0.949               0.000 contadorDePrograma:PC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 clock50  " "   -3.000              -6.855 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -830.110 temporizador:t\|count\[2\]  " "   -1.285            -830.110 temporizador:t\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 contadorDePrograma:PC\|pc\[0\]  " "    0.388               0.000 contadorDePrograma:PC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842156895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842156895 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157023 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498842157049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498842157165 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.582 " "Worst-case setup slack is -5.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.582             -62.206 contadorDePrograma:PC\|pc\[0\]  " "   -5.582             -62.206 contadorDePrograma:PC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.126           -1739.753 temporizador:t\|count\[2\]  " "   -4.126           -1739.753 temporizador:t\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589              -0.589 clock50  " "   -0.589              -0.589 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 temporizador:t\|count\[2\]  " "    0.116               0.000 temporizador:t\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock50  " "    0.182               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 contadorDePrograma:PC\|pc\[0\]  " "    0.407               0.000 contadorDePrograma:PC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.183 clock50  " "   -3.000              -6.183 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -646.000 temporizador:t\|count\[2\]  " "   -1.000            -646.000 temporizador:t\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 contadorDePrograma:PC\|pc\[0\]  " "    0.284               0.000 contadorDePrograma:PC\|pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498842157195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157195 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157326 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157902 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498842157969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:02:37 2017 " "Processing ended: Fri Jun 30 14:02:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498842157969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498842157969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498842157969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842157969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498842159997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498842159998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 30 14:02:39 2017 " "Processing started: Fri Jun 30 14:02:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498842159998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498842159998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sistemaComputacional -c sistemaComputacional " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sistemaComputacional -c sistemaComputacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498842159998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1498842160351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistemaComputacional.vo /home-local/aluno/92256/SistemaComputacional/simulation/modelsim/ simulation " "Generated file sistemaComputacional.vo in folder \"/home-local/aluno/92256/SistemaComputacional/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1498842160914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498842160943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 30 14:02:40 2017 " "Processing ended: Fri Jun 30 14:02:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498842160943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498842160943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498842160943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498842160943 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498842161107 ""}
