`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 11/19/2025 06:24:39 PM
// Design Name: 
// Module Name: im
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module im(
    input wire [31:0] address,     
    output reg [31:0] instruction  
);
    parameter MEM_SIZE = 256;

    reg [31:0] mem [0:MEM_SIZE-1];

always @(*) begin
        if (address >= 0 && address < MEM_SIZE) begin
            instruction = mem[address];
        end else begin
            instruction = 32'h00000000; 
        end
    end

integer i;
    initial begin
        for (i = 0; i < MEM_SIZE; i = i + 1) begin
            mem[i] = 32'h00000000;
        end
        mem[0] = 32'b1111_000000_000000_101000_0000010011;
        mem[1] = 32'b1111_000000_000000_101001_0001000010;
        mem[2] = 32'b1111_000000_000000_101001_0001000010;
        mem[3] = 32'b1111_000000_000000_101011_0000101100;
        mem[4] = 32'b1111_000000_000000_101100_0000110001;
        mem[5] = 32'b1111_000000_000000_101101_0000010010;
        mem[6] = 32'b1111_000000_000000_101110_0000010010;
        mem[7] = 32'b1111_000000_000000_101111_0000010100;
        mem[8] = 32'b0101_000000_000001_000100_1111111111;
        mem[9] = 32'b1110_000000_000010_010100_0000000000;
        mem[10] = 32'b0000_000000_000000_000000_0000000000;
        mem[11] = 32'b0000_000000_000000_000000_0000000000;
        mem[12] = 32'b0011_010100_000011_000000_0000000000;
        mem[13] = 32'b0111_000000_000000_000000_0000000000;
        mem[14] = 32'b0000_000000_000000_000000_0000000000;
        mem[15] = 32'b0000_000000_000000_000000_0000000000;
        mem[16] = 32'b0101_000000_000000_001010_0000000001;
        mem[17] = 32'b0100_001010_000010_010111_0000000000;
        mem[18] = 32'b0100_001011_000011_011000_0000000000;
        mem[19] = 32'b1110_000000_001011_011001_1111111111;
        mem[20] = 32'b1110_000000_001011_011010_0000000000;
        mem[21] = 32'b1110_000000_001011_011011_0000000001;
        mem[22] = 32'b0111_011010_011010_001101_0000000000;
        mem[23] = 32'b1010_000010_000000_101010_0000000000;
        mem[24] = 32'b0111_011011_011010_001101_0000000000;
        mem[25] = 32'b1010_000011_000000_101011_0000000000;
        mem[26] = 32'b0111_011010_011010_001101_0000000000;
        mem[27] = 32'b1010_000100_000000_101100_0000000000;
        mem[28] = 32'b0011_011010_001100_000000_0000000000;
        mem[29] = 32'b0101_000000_001010_001010_0000000001;
        mem[30] = 32'b0111_001010_000100_001101_0000000000;
        mem[31] = 32'b1001_000100_000000_101001_0000000000;
        mem[32] = 32'b1000_000101_000000_101000_0000000000;
        mem[33] = 32'b0111_000000_000000_000000_0000000000;
        mem[34] = 32'b0100_010100_011010_101000_0000000000;
        mem[35] = 32'b0100_011010_011010_011011_0000000000;
        mem[36] = 32'b0100_011011_011010_010100_0000000000;
        mem[37] = 32'b1000_101101_000000_101101_0000000000;
        mem[38] = 32'b0111_000000_000000_000000_0000000000;
        mem[39] = 32'b0100_010100_011011_101000_0000000000;
        mem[40] = 32'b0100_011011_011011_011111_0000000000;
        mem[41] = 32'b0100_011111_010100_101000_0000000000;
        mem[42] = 32'b1000_101110_000000_101110_0000000000;
        mem[43] = 32'b0111_000000_000000_000000_0000000000;
        mem[44] = 32'b0100_010100_011010_101000_0000000000;
        mem[45] = 32'b0100_011010_011010_011011_0000000000;
        mem[46] = 32'b0100_011011_010100_101000_0000000000;
        mem[47] = 32'b1000_101111_000000_101111_0000000000;
        mem[48] = 32'b0100_001010_000010_010111_0000000000;
        mem[49] = 32'b0000_000000_000000_000000_0000000000;
        mem[50] = 32'b0000_000000_000000_000000_0000000000;
        mem[51] = 32'b0100_001011_000011_011000_0000000000;
        mem[52] = 32'b0000_000000_000000_000000_0000000000;
        mem[53] = 32'b0000_000000_000000_000000_0000000000;
        mem[54] = 32'b1110_000000_001011_010100_0000000000;
        mem[55] = 32'b0000_000000_000000_000000_0000000000;
        mem[56] = 32'b0000_000000_000000_000000_0000000000;
        mem[57] = 32'b0011_010100_011000_000000_0000000000;
    end
endmodule
