`timescale 1ns / 100ps

module mcp2515_tb ();
reg rst_n;
reg clk50;
wire cs;
wire sck;
wire si;
wire tx_empty;
wire [8:0] clk_count;
wire [3:0] state;
wire [4:0] c_count;

ed_test uut (
.clk50(clk50), 
.rst_n(rst_n), 
.cs(cs),
.sck(sck),
.si(si),
.tx_empty(tx_empty),
.clk_count(clk_count),
.state(state),
.c_count(c_count),
);

initial
	begin
		clk50 = 0;
		rst_n = 0;
		#50
		rst_n = 1;
		#10000;
		$stop;
	end

always
	begin
		#10 clk50 = ~clk50;
	end

endmodule