Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: SOCMF.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SOCMF.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SOCMF"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : SOCMF
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ISE\OExp13\OExp13\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\SignalExt_32.v" into library work
Parsing module <SignalExt_32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\addc_32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\Ext_imm16.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\ALU.vf" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\VGA_Control.v" into library work
Parsing module <VGA_Control>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\VGA.v" into library work
Parsing module <VGA>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\StateReg.v" into library work
Parsing module <StateReg>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\M_datapath.vf" into library work
Parsing module <alu_MUSER_M_datapath>.
Parsing module <M_datapath>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\ctrl.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\VGA_Display.v" into library work
Parsing module <VGA_Display>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\Multi_CPU.v" into library work
Parsing module <Multi_CPU>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\FruitReg.v" into library work
Parsing module <FruitReg>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\clk_div_4.v" into library work
Parsing module <clk_div_4>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\ISE\OExp13\OExp13\SOCMF.v" into library work
Parsing module <SOCMF>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SOCMF>.

Elaborating module <VGA_Display>.

Elaborating module <VGA>.
WARNING:HDLCompiler:413 - "D:\ISE\OExp13\OExp13\VGA.v" Line 44: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\OExp13\OExp13\VGA.v" Line 58: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\OExp13\OExp13\VGA.v" Line 62: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\OExp13\OExp13\VGA.v" Line 63: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <VGA_Control>.

Elaborating module <StateReg>.
WARNING:HDLCompiler:413 - "D:\ISE\OExp13\OExp13\VGA_Display.v" Line 66: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\OExp13\OExp13\VGA_Display.v" Line 67: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\OExp13\OExp13\VGA_Display.v" Line 68: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "D:\ISE\OExp13\OExp13\VGA_Display.v" Line 51: Net <rst> does not have a driver.

Elaborating module <Multi_CPU>.

Elaborating module <ctrl>.

Elaborating module <M_datapath>.

Elaborating module <REG32>.

Elaborating module <alu_MUSER_M_datapath>.

Elaborating module <and32>.

Elaborating module <nor32>.

Elaborating module <or_bit_32>.
WARNING:HDLCompiler:413 - "D:\ISE\OExp13\OExp13\or_bit_32 .v" Line 25: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <srl32>.

Elaborating module <xor32>.

Elaborating module <SignalExt_32>.

Elaborating module <GND>.

Elaborating module <MUX8T1_32>.

Elaborating module <ADC32>.

Elaborating module <or32>.

Elaborating module <Regs>.

Elaborating module <MUX4T1_32>.

Elaborating module <MUX4T1_5>.

Elaborating module <MUX2T1_32>.

Elaborating module <Ext_32>.

Elaborating module <VCC>.

Elaborating module <AND2>.

Elaborating module <OR2>.

Elaborating module <XNOR2>.
WARNING:HDLCompiler:552 - "D:\ISE\OExp13\OExp13\M_datapath.vf" Line 206: Input port I3[4] is not connected on this instance
WARNING:HDLCompiler:1127 - "D:\ISE\OExp13\OExp13\SOCMF.v" Line 129: Assignment to State ignored, since the identifier is never used

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp13\OExp13\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.

Elaborating module <FruitReg>.
WARNING:HDLCompiler:1127 - "D:\ISE\OExp13\OExp13\FruitReg.v" Line 28: Assignment to count ignored, since the identifier is never used

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp13\OExp13\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp13\OExp13\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp13\OExp13\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp13\OExp13\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp13\OExp13\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <clk_div>.

Elaborating module <clk_div_4>.
WARNING:HDLCompiler:413 - "D:\ISE\OExp13\OExp13\clk_div_4.v" Line 28: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp13\OExp13\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\ISE\OExp13\OExp13\SOCMF.v" Line 263: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "D:\ISE\OExp13\OExp13\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\ISE\OExp13\OExp13\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\ISE\OExp13\OExp13\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "D:\ISE\OExp13\OExp13\SOCMF.v" Line 285: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\OExp13\OExp13\SOCMF.v" Line 286: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISE\OExp13\OExp13\SOCMF.v" Line 287: Assignment to blink ignored, since the identifier is never used

Elaborating module <INV>.

Elaborating module <BUF>.
WARNING:HDLCompiler:634 - "D:\ISE\OExp13\OExp13\SOCMF.v" Line 167: Net <clk> does not have a driver.
WARNING:HDLCompiler:634 - "D:\ISE\OExp13\OExp13\SOCMF.v" Line 168: Net <reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SOCMF>.
    Related source file is "D:\ISE\OExp13\OExp13\SOCMF.v".
INFO:Xst:3210 - "D:\ISE\OExp13\OExp13\SOCMF.v" line 118: Output port <state> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp13\OExp13\SOCMF.v" line 118: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp13\OExp13\SOCMF.v" line 222: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp13\OExp13\SOCMF.v" line 235: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp13\OExp13\SOCMF.v" line 235: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp13\OExp13\SOCMF.v" line 253: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp13\OExp13\SOCMF.v" line 280: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp13\OExp13\SOCMF.v" line 280: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ISE\OExp13\OExp13\SOCMF.v" line 280: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <SOCMF> synthesized.

Synthesizing Unit <VGA_Display>.
    Related source file is "D:\ISE\OExp13\OExp13\VGA_Display.v".
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <VGA_Display> synthesized.

Synthesizing Unit <VGA>.
    Related source file is "D:\ISE\OExp13\OExp13\VGA.v".
    Found 10-bit register for signal <cnt_y>.
    Found 10-bit register for signal <cnt_x>.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_15_OUT> created at line 62.
    Found 32-bit subtractor for signal <GND_3_o_GND_3_o_sub_16_OUT> created at line 62.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_18_OUT> created at line 63.
    Found 32-bit subtractor for signal <GND_3_o_GND_3_o_sub_19_OUT> created at line 63.
    Found 10-bit adder for signal <cnt_x[9]_GND_3_o_add_2_OUT> created at line 44.
    Found 10-bit adder for signal <cnt_y[9]_GND_3_o_add_9_OUT> created at line 58.
    Found 10-bit subtractor for signal <x_ptr> created at line 26.
    Found 10-bit subtractor for signal <y_ptr> created at line 27.
    Found 10-bit comparator greater for signal <hs> created at line 64
    Found 10-bit comparator greater for signal <vs> created at line 65
    Found 10-bit comparator greater for signal <GND_3_o_cnt_x[9]_LessThan_23_o> created at line 66
    Found 10-bit comparator greater for signal <cnt_x[9]_PWR_3_o_LessThan_24_o> created at line 66
    Found 10-bit comparator greater for signal <GND_3_o_cnt_y[9]_LessThan_25_o> created at line 66
    Found 10-bit comparator greater for signal <cnt_y[9]_PWR_3_o_LessThan_26_o> created at line 66
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <VGA> synthesized.

Synthesizing Unit <VGA_Control>.
    Related source file is "D:\ISE\OExp13\OExp13\VGA_Control.v".
WARNING:Xst:647 - Input <x_ptr<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y_ptr<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <RGB>.
    Found 5-bit comparator greater for signal <GND_4_o_x_ptr[4]_LessThan_2_o> created at line 35
    Found 5-bit comparator greater for signal <x_ptr[4]_PWR_6_o_LessThan_3_o> created at line 35
    Found 5-bit comparator greater for signal <GND_4_o_y_ptr[4]_LessThan_4_o> created at line 35
    Found 5-bit comparator greater for signal <y_ptr[4]_PWR_6_o_LessThan_5_o> created at line 35
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <VGA_Control> synthesized.

Synthesizing Unit <StateReg>.
    Related source file is "D:\ISE\OExp13\OExp13\StateReg.v".
WARNING:Xst:647 - Input <yBlockNum<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <xBlockState<0><78>>.
    Found 1-bit register for signal <xBlockState<0><77>>.
    Found 1-bit register for signal <xBlockState<0><76>>.
    Found 1-bit register for signal <xBlockState<0><75>>.
    Found 1-bit register for signal <xBlockState<0><74>>.
    Found 1-bit register for signal <xBlockState<0><73>>.
    Found 1-bit register for signal <xBlockState<0><72>>.
    Found 1-bit register for signal <xBlockState<0><71>>.
    Found 1-bit register for signal <xBlockState<0><70>>.
    Found 1-bit register for signal <xBlockState<0><69>>.
    Found 1-bit register for signal <xBlockState<0><68>>.
    Found 1-bit register for signal <xBlockState<0><67>>.
    Found 1-bit register for signal <xBlockState<0><66>>.
    Found 1-bit register for signal <xBlockState<0><65>>.
    Found 1-bit register for signal <xBlockState<0><64>>.
    Found 1-bit register for signal <xBlockState<0><63>>.
    Found 1-bit register for signal <xBlockState<0><62>>.
    Found 1-bit register for signal <xBlockState<0><61>>.
    Found 1-bit register for signal <xBlockState<0><60>>.
    Found 1-bit register for signal <xBlockState<0><59>>.
    Found 1-bit register for signal <xBlockState<0><58>>.
    Found 1-bit register for signal <xBlockState<0><57>>.
    Found 1-bit register for signal <xBlockState<0><56>>.
    Found 1-bit register for signal <xBlockState<0><55>>.
    Found 1-bit register for signal <xBlockState<0><54>>.
    Found 1-bit register for signal <xBlockState<0><53>>.
    Found 1-bit register for signal <xBlockState<0><52>>.
    Found 1-bit register for signal <xBlockState<0><51>>.
    Found 1-bit register for signal <xBlockState<0><50>>.
    Found 1-bit register for signal <xBlockState<0><49>>.
    Found 1-bit register for signal <xBlockState<0><48>>.
    Found 1-bit register for signal <xBlockState<0><47>>.
    Found 1-bit register for signal <xBlockState<0><46>>.
    Found 1-bit register for signal <xBlockState<0><45>>.
    Found 1-bit register for signal <xBlockState<0><44>>.
    Found 1-bit register for signal <xBlockState<0><43>>.
    Found 1-bit register for signal <xBlockState<0><42>>.
    Found 1-bit register for signal <xBlockState<0><41>>.
    Found 1-bit register for signal <xBlockState<0><40>>.
    Found 1-bit register for signal <xBlockState<0><39>>.
    Found 1-bit register for signal <xBlockState<0><38>>.
    Found 1-bit register for signal <xBlockState<0><37>>.
    Found 1-bit register for signal <xBlockState<0><36>>.
    Found 1-bit register for signal <xBlockState<0><35>>.
    Found 1-bit register for signal <xBlockState<0><34>>.
    Found 1-bit register for signal <xBlockState<0><33>>.
    Found 1-bit register for signal <xBlockState<0><32>>.
    Found 1-bit register for signal <xBlockState<0><31>>.
    Found 1-bit register for signal <xBlockState<0><30>>.
    Found 1-bit register for signal <xBlockState<0><29>>.
    Found 1-bit register for signal <xBlockState<0><28>>.
    Found 1-bit register for signal <xBlockState<0><27>>.
    Found 1-bit register for signal <xBlockState<0><26>>.
    Found 1-bit register for signal <xBlockState<0><25>>.
    Found 1-bit register for signal <xBlockState<0><24>>.
    Found 1-bit register for signal <xBlockState<0><23>>.
    Found 1-bit register for signal <xBlockState<0><22>>.
    Found 1-bit register for signal <xBlockState<0><21>>.
    Found 1-bit register for signal <xBlockState<0><20>>.
    Found 1-bit register for signal <xBlockState<0><19>>.
    Found 1-bit register for signal <xBlockState<0><18>>.
    Found 1-bit register for signal <xBlockState<0><17>>.
    Found 1-bit register for signal <xBlockState<0><16>>.
    Found 1-bit register for signal <xBlockState<0><15>>.
    Found 1-bit register for signal <xBlockState<0><14>>.
    Found 1-bit register for signal <xBlockState<0><13>>.
    Found 1-bit register for signal <xBlockState<0><12>>.
    Found 1-bit register for signal <xBlockState<0><11>>.
    Found 1-bit register for signal <xBlockState<0><10>>.
    Found 1-bit register for signal <xBlockState<0><9>>.
    Found 1-bit register for signal <xBlockState<0><8>>.
    Found 1-bit register for signal <xBlockState<0><7>>.
    Found 1-bit register for signal <xBlockState<0><6>>.
    Found 1-bit register for signal <xBlockState<0><5>>.
    Found 1-bit register for signal <xBlockState<0><4>>.
    Found 1-bit register for signal <xBlockState<0><3>>.
    Found 1-bit register for signal <xBlockState<0><2>>.
    Found 1-bit register for signal <xBlockState<0><1>>.
    Found 1-bit register for signal <xBlockState<0><0>>.
    Found 1-bit register for signal <xBlockState<1><79>>.
    Found 1-bit register for signal <xBlockState<1><78>>.
    Found 1-bit register for signal <xBlockState<1><77>>.
    Found 1-bit register for signal <xBlockState<1><76>>.
    Found 1-bit register for signal <xBlockState<1><75>>.
    Found 1-bit register for signal <xBlockState<1><74>>.
    Found 1-bit register for signal <xBlockState<1><73>>.
    Found 1-bit register for signal <xBlockState<1><72>>.
    Found 1-bit register for signal <xBlockState<1><71>>.
    Found 1-bit register for signal <xBlockState<1><70>>.
    Found 1-bit register for signal <xBlockState<1><69>>.
    Found 1-bit register for signal <xBlockState<1><68>>.
    Found 1-bit register for signal <xBlockState<1><67>>.
    Found 1-bit register for signal <xBlockState<1><66>>.
    Found 1-bit register for signal <xBlockState<1><65>>.
    Found 1-bit register for signal <xBlockState<1><64>>.
    Found 1-bit register for signal <xBlockState<1><63>>.
    Found 1-bit register for signal <xBlockState<1><62>>.
    Found 1-bit register for signal <xBlockState<1><61>>.
    Found 1-bit register for signal <xBlockState<1><60>>.
    Found 1-bit register for signal <xBlockState<1><59>>.
    Found 1-bit register for signal <xBlockState<1><58>>.
    Found 1-bit register for signal <xBlockState<1><57>>.
    Found 1-bit register for signal <xBlockState<1><56>>.
    Found 1-bit register for signal <xBlockState<1><55>>.
    Found 1-bit register for signal <xBlockState<1><54>>.
    Found 1-bit register for signal <xBlockState<1><53>>.
    Found 1-bit register for signal <xBlockState<1><52>>.
    Found 1-bit register for signal <xBlockState<1><51>>.
    Found 1-bit register for signal <xBlockState<1><50>>.
    Found 1-bit register for signal <xBlockState<1><49>>.
    Found 1-bit register for signal <xBlockState<1><48>>.
    Found 1-bit register for signal <xBlockState<1><47>>.
    Found 1-bit register for signal <xBlockState<1><46>>.
    Found 1-bit register for signal <xBlockState<1><45>>.
    Found 1-bit register for signal <xBlockState<1><44>>.
    Found 1-bit register for signal <xBlockState<1><43>>.
    Found 1-bit register for signal <xBlockState<1><42>>.
    Found 1-bit register for signal <xBlockState<1><41>>.
    Found 1-bit register for signal <xBlockState<1><40>>.
    Found 1-bit register for signal <xBlockState<1><39>>.
    Found 1-bit register for signal <xBlockState<1><38>>.
    Found 1-bit register for signal <xBlockState<1><37>>.
    Found 1-bit register for signal <xBlockState<1><36>>.
    Found 1-bit register for signal <xBlockState<1><35>>.
    Found 1-bit register for signal <xBlockState<1><34>>.
    Found 1-bit register for signal <xBlockState<1><33>>.
    Found 1-bit register for signal <xBlockState<1><32>>.
    Found 1-bit register for signal <xBlockState<1><31>>.
    Found 1-bit register for signal <xBlockState<1><30>>.
    Found 1-bit register for signal <xBlockState<1><29>>.
    Found 1-bit register for signal <xBlockState<1><28>>.
    Found 1-bit register for signal <xBlockState<1><27>>.
    Found 1-bit register for signal <xBlockState<1><26>>.
    Found 1-bit register for signal <xBlockState<1><25>>.
    Found 1-bit register for signal <xBlockState<1><24>>.
    Found 1-bit register for signal <xBlockState<1><23>>.
    Found 1-bit register for signal <xBlockState<1><22>>.
    Found 1-bit register for signal <xBlockState<1><21>>.
    Found 1-bit register for signal <xBlockState<1><20>>.
    Found 1-bit register for signal <xBlockState<1><19>>.
    Found 1-bit register for signal <xBlockState<1><18>>.
    Found 1-bit register for signal <xBlockState<1><17>>.
    Found 1-bit register for signal <xBlockState<1><16>>.
    Found 1-bit register for signal <xBlockState<1><15>>.
    Found 1-bit register for signal <xBlockState<1><14>>.
    Found 1-bit register for signal <xBlockState<1><13>>.
    Found 1-bit register for signal <xBlockState<1><12>>.
    Found 1-bit register for signal <xBlockState<1><11>>.
    Found 1-bit register for signal <xBlockState<1><10>>.
    Found 1-bit register for signal <xBlockState<1><9>>.
    Found 1-bit register for signal <xBlockState<1><8>>.
    Found 1-bit register for signal <xBlockState<1><7>>.
    Found 1-bit register for signal <xBlockState<1><6>>.
    Found 1-bit register for signal <xBlockState<1><5>>.
    Found 1-bit register for signal <xBlockState<1><4>>.
    Found 1-bit register for signal <xBlockState<1><3>>.
    Found 1-bit register for signal <xBlockState<1><2>>.
    Found 1-bit register for signal <xBlockState<1><1>>.
    Found 1-bit register for signal <xBlockState<1><0>>.
    Found 1-bit register for signal <xBlockState<2><79>>.
    Found 1-bit register for signal <xBlockState<2><78>>.
    Found 1-bit register for signal <xBlockState<2><77>>.
    Found 1-bit register for signal <xBlockState<2><76>>.
    Found 1-bit register for signal <xBlockState<2><75>>.
    Found 1-bit register for signal <xBlockState<2><74>>.
    Found 1-bit register for signal <xBlockState<2><73>>.
    Found 1-bit register for signal <xBlockState<2><72>>.
    Found 1-bit register for signal <xBlockState<2><71>>.
    Found 1-bit register for signal <xBlockState<2><70>>.
    Found 1-bit register for signal <xBlockState<2><69>>.
    Found 1-bit register for signal <xBlockState<2><68>>.
    Found 1-bit register for signal <xBlockState<2><67>>.
    Found 1-bit register for signal <xBlockState<2><66>>.
    Found 1-bit register for signal <xBlockState<2><65>>.
    Found 1-bit register for signal <xBlockState<2><64>>.
    Found 1-bit register for signal <xBlockState<2><63>>.
    Found 1-bit register for signal <xBlockState<2><62>>.
    Found 1-bit register for signal <xBlockState<2><61>>.
    Found 1-bit register for signal <xBlockState<2><60>>.
    Found 1-bit register for signal <xBlockState<2><59>>.
    Found 1-bit register for signal <xBlockState<2><58>>.
    Found 1-bit register for signal <xBlockState<2><57>>.
    Found 1-bit register for signal <xBlockState<2><56>>.
    Found 1-bit register for signal <xBlockState<2><55>>.
    Found 1-bit register for signal <xBlockState<2><54>>.
    Found 1-bit register for signal <xBlockState<2><53>>.
    Found 1-bit register for signal <xBlockState<2><52>>.
    Found 1-bit register for signal <xBlockState<2><51>>.
    Found 1-bit register for signal <xBlockState<2><50>>.
    Found 1-bit register for signal <xBlockState<2><49>>.
    Found 1-bit register for signal <xBlockState<2><48>>.
    Found 1-bit register for signal <xBlockState<2><47>>.
    Found 1-bit register for signal <xBlockState<2><46>>.
    Found 1-bit register for signal <xBlockState<2><45>>.
    Found 1-bit register for signal <xBlockState<2><44>>.
    Found 1-bit register for signal <xBlockState<2><43>>.
    Found 1-bit register for signal <xBlockState<2><42>>.
    Found 1-bit register for signal <xBlockState<2><41>>.
    Found 1-bit register for signal <xBlockState<2><40>>.
    Found 1-bit register for signal <xBlockState<2><39>>.
    Found 1-bit register for signal <xBlockState<2><38>>.
    Found 1-bit register for signal <xBlockState<2><37>>.
    Found 1-bit register for signal <xBlockState<2><36>>.
    Found 1-bit register for signal <xBlockState<2><35>>.
    Found 1-bit register for signal <xBlockState<2><34>>.
    Found 1-bit register for signal <xBlockState<2><33>>.
    Found 1-bit register for signal <xBlockState<2><32>>.
    Found 1-bit register for signal <xBlockState<2><31>>.
    Found 1-bit register for signal <xBlockState<2><30>>.
    Found 1-bit register for signal <xBlockState<2><29>>.
    Found 1-bit register for signal <xBlockState<2><28>>.
    Found 1-bit register for signal <xBlockState<2><27>>.
    Found 1-bit register for signal <xBlockState<2><26>>.
    Found 1-bit register for signal <xBlockState<2><25>>.
    Found 1-bit register for signal <xBlockState<2><24>>.
    Found 1-bit register for signal <xBlockState<2><23>>.
    Found 1-bit register for signal <xBlockState<2><22>>.
    Found 1-bit register for signal <xBlockState<2><21>>.
    Found 1-bit register for signal <xBlockState<2><20>>.
    Found 1-bit register for signal <xBlockState<2><19>>.
    Found 1-bit register for signal <xBlockState<2><18>>.
    Found 1-bit register for signal <xBlockState<2><17>>.
    Found 1-bit register for signal <xBlockState<2><16>>.
    Found 1-bit register for signal <xBlockState<2><15>>.
    Found 1-bit register for signal <xBlockState<2><14>>.
    Found 1-bit register for signal <xBlockState<2><13>>.
    Found 1-bit register for signal <xBlockState<2><12>>.
    Found 1-bit register for signal <xBlockState<2><11>>.
    Found 1-bit register for signal <xBlockState<2><10>>.
    Found 1-bit register for signal <xBlockState<2><9>>.
    Found 1-bit register for signal <xBlockState<2><8>>.
    Found 1-bit register for signal <xBlockState<2><7>>.
    Found 1-bit register for signal <xBlockState<2><6>>.
    Found 1-bit register for signal <xBlockState<2><5>>.
    Found 1-bit register for signal <xBlockState<2><4>>.
    Found 1-bit register for signal <xBlockState<2><3>>.
    Found 1-bit register for signal <xBlockState<2><2>>.
    Found 1-bit register for signal <xBlockState<2><1>>.
    Found 1-bit register for signal <xBlockState<2><0>>.
    Found 1-bit register for signal <xBlockState<3><79>>.
    Found 1-bit register for signal <xBlockState<3><78>>.
    Found 1-bit register for signal <xBlockState<3><77>>.
    Found 1-bit register for signal <xBlockState<3><76>>.
    Found 1-bit register for signal <xBlockState<3><75>>.
    Found 1-bit register for signal <xBlockState<3><74>>.
    Found 1-bit register for signal <xBlockState<3><73>>.
    Found 1-bit register for signal <xBlockState<3><72>>.
    Found 1-bit register for signal <xBlockState<3><71>>.
    Found 1-bit register for signal <xBlockState<3><70>>.
    Found 1-bit register for signal <xBlockState<3><69>>.
    Found 1-bit register for signal <xBlockState<3><68>>.
    Found 1-bit register for signal <xBlockState<3><67>>.
    Found 1-bit register for signal <xBlockState<3><66>>.
    Found 1-bit register for signal <xBlockState<3><65>>.
    Found 1-bit register for signal <xBlockState<3><64>>.
    Found 1-bit register for signal <xBlockState<3><63>>.
    Found 1-bit register for signal <xBlockState<3><62>>.
    Found 1-bit register for signal <xBlockState<3><61>>.
    Found 1-bit register for signal <xBlockState<3><60>>.
    Found 1-bit register for signal <xBlockState<3><59>>.
    Found 1-bit register for signal <xBlockState<3><58>>.
    Found 1-bit register for signal <xBlockState<3><57>>.
    Found 1-bit register for signal <xBlockState<3><56>>.
    Found 1-bit register for signal <xBlockState<3><55>>.
    Found 1-bit register for signal <xBlockState<3><54>>.
    Found 1-bit register for signal <xBlockState<3><53>>.
    Found 1-bit register for signal <xBlockState<3><52>>.
    Found 1-bit register for signal <xBlockState<3><51>>.
    Found 1-bit register for signal <xBlockState<3><50>>.
    Found 1-bit register for signal <xBlockState<3><49>>.
    Found 1-bit register for signal <xBlockState<3><48>>.
    Found 1-bit register for signal <xBlockState<3><47>>.
    Found 1-bit register for signal <xBlockState<3><46>>.
    Found 1-bit register for signal <xBlockState<3><45>>.
    Found 1-bit register for signal <xBlockState<3><44>>.
    Found 1-bit register for signal <xBlockState<3><43>>.
    Found 1-bit register for signal <xBlockState<3><42>>.
    Found 1-bit register for signal <xBlockState<3><41>>.
    Found 1-bit register for signal <xBlockState<3><40>>.
    Found 1-bit register for signal <xBlockState<3><39>>.
    Found 1-bit register for signal <xBlockState<3><38>>.
    Found 1-bit register for signal <xBlockState<3><37>>.
    Found 1-bit register for signal <xBlockState<3><36>>.
    Found 1-bit register for signal <xBlockState<3><35>>.
    Found 1-bit register for signal <xBlockState<3><34>>.
    Found 1-bit register for signal <xBlockState<3><33>>.
    Found 1-bit register for signal <xBlockState<3><32>>.
    Found 1-bit register for signal <xBlockState<3><31>>.
    Found 1-bit register for signal <xBlockState<3><30>>.
    Found 1-bit register for signal <xBlockState<3><29>>.
    Found 1-bit register for signal <xBlockState<3><28>>.
    Found 1-bit register for signal <xBlockState<3><27>>.
    Found 1-bit register for signal <xBlockState<3><26>>.
    Found 1-bit register for signal <xBlockState<3><25>>.
    Found 1-bit register for signal <xBlockState<3><24>>.
    Found 1-bit register for signal <xBlockState<3><23>>.
    Found 1-bit register for signal <xBlockState<3><22>>.
    Found 1-bit register for signal <xBlockState<3><21>>.
    Found 1-bit register for signal <xBlockState<3><20>>.
    Found 1-bit register for signal <xBlockState<3><19>>.
    Found 1-bit register for signal <xBlockState<3><18>>.
    Found 1-bit register for signal <xBlockState<3><17>>.
    Found 1-bit register for signal <xBlockState<3><16>>.
    Found 1-bit register for signal <xBlockState<3><15>>.
    Found 1-bit register for signal <xBlockState<3><14>>.
    Found 1-bit register for signal <xBlockState<3><13>>.
    Found 1-bit register for signal <xBlockState<3><12>>.
    Found 1-bit register for signal <xBlockState<3><11>>.
    Found 1-bit register for signal <xBlockState<3><10>>.
    Found 1-bit register for signal <xBlockState<3><9>>.
    Found 1-bit register for signal <xBlockState<3><8>>.
    Found 1-bit register for signal <xBlockState<3><7>>.
    Found 1-bit register for signal <xBlockState<3><6>>.
    Found 1-bit register for signal <xBlockState<3><5>>.
    Found 1-bit register for signal <xBlockState<3><4>>.
    Found 1-bit register for signal <xBlockState<3><3>>.
    Found 1-bit register for signal <xBlockState<3><2>>.
    Found 1-bit register for signal <xBlockState<3><1>>.
    Found 1-bit register for signal <xBlockState<3><0>>.
    Found 1-bit register for signal <xBlockState<4><79>>.
    Found 1-bit register for signal <xBlockState<4><78>>.
    Found 1-bit register for signal <xBlockState<4><77>>.
    Found 1-bit register for signal <xBlockState<4><76>>.
    Found 1-bit register for signal <xBlockState<4><75>>.
    Found 1-bit register for signal <xBlockState<4><74>>.
    Found 1-bit register for signal <xBlockState<4><73>>.
    Found 1-bit register for signal <xBlockState<4><72>>.
    Found 1-bit register for signal <xBlockState<4><71>>.
    Found 1-bit register for signal <xBlockState<4><70>>.
    Found 1-bit register for signal <xBlockState<4><69>>.
    Found 1-bit register for signal <xBlockState<4><68>>.
    Found 1-bit register for signal <xBlockState<4><67>>.
    Found 1-bit register for signal <xBlockState<4><66>>.
    Found 1-bit register for signal <xBlockState<4><65>>.
    Found 1-bit register for signal <xBlockState<4><64>>.
    Found 1-bit register for signal <xBlockState<4><63>>.
    Found 1-bit register for signal <xBlockState<4><62>>.
    Found 1-bit register for signal <xBlockState<4><61>>.
    Found 1-bit register for signal <xBlockState<4><60>>.
    Found 1-bit register for signal <xBlockState<4><59>>.
    Found 1-bit register for signal <xBlockState<4><58>>.
    Found 1-bit register for signal <xBlockState<4><57>>.
    Found 1-bit register for signal <xBlockState<4><56>>.
    Found 1-bit register for signal <xBlockState<4><55>>.
    Found 1-bit register for signal <xBlockState<4><54>>.
    Found 1-bit register for signal <xBlockState<4><53>>.
    Found 1-bit register for signal <xBlockState<4><52>>.
    Found 1-bit register for signal <xBlockState<4><51>>.
    Found 1-bit register for signal <xBlockState<4><50>>.
    Found 1-bit register for signal <xBlockState<4><49>>.
    Found 1-bit register for signal <xBlockState<4><48>>.
    Found 1-bit register for signal <xBlockState<4><47>>.
    Found 1-bit register for signal <xBlockState<4><46>>.
    Found 1-bit register for signal <xBlockState<4><45>>.
    Found 1-bit register for signal <xBlockState<4><44>>.
    Found 1-bit register for signal <xBlockState<4><43>>.
    Found 1-bit register for signal <xBlockState<4><42>>.
    Found 1-bit register for signal <xBlockState<4><41>>.
    Found 1-bit register for signal <xBlockState<4><40>>.
    Found 1-bit register for signal <xBlockState<4><39>>.
    Found 1-bit register for signal <xBlockState<4><38>>.
    Found 1-bit register for signal <xBlockState<4><37>>.
    Found 1-bit register for signal <xBlockState<4><36>>.
    Found 1-bit register for signal <xBlockState<4><35>>.
    Found 1-bit register for signal <xBlockState<4><34>>.
    Found 1-bit register for signal <xBlockState<4><33>>.
    Found 1-bit register for signal <xBlockState<4><32>>.
    Found 1-bit register for signal <xBlockState<4><31>>.
    Found 1-bit register for signal <xBlockState<4><30>>.
    Found 1-bit register for signal <xBlockState<4><29>>.
    Found 1-bit register for signal <xBlockState<4><28>>.
    Found 1-bit register for signal <xBlockState<4><27>>.
    Found 1-bit register for signal <xBlockState<4><26>>.
    Found 1-bit register for signal <xBlockState<4><25>>.
    Found 1-bit register for signal <xBlockState<4><24>>.
    Found 1-bit register for signal <xBlockState<4><23>>.
    Found 1-bit register for signal <xBlockState<4><22>>.
    Found 1-bit register for signal <xBlockState<4><21>>.
    Found 1-bit register for signal <xBlockState<4><20>>.
    Found 1-bit register for signal <xBlockState<4><19>>.
    Found 1-bit register for signal <xBlockState<4><18>>.
    Found 1-bit register for signal <xBlockState<4><17>>.
    Found 1-bit register for signal <xBlockState<4><16>>.
    Found 1-bit register for signal <xBlockState<4><15>>.
    Found 1-bit register for signal <xBlockState<4><14>>.
    Found 1-bit register for signal <xBlockState<4><13>>.
    Found 1-bit register for signal <xBlockState<4><12>>.
    Found 1-bit register for signal <xBlockState<4><11>>.
    Found 1-bit register for signal <xBlockState<4><10>>.
    Found 1-bit register for signal <xBlockState<4><9>>.
    Found 1-bit register for signal <xBlockState<4><8>>.
    Found 1-bit register for signal <xBlockState<4><7>>.
    Found 1-bit register for signal <xBlockState<4><6>>.
    Found 1-bit register for signal <xBlockState<4><5>>.
    Found 1-bit register for signal <xBlockState<4><4>>.
    Found 1-bit register for signal <xBlockState<4><3>>.
    Found 1-bit register for signal <xBlockState<4><2>>.
    Found 1-bit register for signal <xBlockState<4><1>>.
    Found 1-bit register for signal <xBlockState<4><0>>.
    Found 1-bit register for signal <xBlockState<5><79>>.
    Found 1-bit register for signal <xBlockState<5><78>>.
    Found 1-bit register for signal <xBlockState<5><77>>.
    Found 1-bit register for signal <xBlockState<5><76>>.
    Found 1-bit register for signal <xBlockState<5><75>>.
    Found 1-bit register for signal <xBlockState<5><74>>.
    Found 1-bit register for signal <xBlockState<5><73>>.
    Found 1-bit register for signal <xBlockState<5><72>>.
    Found 1-bit register for signal <xBlockState<5><71>>.
    Found 1-bit register for signal <xBlockState<5><70>>.
    Found 1-bit register for signal <xBlockState<5><69>>.
    Found 1-bit register for signal <xBlockState<5><68>>.
    Found 1-bit register for signal <xBlockState<5><67>>.
    Found 1-bit register for signal <xBlockState<5><66>>.
    Found 1-bit register for signal <xBlockState<5><65>>.
    Found 1-bit register for signal <xBlockState<5><64>>.
    Found 1-bit register for signal <xBlockState<5><63>>.
    Found 1-bit register for signal <xBlockState<5><62>>.
    Found 1-bit register for signal <xBlockState<5><61>>.
    Found 1-bit register for signal <xBlockState<5><60>>.
    Found 1-bit register for signal <xBlockState<5><59>>.
    Found 1-bit register for signal <xBlockState<5><58>>.
    Found 1-bit register for signal <xBlockState<5><57>>.
    Found 1-bit register for signal <xBlockState<5><56>>.
    Found 1-bit register for signal <xBlockState<5><55>>.
    Found 1-bit register for signal <xBlockState<5><54>>.
    Found 1-bit register for signal <xBlockState<5><53>>.
    Found 1-bit register for signal <xBlockState<5><52>>.
    Found 1-bit register for signal <xBlockState<5><51>>.
    Found 1-bit register for signal <xBlockState<5><50>>.
    Found 1-bit register for signal <xBlockState<5><49>>.
    Found 1-bit register for signal <xBlockState<5><48>>.
    Found 1-bit register for signal <xBlockState<5><47>>.
    Found 1-bit register for signal <xBlockState<5><46>>.
    Found 1-bit register for signal <xBlockState<5><45>>.
    Found 1-bit register for signal <xBlockState<5><44>>.
    Found 1-bit register for signal <xBlockState<5><43>>.
    Found 1-bit register for signal <xBlockState<5><42>>.
    Found 1-bit register for signal <xBlockState<5><41>>.
    Found 1-bit register for signal <xBlockState<5><40>>.
    Found 1-bit register for signal <xBlockState<5><39>>.
    Found 1-bit register for signal <xBlockState<5><38>>.
    Found 1-bit register for signal <xBlockState<5><37>>.
    Found 1-bit register for signal <xBlockState<5><36>>.
    Found 1-bit register for signal <xBlockState<5><35>>.
    Found 1-bit register for signal <xBlockState<5><34>>.
    Found 1-bit register for signal <xBlockState<5><33>>.
    Found 1-bit register for signal <xBlockState<5><32>>.
    Found 1-bit register for signal <xBlockState<5><31>>.
    Found 1-bit register for signal <xBlockState<5><30>>.
    Found 1-bit register for signal <xBlockState<5><29>>.
    Found 1-bit register for signal <xBlockState<5><28>>.
    Found 1-bit register for signal <xBlockState<5><27>>.
    Found 1-bit register for signal <xBlockState<5><26>>.
    Found 1-bit register for signal <xBlockState<5><25>>.
    Found 1-bit register for signal <xBlockState<5><24>>.
    Found 1-bit register for signal <xBlockState<5><23>>.
    Found 1-bit register for signal <xBlockState<5><22>>.
    Found 1-bit register for signal <xBlockState<5><21>>.
    Found 1-bit register for signal <xBlockState<5><20>>.
    Found 1-bit register for signal <xBlockState<5><19>>.
    Found 1-bit register for signal <xBlockState<5><18>>.
    Found 1-bit register for signal <xBlockState<5><17>>.
    Found 1-bit register for signal <xBlockState<5><16>>.
    Found 1-bit register for signal <xBlockState<5><15>>.
    Found 1-bit register for signal <xBlockState<5><14>>.
    Found 1-bit register for signal <xBlockState<5><13>>.
    Found 1-bit register for signal <xBlockState<5><12>>.
    Found 1-bit register for signal <xBlockState<5><11>>.
    Found 1-bit register for signal <xBlockState<5><10>>.
    Found 1-bit register for signal <xBlockState<5><9>>.
    Found 1-bit register for signal <xBlockState<5><8>>.
    Found 1-bit register for signal <xBlockState<5><7>>.
    Found 1-bit register for signal <xBlockState<5><6>>.
    Found 1-bit register for signal <xBlockState<5><5>>.
    Found 1-bit register for signal <xBlockState<5><4>>.
    Found 1-bit register for signal <xBlockState<5><3>>.
    Found 1-bit register for signal <xBlockState<5><2>>.
    Found 1-bit register for signal <xBlockState<5><1>>.
    Found 1-bit register for signal <xBlockState<5><0>>.
    Found 1-bit register for signal <xBlockState<6><79>>.
    Found 1-bit register for signal <xBlockState<6><78>>.
    Found 1-bit register for signal <xBlockState<6><77>>.
    Found 1-bit register for signal <xBlockState<6><76>>.
    Found 1-bit register for signal <xBlockState<6><75>>.
    Found 1-bit register for signal <xBlockState<6><74>>.
    Found 1-bit register for signal <xBlockState<6><73>>.
    Found 1-bit register for signal <xBlockState<6><72>>.
    Found 1-bit register for signal <xBlockState<6><71>>.
    Found 1-bit register for signal <xBlockState<6><70>>.
    Found 1-bit register for signal <xBlockState<6><69>>.
    Found 1-bit register for signal <xBlockState<6><68>>.
    Found 1-bit register for signal <xBlockState<6><67>>.
    Found 1-bit register for signal <xBlockState<6><66>>.
    Found 1-bit register for signal <xBlockState<6><65>>.
    Found 1-bit register for signal <xBlockState<6><64>>.
    Found 1-bit register for signal <xBlockState<6><63>>.
    Found 1-bit register for signal <xBlockState<6><62>>.
    Found 1-bit register for signal <xBlockState<6><61>>.
    Found 1-bit register for signal <xBlockState<6><60>>.
    Found 1-bit register for signal <xBlockState<6><59>>.
    Found 1-bit register for signal <xBlockState<6><58>>.
    Found 1-bit register for signal <xBlockState<6><57>>.
    Found 1-bit register for signal <xBlockState<6><56>>.
    Found 1-bit register for signal <xBlockState<6><55>>.
    Found 1-bit register for signal <xBlockState<6><54>>.
    Found 1-bit register for signal <xBlockState<6><53>>.
    Found 1-bit register for signal <xBlockState<6><52>>.
    Found 1-bit register for signal <xBlockState<6><51>>.
    Found 1-bit register for signal <xBlockState<6><50>>.
    Found 1-bit register for signal <xBlockState<6><49>>.
    Found 1-bit register for signal <xBlockState<6><48>>.
    Found 1-bit register for signal <xBlockState<6><47>>.
    Found 1-bit register for signal <xBlockState<6><46>>.
    Found 1-bit register for signal <xBlockState<6><45>>.
    Found 1-bit register for signal <xBlockState<6><44>>.
    Found 1-bit register for signal <xBlockState<6><43>>.
    Found 1-bit register for signal <xBlockState<6><42>>.
    Found 1-bit register for signal <xBlockState<6><41>>.
    Found 1-bit register for signal <xBlockState<6><40>>.
    Found 1-bit register for signal <xBlockState<6><39>>.
    Found 1-bit register for signal <xBlockState<6><38>>.
    Found 1-bit register for signal <xBlockState<6><37>>.
    Found 1-bit register for signal <xBlockState<6><36>>.
    Found 1-bit register for signal <xBlockState<6><35>>.
    Found 1-bit register for signal <xBlockState<6><34>>.
    Found 1-bit register for signal <xBlockState<6><33>>.
    Found 1-bit register for signal <xBlockState<6><32>>.
    Found 1-bit register for signal <xBlockState<6><31>>.
    Found 1-bit register for signal <xBlockState<6><30>>.
    Found 1-bit register for signal <xBlockState<6><29>>.
    Found 1-bit register for signal <xBlockState<6><28>>.
    Found 1-bit register for signal <xBlockState<6><27>>.
    Found 1-bit register for signal <xBlockState<6><26>>.
    Found 1-bit register for signal <xBlockState<6><25>>.
    Found 1-bit register for signal <xBlockState<6><24>>.
    Found 1-bit register for signal <xBlockState<6><23>>.
    Found 1-bit register for signal <xBlockState<6><22>>.
    Found 1-bit register for signal <xBlockState<6><21>>.
    Found 1-bit register for signal <xBlockState<6><20>>.
    Found 1-bit register for signal <xBlockState<6><19>>.
    Found 1-bit register for signal <xBlockState<6><18>>.
    Found 1-bit register for signal <xBlockState<6><17>>.
    Found 1-bit register for signal <xBlockState<6><16>>.
    Found 1-bit register for signal <xBlockState<6><15>>.
    Found 1-bit register for signal <xBlockState<6><14>>.
    Found 1-bit register for signal <xBlockState<6><13>>.
    Found 1-bit register for signal <xBlockState<6><12>>.
    Found 1-bit register for signal <xBlockState<6><11>>.
    Found 1-bit register for signal <xBlockState<6><10>>.
    Found 1-bit register for signal <xBlockState<6><9>>.
    Found 1-bit register for signal <xBlockState<6><8>>.
    Found 1-bit register for signal <xBlockState<6><7>>.
    Found 1-bit register for signal <xBlockState<6><6>>.
    Found 1-bit register for signal <xBlockState<6><5>>.
    Found 1-bit register for signal <xBlockState<6><4>>.
    Found 1-bit register for signal <xBlockState<6><3>>.
    Found 1-bit register for signal <xBlockState<6><2>>.
    Found 1-bit register for signal <xBlockState<6><1>>.
    Found 1-bit register for signal <xBlockState<6><0>>.
    Found 1-bit register for signal <xBlockState<7><79>>.
    Found 1-bit register for signal <xBlockState<7><78>>.
    Found 1-bit register for signal <xBlockState<7><77>>.
    Found 1-bit register for signal <xBlockState<7><76>>.
    Found 1-bit register for signal <xBlockState<7><75>>.
    Found 1-bit register for signal <xBlockState<7><74>>.
    Found 1-bit register for signal <xBlockState<7><73>>.
    Found 1-bit register for signal <xBlockState<7><72>>.
    Found 1-bit register for signal <xBlockState<7><71>>.
    Found 1-bit register for signal <xBlockState<7><70>>.
    Found 1-bit register for signal <xBlockState<7><69>>.
    Found 1-bit register for signal <xBlockState<7><68>>.
    Found 1-bit register for signal <xBlockState<7><67>>.
    Found 1-bit register for signal <xBlockState<7><66>>.
    Found 1-bit register for signal <xBlockState<7><65>>.
    Found 1-bit register for signal <xBlockState<7><64>>.
    Found 1-bit register for signal <xBlockState<7><63>>.
    Found 1-bit register for signal <xBlockState<7><62>>.
    Found 1-bit register for signal <xBlockState<7><61>>.
    Found 1-bit register for signal <xBlockState<7><60>>.
    Found 1-bit register for signal <xBlockState<7><59>>.
    Found 1-bit register for signal <xBlockState<7><58>>.
    Found 1-bit register for signal <xBlockState<7><57>>.
    Found 1-bit register for signal <xBlockState<7><56>>.
    Found 1-bit register for signal <xBlockState<7><55>>.
    Found 1-bit register for signal <xBlockState<7><54>>.
    Found 1-bit register for signal <xBlockState<7><53>>.
    Found 1-bit register for signal <xBlockState<7><52>>.
    Found 1-bit register for signal <xBlockState<7><51>>.
    Found 1-bit register for signal <xBlockState<7><50>>.
    Found 1-bit register for signal <xBlockState<7><49>>.
    Found 1-bit register for signal <xBlockState<7><48>>.
    Found 1-bit register for signal <xBlockState<7><47>>.
    Found 1-bit register for signal <xBlockState<7><46>>.
    Found 1-bit register for signal <xBlockState<7><45>>.
    Found 1-bit register for signal <xBlockState<7><44>>.
    Found 1-bit register for signal <xBlockState<7><43>>.
    Found 1-bit register for signal <xBlockState<7><42>>.
    Found 1-bit register for signal <xBlockState<7><41>>.
    Found 1-bit register for signal <xBlockState<7><40>>.
    Found 1-bit register for signal <xBlockState<7><39>>.
    Found 1-bit register for signal <xBlockState<7><38>>.
    Found 1-bit register for signal <xBlockState<7><37>>.
    Found 1-bit register for signal <xBlockState<7><36>>.
    Found 1-bit register for signal <xBlockState<7><35>>.
    Found 1-bit register for signal <xBlockState<7><34>>.
    Found 1-bit register for signal <xBlockState<7><33>>.
    Found 1-bit register for signal <xBlockState<7><32>>.
    Found 1-bit register for signal <xBlockState<7><31>>.
    Found 1-bit register for signal <xBlockState<7><30>>.
    Found 1-bit register for signal <xBlockState<7><29>>.
    Found 1-bit register for signal <xBlockState<7><28>>.
    Found 1-bit register for signal <xBlockState<7><27>>.
    Found 1-bit register for signal <xBlockState<7><26>>.
    Found 1-bit register for signal <xBlockState<7><25>>.
    Found 1-bit register for signal <xBlockState<7><24>>.
    Found 1-bit register for signal <xBlockState<7><23>>.
    Found 1-bit register for signal <xBlockState<7><22>>.
    Found 1-bit register for signal <xBlockState<7><21>>.
    Found 1-bit register for signal <xBlockState<7><20>>.
    Found 1-bit register for signal <xBlockState<7><19>>.
    Found 1-bit register for signal <xBlockState<7><18>>.
    Found 1-bit register for signal <xBlockState<7><17>>.
    Found 1-bit register for signal <xBlockState<7><16>>.
    Found 1-bit register for signal <xBlockState<7><15>>.
    Found 1-bit register for signal <xBlockState<7><14>>.
    Found 1-bit register for signal <xBlockState<7><13>>.
    Found 1-bit register for signal <xBlockState<7><12>>.
    Found 1-bit register for signal <xBlockState<7><11>>.
    Found 1-bit register for signal <xBlockState<7><10>>.
    Found 1-bit register for signal <xBlockState<7><9>>.
    Found 1-bit register for signal <xBlockState<7><8>>.
    Found 1-bit register for signal <xBlockState<7><7>>.
    Found 1-bit register for signal <xBlockState<7><6>>.
    Found 1-bit register for signal <xBlockState<7><5>>.
    Found 1-bit register for signal <xBlockState<7><4>>.
    Found 1-bit register for signal <xBlockState<7><3>>.
    Found 1-bit register for signal <xBlockState<7><2>>.
    Found 1-bit register for signal <xBlockState<7><1>>.
    Found 1-bit register for signal <xBlockState<7><0>>.
    Found 1-bit register for signal <xBlockState<8><79>>.
    Found 1-bit register for signal <xBlockState<8><78>>.
    Found 1-bit register for signal <xBlockState<8><77>>.
    Found 1-bit register for signal <xBlockState<8><76>>.
    Found 1-bit register for signal <xBlockState<8><75>>.
    Found 1-bit register for signal <xBlockState<8><74>>.
    Found 1-bit register for signal <xBlockState<8><73>>.
    Found 1-bit register for signal <xBlockState<8><72>>.
    Found 1-bit register for signal <xBlockState<8><71>>.
    Found 1-bit register for signal <xBlockState<8><70>>.
    Found 1-bit register for signal <xBlockState<8><69>>.
    Found 1-bit register for signal <xBlockState<8><68>>.
    Found 1-bit register for signal <xBlockState<8><67>>.
    Found 1-bit register for signal <xBlockState<8><66>>.
    Found 1-bit register for signal <xBlockState<8><65>>.
    Found 1-bit register for signal <xBlockState<8><64>>.
    Found 1-bit register for signal <xBlockState<8><63>>.
    Found 1-bit register for signal <xBlockState<8><62>>.
    Found 1-bit register for signal <xBlockState<8><61>>.
    Found 1-bit register for signal <xBlockState<8><60>>.
    Found 1-bit register for signal <xBlockState<8><59>>.
    Found 1-bit register for signal <xBlockState<8><58>>.
    Found 1-bit register for signal <xBlockState<8><57>>.
    Found 1-bit register for signal <xBlockState<8><56>>.
    Found 1-bit register for signal <xBlockState<8><55>>.
    Found 1-bit register for signal <xBlockState<8><54>>.
    Found 1-bit register for signal <xBlockState<8><53>>.
    Found 1-bit register for signal <xBlockState<8><52>>.
    Found 1-bit register for signal <xBlockState<8><51>>.
    Found 1-bit register for signal <xBlockState<8><50>>.
    Found 1-bit register for signal <xBlockState<8><49>>.
    Found 1-bit register for signal <xBlockState<8><48>>.
    Found 1-bit register for signal <xBlockState<8><47>>.
    Found 1-bit register for signal <xBlockState<8><46>>.
    Found 1-bit register for signal <xBlockState<8><45>>.
    Found 1-bit register for signal <xBlockState<8><44>>.
    Found 1-bit register for signal <xBlockState<8><43>>.
    Found 1-bit register for signal <xBlockState<8><42>>.
    Found 1-bit register for signal <xBlockState<8><41>>.
    Found 1-bit register for signal <xBlockState<8><40>>.
    Found 1-bit register for signal <xBlockState<8><39>>.
    Found 1-bit register for signal <xBlockState<8><38>>.
    Found 1-bit register for signal <xBlockState<8><37>>.
    Found 1-bit register for signal <xBlockState<8><36>>.
    Found 1-bit register for signal <xBlockState<8><35>>.
    Found 1-bit register for signal <xBlockState<8><34>>.
    Found 1-bit register for signal <xBlockState<8><33>>.
    Found 1-bit register for signal <xBlockState<8><32>>.
    Found 1-bit register for signal <xBlockState<8><31>>.
    Found 1-bit register for signal <xBlockState<8><30>>.
    Found 1-bit register for signal <xBlockState<8><29>>.
    Found 1-bit register for signal <xBlockState<8><28>>.
    Found 1-bit register for signal <xBlockState<8><27>>.
    Found 1-bit register for signal <xBlockState<8><26>>.
    Found 1-bit register for signal <xBlockState<8><25>>.
    Found 1-bit register for signal <xBlockState<8><24>>.
    Found 1-bit register for signal <xBlockState<8><23>>.
    Found 1-bit register for signal <xBlockState<8><22>>.
    Found 1-bit register for signal <xBlockState<8><21>>.
    Found 1-bit register for signal <xBlockState<8><20>>.
    Found 1-bit register for signal <xBlockState<8><19>>.
    Found 1-bit register for signal <xBlockState<8><18>>.
    Found 1-bit register for signal <xBlockState<8><17>>.
    Found 1-bit register for signal <xBlockState<8><16>>.
    Found 1-bit register for signal <xBlockState<8><15>>.
    Found 1-bit register for signal <xBlockState<8><14>>.
    Found 1-bit register for signal <xBlockState<8><13>>.
    Found 1-bit register for signal <xBlockState<8><12>>.
    Found 1-bit register for signal <xBlockState<8><11>>.
    Found 1-bit register for signal <xBlockState<8><10>>.
    Found 1-bit register for signal <xBlockState<8><9>>.
    Found 1-bit register for signal <xBlockState<8><8>>.
    Found 1-bit register for signal <xBlockState<8><7>>.
    Found 1-bit register for signal <xBlockState<8><6>>.
    Found 1-bit register for signal <xBlockState<8><5>>.
    Found 1-bit register for signal <xBlockState<8><4>>.
    Found 1-bit register for signal <xBlockState<8><3>>.
    Found 1-bit register for signal <xBlockState<8><2>>.
    Found 1-bit register for signal <xBlockState<8><1>>.
    Found 1-bit register for signal <xBlockState<8><0>>.
    Found 1-bit register for signal <xBlockState<9><79>>.
    Found 1-bit register for signal <xBlockState<9><78>>.
    Found 1-bit register for signal <xBlockState<9><77>>.
    Found 1-bit register for signal <xBlockState<9><76>>.
    Found 1-bit register for signal <xBlockState<9><75>>.
    Found 1-bit register for signal <xBlockState<9><74>>.
    Found 1-bit register for signal <xBlockState<9><73>>.
    Found 1-bit register for signal <xBlockState<9><72>>.
    Found 1-bit register for signal <xBlockState<9><71>>.
    Found 1-bit register for signal <xBlockState<9><70>>.
    Found 1-bit register for signal <xBlockState<9><69>>.
    Found 1-bit register for signal <xBlockState<9><68>>.
    Found 1-bit register for signal <xBlockState<9><67>>.
    Found 1-bit register for signal <xBlockState<9><66>>.
    Found 1-bit register for signal <xBlockState<9><65>>.
    Found 1-bit register for signal <xBlockState<9><64>>.
    Found 1-bit register for signal <xBlockState<9><63>>.
    Found 1-bit register for signal <xBlockState<9><62>>.
    Found 1-bit register for signal <xBlockState<9><61>>.
    Found 1-bit register for signal <xBlockState<9><60>>.
    Found 1-bit register for signal <xBlockState<9><59>>.
    Found 1-bit register for signal <xBlockState<9><58>>.
    Found 1-bit register for signal <xBlockState<9><57>>.
    Found 1-bit register for signal <xBlockState<9><56>>.
    Found 1-bit register for signal <xBlockState<9><55>>.
    Found 1-bit register for signal <xBlockState<9><54>>.
    Found 1-bit register for signal <xBlockState<9><53>>.
    Found 1-bit register for signal <xBlockState<9><52>>.
    Found 1-bit register for signal <xBlockState<9><51>>.
    Found 1-bit register for signal <xBlockState<9><50>>.
    Found 1-bit register for signal <xBlockState<9><49>>.
    Found 1-bit register for signal <xBlockState<9><48>>.
    Found 1-bit register for signal <xBlockState<9><47>>.
    Found 1-bit register for signal <xBlockState<9><46>>.
    Found 1-bit register for signal <xBlockState<9><45>>.
    Found 1-bit register for signal <xBlockState<9><44>>.
    Found 1-bit register for signal <xBlockState<9><43>>.
    Found 1-bit register for signal <xBlockState<9><42>>.
    Found 1-bit register for signal <xBlockState<9><41>>.
    Found 1-bit register for signal <xBlockState<9><40>>.
    Found 1-bit register for signal <xBlockState<9><39>>.
    Found 1-bit register for signal <xBlockState<9><38>>.
    Found 1-bit register for signal <xBlockState<9><37>>.
    Found 1-bit register for signal <xBlockState<9><36>>.
    Found 1-bit register for signal <xBlockState<9><35>>.
    Found 1-bit register for signal <xBlockState<9><34>>.
    Found 1-bit register for signal <xBlockState<9><33>>.
    Found 1-bit register for signal <xBlockState<9><32>>.
    Found 1-bit register for signal <xBlockState<9><31>>.
    Found 1-bit register for signal <xBlockState<9><30>>.
    Found 1-bit register for signal <xBlockState<9><29>>.
    Found 1-bit register for signal <xBlockState<9><28>>.
    Found 1-bit register for signal <xBlockState<9><27>>.
    Found 1-bit register for signal <xBlockState<9><26>>.
    Found 1-bit register for signal <xBlockState<9><25>>.
    Found 1-bit register for signal <xBlockState<9><24>>.
    Found 1-bit register for signal <xBlockState<9><23>>.
    Found 1-bit register for signal <xBlockState<9><22>>.
    Found 1-bit register for signal <xBlockState<9><21>>.
    Found 1-bit register for signal <xBlockState<9><20>>.
    Found 1-bit register for signal <xBlockState<9><19>>.
    Found 1-bit register for signal <xBlockState<9><18>>.
    Found 1-bit register for signal <xBlockState<9><17>>.
    Found 1-bit register for signal <xBlockState<9><16>>.
    Found 1-bit register for signal <xBlockState<9><15>>.
    Found 1-bit register for signal <xBlockState<9><14>>.
    Found 1-bit register for signal <xBlockState<9><13>>.
    Found 1-bit register for signal <xBlockState<9><12>>.
    Found 1-bit register for signal <xBlockState<9><11>>.
    Found 1-bit register for signal <xBlockState<9><10>>.
    Found 1-bit register for signal <xBlockState<9><9>>.
    Found 1-bit register for signal <xBlockState<9><8>>.
    Found 1-bit register for signal <xBlockState<9><7>>.
    Found 1-bit register for signal <xBlockState<9><6>>.
    Found 1-bit register for signal <xBlockState<9><5>>.
    Found 1-bit register for signal <xBlockState<9><4>>.
    Found 1-bit register for signal <xBlockState<9><3>>.
    Found 1-bit register for signal <xBlockState<9><2>>.
    Found 1-bit register for signal <xBlockState<9><1>>.
    Found 1-bit register for signal <xBlockState<9><0>>.
    Found 1-bit register for signal <xBlockState<10><79>>.
    Found 1-bit register for signal <xBlockState<10><78>>.
    Found 1-bit register for signal <xBlockState<10><77>>.
    Found 1-bit register for signal <xBlockState<10><76>>.
    Found 1-bit register for signal <xBlockState<10><75>>.
    Found 1-bit register for signal <xBlockState<10><74>>.
    Found 1-bit register for signal <xBlockState<10><73>>.
    Found 1-bit register for signal <xBlockState<10><72>>.
    Found 1-bit register for signal <xBlockState<10><71>>.
    Found 1-bit register for signal <xBlockState<10><70>>.
    Found 1-bit register for signal <xBlockState<10><69>>.
    Found 1-bit register for signal <xBlockState<10><68>>.
    Found 1-bit register for signal <xBlockState<10><67>>.
    Found 1-bit register for signal <xBlockState<10><66>>.
    Found 1-bit register for signal <xBlockState<10><65>>.
    Found 1-bit register for signal <xBlockState<10><64>>.
    Found 1-bit register for signal <xBlockState<10><63>>.
    Found 1-bit register for signal <xBlockState<10><62>>.
    Found 1-bit register for signal <xBlockState<10><61>>.
    Found 1-bit register for signal <xBlockState<10><60>>.
    Found 1-bit register for signal <xBlockState<10><59>>.
    Found 1-bit register for signal <xBlockState<10><58>>.
    Found 1-bit register for signal <xBlockState<10><57>>.
    Found 1-bit register for signal <xBlockState<10><56>>.
    Found 1-bit register for signal <xBlockState<10><55>>.
    Found 1-bit register for signal <xBlockState<10><54>>.
    Found 1-bit register for signal <xBlockState<10><53>>.
    Found 1-bit register for signal <xBlockState<10><52>>.
    Found 1-bit register for signal <xBlockState<10><51>>.
    Found 1-bit register for signal <xBlockState<10><50>>.
    Found 1-bit register for signal <xBlockState<10><49>>.
    Found 1-bit register for signal <xBlockState<10><48>>.
    Found 1-bit register for signal <xBlockState<10><47>>.
    Found 1-bit register for signal <xBlockState<10><46>>.
    Found 1-bit register for signal <xBlockState<10><45>>.
    Found 1-bit register for signal <xBlockState<10><44>>.
    Found 1-bit register for signal <xBlockState<10><43>>.
    Found 1-bit register for signal <xBlockState<10><42>>.
    Found 1-bit register for signal <xBlockState<10><41>>.
    Found 1-bit register for signal <xBlockState<10><40>>.
    Found 1-bit register for signal <xBlockState<10><39>>.
    Found 1-bit register for signal <xBlockState<10><38>>.
    Found 1-bit register for signal <xBlockState<10><37>>.
    Found 1-bit register for signal <xBlockState<10><36>>.
    Found 1-bit register for signal <xBlockState<10><35>>.
    Found 1-bit register for signal <xBlockState<10><34>>.
    Found 1-bit register for signal <xBlockState<10><33>>.
    Found 1-bit register for signal <xBlockState<10><32>>.
    Found 1-bit register for signal <xBlockState<10><31>>.
    Found 1-bit register for signal <xBlockState<10><30>>.
    Found 1-bit register for signal <xBlockState<10><29>>.
    Found 1-bit register for signal <xBlockState<10><28>>.
    Found 1-bit register for signal <xBlockState<10><27>>.
    Found 1-bit register for signal <xBlockState<10><26>>.
    Found 1-bit register for signal <xBlockState<10><25>>.
    Found 1-bit register for signal <xBlockState<10><24>>.
    Found 1-bit register for signal <xBlockState<10><23>>.
    Found 1-bit register for signal <xBlockState<10><22>>.
    Found 1-bit register for signal <xBlockState<10><21>>.
    Found 1-bit register for signal <xBlockState<10><20>>.
    Found 1-bit register for signal <xBlockState<10><19>>.
    Found 1-bit register for signal <xBlockState<10><18>>.
    Found 1-bit register for signal <xBlockState<10><17>>.
    Found 1-bit register for signal <xBlockState<10><16>>.
    Found 1-bit register for signal <xBlockState<10><15>>.
    Found 1-bit register for signal <xBlockState<10><14>>.
    Found 1-bit register for signal <xBlockState<10><13>>.
    Found 1-bit register for signal <xBlockState<10><12>>.
    Found 1-bit register for signal <xBlockState<10><11>>.
    Found 1-bit register for signal <xBlockState<10><10>>.
    Found 1-bit register for signal <xBlockState<10><9>>.
    Found 1-bit register for signal <xBlockState<10><8>>.
    Found 1-bit register for signal <xBlockState<10><7>>.
    Found 1-bit register for signal <xBlockState<10><6>>.
    Found 1-bit register for signal <xBlockState<10><5>>.
    Found 1-bit register for signal <xBlockState<10><4>>.
    Found 1-bit register for signal <xBlockState<10><3>>.
    Found 1-bit register for signal <xBlockState<10><2>>.
    Found 1-bit register for signal <xBlockState<10><1>>.
    Found 1-bit register for signal <xBlockState<10><0>>.
    Found 1-bit register for signal <xBlockState<11><79>>.
    Found 1-bit register for signal <xBlockState<11><78>>.
    Found 1-bit register for signal <xBlockState<11><77>>.
    Found 1-bit register for signal <xBlockState<11><76>>.
    Found 1-bit register for signal <xBlockState<11><75>>.
    Found 1-bit register for signal <xBlockState<11><74>>.
    Found 1-bit register for signal <xBlockState<11><73>>.
    Found 1-bit register for signal <xBlockState<11><72>>.
    Found 1-bit register for signal <xBlockState<11><71>>.
    Found 1-bit register for signal <xBlockState<11><70>>.
    Found 1-bit register for signal <xBlockState<11><69>>.
    Found 1-bit register for signal <xBlockState<11><68>>.
    Found 1-bit register for signal <xBlockState<11><67>>.
    Found 1-bit register for signal <xBlockState<11><66>>.
    Found 1-bit register for signal <xBlockState<11><65>>.
    Found 1-bit register for signal <xBlockState<11><64>>.
    Found 1-bit register for signal <xBlockState<11><63>>.
    Found 1-bit register for signal <xBlockState<11><62>>.
    Found 1-bit register for signal <xBlockState<11><61>>.
    Found 1-bit register for signal <xBlockState<11><60>>.
    Found 1-bit register for signal <xBlockState<11><59>>.
    Found 1-bit register for signal <xBlockState<11><58>>.
    Found 1-bit register for signal <xBlockState<11><57>>.
    Found 1-bit register for signal <xBlockState<11><56>>.
    Found 1-bit register for signal <xBlockState<11><55>>.
    Found 1-bit register for signal <xBlockState<11><54>>.
    Found 1-bit register for signal <xBlockState<11><53>>.
    Found 1-bit register for signal <xBlockState<11><52>>.
    Found 1-bit register for signal <xBlockState<11><51>>.
    Found 1-bit register for signal <xBlockState<11><50>>.
    Found 1-bit register for signal <xBlockState<11><49>>.
    Found 1-bit register for signal <xBlockState<11><48>>.
    Found 1-bit register for signal <xBlockState<11><47>>.
    Found 1-bit register for signal <xBlockState<11><46>>.
    Found 1-bit register for signal <xBlockState<11><45>>.
    Found 1-bit register for signal <xBlockState<11><44>>.
    Found 1-bit register for signal <xBlockState<11><43>>.
    Found 1-bit register for signal <xBlockState<11><42>>.
    Found 1-bit register for signal <xBlockState<11><41>>.
    Found 1-bit register for signal <xBlockState<11><40>>.
    Found 1-bit register for signal <xBlockState<11><39>>.
    Found 1-bit register for signal <xBlockState<11><38>>.
    Found 1-bit register for signal <xBlockState<11><37>>.
    Found 1-bit register for signal <xBlockState<11><36>>.
    Found 1-bit register for signal <xBlockState<11><35>>.
    Found 1-bit register for signal <xBlockState<11><34>>.
    Found 1-bit register for signal <xBlockState<11><33>>.
    Found 1-bit register for signal <xBlockState<11><32>>.
    Found 1-bit register for signal <xBlockState<11><31>>.
    Found 1-bit register for signal <xBlockState<11><30>>.
    Found 1-bit register for signal <xBlockState<11><29>>.
    Found 1-bit register for signal <xBlockState<11><28>>.
    Found 1-bit register for signal <xBlockState<11><27>>.
    Found 1-bit register for signal <xBlockState<11><26>>.
    Found 1-bit register for signal <xBlockState<11><25>>.
    Found 1-bit register for signal <xBlockState<11><24>>.
    Found 1-bit register for signal <xBlockState<11><23>>.
    Found 1-bit register for signal <xBlockState<11><22>>.
    Found 1-bit register for signal <xBlockState<11><21>>.
    Found 1-bit register for signal <xBlockState<11><20>>.
    Found 1-bit register for signal <xBlockState<11><19>>.
    Found 1-bit register for signal <xBlockState<11><18>>.
    Found 1-bit register for signal <xBlockState<11><17>>.
    Found 1-bit register for signal <xBlockState<11><16>>.
    Found 1-bit register for signal <xBlockState<11><15>>.
    Found 1-bit register for signal <xBlockState<11><14>>.
    Found 1-bit register for signal <xBlockState<11><13>>.
    Found 1-bit register for signal <xBlockState<11><12>>.
    Found 1-bit register for signal <xBlockState<11><11>>.
    Found 1-bit register for signal <xBlockState<11><10>>.
    Found 1-bit register for signal <xBlockState<11><9>>.
    Found 1-bit register for signal <xBlockState<11><8>>.
    Found 1-bit register for signal <xBlockState<11><7>>.
    Found 1-bit register for signal <xBlockState<11><6>>.
    Found 1-bit register for signal <xBlockState<11><5>>.
    Found 1-bit register for signal <xBlockState<11><4>>.
    Found 1-bit register for signal <xBlockState<11><3>>.
    Found 1-bit register for signal <xBlockState<11><2>>.
    Found 1-bit register for signal <xBlockState<11><1>>.
    Found 1-bit register for signal <xBlockState<11><0>>.
    Found 1-bit register for signal <xBlockState<12><79>>.
    Found 1-bit register for signal <xBlockState<12><78>>.
    Found 1-bit register for signal <xBlockState<12><77>>.
    Found 1-bit register for signal <xBlockState<12><76>>.
    Found 1-bit register for signal <xBlockState<12><75>>.
    Found 1-bit register for signal <xBlockState<12><74>>.
    Found 1-bit register for signal <xBlockState<12><73>>.
    Found 1-bit register for signal <xBlockState<12><72>>.
    Found 1-bit register for signal <xBlockState<12><71>>.
    Found 1-bit register for signal <xBlockState<12><70>>.
    Found 1-bit register for signal <xBlockState<12><69>>.
    Found 1-bit register for signal <xBlockState<12><68>>.
    Found 1-bit register for signal <xBlockState<12><67>>.
    Found 1-bit register for signal <xBlockState<12><66>>.
    Found 1-bit register for signal <xBlockState<12><65>>.
    Found 1-bit register for signal <xBlockState<12><64>>.
    Found 1-bit register for signal <xBlockState<12><63>>.
    Found 1-bit register for signal <xBlockState<12><62>>.
    Found 1-bit register for signal <xBlockState<12><61>>.
    Found 1-bit register for signal <xBlockState<12><60>>.
    Found 1-bit register for signal <xBlockState<12><59>>.
    Found 1-bit register for signal <xBlockState<12><58>>.
    Found 1-bit register for signal <xBlockState<12><57>>.
    Found 1-bit register for signal <xBlockState<12><56>>.
    Found 1-bit register for signal <xBlockState<12><55>>.
    Found 1-bit register for signal <xBlockState<12><54>>.
    Found 1-bit register for signal <xBlockState<12><53>>.
    Found 1-bit register for signal <xBlockState<12><52>>.
    Found 1-bit register for signal <xBlockState<12><51>>.
    Found 1-bit register for signal <xBlockState<12><50>>.
    Found 1-bit register for signal <xBlockState<12><49>>.
    Found 1-bit register for signal <xBlockState<12><48>>.
    Found 1-bit register for signal <xBlockState<12><47>>.
    Found 1-bit register for signal <xBlockState<12><46>>.
    Found 1-bit register for signal <xBlockState<12><45>>.
    Found 1-bit register for signal <xBlockState<12><44>>.
    Found 1-bit register for signal <xBlockState<12><43>>.
    Found 1-bit register for signal <xBlockState<12><42>>.
    Found 1-bit register for signal <xBlockState<12><41>>.
    Found 1-bit register for signal <xBlockState<12><40>>.
    Found 1-bit register for signal <xBlockState<12><39>>.
    Found 1-bit register for signal <xBlockState<12><38>>.
    Found 1-bit register for signal <xBlockState<12><37>>.
    Found 1-bit register for signal <xBlockState<12><36>>.
    Found 1-bit register for signal <xBlockState<12><35>>.
    Found 1-bit register for signal <xBlockState<12><34>>.
    Found 1-bit register for signal <xBlockState<12><33>>.
    Found 1-bit register for signal <xBlockState<12><32>>.
    Found 1-bit register for signal <xBlockState<12><31>>.
    Found 1-bit register for signal <xBlockState<12><30>>.
    Found 1-bit register for signal <xBlockState<12><29>>.
    Found 1-bit register for signal <xBlockState<12><28>>.
    Found 1-bit register for signal <xBlockState<12><27>>.
    Found 1-bit register for signal <xBlockState<12><26>>.
    Found 1-bit register for signal <xBlockState<12><25>>.
    Found 1-bit register for signal <xBlockState<12><24>>.
    Found 1-bit register for signal <xBlockState<12><23>>.
    Found 1-bit register for signal <xBlockState<12><22>>.
    Found 1-bit register for signal <xBlockState<12><21>>.
    Found 1-bit register for signal <xBlockState<12><20>>.
    Found 1-bit register for signal <xBlockState<12><19>>.
    Found 1-bit register for signal <xBlockState<12><18>>.
    Found 1-bit register for signal <xBlockState<12><17>>.
    Found 1-bit register for signal <xBlockState<12><16>>.
    Found 1-bit register for signal <xBlockState<12><15>>.
    Found 1-bit register for signal <xBlockState<12><14>>.
    Found 1-bit register for signal <xBlockState<12><13>>.
    Found 1-bit register for signal <xBlockState<12><12>>.
    Found 1-bit register for signal <xBlockState<12><11>>.
    Found 1-bit register for signal <xBlockState<12><10>>.
    Found 1-bit register for signal <xBlockState<12><9>>.
    Found 1-bit register for signal <xBlockState<12><8>>.
    Found 1-bit register for signal <xBlockState<12><7>>.
    Found 1-bit register for signal <xBlockState<12><6>>.
    Found 1-bit register for signal <xBlockState<12><5>>.
    Found 1-bit register for signal <xBlockState<12><4>>.
    Found 1-bit register for signal <xBlockState<12><3>>.
    Found 1-bit register for signal <xBlockState<12><2>>.
    Found 1-bit register for signal <xBlockState<12><1>>.
    Found 1-bit register for signal <xBlockState<12><0>>.
    Found 1-bit register for signal <xBlockState<13><79>>.
    Found 1-bit register for signal <xBlockState<13><78>>.
    Found 1-bit register for signal <xBlockState<13><77>>.
    Found 1-bit register for signal <xBlockState<13><76>>.
    Found 1-bit register for signal <xBlockState<13><75>>.
    Found 1-bit register for signal <xBlockState<13><74>>.
    Found 1-bit register for signal <xBlockState<13><73>>.
    Found 1-bit register for signal <xBlockState<13><72>>.
    Found 1-bit register for signal <xBlockState<13><71>>.
    Found 1-bit register for signal <xBlockState<13><70>>.
    Found 1-bit register for signal <xBlockState<13><69>>.
    Found 1-bit register for signal <xBlockState<13><68>>.
    Found 1-bit register for signal <xBlockState<13><67>>.
    Found 1-bit register for signal <xBlockState<13><66>>.
    Found 1-bit register for signal <xBlockState<13><65>>.
    Found 1-bit register for signal <xBlockState<13><64>>.
    Found 1-bit register for signal <xBlockState<13><63>>.
    Found 1-bit register for signal <xBlockState<13><62>>.
    Found 1-bit register for signal <xBlockState<13><61>>.
    Found 1-bit register for signal <xBlockState<13><60>>.
    Found 1-bit register for signal <xBlockState<13><59>>.
    Found 1-bit register for signal <xBlockState<13><58>>.
    Found 1-bit register for signal <xBlockState<13><57>>.
    Found 1-bit register for signal <xBlockState<13><56>>.
    Found 1-bit register for signal <xBlockState<13><55>>.
    Found 1-bit register for signal <xBlockState<13><54>>.
    Found 1-bit register for signal <xBlockState<13><53>>.
    Found 1-bit register for signal <xBlockState<13><52>>.
    Found 1-bit register for signal <xBlockState<13><51>>.
    Found 1-bit register for signal <xBlockState<13><50>>.
    Found 1-bit register for signal <xBlockState<13><49>>.
    Found 1-bit register for signal <xBlockState<13><48>>.
    Found 1-bit register for signal <xBlockState<13><47>>.
    Found 1-bit register for signal <xBlockState<13><46>>.
    Found 1-bit register for signal <xBlockState<13><45>>.
    Found 1-bit register for signal <xBlockState<13><44>>.
    Found 1-bit register for signal <xBlockState<13><43>>.
    Found 1-bit register for signal <xBlockState<13><42>>.
    Found 1-bit register for signal <xBlockState<13><41>>.
    Found 1-bit register for signal <xBlockState<13><40>>.
    Found 1-bit register for signal <xBlockState<13><39>>.
    Found 1-bit register for signal <xBlockState<13><38>>.
    Found 1-bit register for signal <xBlockState<13><37>>.
    Found 1-bit register for signal <xBlockState<13><36>>.
    Found 1-bit register for signal <xBlockState<13><35>>.
    Found 1-bit register for signal <xBlockState<13><34>>.
    Found 1-bit register for signal <xBlockState<13><33>>.
    Found 1-bit register for signal <xBlockState<13><32>>.
    Found 1-bit register for signal <xBlockState<13><31>>.
    Found 1-bit register for signal <xBlockState<13><30>>.
    Found 1-bit register for signal <xBlockState<13><29>>.
    Found 1-bit register for signal <xBlockState<13><28>>.
    Found 1-bit register for signal <xBlockState<13><27>>.
    Found 1-bit register for signal <xBlockState<13><26>>.
    Found 1-bit register for signal <xBlockState<13><25>>.
    Found 1-bit register for signal <xBlockState<13><24>>.
    Found 1-bit register for signal <xBlockState<13><23>>.
    Found 1-bit register for signal <xBlockState<13><22>>.
    Found 1-bit register for signal <xBlockState<13><21>>.
    Found 1-bit register for signal <xBlockState<13><20>>.
    Found 1-bit register for signal <xBlockState<13><19>>.
    Found 1-bit register for signal <xBlockState<13><18>>.
    Found 1-bit register for signal <xBlockState<13><17>>.
    Found 1-bit register for signal <xBlockState<13><16>>.
    Found 1-bit register for signal <xBlockState<13><15>>.
    Found 1-bit register for signal <xBlockState<13><14>>.
    Found 1-bit register for signal <xBlockState<13><13>>.
    Found 1-bit register for signal <xBlockState<13><12>>.
    Found 1-bit register for signal <xBlockState<13><11>>.
    Found 1-bit register for signal <xBlockState<13><10>>.
    Found 1-bit register for signal <xBlockState<13><9>>.
    Found 1-bit register for signal <xBlockState<13><8>>.
    Found 1-bit register for signal <xBlockState<13><7>>.
    Found 1-bit register for signal <xBlockState<13><6>>.
    Found 1-bit register for signal <xBlockState<13><5>>.
    Found 1-bit register for signal <xBlockState<13><4>>.
    Found 1-bit register for signal <xBlockState<13><3>>.
    Found 1-bit register for signal <xBlockState<13><2>>.
    Found 1-bit register for signal <xBlockState<13><1>>.
    Found 1-bit register for signal <xBlockState<13><0>>.
    Found 1-bit register for signal <xBlockState<14><79>>.
    Found 1-bit register for signal <xBlockState<14><78>>.
    Found 1-bit register for signal <xBlockState<14><77>>.
    Found 1-bit register for signal <xBlockState<14><76>>.
    Found 1-bit register for signal <xBlockState<14><75>>.
    Found 1-bit register for signal <xBlockState<14><74>>.
    Found 1-bit register for signal <xBlockState<14><73>>.
    Found 1-bit register for signal <xBlockState<14><72>>.
    Found 1-bit register for signal <xBlockState<14><71>>.
    Found 1-bit register for signal <xBlockState<14><70>>.
    Found 1-bit register for signal <xBlockState<14><69>>.
    Found 1-bit register for signal <xBlockState<14><68>>.
    Found 1-bit register for signal <xBlockState<14><67>>.
    Found 1-bit register for signal <xBlockState<14><66>>.
    Found 1-bit register for signal <xBlockState<14><65>>.
    Found 1-bit register for signal <xBlockState<14><64>>.
    Found 1-bit register for signal <xBlockState<14><63>>.
    Found 1-bit register for signal <xBlockState<14><62>>.
    Found 1-bit register for signal <xBlockState<14><61>>.
    Found 1-bit register for signal <xBlockState<14><60>>.
    Found 1-bit register for signal <xBlockState<14><59>>.
    Found 1-bit register for signal <xBlockState<14><58>>.
    Found 1-bit register for signal <xBlockState<14><57>>.
    Found 1-bit register for signal <xBlockState<14><56>>.
    Found 1-bit register for signal <xBlockState<14><55>>.
    Found 1-bit register for signal <xBlockState<14><54>>.
    Found 1-bit register for signal <xBlockState<14><53>>.
    Found 1-bit register for signal <xBlockState<14><52>>.
    Found 1-bit register for signal <xBlockState<14><51>>.
    Found 1-bit register for signal <xBlockState<14><50>>.
    Found 1-bit register for signal <xBlockState<14><49>>.
    Found 1-bit register for signal <xBlockState<14><48>>.
    Found 1-bit register for signal <xBlockState<14><47>>.
    Found 1-bit register for signal <xBlockState<14><46>>.
    Found 1-bit register for signal <xBlockState<14><45>>.
    Found 1-bit register for signal <xBlockState<14><44>>.
    Found 1-bit register for signal <xBlockState<14><43>>.
    Found 1-bit register for signal <xBlockState<14><42>>.
    Found 1-bit register for signal <xBlockState<14><41>>.
    Found 1-bit register for signal <xBlockState<14><40>>.
    Found 1-bit register for signal <xBlockState<14><39>>.
    Found 1-bit register for signal <xBlockState<14><38>>.
    Found 1-bit register for signal <xBlockState<14><37>>.
    Found 1-bit register for signal <xBlockState<14><36>>.
    Found 1-bit register for signal <xBlockState<14><35>>.
    Found 1-bit register for signal <xBlockState<14><34>>.
    Found 1-bit register for signal <xBlockState<14><33>>.
    Found 1-bit register for signal <xBlockState<14><32>>.
    Found 1-bit register for signal <xBlockState<14><31>>.
    Found 1-bit register for signal <xBlockState<14><30>>.
    Found 1-bit register for signal <xBlockState<14><29>>.
    Found 1-bit register for signal <xBlockState<14><28>>.
    Found 1-bit register for signal <xBlockState<14><27>>.
    Found 1-bit register for signal <xBlockState<14><26>>.
    Found 1-bit register for signal <xBlockState<14><25>>.
    Found 1-bit register for signal <xBlockState<14><24>>.
    Found 1-bit register for signal <xBlockState<14><23>>.
    Found 1-bit register for signal <xBlockState<14><22>>.
    Found 1-bit register for signal <xBlockState<14><21>>.
    Found 1-bit register for signal <xBlockState<14><20>>.
    Found 1-bit register for signal <xBlockState<14><19>>.
    Found 1-bit register for signal <xBlockState<14><18>>.
    Found 1-bit register for signal <xBlockState<14><17>>.
    Found 1-bit register for signal <xBlockState<14><16>>.
    Found 1-bit register for signal <xBlockState<14><15>>.
    Found 1-bit register for signal <xBlockState<14><14>>.
    Found 1-bit register for signal <xBlockState<14><13>>.
    Found 1-bit register for signal <xBlockState<14><12>>.
    Found 1-bit register for signal <xBlockState<14><11>>.
    Found 1-bit register for signal <xBlockState<14><10>>.
    Found 1-bit register for signal <xBlockState<14><9>>.
    Found 1-bit register for signal <xBlockState<14><8>>.
    Found 1-bit register for signal <xBlockState<14><7>>.
    Found 1-bit register for signal <xBlockState<14><6>>.
    Found 1-bit register for signal <xBlockState<14><5>>.
    Found 1-bit register for signal <xBlockState<14><4>>.
    Found 1-bit register for signal <xBlockState<14><3>>.
    Found 1-bit register for signal <xBlockState<14><2>>.
    Found 1-bit register for signal <xBlockState<14><1>>.
    Found 1-bit register for signal <xBlockState<14><0>>.
    Found 32-bit register for signal <data_out>.
    Found 4-bit register for signal <BlockState>.
    Found 1-bit register for signal <xBlockState<0><79>>.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1548_OUT> created at line 74.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1549_OUT> created at line 75.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1550_OUT> created at line 76.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1551_OUT> created at line 77.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1552_OUT> created at line 78.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1553_OUT> created at line 79.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1554_OUT> created at line 80.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1555_OUT> created at line 81.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1556_OUT> created at line 82.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1557_OUT> created at line 83.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1558_OUT> created at line 84.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1559_OUT> created at line 85.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1560_OUT> created at line 86.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1561_OUT> created at line 87.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1562_OUT> created at line 88.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1563_OUT> created at line 89.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1564_OUT> created at line 90.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1565_OUT> created at line 91.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1566_OUT> created at line 92.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum_lw[3]_X_5_o_wide_mux_1567_OUT> created at line 93.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1570_OUT> created at line 98.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1571_OUT> created at line 99.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1572_OUT> created at line 100.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1573_OUT> created at line 101.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1574_OUT> created at line 102.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1575_OUT> created at line 103.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1576_OUT> created at line 104.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1577_OUT> created at line 105.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1578_OUT> created at line 106.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1579_OUT> created at line 107.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1580_OUT> created at line 108.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1581_OUT> created at line 109.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1582_OUT> created at line 110.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1583_OUT> created at line 111.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1584_OUT> created at line 112.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1585_OUT> created at line 113.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1586_OUT> created at line 114.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1587_OUT> created at line 115.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1588_OUT> created at line 116.
    Found 4-bit 15-to-1 multiplexer for signal <yBlockNum[3]_X_5_o_wide_mux_1589_OUT> created at line 117.
    Found 5-bit comparator lessequal for signal <n1492> created at line 68
    Summary:
	inferred 1236 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 3678 Multiplexer(s).
Unit <StateReg> synthesized.

Synthesizing Unit <Multi_CPU>.
    Related source file is "D:\ISE\OExp13\OExp13\Multi_CPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Multi_CPU> synthesized.

Synthesizing Unit <ctrl>.
    Related source file is "D:\ISE\OExp13\OExp13\ctrl.v".
        IF = 5'b00000
        ID = 5'b00001
        EX_Mem = 5'b00010
        MEM_RD = 5'b00011
        WB_LW = 5'b00100
        MEM_WD = 5'b00101
        EX_R = 5'b00110
        WB_R = 5'b00111
        EX_beq = 5'b01000
        Exe_J = 5'b01001
        EX_I = 5'b01010
        WB_I = 5'b01011
        Lui_WB = 5'b01100
        EX_bne = 5'b01101
        EX_jr = 5'b01110
        EX_JAL = 5'b01111
        Error = 5'b11111
        AND = 3'b000
        OR = 3'b001
        ADD = 3'b010
        SUB = 3'b110
        NOR = 3'b100
        SLT = 3'b111
        XOR = 3'b011
        SRL = 3'b101
        value0 = 17'b10010100000100001
        value1 = 17'b00000000001100000
        value2 = 17'b00000000001010000
        value3 = 17'b00110000001010001
        value4 = 17'b00000001000001000
        value5 = 17'b00101000001010001
        value6 = 17'b00000000000010000
        value7 = 17'b00000000000011010
        value8 = 17'b01000000010010000
        value9 = 17'b10000000101100000
        value10 = 17'b00000000001010000
        value11 = 17'b00000000001011000
        value12 = 17'b00000010001101000
        value13 = 17'b01000000010010000
        value14 = 17'b10000000000010000
        value15 = 17'b10000011101101100
WARNING:Xst:647 - Input <Inst_in<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 46                                             |
    | Inputs             | 17                                             |
    | Outputs            | 33                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ctrl> synthesized.

Synthesizing Unit <M_datapath>.
    Related source file is "D:\ISE\OExp13\OExp13\M_datapath.vf".
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'XLXI_5', is tied to GND.
    Summary:
	no macro.
Unit <M_datapath> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "D:\ISE\OExp13\OExp13\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <alu_MUSER_M_datapath>.
    Related source file is "D:\ISE\OExp13\OExp13\M_datapath.vf".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <alu_MUSER_M_datapath> synthesized.

Synthesizing Unit <and32>.
    Related source file is "D:\ISE\OExp13\OExp13\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "D:\ISE\OExp13\OExp13\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "D:\ISE\OExp13\OExp13\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "D:\ISE\OExp13\OExp13\srl32.v".
WARNING:Xst:647 - Input <B<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit shifter logical right for signal <res> created at line 23
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <srl32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "D:\ISE\OExp13\OExp13\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <SignalExt_32>.
    Related source file is "D:\ISE\OExp13\OExp13\SignalExt_32.v".
    Summary:
	no macro.
Unit <SignalExt_32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "D:\ISE\OExp13\OExp13\MUX8T1_32.v".
    Found 32-bit 8-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "D:\ISE\OExp13\OExp13\addc_32.v".
    Found 33-bit adder for signal <n0012> created at line 31.
    Found 33-bit adder for signal <n0005> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "D:\ISE\OExp13\OExp13\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "D:\ISE\OExp13\OExp13\regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 30.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 31.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "D:\ISE\OExp13\OExp13\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "D:\ISE\OExp13\OExp13\MUX4T1_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "D:\ISE\OExp13\OExp13\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "D:\ISE\OExp13\OExp13\Ext_imm16.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <MIO_BUS>.
    Related source file is "D:\ISE\OExp13\OExp13\MIO_BUS_IO.v".
WARNING:Xst:647 - Input <addr_bus<27:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <led_out<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <fruit_we> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:737 - Found 1-bit latch for signal <fruit_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fruit_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fruit_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fruit_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <fruit_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Cpu_data4bus<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <over>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  38 Latch(s).
	inferred 180 Multiplexer(s).
Unit <MIO_BUS> synthesized.

Synthesizing Unit <FruitReg>.
    Related source file is "D:\ISE\OExp13\OExp13\FruitReg.v".
WARNING:Xst:647 - Input <L_S> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 310-bit register for signal <fruitOrder[0][9]_GND_70_o_mux_2_OUT>.
    Found 10-bit 31-to-1 multiplexer for signal <fruit_next<13:4>> created at line 66.
    Summary:
	inferred 310 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FruitReg> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\ISE\OExp13\OExp13\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_76_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <clk_div_4>.
    Related source file is "D:\ISE\OExp13\OExp13\clk_div_4.v".
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_77_o_add_1_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clk_div_4> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "D:\ISE\OExp13\OExp13\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_79_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 2
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 33-bit adder                                          : 2
 33-bit subtractor                                     : 1
# Registers                                            : 364
 1-bit register                                        : 63
 10-bit register                                       : 2
 12-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 1
 310-bit register                                      : 1
 32-bit register                                       : 7
 33-bit register                                       : 1
 4-bit register                                        : 286
 992-bit register                                      : 1
# Latches                                              : 38
 1-bit latch                                           : 38
# Comparators                                          : 12
 1-bit comparator not equal                            : 1
 10-bit comparator greater                             : 6
 5-bit comparator greater                              : 4
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 3928
 1-bit 2-to-1 multiplexer                              : 3777
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 31-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 59
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 15-to-1 multiplexer                             : 40
 4-bit 2-to-1 multiplexer                              : 19
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <SSeg7_Dev.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <SPIO.ngc>.
Reading core <PIO.ngc>.
Reading core <Seg7_Dev.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_212> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_211> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_210> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_209> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_208> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_207> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_206> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_205> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_204> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_203> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_202> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_201> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_200> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_199> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_198> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_197> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_196> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_195> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_194> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_231> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_230> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_229> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_228> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_227> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_226> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_225> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_224> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_223> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_222> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_221> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_220> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_219> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_218> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_217> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_216> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_215> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_214> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_213> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_173> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_172> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_171> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_170> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_169> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_168> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_167> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_166> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_165> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_164> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_163> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_162> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_161> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_160> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_159> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_158> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_157> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_156> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_155> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_193> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_192> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_191> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_190> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_189> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_188> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_187> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_186> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_185> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_184> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_183> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_182> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_181> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_180> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_179> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_178> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_177> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_176> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_175> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_174> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_289> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_288> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_287> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_286> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_285> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_284> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_283> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_282> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_281> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_280> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_279> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_278> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_277> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_276> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_275> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_274> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_273> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_272> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_271> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_309> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_308> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_307> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_306> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_305> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_304> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_303> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_302> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_301> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_300> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_299> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_298> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_297> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_296> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_295> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_294> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_293> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_292> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_291> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_290> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_250> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_249> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_248> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_247> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_246> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_245> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_244> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_243> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_242> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_241> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_240> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_239> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_238> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_237> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_236> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_235> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_234> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_233> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_232> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_270> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_269> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_268> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_267> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_266> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_265> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_264> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_263> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_262> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_261> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_260> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_259> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_258> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_257> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_256> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_255> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_254> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_253> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_252> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_251> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_57> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_56> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_55> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_54> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_53> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_52> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_51> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_50> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_49> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_48> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_47> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_46> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_45> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_44> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_43> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_42> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_41> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_40> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_39> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_76> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_75> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_74> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_73> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_72> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_71> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_70> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_69> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_68> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_67> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_66> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_65> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_64> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_63> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_62> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_61> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_60> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_59> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_58> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_18> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_17> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_16> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_15> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_14> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_13> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_12> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_11> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_10> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_9> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_8> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_7> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_6> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_5> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_4> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_3> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_2> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_1> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_0> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_38> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_37> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_36> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_35> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_34> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_33> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_32> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_31> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_30> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_29> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_28> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_27> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_26> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_25> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_24> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_23> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_22> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_21> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_20> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_19> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_134> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_133> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_132> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_131> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_130> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_129> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_128> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_127> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_126> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_125> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_124> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_123> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_122> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_121> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_120> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_119> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_118> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_117> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_116> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_154> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_153> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_152> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_151> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_150> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_149> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_148> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_147> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_146> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_145> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_144> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_143> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_142> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_141> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_140> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_139> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_138> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_137> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_136> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_135> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_95> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_94> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_93> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_92> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_91> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_90> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_89> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_88> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_87> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_86> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_85> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_84> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_83> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_82> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_81> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_80> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_79> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_78> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_77> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_115> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_114> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_113> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_112> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_111> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_110> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_109> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_108> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_107> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_106> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_105> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_104> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_103> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_102> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_101> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_100> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_99> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_98> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_97> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_96> (without init value) has a constant value of 0 in block <V31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <VGA>.
The following registers are absorbed into counter <cnt_x>: 1 register on signal <cnt_x>.
The following registers are absorbed into counter <cnt_y>: 1 register on signal <cnt_y>.
Unit <VGA> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_4>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_div_4> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 2748
 Flip-Flops                                            : 2748
# Comparators                                          : 12
 1-bit comparator not equal                            : 1
 10-bit comparator greater                             : 6
 5-bit comparator greater                              : 4
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 4120
 1-bit 15-to-1 multiplexer                             : 160
 1-bit 2-to-1 multiplexer                              : 3842
 1-bit 31-to-1 multiplexer                             : 10
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 59
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 19
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_212> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_211> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_210> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_209> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_208> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_207> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_206> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_205> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_204> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_203> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_202> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_201> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_200> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_199> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_198> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_197> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_196> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_195> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_194> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_231> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_230> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_229> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_228> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_227> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_226> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_225> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_224> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_223> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_222> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_221> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_220> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_219> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_218> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_217> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_216> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_215> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_214> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_213> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_173> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_172> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_171> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_170> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_169> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_168> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_167> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_166> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_165> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_164> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_163> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_162> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_161> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_160> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_159> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_158> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_157> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_156> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_155> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_193> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_192> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_191> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_190> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_189> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_188> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_187> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_186> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_185> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_184> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_183> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_182> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_181> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_180> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_179> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_178> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_177> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_176> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_175> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_174> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_289> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_288> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_287> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_286> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_285> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_284> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_283> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_282> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_281> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_280> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_279> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_278> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_277> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_276> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_275> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_274> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_273> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_272> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_271> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_309> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_308> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_307> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_306> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_305> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_304> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_303> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_302> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_301> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_300> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_299> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_298> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_297> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_296> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_295> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_294> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_293> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_292> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_291> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_290> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_250> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_249> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_248> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_247> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_246> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_245> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_244> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_243> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_242> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_241> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_240> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_239> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_238> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_237> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_236> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_235> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_234> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_233> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_232> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_270> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_269> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_268> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_267> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_266> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_265> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_264> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_263> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_262> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_261> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_260> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_259> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_258> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_257> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_256> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_255> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_254> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_253> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_252> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_251> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_57> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_56> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_55> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_54> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_53> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_52> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_51> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_50> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_49> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_48> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_47> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_46> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_45> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_44> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_43> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_42> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_41> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_40> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_39> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_76> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_75> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_74> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_73> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_72> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_71> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_70> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_69> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_68> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_67> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_66> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_65> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_64> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_63> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_62> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_61> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_60> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_59> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_58> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_18> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_17> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_16> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_15> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_14> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_13> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_12> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_11> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_10> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_9> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_8> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_7> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_6> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_5> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_4> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_3> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_2> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_1> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_0> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_38> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_37> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_36> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_35> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_34> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_33> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_32> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_31> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_30> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_29> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_28> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_27> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_26> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_25> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_24> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_23> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_22> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_21> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_20> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_19> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_134> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_133> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_132> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_131> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_130> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_129> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_128> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_127> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_126> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_125> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_124> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_123> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_122> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_121> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_120> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_119> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_118> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_117> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_116> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_154> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_153> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_152> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_151> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_150> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_149> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_148> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_147> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_146> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_145> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_144> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_143> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_142> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_141> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_140> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_139> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_138> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_137> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_136> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_135> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_95> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_94> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_93> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_92> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_91> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_90> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_89> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_88> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_87> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_86> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_85> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_84> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_83> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_82> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_81> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_80> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_79> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_78> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_77> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_115> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_114> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_113> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_112> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_111> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_110> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_109> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_108> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_107> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_106> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_105> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_104> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_103> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_102> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_101> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_100> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_99> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_98> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_97> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fruitOrder_30_96> (without init value) has a constant value of 0 in block <FruitReg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/x_ctrl/FSM_0> on signal <state[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 00001 | 00000000000000010
 00010 | 00000000000000100
 01000 | 00000000000001000
 01101 | 00000000000010000
 01010 | 00000000000100000
 01111 | 00000000001000000
 01001 | 00000000010000000
 01110 | 00000000100000000
 00110 | 00000001000000000
 11111 | 00000010000000000
 00011 | 00000100000000000
 00101 | 00001000000000000
 00100 | 00010000000000000
 00111 | 00100000000000000
 01100 | 01000000000000000
 01011 | 10000000000000000
----------------------------
WARNING:Xst:1710 - FF/Latch <data_out_31> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_30> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_29> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_28> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_27> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_26> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_25> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_24> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_23> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_22> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_21> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_20> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_19> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_18> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_17> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_16> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <StateReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_9> (without init value) has a constant value of 1 in block <VGA_Control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_11> (without init value) has a constant value of 1 in block <VGA_Control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <RGB_0> in Unit <VGA_Control> is equivalent to the following FF/Latch, which will be removed : <RGB_6> 
INFO:Xst:2261 - The FF/Latch <RGB_2> in Unit <VGA_Control> is equivalent to the following 3 FFs/Latches, which will be removed : <RGB_3> <RGB_4> <RGB_5> 
INFO:Xst:2261 - The FF/Latch <RGB_8> in Unit <VGA_Control> is equivalent to the following FF/Latch, which will be removed : <RGB_10> 

Optimizing unit <REG32> ...

Optimizing unit <SOCMF> ...

Optimizing unit <MIO_BUS> ...

Optimizing unit <StateReg> ...

Optimizing unit <VGA> ...

Optimizing unit <VGA_Control> ...

Optimizing unit <M_datapath> ...

Optimizing unit <alu_MUSER_M_datapath> ...

Optimizing unit <Regs> ...

Optimizing unit <ctrl> ...

Optimizing unit <Counter_x> ...
WARNING:Xst:2677 - Node <U4/fruit_addr_0> of sequential type is unconnected in block <SOCMF>.
WARNING:Xst:2677 - Node <U4/fruit_addr_1> of sequential type is unconnected in block <SOCMF>.
WARNING:Xst:2677 - Node <U4/fruit_addr_3> of sequential type is unconnected in block <SOCMF>.
WARNING:Xst:2677 - Node <U4/fruit_addr_4> of sequential type is unconnected in block <SOCMF>.
WARNING:Xst:2677 - Node <U4/fruit_addr_2> of sequential type is unconnected in block <SOCMF>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SOCMF, actual ratio is 7.
FlipFlop U1/x_ctrl/state_FSM_FFd11 has been replicated 2 time(s)
FlipFlop U1/x_ctrl/state_FSM_FFd13 has been replicated 1 time(s)
FlipFlop U1/x_ctrl/state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop U1/x_ctrl/state_FSM_FFd5 has been replicated 1 time(s)
FlipFlop U1/x_ctrl/state_FSM_FFd6 has been replicated 2 time(s)
FlipFlop U1/x_datapath/IR/Q_16 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/Q_17 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/Q_21 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/Q_22 has been replicated 1 time(s)
FlipFlop U1/x_datapath/IR/Q_25 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2497
 Flip-Flops                                            : 2497

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SOCMF.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6931
#      AND2                        : 12
#      AND3                        : 99
#      AND4                        : 81
#      BUF                         : 1
#      GND                         : 3
#      INV                         : 102
#      LUT1                        : 115
#      LUT2                        : 64
#      LUT3                        : 1253
#      LUT4                        : 225
#      LUT5                        : 846
#      LUT6                        : 3024
#      MUXCY                       : 203
#      MUXF7                       : 424
#      MUXF8                       : 160
#      OR2                         : 64
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 5
#      XNOR2                       : 1
#      XORCY                       : 186
# FlipFlops/Latches                : 2941
#      FD                          : 260
#      FDC                         : 104
#      FDCE                        : 1099
#      FDCE_1                      : 22
#      FDE                         : 1329
#      FDE_1                       : 36
#      FDP                         : 1
#      FDPE_1                      : 6
#      FDR                         : 12
#      FDRE                        : 39
#      LD                          : 33
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 72
#      IBUF                        : 21
#      OBUF                        : 51

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            2941  out of  202800     1%  
 Number of Slice LUTs:                 5629  out of  101400     5%  
    Number used as Logic:              5629  out of  101400     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6839
   Number with an unused Flip Flop:    3898  out of   6839    56%  
   Number with an unused LUT:          1210  out of   6839    17%  
   Number of fully used LUT-FF pairs:  1731  out of   6839    25%  
   Number of unique control sets:       341

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    400    18%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)         | Load  |
-----------------------------------------------------------------------------+-------------------------------+-------+
clk_100mhz                                                                   | BUFGP                         | 264   |
U4/GND_31_o_PWR_41_o_Select_45_o(U4/GND_31_o_PWR_41_o_Select_45_o1:O)        | BUFG(*)(U4/Cpu_data4bus_0)    | 32    |
U4/addr_bus[31]_GND_31_o_equal_5_o(U4/addr_bus[31]_GND_31_o_equal_5_o<31>1:O)| NONE(*)(U4/over)              | 1     |
U81/count_1                                                                  | BUFG                          | 1243  |
Clk_CPU(U8/Mmux_Clk_CPU11:O)                                                 | BUFG(*)(U1/x_datapath/PC/Q_31)| 1323  |
U8/clkdiv_8                                                                  | BUFG                          | 35    |
U9/clk1                                                                      | BUFG                          | 41    |
M4/push(M4/push1:O)                                                          | NONE(*)(M4/state_0)           | 3     |
-----------------------------------------------------------------------------+-------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.533ns (Maximum Frequency: 117.192MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 6.575ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 4.574ns (frequency: 218.648MHz)
  Total number of paths / destination ports: 11732 / 335
-------------------------------------------------------------------------
Delay:               4.574ns (Levels of Logic = 10)
  Source:            U9/SW_OK_6 (FF)
  Destination:       U6/M2/buffer_60 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: U9/SW_OK_6 to U6/M2/buffer_60
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            110   0.236   0.757  SW_OK_6 (SW_OK<6>)
     end scope: 'U9:SW_OK<6>'
     begin scope: 'U5:Test<1>'
     LUT6:I0->O            1   0.043   0.000  MUX1_DispData/Mmux_o_3 (MUX1_DispData/Mmux_o_3)
     MUXF7:I1->O          16   0.178   0.422  MUX1_DispData/Mmux_o_2_f7 (Disp_num<0>)
     end scope: 'U5:Disp_num<0>'
     begin scope: 'U6:Hexs<0>'
     INV:I->O              6   0.054   0.641  SM1/HTS7/MSEG/XLXI_4 (SM1/HTS7/MSEG/XLXN_24)
     AND4:I0->O            1   0.043   0.613  SM1/HTS7/MSEG/XLXI_28 (SM1/HTS7/MSEG/XLXN_141)
     OR4:I0->O             1   0.043   0.603  SM1/HTS7/MSEG/XLXI_29 (SM1/HTS7/MSEG/XLXN_211)
     OR2:I1->O             1   0.043   0.405  SM1/HTS7/MSEG/XLXI_50 (XLXN_390<60>)
     LUT6:I4->O            1   0.043   0.405  M2/mux12011 (M2/state[1]_GND_3_o_wide_mux_15_OUT<60>)
     LUT3:I1->O            1   0.043   0.000  M2/buffer_60_rstpot (M2/buffer_60_rstpot)
     FD:D                     -0.000          M2/buffer_60
    ----------------------------------------
    Total                      4.574ns (0.726ns logic, 3.848ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U81/count_1'
  Clock period: 3.929ns (frequency: 254.521MHz)
  Total number of paths / destination ports: 13705 / 67
-------------------------------------------------------------------------
Delay:               3.929ns (Levels of Logic = 8)
  Source:            U0/V1/cnt_y_2 (FF)
  Destination:       U0/V3/BlockState_3 (FF)
  Source Clock:      U81/count_1 rising
  Destination Clock: U81/count_1 rising

  Data Path: U0/V1/cnt_y_2 to U0/V3/BlockState_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.236   0.637  U0/V1/cnt_y_2 (U0/V1/cnt_y_2)
     LUT5:I0->O            5   0.043   0.518  U0/V1/Msub_y_ptr1_xor<4>111 (U0/V1/Msub_y_ptr1_xor<4>11)
     LUT4:I1->O          320   0.043   0.796  U0/V1/Msub_y_ptr1_xor<6>11 (U0/y_ptr<6>)
     LUT6:I0->O            1   0.043   0.000  U0/V3/mux120_51 (U0/V3/mux120_51)
     MUXF7:I1->O           1   0.178   0.000  U0/V3/mux120_4_f7 (U0/V3/mux120_4_f7)
     MUXF8:I0->O           1   0.128   0.522  U0/V3/mux120_2_f8 (U0/V3/yBlockNum[3]_X_5_o_wide_mux_1580_OUT<0>)
     LUT6:I2->O            1   0.043   0.522  U0/V3/Mmux_xBlockNum[4]_BlockState[3]_wide_mux_1590_OUT_91 (U0/V3/Mmux_xBlockNum[4]_BlockState[3]_wide_mux_1590_OUT_91)
     LUT6:I2->O            1   0.043   0.000  U0/V3/Mmux_xBlockNum[4]_BlockState[3]_wide_mux_1590_OUT_4 (U0/V3/Mmux_xBlockNum[4]_BlockState[3]_wide_mux_1590_OUT_4)
     MUXF7:I0->O           1   0.176   0.000  U0/V3/Mmux_xBlockNum[4]_BlockState[3]_wide_mux_1590_OUT_2_f7 (U0/V3/xBlockNum[4]_BlockState[3]_wide_mux_1590_OUT<0>)
     FDE:D                    -0.000          U0/V3/BlockState_0
    ----------------------------------------
    Total                      3.929ns (0.933ns logic, 2.996ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 8.533ns (frequency: 117.192MHz)
  Total number of paths / destination ports: 7768784 / 2465
-------------------------------------------------------------------------
Delay:               8.533ns (Levels of Logic = 15)
  Source:            U1/x_datapath/XLXI_3/register_31_253 (FF)
  Destination:       U1/x_datapath/PC/Q_31 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/x_datapath/XLXI_3/register_31_253 to U1/x_datapath/PC/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  U1/x_datapath/XLXI_3/register_31_253 (U1/x_datapath/XLXI_3/register_31_253)
     LUT6:I0->O            1   0.043   0.522  U1/x_datapath/XLXI_3/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_864 (U1/x_datapath/XLXI_3/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_864)
     LUT6:I2->O            1   0.043   0.000  U1/x_datapath/XLXI_3/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_321 (U1/x_datapath/XLXI_3/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_321)
     MUXF7:I1->O           2   0.178   0.355  U1/x_datapath/XLXI_3/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_2_f7_20 (U1/x_datapath/XLXI_3/R_addr_A[4]_register[31][31]_wide_mux_1_OUT<29>)
     LUT4:I3->O            9   0.043   0.658  U1/x_datapath/XLXI_7/Mmux_o221 (U1/x_datapath/XLXN_42<29>)
     LUT6:I0->O            1   0.043   0.000  U1/x_datapath/U1/Sh5911_F (N443)
     MUXF7:I0->O           2   0.176   0.344  U1/x_datapath/U1/Sh5911 (U1/x_datapath/U1/Sh591)
     MUXF7:S->O            1   0.234   0.495  U1/x_datapath/U1/XLXI_16/Mmux_o31_SW1 (N320)
     LUT5:I2->O            2   0.043   0.410  U1/x_datapath/U1/XLXI_16/Mmux_o33 (U1/x_datapath/U1/XLXI_16/Mmux_o32)
     LUT6:I4->O            1   0.043   0.350  U1/x_datapath/U1/XLXI_9/_n00074_SW0_SW0_SW0 (N326)
     LUT6:I5->O            1   0.043   0.350  U1/x_datapath/U1/XLXI_9/_n00074 (U1/x_datapath/U1/XLXI_9/_n00073)
     LUT6:I5->O            1   0.043   0.613  U1/x_datapath/U1/XLXI_9/_n00077 (U1/zero)
     XNOR2:I0->O           1   0.043   0.613  U1/x_datapath/XLXI_29 (U1/x_datapath/XLXN_73)
     AND2:I0->O            1   0.043   0.613  U1/x_datapath/XLXI_26 (U1/x_datapath/XLXN_75)
     OR2:I0->O             1   0.043   0.613  U1/x_datapath/XLXI_27 (U1/x_datapath/XLXN_77)
     AND2:I0->O           32   0.043   0.469  U1/x_datapath/XLXI_28 (U1/x_datapath/XLXN_79)
     FDCE:CE                   0.161          U1/x_datapath/PC/Q_0
    ----------------------------------------
    Total                      8.533ns (1.501ns logic, 7.032ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 2.216ns (frequency: 451.325MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.236   0.362  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_79_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_79_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.216ns (1.240ns logic, 0.975ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U81/count_1'
  Total number of paths / destination ports: 716 / 21
-------------------------------------------------------------------------
Offset:              4.953ns (Levels of Logic = 12)
  Source:            U0/V3/data_out_8 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U81/count_1 rising

  Data Path: U0/V3/data_out_8 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.236   0.500  U0/V3/data_out_8 (U0/V3/data_out_8)
     begin scope: 'U5:data3<8>'
     LUT6:I3->O            1   0.043   0.000  MUX1_DispData/Mmux_o_430 (MUX1_DispData/Mmux_o_430)
     MUXF7:I0->O          16   0.176   0.605  MUX1_DispData/Mmux_o_2_f7_29 (Disp_num<8>)
     end scope: 'U5:Disp_num<8>'
     begin scope: 'U61:Hexs<8>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_4 (M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.176   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      4.953ns (0.900ns logic, 4.053ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 4490 / 17
-------------------------------------------------------------------------
Offset:              5.214ns (Levels of Logic = 13)
  Source:            U9/SW_OK_6 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U9/SW_OK_6 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            110   0.236   0.757  SW_OK_6 (SW_OK<6>)
     end scope: 'U9:SW_OK<6>'
     begin scope: 'U5:Test<1>'
     LUT6:I0->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.214ns (0.904ns logic, 4.310ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 46829 / 19
-------------------------------------------------------------------------
Offset:              6.575ns (Levels of Logic = 15)
  Source:            U1/x_datapath/XLXI_3/register_31_744 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: U1/x_datapath/XLXI_3/register_31_744 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.625  U1/x_datapath/XLXI_3/register_31_744 (U1/x_datapath/XLXI_3/register_31_744)
     LUT6:I0->O            1   0.043   0.522  U1/x_datapath/XLXI_3/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_992 (U1/x_datapath/XLXI_3/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_992)
     LUT6:I2->O            4   0.043   0.422  U1/x_datapath/XLXI_3/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_430 (U1/x_datapath/XLXI_3/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_430)
     LUT4:I2->O            4   0.043   0.422  U1/x_datapath/XLXI_3/Mmux_rdata_B311 (Data_out<8>)
     begin scope: 'U5:data5<8>'
     LUT6:I4->O            1   0.043   0.000  MUX1_DispData/Mmux_o_330 (MUX1_DispData/Mmux_o_330)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_29 (Disp_num<8>)
     end scope: 'U5:Disp_num<8>'
     begin scope: 'U61:Hexs<8>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_4 (M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.176   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      6.575ns (1.031ns logic, 5.544ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/GND_31_o_PWR_41_o_Select_45_o'
  Total number of paths / destination ports: 720 / 8
-------------------------------------------------------------------------
Offset:              5.085ns (Levels of Logic = 12)
  Source:            U4/Cpu_data4bus_24 (LATCH)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U4/GND_31_o_PWR_41_o_Select_45_o falling

  Data Path: U4/Cpu_data4bus_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.330   0.534  U4/Cpu_data4bus_24 (U4/Cpu_data4bus_24)
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.085ns (0.998ns logic, 4.087ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Clk_CPU                         |    8.533|         |    2.845|         |
U4/GND_31_o_PWR_41_o_Select_45_o|         |    0.686|         |         |
U8/clkdiv_8                     |         |         |    1.292|         |
clk_100mhz                      |    1.556|         |    1.731|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.069|         |         |         |
U9/clk1        |    0.824|         |         |         |
clk_100mhz     |    1.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/GND_31_o_PWR_41_o_Select_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    3.664|         |
U8/clkdiv_8    |         |         |    1.261|         |
U81/count_1    |         |         |    0.806|         |
U9/clk1        |         |         |    0.652|         |
clk_100mhz     |         |         |    1.276|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/addr_bus[31]_GND_31_o_equal_5_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |         |    0.934|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |    2.133|         |         |
U8/clkdiv_8    |    2.216|         |         |         |
clk_100mhz     |    1.633|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U81/count_1
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clk_CPU                           |    4.835|         |         |         |
U4/addr_bus[31]_GND_31_o_equal_5_o|         |    1.592|         |         |
U81/count_1                       |    3.929|         |         |         |
clk_100mhz                        |    1.655|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Clk_CPU                         |    5.937|    4.164|         |         |
M4/push                         |    1.928|         |         |         |
U4/GND_31_o_PWR_41_o_Select_45_o|         |    4.449|         |         |
U81/count_1                     |    4.315|         |         |         |
U9/clk1                         |    1.100|         |         |         |
clk_100mhz                      |    4.574|         |         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 223.00 secs
Total CPU time to Xst completion: 222.52 secs
 
--> 

Total memory usage is 347844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  782 (   0 filtered)
Number of infos    :   13 (   0 filtered)

