0.7
2020.2
Oct 14 2022
05:07:14
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/AESL_axi_slave_control.v,1756638820,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/csv_file_dump.svh,1756638820,verilog,,,,,,,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/dataflow_monitor.sv,1756638820,systemVerilog,/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/nodf_module_interface.svh;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/upc_loop_interface.svh,,/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/dump_file_agent.svh;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/csv_file_dump.svh;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sample_agent.svh;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/loop_sample_agent.svh;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sample_manager.svh;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/nodf_module_interface.svh;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/nodf_module_monitor.svh;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/upc_loop_interface.svh;/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/dump_file_agent.svh,1756638820,verilog,,,,,,,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/fifo_para.vh,1756638820,verilog,,,,,,,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/loop_sample_agent.svh,1756638820,verilog,,,,,,,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/nodf_module_interface.svh,1756638820,verilog,,,,nodf_module_intf,,,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/nodf_module_monitor.svh,1756638820,verilog,,,,,,,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sample_agent.svh,1756638820,verilog,,,,,,,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sample_manager.svh,1756638820,verilog,,,,,,,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft.autotb.v,1756638820,systemVerilog,,,/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/fifo_para.vh,apatb_sr_fft_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft.v,1756638712,systemVerilog,,,,sr_fft,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_X_real_0_RAM_AUTO_1R1W.v,1756638712,systemVerilog,,,,sr_fft_X_real_0_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_control_s_axi.v,1756638714,systemVerilog,,,,sr_fft_control_s_axi;sr_fft_control_s_axi_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_120_1.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_Pipeline_VITIS_LOOP_120_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_165_1.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_Pipeline_VITIS_LOOP_165_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_171_2.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_Pipeline_VITIS_LOOP_171_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_Pipeline_VITIS_LOOP_181_3.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_Pipeline_VITIS_LOOP_181_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_e_in_real_V_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_16pt_e_out_real_V_RAM_AUTO_1R1W.v,1756638709,systemVerilog,,,,sr_fft_fft_16pt_e_out_real_V_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt.v,1756638710,systemVerilog,,,,sr_fft_fft_32pt,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_1.v,1756638710,systemVerilog,,,,sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_173.v,1756638710,systemVerilog,,,,sr_fft_fft_32pt_Pipeline_VITIS_LOOP_120_173,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_2.v,1756638710,systemVerilog,,,,sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_274.v,1756638710,systemVerilog,,,,sr_fft_fft_32pt_Pipeline_VITIS_LOOP_131_274,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_215_1.v,1756638709,systemVerilog,,,,sr_fft_fft_32pt_Pipeline_VITIS_LOOP_215_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_221_2.v,1756638710,systemVerilog,,,,sr_fft_fft_32pt_Pipeline_VITIS_LOOP_221_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt_Pipeline_VITIS_LOOP_231_3.v,1756638710,systemVerilog,,,,sr_fft_fft_32pt_Pipeline_VITIS_LOOP_231_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W.v,1756638710,systemVerilog,,,,sr_fft_fft_32pt_e_out_real_V_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W.v,1756638710,systemVerilog,,,,sr_fft_fft_32pt_o1_out_real_V_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_64pt.v,1756638711,systemVerilog,,,,sr_fft_fft_64pt,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_64pt_Pipeline_VITIS_LOOP_265_1.v,1756638709,systemVerilog,,,,sr_fft_fft_64pt_Pipeline_VITIS_LOOP_265_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_64pt_Pipeline_VITIS_LOOP_271_2.v,1756638711,systemVerilog,,,,sr_fft_fft_64pt_Pipeline_VITIS_LOOP_271_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_64pt_Pipeline_VITIS_LOOP_281_3.v,1756638711,systemVerilog,,,,sr_fft_fft_64pt_Pipeline_VITIS_LOOP_281_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W.v,1756638711,systemVerilog,,,,sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_flow_control_loop_pipe_sequential_init.v,1756638714,systemVerilog,,,,sr_fft_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_mul_18s_32s_48_2_1.v,1756638709,systemVerilog,,,,sr_fft_mul_18s_32s_48_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_mul_32s_18s_48_2_1.v,1756638709,systemVerilog,,,,sr_fft_mul_32s_18s_48_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_mux_21_32_1_1.v,1756638714,systemVerilog,,,,sr_fft_mux_21_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_mux_42_32_1_1.v,1756638714,systemVerilog,,,,sr_fft_mux_42_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_mux_83_32_1_1.v,1756638714,systemVerilog,,,,sr_fft_mux_83_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_sr_fft_Pipeline_VITIS_LOOP_322_1.v,1756638709,systemVerilog,,,,sr_fft_sr_fft_Pipeline_VITIS_LOOP_322_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_sr_fft_Pipeline_VITIS_LOOP_329_2.v,1756638712,systemVerilog,,,,sr_fft_sr_fft_Pipeline_VITIS_LOOP_329_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W.v,1756638712,systemVerilog,,,,sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/upc_loop_interface.svh,1756638820,verilog,,,,upc_loop_intf,,,,,,,,
/home/ishan/tools/Vitis_HLS/2022.2/bin/radixfft/solution1/sim/verilog/upc_loop_monitor.svh,1756638820,verilog,,,,,,,,,,,,
